// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
// Date        : Sun Feb 14 15:47:18 2021
// Host        : LAPTOP-1OO1BSR3 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_matmul_0_0_sim_netlist.v
// Design      : design_1_matmul_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_matmul_0_0,matmul,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "matmul,Vivado 2021.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_local_block,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY);
  output ap_local_block;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [6:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [6:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_ap_local_block_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign ap_local_block = \<const0> ;
  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "11'b00000000001" *) 
  (* ap_ST_fsm_state10 = "11'b01000000000" *) 
  (* ap_ST_fsm_state11 = "11'b10000000000" *) 
  (* ap_ST_fsm_state2 = "11'b00000000010" *) 
  (* ap_ST_fsm_state3 = "11'b00000000100" *) 
  (* ap_ST_fsm_state4 = "11'b00000001000" *) 
  (* ap_ST_fsm_state5 = "11'b00000010000" *) 
  (* ap_ST_fsm_state6 = "11'b00000100000" *) 
  (* ap_ST_fsm_state7 = "11'b00001000000" *) 
  (* ap_ST_fsm_state8 = "11'b00010000000" *) 
  (* ap_ST_fsm_state9 = "11'b00100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul inst
       (.ap_clk(ap_clk),
        .ap_local_block(NLW_inst_ap_local_block_UNCONNECTED),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "11'b00000000001" *) (* ap_ST_fsm_state10 = "11'b01000000000" *) 
(* ap_ST_fsm_state11 = "11'b10000000000" *) (* ap_ST_fsm_state2 = "11'b00000000010" *) (* ap_ST_fsm_state3 = "11'b00000000100" *) 
(* ap_ST_fsm_state4 = "11'b00000001000" *) (* ap_ST_fsm_state5 = "11'b00000010000" *) (* ap_ST_fsm_state6 = "11'b00000100000" *) 
(* ap_ST_fsm_state7 = "11'b00001000000" *) (* ap_ST_fsm_state8 = "11'b00010000000" *) (* ap_ST_fsm_state9 = "11'b00100000000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul
   (ap_local_block,
    ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  output ap_local_block;
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [6:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [6:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [7:0]A_H;
  wire [6:0]A_W;
  wire [7:0]B_W;
  wire [7:0]B_W_read_reg_210;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage7;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state9;
  wire [10:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]bound34_reg_281;
  wire [15:0]bound_reg_266;
  wire \bus_write/buff_wdata/push ;
  wire \bus_write/fifo_resp_to_user/pop0 ;
  wire \bus_write/rs_wreq/load_p2 ;
  wire control_s_axi_U_n_100;
  wire control_s_axi_U_n_101;
  wire control_s_axi_U_n_102;
  wire control_s_axi_U_n_103;
  wire control_s_axi_U_n_104;
  wire control_s_axi_U_n_105;
  wire control_s_axi_U_n_106;
  wire control_s_axi_U_n_107;
  wire control_s_axi_U_n_108;
  wire control_s_axi_U_n_109;
  wire control_s_axi_U_n_110;
  wire control_s_axi_U_n_111;
  wire control_s_axi_U_n_112;
  wire control_s_axi_U_n_113;
  wire control_s_axi_U_n_114;
  wire control_s_axi_U_n_115;
  wire control_s_axi_U_n_116;
  wire control_s_axi_U_n_117;
  wire control_s_axi_U_n_118;
  wire control_s_axi_U_n_119;
  wire control_s_axi_U_n_120;
  wire control_s_axi_U_n_121;
  wire control_s_axi_U_n_122;
  wire control_s_axi_U_n_123;
  wire control_s_axi_U_n_124;
  wire control_s_axi_U_n_125;
  wire control_s_axi_U_n_126;
  wire control_s_axi_U_n_127;
  wire control_s_axi_U_n_128;
  wire control_s_axi_U_n_129;
  wire control_s_axi_U_n_130;
  wire control_s_axi_U_n_131;
  wire control_s_axi_U_n_132;
  wire control_s_axi_U_n_133;
  wire control_s_axi_U_n_134;
  wire control_s_axi_U_n_135;
  wire control_s_axi_U_n_136;
  wire control_s_axi_U_n_137;
  wire control_s_axi_U_n_138;
  wire control_s_axi_U_n_139;
  wire control_s_axi_U_n_140;
  wire control_s_axi_U_n_141;
  wire control_s_axi_U_n_142;
  wire control_s_axi_U_n_143;
  wire control_s_axi_U_n_144;
  wire control_s_axi_U_n_145;
  wire control_s_axi_U_n_146;
  wire control_s_axi_U_n_147;
  wire control_s_axi_U_n_148;
  wire control_s_axi_U_n_149;
  wire control_s_axi_U_n_150;
  wire control_s_axi_U_n_151;
  wire control_s_axi_U_n_152;
  wire control_s_axi_U_n_153;
  wire control_s_axi_U_n_154;
  wire control_s_axi_U_n_155;
  wire control_s_axi_U_n_156;
  wire control_s_axi_U_n_157;
  wire control_s_axi_U_n_158;
  wire control_s_axi_U_n_159;
  wire control_s_axi_U_n_160;
  wire control_s_axi_U_n_161;
  wire control_s_axi_U_n_162;
  wire control_s_axi_U_n_163;
  wire control_s_axi_U_n_164;
  wire control_s_axi_U_n_165;
  wire control_s_axi_U_n_166;
  wire control_s_axi_U_n_167;
  wire control_s_axi_U_n_168;
  wire control_s_axi_U_n_169;
  wire control_s_axi_U_n_170;
  wire control_s_axi_U_n_171;
  wire control_s_axi_U_n_172;
  wire control_s_axi_U_n_173;
  wire control_s_axi_U_n_174;
  wire control_s_axi_U_n_175;
  wire control_s_axi_U_n_176;
  wire control_s_axi_U_n_177;
  wire control_s_axi_U_n_178;
  wire control_s_axi_U_n_179;
  wire control_s_axi_U_n_180;
  wire control_s_axi_U_n_181;
  wire control_s_axi_U_n_182;
  wire control_s_axi_U_n_183;
  wire control_s_axi_U_n_184;
  wire control_s_axi_U_n_185;
  wire control_s_axi_U_n_186;
  wire control_s_axi_U_n_187;
  wire control_s_axi_U_n_188;
  wire control_s_axi_U_n_189;
  wire control_s_axi_U_n_190;
  wire control_s_axi_U_n_191;
  wire control_s_axi_U_n_192;
  wire control_s_axi_U_n_193;
  wire control_s_axi_U_n_194;
  wire control_s_axi_U_n_195;
  wire control_s_axi_U_n_197;
  wire control_s_axi_U_n_198;
  wire control_s_axi_U_n_199;
  wire control_s_axi_U_n_200;
  wire control_s_axi_U_n_217;
  wire control_s_axi_U_n_218;
  wire control_s_axi_U_n_242;
  wire control_s_axi_U_n_243;
  wire control_s_axi_U_n_244;
  wire control_s_axi_U_n_245;
  wire control_s_axi_U_n_246;
  wire control_s_axi_U_n_7;
  wire control_s_axi_U_n_72;
  wire control_s_axi_U_n_73;
  wire control_s_axi_U_n_74;
  wire control_s_axi_U_n_75;
  wire control_s_axi_U_n_76;
  wire control_s_axi_U_n_77;
  wire control_s_axi_U_n_78;
  wire control_s_axi_U_n_79;
  wire control_s_axi_U_n_8;
  wire control_s_axi_U_n_80;
  wire control_s_axi_U_n_81;
  wire control_s_axi_U_n_82;
  wire control_s_axi_U_n_83;
  wire control_s_axi_U_n_84;
  wire control_s_axi_U_n_85;
  wire control_s_axi_U_n_86;
  wire control_s_axi_U_n_87;
  wire control_s_axi_U_n_88;
  wire control_s_axi_U_n_89;
  wire control_s_axi_U_n_90;
  wire control_s_axi_U_n_91;
  wire control_s_axi_U_n_92;
  wire control_s_axi_U_n_93;
  wire control_s_axi_U_n_94;
  wire control_s_axi_U_n_95;
  wire control_s_axi_U_n_96;
  wire control_s_axi_U_n_97;
  wire control_s_axi_U_n_98;
  wire control_s_axi_U_n_99;
  wire [1:0]empty_34_reg_251;
  wire [1:0]empty_35_reg_256;
  wire gmem_ARREADY;
  wire gmem_ARVALID;
  wire [61:0]gmem_AWADDR;
  wire gmem_AWREADY;
  wire gmem_AWVALID;
  wire gmem_BVALID;
  wire [31:0]gmem_RDATA;
  wire gmem_RREADY;
  wire gmem_RVALID;
  wire [17:0]gmem_WDATA;
  wire gmem_WREADY;
  wire gmem_WVALID;
  wire gmem_m_axi_U_n_11;
  wire gmem_m_axi_U_n_141;
  wire gmem_m_axi_U_n_142;
  wire gmem_m_axi_U_n_9;
  wire grp_fu_204_ce;
  wire grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg;
  wire grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_n_3;
  wire grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg;
  wire [61:0]grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_ARADDR;
  wire [61:0]grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_AWADDR;
  wire grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_AWVALID;
  wire grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_n_217;
  wire icmp_ln1072_reg_286;
  wire \icmp_ln1072_reg_286[0]_i_1_n_0 ;
  wire \icmp_ln1072_reg_286[0]_i_2_n_0 ;
  wire [7:0]int_A_W0;
  wire [7:0]int_B_W0;
  wire interrupt;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [63:2]mat_A_read_reg_240;
  wire [63:2]mat_B_read_reg_235;
  wire [63:1]mat_C;
  wire [1:1]mat_C_read_reg_230;
  wire mul_8ns_8ns_16_1_1_U26_n_0;
  wire mul_8ns_8ns_16_1_1_U26_n_1;
  wire mul_8ns_8ns_16_1_1_U26_n_10;
  wire mul_8ns_8ns_16_1_1_U26_n_11;
  wire mul_8ns_8ns_16_1_1_U26_n_12;
  wire mul_8ns_8ns_16_1_1_U26_n_13;
  wire mul_8ns_8ns_16_1_1_U26_n_14;
  wire mul_8ns_8ns_16_1_1_U26_n_15;
  wire mul_8ns_8ns_16_1_1_U26_n_2;
  wire mul_8ns_8ns_16_1_1_U26_n_3;
  wire mul_8ns_8ns_16_1_1_U26_n_4;
  wire mul_8ns_8ns_16_1_1_U26_n_5;
  wire mul_8ns_8ns_16_1_1_U26_n_6;
  wire mul_8ns_8ns_16_1_1_U26_n_7;
  wire mul_8ns_8ns_16_1_1_U26_n_8;
  wire mul_8ns_8ns_16_1_1_U26_n_9;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_0;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_1;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_10;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_11;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_12;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_13;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_14;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_15;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_16;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_17;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_18;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_19;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_2;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_20;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_21;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_22;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_23;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_3;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_4;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_5;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_6;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_7;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_8;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_9;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [61:0]trunc_ln_reg_245;

  assign ap_local_block = \<const0> ;
  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  FDRE \B_W_read_reg_210_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(B_W[0]),
        .Q(B_W_read_reg_210[0]),
        .R(1'b0));
  FDRE \B_W_read_reg_210_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(B_W[1]),
        .Q(B_W_read_reg_210[1]),
        .R(1'b0));
  FDRE \B_W_read_reg_210_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(B_W[2]),
        .Q(B_W_read_reg_210[2]),
        .R(1'b0));
  FDRE \B_W_read_reg_210_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(B_W[3]),
        .Q(B_W_read_reg_210[3]),
        .R(1'b0));
  FDRE \B_W_read_reg_210_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(B_W[4]),
        .Q(B_W_read_reg_210[4]),
        .R(1'b0));
  FDRE \B_W_read_reg_210_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(B_W[5]),
        .Q(B_W_read_reg_210[5]),
        .R(1'b0));
  FDRE \B_W_read_reg_210_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(B_W[6]),
        .Q(B_W_read_reg_210[6]),
        .R(1'b0));
  FDRE \B_W_read_reg_210_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(B_W[7]),
        .Q(B_W_read_reg_210[7]),
        .R(1'b0));
  GND GND
       (.G(\<const0> ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  FDRE \bound34_reg_281_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_23),
        .Q(bound34_reg_281[0]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_13),
        .Q(bound34_reg_281[10]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_12),
        .Q(bound34_reg_281[11]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_11),
        .Q(bound34_reg_281[12]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_10),
        .Q(bound34_reg_281[13]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_9),
        .Q(bound34_reg_281[14]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_8),
        .Q(bound34_reg_281[15]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_7),
        .Q(bound34_reg_281[16]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_6),
        .Q(bound34_reg_281[17]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_5),
        .Q(bound34_reg_281[18]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_4),
        .Q(bound34_reg_281[19]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_22),
        .Q(bound34_reg_281[1]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_3),
        .Q(bound34_reg_281[20]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_2),
        .Q(bound34_reg_281[21]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_1),
        .Q(bound34_reg_281[22]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_0),
        .Q(bound34_reg_281[23]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_21),
        .Q(bound34_reg_281[2]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_20),
        .Q(bound34_reg_281[3]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_19),
        .Q(bound34_reg_281[4]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_18),
        .Q(bound34_reg_281[5]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_17),
        .Q(bound34_reg_281[6]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_16),
        .Q(bound34_reg_281[7]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_15),
        .Q(bound34_reg_281[8]),
        .R(1'b0));
  FDRE \bound34_reg_281_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mul_mul_8ns_16ns_24_4_1_U27_n_14),
        .Q(bound34_reg_281[9]),
        .R(1'b0));
  FDRE \bound_reg_266_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(mul_8ns_8ns_16_1_1_U26_n_15),
        .Q(bound_reg_266[0]),
        .R(1'b0));
  FDRE \bound_reg_266_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(mul_8ns_8ns_16_1_1_U26_n_5),
        .Q(bound_reg_266[10]),
        .R(1'b0));
  FDRE \bound_reg_266_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(mul_8ns_8ns_16_1_1_U26_n_4),
        .Q(bound_reg_266[11]),
        .R(1'b0));
  FDRE \bound_reg_266_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(mul_8ns_8ns_16_1_1_U26_n_3),
        .Q(bound_reg_266[12]),
        .R(1'b0));
  FDRE \bound_reg_266_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(mul_8ns_8ns_16_1_1_U26_n_2),
        .Q(bound_reg_266[13]),
        .R(1'b0));
  FDRE \bound_reg_266_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(mul_8ns_8ns_16_1_1_U26_n_1),
        .Q(bound_reg_266[14]),
        .R(1'b0));
  FDRE \bound_reg_266_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(mul_8ns_8ns_16_1_1_U26_n_0),
        .Q(bound_reg_266[15]),
        .R(1'b0));
  FDRE \bound_reg_266_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(mul_8ns_8ns_16_1_1_U26_n_14),
        .Q(bound_reg_266[1]),
        .R(1'b0));
  FDRE \bound_reg_266_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(mul_8ns_8ns_16_1_1_U26_n_13),
        .Q(bound_reg_266[2]),
        .R(1'b0));
  FDRE \bound_reg_266_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(mul_8ns_8ns_16_1_1_U26_n_12),
        .Q(bound_reg_266[3]),
        .R(1'b0));
  FDRE \bound_reg_266_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(mul_8ns_8ns_16_1_1_U26_n_11),
        .Q(bound_reg_266[4]),
        .R(1'b0));
  FDRE \bound_reg_266_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(mul_8ns_8ns_16_1_1_U26_n_10),
        .Q(bound_reg_266[5]),
        .R(1'b0));
  FDRE \bound_reg_266_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(mul_8ns_8ns_16_1_1_U26_n_9),
        .Q(bound_reg_266[6]),
        .R(1'b0));
  FDRE \bound_reg_266_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(mul_8ns_8ns_16_1_1_U26_n_8),
        .Q(bound_reg_266[7]),
        .R(1'b0));
  FDRE \bound_reg_266_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(mul_8ns_8ns_16_1_1_U26_n_7),
        .Q(bound_reg_266[8]),
        .R(1'b0));
  FDRE \bound_reg_266_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(mul_8ns_8ns_16_1_1_U26_n_6),
        .Q(bound_reg_266[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_control_s_axi control_s_axi_U
       (.B({control_s_axi_U_n_217,control_s_axi_U_n_218,A_W}),
        .D(ap_NS_fsm[1:0]),
        .E(control_s_axi_U_n_7),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state6,\ap_CS_fsm_reg_n_0_[4] ,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[1] (gmem_m_axi_U_n_141),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\int_A_H_reg[7]_0 (A_H),
        .int_A_W0(int_A_W0),
        .\int_A_W_reg[7]_rep__1_0 ({control_s_axi_U_n_242,control_s_axi_U_n_243}),
        .\int_A_W_reg[7]_rep__3_0 ({control_s_axi_U_n_244,control_s_axi_U_n_245}),
        .\int_A_W_reg[7]_rep__5_0 (control_s_axi_U_n_246),
        .\int_B_W_reg[7]_0 (B_W),
        .\int_mat_A_reg[1]_0 ({control_s_axi_U_n_197,control_s_axi_U_n_198}),
        .\int_mat_A_reg[63]_0 ({control_s_axi_U_n_134,control_s_axi_U_n_135,control_s_axi_U_n_136,control_s_axi_U_n_137,control_s_axi_U_n_138,control_s_axi_U_n_139,control_s_axi_U_n_140,control_s_axi_U_n_141,control_s_axi_U_n_142,control_s_axi_U_n_143,control_s_axi_U_n_144,control_s_axi_U_n_145,control_s_axi_U_n_146,control_s_axi_U_n_147,control_s_axi_U_n_148,control_s_axi_U_n_149,control_s_axi_U_n_150,control_s_axi_U_n_151,control_s_axi_U_n_152,control_s_axi_U_n_153,control_s_axi_U_n_154,control_s_axi_U_n_155,control_s_axi_U_n_156,control_s_axi_U_n_157,control_s_axi_U_n_158,control_s_axi_U_n_159,control_s_axi_U_n_160,control_s_axi_U_n_161,control_s_axi_U_n_162,control_s_axi_U_n_163,control_s_axi_U_n_164,control_s_axi_U_n_165,control_s_axi_U_n_166,control_s_axi_U_n_167,control_s_axi_U_n_168,control_s_axi_U_n_169,control_s_axi_U_n_170,control_s_axi_U_n_171,control_s_axi_U_n_172,control_s_axi_U_n_173,control_s_axi_U_n_174,control_s_axi_U_n_175,control_s_axi_U_n_176,control_s_axi_U_n_177,control_s_axi_U_n_178,control_s_axi_U_n_179,control_s_axi_U_n_180,control_s_axi_U_n_181,control_s_axi_U_n_182,control_s_axi_U_n_183,control_s_axi_U_n_184,control_s_axi_U_n_185,control_s_axi_U_n_186,control_s_axi_U_n_187,control_s_axi_U_n_188,control_s_axi_U_n_189,control_s_axi_U_n_190,control_s_axi_U_n_191,control_s_axi_U_n_192,control_s_axi_U_n_193,control_s_axi_U_n_194,control_s_axi_U_n_195}),
        .\int_mat_B_reg[1]_0 ({control_s_axi_U_n_199,control_s_axi_U_n_200}),
        .\int_mat_B_reg[63]_0 ({control_s_axi_U_n_72,control_s_axi_U_n_73,control_s_axi_U_n_74,control_s_axi_U_n_75,control_s_axi_U_n_76,control_s_axi_U_n_77,control_s_axi_U_n_78,control_s_axi_U_n_79,control_s_axi_U_n_80,control_s_axi_U_n_81,control_s_axi_U_n_82,control_s_axi_U_n_83,control_s_axi_U_n_84,control_s_axi_U_n_85,control_s_axi_U_n_86,control_s_axi_U_n_87,control_s_axi_U_n_88,control_s_axi_U_n_89,control_s_axi_U_n_90,control_s_axi_U_n_91,control_s_axi_U_n_92,control_s_axi_U_n_93,control_s_axi_U_n_94,control_s_axi_U_n_95,control_s_axi_U_n_96,control_s_axi_U_n_97,control_s_axi_U_n_98,control_s_axi_U_n_99,control_s_axi_U_n_100,control_s_axi_U_n_101,control_s_axi_U_n_102,control_s_axi_U_n_103,control_s_axi_U_n_104,control_s_axi_U_n_105,control_s_axi_U_n_106,control_s_axi_U_n_107,control_s_axi_U_n_108,control_s_axi_U_n_109,control_s_axi_U_n_110,control_s_axi_U_n_111,control_s_axi_U_n_112,control_s_axi_U_n_113,control_s_axi_U_n_114,control_s_axi_U_n_115,control_s_axi_U_n_116,control_s_axi_U_n_117,control_s_axi_U_n_118,control_s_axi_U_n_119,control_s_axi_U_n_120,control_s_axi_U_n_121,control_s_axi_U_n_122,control_s_axi_U_n_123,control_s_axi_U_n_124,control_s_axi_U_n_125,control_s_axi_U_n_126,control_s_axi_U_n_127,control_s_axi_U_n_128,control_s_axi_U_n_129,control_s_axi_U_n_130,control_s_axi_U_n_131,control_s_axi_U_n_132,control_s_axi_U_n_133}),
        .\int_mat_C_reg[63]_0 (mat_C),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .\s_axi_control_WDATA[7] (int_B_W0),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .\waddr_reg[4]_0 (control_s_axi_U_n_8));
  FDRE \empty_34_reg_251_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_198),
        .Q(empty_34_reg_251[0]),
        .R(1'b0));
  FDRE \empty_34_reg_251_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_197),
        .Q(empty_34_reg_251[1]),
        .R(1'b0));
  FDRE \empty_35_reg_256_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_200),
        .Q(empty_35_reg_256[0]),
        .R(1'b0));
  FDRE \empty_35_reg_256_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_199),
        .Q(empty_35_reg_256[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi gmem_m_axi_U
       (.D(gmem_WDATA),
        .E(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_AWVALID),
        .Q({ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage3}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[10] (gmem_m_axi_U_n_11),
        .\ap_CS_fsm_reg[3] (gmem_m_axi_U_n_142),
        .\ap_CS_fsm_reg[6] (gmem_m_axi_U_n_141),
        .ap_NS_fsm({ap_NS_fsm[9:8],ap_NS_fsm[2]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_0),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem_ARLEN ),
        .\could_multi_bursts.awlen_buf_reg[3] (\^m_axi_gmem_AWLEN ),
        .\data_p1_reg[31] (gmem_RDATA),
        .\data_p1_reg[61] (grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_AWADDR),
        .\data_p2_reg[61] (grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_ARADDR),
        .\data_p2_reg[61]_0 (gmem_AWADDR),
        .\data_p2_reg[64] ({ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,\ap_CS_fsm_reg_n_0_[7] ,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .\data_p2_reg[68] (\bus_write/rs_wreq/load_p2 ),
        .full_n_reg(m_axi_gmem_RREADY),
        .full_n_reg_0(m_axi_gmem_BREADY),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_ARVALID(gmem_ARVALID),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_AWVALID(gmem_AWVALID),
        .gmem_BVALID(gmem_BVALID),
        .gmem_RREADY(gmem_RREADY),
        .gmem_WREADY(gmem_WREADY),
        .gmem_WVALID(gmem_WVALID),
        .grp_fu_204_ce(grp_fu_204_ce),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mem_reg({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .pop0(\bus_write/fifo_resp_to_user/pop0 ),
        .\q_tmp_reg[0] (\bus_write/buff_wdata/push ),
        .s_ready_t_reg(gmem_m_axi_U_n_9),
        .\state_reg[0] (gmem_RVALID),
        .trunc_ln_reg_245(trunc_ln_reg_245));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_matmul_Pipeline_VITIS_LOOP_16_1 grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126
       (.D(ap_NS_fsm[4:3]),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[2] (grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_n_3),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .gmem_WREADY(gmem_WREADY),
        .grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg(grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg));
  FDRE #(
    .INIT(1'b0)) 
    grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_n_3),
        .Q(grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4 grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133
       (.B({control_s_axi_U_n_245,control_s_axi_U_n_246,A_W}),
        .D(ap_NS_fsm[10]),
        .E(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_AWVALID),
        .\FSM_sequential_state_reg[1] (gmem_m_axi_U_n_9),
        .Q(B_W_read_reg_210),
        .SR(ap_rst_n_inv),
        .\add_ln885_1_reg_1197_reg[17]_0 (gmem_WDATA),
        .\ap_CS_fsm_reg[10]_0 ({ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[7]_0 ({ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage3}),
        .\ap_CS_fsm_reg[9]_0 (grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_n_217),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_0),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_0(\bus_write/rs_wreq/load_p2 ),
        .ap_rst_n(ap_rst_n),
        .dout(B_W),
        .empty_34_reg_251(empty_34_reg_251),
        .empty_35_reg_256(empty_35_reg_256),
        .empty_reg_1005_reg_0(control_s_axi_U_n_244),
        .full_n_reg(\bus_write/buff_wdata/push ),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_ARVALID(gmem_ARVALID),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_AWVALID(gmem_AWVALID),
        .gmem_BVALID(gmem_BVALID),
        .gmem_RREADY(gmem_RREADY),
        .gmem_WREADY(gmem_WREADY),
        .gmem_WVALID(gmem_WVALID),
        .\gmem_addr_2_reg_1141_reg[61]_0 (mat_B_read_reg_235),
        .\gmem_addr_3_reg_1134_reg[61]_0 (grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_AWADDR),
        .\gmem_addr_read_reg_1147_reg[31]_0 (gmem_RDATA),
        .\gmem_addr_reg_1046_reg[61]_0 (grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_ARADDR),
        .\gmem_addr_reg_1046_reg[61]_1 (mat_A_read_reg_240),
        .grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .icmp_ln1072_reg_286(icmp_ln1072_reg_286),
        .\indvar_flatten_fu_124_reg[15]_i_4_0 (bound_reg_266),
        .\indvar_flatten_fu_124_reg[15]_i_5_0 (bound34_reg_281),
        .lhs_mid1_reg_1057_reg_0({control_s_axi_U_n_242,control_s_axi_U_n_243}),
        .mat_C(mat_C_read_reg_230),
        .mem_reg(gmem_m_axi_U_n_11),
        .mem_reg_0(gmem_m_axi_U_n_142),
        .p_reg_reg(gmem_RVALID),
        .pop0(\bus_write/fifo_resp_to_user/pop0 ),
        .ret_fu_418_p2_0({control_s_axi_U_n_217,control_s_axi_U_n_218}),
        .tmp_fu_406_p2_0({control_s_axi_U_n_197,control_s_axi_U_n_198}),
        .trunc_ln_reg_245(trunc_ln_reg_245),
        .\trunc_ln_reg_245_reg[61] (gmem_AWADDR));
  FDRE #(
    .INIT(1'b0)) 
    grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_n_217),
        .Q(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0EFF0E00)) 
    \icmp_ln1072_reg_286[0]_i_1 
       (.I0(B_W_read_reg_210[6]),
        .I1(\icmp_ln1072_reg_286[0]_i_2_n_0 ),
        .I2(B_W_read_reg_210[7]),
        .I3(ap_CS_fsm_state10),
        .I4(icmp_ln1072_reg_286),
        .O(\icmp_ln1072_reg_286[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1072_reg_286[0]_i_2 
       (.I0(B_W_read_reg_210[0]),
        .I1(B_W_read_reg_210[1]),
        .I2(B_W_read_reg_210[2]),
        .I3(B_W_read_reg_210[3]),
        .I4(B_W_read_reg_210[4]),
        .I5(B_W_read_reg_210[5]),
        .O(\icmp_ln1072_reg_286[0]_i_2_n_0 ));
  FDRE \icmp_ln1072_reg_286_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1072_reg_286[0]_i_1_n_0 ),
        .Q(icmp_ln1072_reg_286),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_187),
        .Q(mat_A_read_reg_240[10]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_186),
        .Q(mat_A_read_reg_240[11]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_185),
        .Q(mat_A_read_reg_240[12]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_184),
        .Q(mat_A_read_reg_240[13]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_183),
        .Q(mat_A_read_reg_240[14]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_182),
        .Q(mat_A_read_reg_240[15]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_181),
        .Q(mat_A_read_reg_240[16]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_180),
        .Q(mat_A_read_reg_240[17]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_179),
        .Q(mat_A_read_reg_240[18]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_178),
        .Q(mat_A_read_reg_240[19]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_177),
        .Q(mat_A_read_reg_240[20]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_176),
        .Q(mat_A_read_reg_240[21]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_175),
        .Q(mat_A_read_reg_240[22]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_174),
        .Q(mat_A_read_reg_240[23]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_173),
        .Q(mat_A_read_reg_240[24]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_172),
        .Q(mat_A_read_reg_240[25]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_171),
        .Q(mat_A_read_reg_240[26]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_170),
        .Q(mat_A_read_reg_240[27]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_169),
        .Q(mat_A_read_reg_240[28]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_168),
        .Q(mat_A_read_reg_240[29]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_195),
        .Q(mat_A_read_reg_240[2]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_167),
        .Q(mat_A_read_reg_240[30]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_166),
        .Q(mat_A_read_reg_240[31]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_165),
        .Q(mat_A_read_reg_240[32]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_164),
        .Q(mat_A_read_reg_240[33]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_163),
        .Q(mat_A_read_reg_240[34]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_162),
        .Q(mat_A_read_reg_240[35]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_161),
        .Q(mat_A_read_reg_240[36]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_160),
        .Q(mat_A_read_reg_240[37]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_159),
        .Q(mat_A_read_reg_240[38]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_158),
        .Q(mat_A_read_reg_240[39]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_194),
        .Q(mat_A_read_reg_240[3]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_157),
        .Q(mat_A_read_reg_240[40]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_156),
        .Q(mat_A_read_reg_240[41]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_155),
        .Q(mat_A_read_reg_240[42]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_154),
        .Q(mat_A_read_reg_240[43]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_153),
        .Q(mat_A_read_reg_240[44]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_152),
        .Q(mat_A_read_reg_240[45]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_151),
        .Q(mat_A_read_reg_240[46]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_150),
        .Q(mat_A_read_reg_240[47]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_149),
        .Q(mat_A_read_reg_240[48]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_148),
        .Q(mat_A_read_reg_240[49]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_193),
        .Q(mat_A_read_reg_240[4]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_147),
        .Q(mat_A_read_reg_240[50]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_146),
        .Q(mat_A_read_reg_240[51]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_145),
        .Q(mat_A_read_reg_240[52]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_144),
        .Q(mat_A_read_reg_240[53]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_143),
        .Q(mat_A_read_reg_240[54]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_142),
        .Q(mat_A_read_reg_240[55]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_141),
        .Q(mat_A_read_reg_240[56]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_140),
        .Q(mat_A_read_reg_240[57]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_139),
        .Q(mat_A_read_reg_240[58]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_138),
        .Q(mat_A_read_reg_240[59]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_192),
        .Q(mat_A_read_reg_240[5]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_137),
        .Q(mat_A_read_reg_240[60]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_136),
        .Q(mat_A_read_reg_240[61]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_135),
        .Q(mat_A_read_reg_240[62]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_134),
        .Q(mat_A_read_reg_240[63]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_191),
        .Q(mat_A_read_reg_240[6]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_190),
        .Q(mat_A_read_reg_240[7]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_189),
        .Q(mat_A_read_reg_240[8]),
        .R(1'b0));
  FDRE \mat_A_read_reg_240_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_188),
        .Q(mat_A_read_reg_240[9]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_125),
        .Q(mat_B_read_reg_235[10]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_124),
        .Q(mat_B_read_reg_235[11]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_123),
        .Q(mat_B_read_reg_235[12]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_122),
        .Q(mat_B_read_reg_235[13]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_121),
        .Q(mat_B_read_reg_235[14]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_120),
        .Q(mat_B_read_reg_235[15]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_119),
        .Q(mat_B_read_reg_235[16]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_118),
        .Q(mat_B_read_reg_235[17]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_117),
        .Q(mat_B_read_reg_235[18]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_116),
        .Q(mat_B_read_reg_235[19]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_115),
        .Q(mat_B_read_reg_235[20]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_114),
        .Q(mat_B_read_reg_235[21]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_113),
        .Q(mat_B_read_reg_235[22]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_112),
        .Q(mat_B_read_reg_235[23]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_111),
        .Q(mat_B_read_reg_235[24]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_110),
        .Q(mat_B_read_reg_235[25]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_109),
        .Q(mat_B_read_reg_235[26]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_108),
        .Q(mat_B_read_reg_235[27]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_107),
        .Q(mat_B_read_reg_235[28]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_106),
        .Q(mat_B_read_reg_235[29]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_133),
        .Q(mat_B_read_reg_235[2]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_105),
        .Q(mat_B_read_reg_235[30]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_104),
        .Q(mat_B_read_reg_235[31]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_103),
        .Q(mat_B_read_reg_235[32]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_102),
        .Q(mat_B_read_reg_235[33]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_101),
        .Q(mat_B_read_reg_235[34]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_100),
        .Q(mat_B_read_reg_235[35]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_99),
        .Q(mat_B_read_reg_235[36]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_98),
        .Q(mat_B_read_reg_235[37]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_97),
        .Q(mat_B_read_reg_235[38]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_96),
        .Q(mat_B_read_reg_235[39]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_132),
        .Q(mat_B_read_reg_235[3]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_95),
        .Q(mat_B_read_reg_235[40]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_94),
        .Q(mat_B_read_reg_235[41]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_93),
        .Q(mat_B_read_reg_235[42]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_92),
        .Q(mat_B_read_reg_235[43]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_91),
        .Q(mat_B_read_reg_235[44]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_90),
        .Q(mat_B_read_reg_235[45]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_89),
        .Q(mat_B_read_reg_235[46]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_88),
        .Q(mat_B_read_reg_235[47]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_87),
        .Q(mat_B_read_reg_235[48]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_86),
        .Q(mat_B_read_reg_235[49]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_131),
        .Q(mat_B_read_reg_235[4]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_85),
        .Q(mat_B_read_reg_235[50]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_84),
        .Q(mat_B_read_reg_235[51]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_83),
        .Q(mat_B_read_reg_235[52]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_82),
        .Q(mat_B_read_reg_235[53]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_81),
        .Q(mat_B_read_reg_235[54]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_80),
        .Q(mat_B_read_reg_235[55]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_79),
        .Q(mat_B_read_reg_235[56]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_78),
        .Q(mat_B_read_reg_235[57]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_77),
        .Q(mat_B_read_reg_235[58]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_76),
        .Q(mat_B_read_reg_235[59]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_130),
        .Q(mat_B_read_reg_235[5]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_75),
        .Q(mat_B_read_reg_235[60]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_74),
        .Q(mat_B_read_reg_235[61]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_73),
        .Q(mat_B_read_reg_235[62]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_72),
        .Q(mat_B_read_reg_235[63]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_129),
        .Q(mat_B_read_reg_235[6]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_128),
        .Q(mat_B_read_reg_235[7]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_127),
        .Q(mat_B_read_reg_235[8]),
        .R(1'b0));
  FDRE \mat_B_read_reg_235_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_126),
        .Q(mat_B_read_reg_235[9]),
        .R(1'b0));
  FDRE \mat_C_read_reg_230_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[1]),
        .Q(mat_C_read_reg_230),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mul_8ns_8ns_16_1_1 mul_8ns_8ns_16_1_1_U26
       (.D({mul_8ns_8ns_16_1_1_U26_n_0,mul_8ns_8ns_16_1_1_U26_n_1,mul_8ns_8ns_16_1_1_U26_n_2,mul_8ns_8ns_16_1_1_U26_n_3,mul_8ns_8ns_16_1_1_U26_n_4,mul_8ns_8ns_16_1_1_U26_n_5,mul_8ns_8ns_16_1_1_U26_n_6,mul_8ns_8ns_16_1_1_U26_n_7,mul_8ns_8ns_16_1_1_U26_n_8,mul_8ns_8ns_16_1_1_U26_n_9,mul_8ns_8ns_16_1_1_U26_n_10,mul_8ns_8ns_16_1_1_U26_n_11,mul_8ns_8ns_16_1_1_U26_n_12,mul_8ns_8ns_16_1_1_U26_n_13,mul_8ns_8ns_16_1_1_U26_n_14,mul_8ns_8ns_16_1_1_U26_n_15}),
        .E(control_s_axi_U_n_8),
        .Q(ap_CS_fsm_state1),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .dout__0_0(int_A_W0),
        .dout__9_0(control_s_axi_U_n_7),
        .dout__9_1(int_B_W0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mul_mul_8ns_16ns_24_4_1 mul_mul_8ns_16ns_24_4_1_U27
       (.D({mul_mul_8ns_16ns_24_4_1_U27_n_0,mul_mul_8ns_16ns_24_4_1_U27_n_1,mul_mul_8ns_16ns_24_4_1_U27_n_2,mul_mul_8ns_16ns_24_4_1_U27_n_3,mul_mul_8ns_16ns_24_4_1_U27_n_4,mul_mul_8ns_16ns_24_4_1_U27_n_5,mul_mul_8ns_16ns_24_4_1_U27_n_6,mul_mul_8ns_16ns_24_4_1_U27_n_7,mul_mul_8ns_16ns_24_4_1_U27_n_8,mul_mul_8ns_16ns_24_4_1_U27_n_9,mul_mul_8ns_16ns_24_4_1_U27_n_10,mul_mul_8ns_16ns_24_4_1_U27_n_11,mul_mul_8ns_16ns_24_4_1_U27_n_12,mul_mul_8ns_16ns_24_4_1_U27_n_13,mul_mul_8ns_16ns_24_4_1_U27_n_14,mul_mul_8ns_16ns_24_4_1_U27_n_15,mul_mul_8ns_16ns_24_4_1_U27_n_16,mul_mul_8ns_16ns_24_4_1_U27_n_17,mul_mul_8ns_16ns_24_4_1_U27_n_18,mul_mul_8ns_16ns_24_4_1_U27_n_19,mul_mul_8ns_16ns_24_4_1_U27_n_20,mul_mul_8ns_16ns_24_4_1_U27_n_21,mul_mul_8ns_16ns_24_4_1_U27_n_22,mul_mul_8ns_16ns_24_4_1_U27_n_23}),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .grp_fu_204_ce(grp_fu_204_ce),
        .p_reg_reg(A_H),
        .p_reg_reg_0({mul_8ns_8ns_16_1_1_U26_n_0,mul_8ns_8ns_16_1_1_U26_n_1,mul_8ns_8ns_16_1_1_U26_n_2,mul_8ns_8ns_16_1_1_U26_n_3,mul_8ns_8ns_16_1_1_U26_n_4,mul_8ns_8ns_16_1_1_U26_n_5,mul_8ns_8ns_16_1_1_U26_n_6,mul_8ns_8ns_16_1_1_U26_n_7,mul_8ns_8ns_16_1_1_U26_n_8,mul_8ns_8ns_16_1_1_U26_n_9,mul_8ns_8ns_16_1_1_U26_n_10,mul_8ns_8ns_16_1_1_U26_n_11,mul_8ns_8ns_16_1_1_U26_n_12,mul_8ns_8ns_16_1_1_U26_n_13,mul_8ns_8ns_16_1_1_U26_n_14,mul_8ns_8ns_16_1_1_U26_n_15}));
  FDRE \trunc_ln_reg_245_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[2]),
        .Q(trunc_ln_reg_245[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[12]),
        .Q(trunc_ln_reg_245[10]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[13]),
        .Q(trunc_ln_reg_245[11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[14]),
        .Q(trunc_ln_reg_245[12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[15]),
        .Q(trunc_ln_reg_245[13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[16]),
        .Q(trunc_ln_reg_245[14]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[17]),
        .Q(trunc_ln_reg_245[15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[18]),
        .Q(trunc_ln_reg_245[16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[19]),
        .Q(trunc_ln_reg_245[17]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[20]),
        .Q(trunc_ln_reg_245[18]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[21]),
        .Q(trunc_ln_reg_245[19]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[3]),
        .Q(trunc_ln_reg_245[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[22]),
        .Q(trunc_ln_reg_245[20]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[23]),
        .Q(trunc_ln_reg_245[21]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[24]),
        .Q(trunc_ln_reg_245[22]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[25]),
        .Q(trunc_ln_reg_245[23]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[26]),
        .Q(trunc_ln_reg_245[24]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[27]),
        .Q(trunc_ln_reg_245[25]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[28]),
        .Q(trunc_ln_reg_245[26]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[29]),
        .Q(trunc_ln_reg_245[27]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[30]),
        .Q(trunc_ln_reg_245[28]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[31]),
        .Q(trunc_ln_reg_245[29]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[4]),
        .Q(trunc_ln_reg_245[2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[32]),
        .Q(trunc_ln_reg_245[30]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[33]),
        .Q(trunc_ln_reg_245[31]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[34]),
        .Q(trunc_ln_reg_245[32]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[35]),
        .Q(trunc_ln_reg_245[33]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[36]),
        .Q(trunc_ln_reg_245[34]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[37]),
        .Q(trunc_ln_reg_245[35]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[38]),
        .Q(trunc_ln_reg_245[36]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[39]),
        .Q(trunc_ln_reg_245[37]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[40]),
        .Q(trunc_ln_reg_245[38]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[41]),
        .Q(trunc_ln_reg_245[39]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[5]),
        .Q(trunc_ln_reg_245[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[42]),
        .Q(trunc_ln_reg_245[40]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[43]),
        .Q(trunc_ln_reg_245[41]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[44]),
        .Q(trunc_ln_reg_245[42]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[45]),
        .Q(trunc_ln_reg_245[43]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[46]),
        .Q(trunc_ln_reg_245[44]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[47]),
        .Q(trunc_ln_reg_245[45]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[48]),
        .Q(trunc_ln_reg_245[46]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[49]),
        .Q(trunc_ln_reg_245[47]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[50]),
        .Q(trunc_ln_reg_245[48]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[51]),
        .Q(trunc_ln_reg_245[49]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[6]),
        .Q(trunc_ln_reg_245[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[52]),
        .Q(trunc_ln_reg_245[50]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[53]),
        .Q(trunc_ln_reg_245[51]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[54]),
        .Q(trunc_ln_reg_245[52]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[55]),
        .Q(trunc_ln_reg_245[53]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[56]),
        .Q(trunc_ln_reg_245[54]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[57]),
        .Q(trunc_ln_reg_245[55]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[58]),
        .Q(trunc_ln_reg_245[56]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[59]),
        .Q(trunc_ln_reg_245[57]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[60]),
        .Q(trunc_ln_reg_245[58]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[61]),
        .Q(trunc_ln_reg_245[59]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[7]),
        .Q(trunc_ln_reg_245[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[62]),
        .Q(trunc_ln_reg_245[60]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[63]),
        .Q(trunc_ln_reg_245[61]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[8]),
        .Q(trunc_ln_reg_245[6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[9]),
        .Q(trunc_ln_reg_245[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[10]),
        .Q(trunc_ln_reg_245[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_245_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_C[11]),
        .Q(trunc_ln_reg_245[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_control_s_axi
   (D,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_control_BVALID,
    E,
    \waddr_reg[4]_0 ,
    \int_mat_C_reg[63]_0 ,
    \int_mat_B_reg[63]_0 ,
    \int_mat_A_reg[63]_0 ,
    interrupt,
    \int_mat_A_reg[1]_0 ,
    \int_mat_B_reg[1]_0 ,
    \int_A_H_reg[7]_0 ,
    int_A_W0,
    B,
    \s_axi_control_WDATA[7] ,
    \int_B_W_reg[7]_0 ,
    \int_A_W_reg[7]_rep__1_0 ,
    \int_A_W_reg[7]_rep__3_0 ,
    \int_A_W_reg[7]_rep__5_0 ,
    s_axi_control_RDATA,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ap_done,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_AWVALID,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    s_axi_control_WSTRB,
    \ap_CS_fsm_reg[1] ,
    s_axi_control_WDATA,
    s_axi_control_AWADDR);
  output [1:0]D;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_control_BVALID;
  output [0:0]E;
  output \waddr_reg[4]_0 ;
  output [62:0]\int_mat_C_reg[63]_0 ;
  output [61:0]\int_mat_B_reg[63]_0 ;
  output [61:0]\int_mat_A_reg[63]_0 ;
  output interrupt;
  output [1:0]\int_mat_A_reg[1]_0 ;
  output [1:0]\int_mat_B_reg[1]_0 ;
  output [7:0]\int_A_H_reg[7]_0 ;
  output [7:0]int_A_W0;
  output [8:0]B;
  output [7:0]\s_axi_control_WDATA[7] ;
  output [7:0]\int_B_W_reg[7]_0 ;
  output [1:0]\int_A_W_reg[7]_rep__1_0 ;
  output [1:0]\int_A_W_reg[7]_rep__3_0 ;
  output [0:0]\int_A_W_reg[7]_rep__5_0 ;
  output [31:0]s_axi_control_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input ap_done;
  input [6:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input [3:0]s_axi_control_WSTRB;
  input \ap_CS_fsm_reg[1] ;
  input [31:0]s_axi_control_WDATA;
  input [6:0]s_axi_control_AWADDR;

  wire [7:7]A_W;
  wire [8:0]B;
  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire [7:0]int_A_H0;
  wire \int_A_H[7]_i_1_n_0 ;
  wire [7:0]\int_A_H_reg[7]_0 ;
  wire [7:0]int_A_W0;
  wire [1:0]\int_A_W_reg[7]_rep__1_0 ;
  wire [1:0]\int_A_W_reg[7]_rep__3_0 ;
  wire [0:0]\int_A_W_reg[7]_rep__5_0 ;
  wire [7:0]int_B_H0;
  wire \int_B_H[7]_i_1_n_0 ;
  wire \int_B_H[7]_i_3_n_0 ;
  wire \int_B_H_reg_n_0_[0] ;
  wire \int_B_H_reg_n_0_[1] ;
  wire \int_B_H_reg_n_0_[2] ;
  wire \int_B_H_reg_n_0_[3] ;
  wire \int_B_H_reg_n_0_[4] ;
  wire \int_B_H_reg_n_0_[5] ;
  wire \int_B_H_reg_n_0_[6] ;
  wire \int_B_H_reg_n_0_[7] ;
  wire [7:0]\int_B_W_reg[7]_0 ;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start1;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_auto_restart_i_2_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire int_ier12_out;
  wire \int_ier[5]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[2] ;
  wire \int_ier_reg_n_0_[3] ;
  wire \int_ier_reg_n_0_[4] ;
  wire int_isr9_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr[5]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[5] ;
  wire \int_mat_A[31]_i_1_n_0 ;
  wire \int_mat_A[63]_i_1_n_0 ;
  wire [31:0]int_mat_A_reg0;
  wire [31:0]int_mat_A_reg06_out;
  wire [1:0]\int_mat_A_reg[1]_0 ;
  wire [61:0]\int_mat_A_reg[63]_0 ;
  wire \int_mat_B[31]_i_1_n_0 ;
  wire \int_mat_B[63]_i_1_n_0 ;
  wire [31:0]int_mat_B_reg0;
  wire [31:0]int_mat_B_reg03_out;
  wire [1:0]\int_mat_B_reg[1]_0 ;
  wire [61:0]\int_mat_B_reg[63]_0 ;
  wire \int_mat_C[31]_i_1_n_0 ;
  wire \int_mat_C[63]_i_1_n_0 ;
  wire [31:0]int_mat_C_reg0;
  wire [31:0]int_mat_C_reg01_out;
  wire [62:0]\int_mat_C_reg[63]_0 ;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_2_n_0;
  wire int_task_ap_done_i_3_n_0;
  wire interrupt;
  wire [0:0]mat_C;
  wire p_0_in;
  wire p_0_in6_in;
  wire [7:2]p_10_in;
  wire p_1_in1_in;
  wire [6:2]rdata;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[0]_i_6_n_0 ;
  wire \rdata[0]_i_7_n_0 ;
  wire \rdata[0]_i_8_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_6_n_0 ;
  wire \rdata[1]_i_7_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[29]_i_4_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[2]_i_4_n_0 ;
  wire \rdata[2]_i_5_n_0 ;
  wire \rdata[2]_i_6_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[3]_i_4_n_0 ;
  wire \rdata[3]_i_5_n_0 ;
  wire \rdata[3]_i_6_n_0 ;
  wire \rdata[3]_i_7_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[4]_i_4_n_0 ;
  wire \rdata[4]_i_5_n_0 ;
  wire \rdata[4]_i_6_n_0 ;
  wire \rdata[4]_i_7_n_0 ;
  wire \rdata[4]_i_8_n_0 ;
  wire \rdata[4]_i_9_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[5]_i_4_n_0 ;
  wire \rdata[5]_i_5_n_0 ;
  wire \rdata[5]_i_6_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[6]_i_4_n_0 ;
  wire \rdata[6]_i_5_n_0 ;
  wire \rdata[6]_i_6_n_0 ;
  wire \rdata[6]_i_7_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[7]_i_5_n_0 ;
  wire \rdata[7]_i_6_n_0 ;
  wire \rdata[7]_i_7_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire \rdata_reg[0]_i_2_n_0 ;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [7:0]\s_axi_control_WDATA[7] ;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire \waddr_reg[4]_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;

  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAE0CAE3F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(ap_done),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h888888888888888B)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\ap_CS_fsm_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_10_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_H[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_A_H_reg[7]_0 [0]),
        .O(int_A_H0[0]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_H[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_A_H_reg[7]_0 [1]),
        .O(int_A_H0[1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_H[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_A_H_reg[7]_0 [2]),
        .O(int_A_H0[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_H[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_A_H_reg[7]_0 [3]),
        .O(int_A_H0[3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_H[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_A_H_reg[7]_0 [4]),
        .O(int_A_H0[4]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_H[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_A_H_reg[7]_0 [5]),
        .O(int_A_H0[5]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_H[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_A_H_reg[7]_0 [6]),
        .O(int_A_H0[6]));
  LUT5 #(
    .INIT(32'h40000000)) 
    \int_A_H[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_ier[5]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_A_H[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_H[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_A_H_reg[7]_0 [7]),
        .O(int_A_H0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_H_reg[0] 
       (.C(ap_clk),
        .CE(\int_A_H[7]_i_1_n_0 ),
        .D(int_A_H0[0]),
        .Q(\int_A_H_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_H_reg[1] 
       (.C(ap_clk),
        .CE(\int_A_H[7]_i_1_n_0 ),
        .D(int_A_H0[1]),
        .Q(\int_A_H_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_H_reg[2] 
       (.C(ap_clk),
        .CE(\int_A_H[7]_i_1_n_0 ),
        .D(int_A_H0[2]),
        .Q(\int_A_H_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_H_reg[3] 
       (.C(ap_clk),
        .CE(\int_A_H[7]_i_1_n_0 ),
        .D(int_A_H0[3]),
        .Q(\int_A_H_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_H_reg[4] 
       (.C(ap_clk),
        .CE(\int_A_H[7]_i_1_n_0 ),
        .D(int_A_H0[4]),
        .Q(\int_A_H_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_H_reg[5] 
       (.C(ap_clk),
        .CE(\int_A_H[7]_i_1_n_0 ),
        .D(int_A_H0[5]),
        .Q(\int_A_H_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_H_reg[6] 
       (.C(ap_clk),
        .CE(\int_A_H[7]_i_1_n_0 ),
        .D(int_A_H0[6]),
        .Q(\int_A_H_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_H_reg[7] 
       (.C(ap_clk),
        .CE(\int_A_H[7]_i_1_n_0 ),
        .D(int_A_H0[7]),
        .Q(\int_A_H_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_W[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(B[0]),
        .O(int_A_W0[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_W[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(B[1]),
        .O(int_A_W0[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_W[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(B[2]),
        .O(int_A_W0[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_W[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(B[3]),
        .O(int_A_W0[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_W[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(B[4]),
        .O(int_A_W0[4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_W[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(B[5]),
        .O(int_A_W0[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_W[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(B[6]),
        .O(int_A_W0[6]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \int_A_W[7]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\int_ier[5]_i_2_n_0 ),
        .O(\waddr_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_W[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(A_W),
        .O(int_A_W0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_W_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(int_A_W0[0]),
        .Q(B[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_W_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(int_A_W0[1]),
        .Q(B[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_W_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(int_A_W0[2]),
        .Q(B[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_W_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(int_A_W0[3]),
        .Q(B[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_W_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(int_A_W0[4]),
        .Q(B[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_W_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(int_A_W0[5]),
        .Q(B[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_W_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(int_A_W0[6]),
        .Q(B[6]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_A_W_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \int_A_W_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(int_A_W0[7]),
        .Q(A_W),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_A_W_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \int_A_W_reg[7]_rep 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(int_A_W0[7]),
        .Q(B[8]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_A_W_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \int_A_W_reg[7]_rep__0 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(int_A_W0[7]),
        .Q(B[7]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_A_W_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \int_A_W_reg[7]_rep__1 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(int_A_W0[7]),
        .Q(\int_A_W_reg[7]_rep__1_0 [1]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_A_W_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \int_A_W_reg[7]_rep__2 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(int_A_W0[7]),
        .Q(\int_A_W_reg[7]_rep__1_0 [0]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_A_W_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \int_A_W_reg[7]_rep__3 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(int_A_W0[7]),
        .Q(\int_A_W_reg[7]_rep__3_0 [1]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_A_W_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \int_A_W_reg[7]_rep__4 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(int_A_W0[7]),
        .Q(\int_A_W_reg[7]_rep__3_0 [0]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_A_W_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \int_A_W_reg[7]_rep__5 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(int_A_W0[7]),
        .Q(\int_A_W_reg[7]_rep__5_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B_H[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_B_H_reg_n_0_[0] ),
        .O(int_B_H0[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B_H[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_B_H_reg_n_0_[1] ),
        .O(int_B_H0[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B_H[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_B_H_reg_n_0_[2] ),
        .O(int_B_H0[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B_H[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_B_H_reg_n_0_[3] ),
        .O(int_B_H0[3]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B_H[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_B_H_reg_n_0_[4] ),
        .O(int_B_H0[4]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B_H[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_B_H_reg_n_0_[5] ),
        .O(int_B_H0[5]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B_H[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_B_H_reg_n_0_[6] ),
        .O(int_B_H0[6]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \int_B_H[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\int_B_H[7]_i_3_n_0 ),
        .O(\int_B_H[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B_H[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_B_H_reg_n_0_[7] ),
        .O(int_B_H0[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \int_B_H[7]_i_3 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\int_B_H[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_H_reg[0] 
       (.C(ap_clk),
        .CE(\int_B_H[7]_i_1_n_0 ),
        .D(int_B_H0[0]),
        .Q(\int_B_H_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_H_reg[1] 
       (.C(ap_clk),
        .CE(\int_B_H[7]_i_1_n_0 ),
        .D(int_B_H0[1]),
        .Q(\int_B_H_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_H_reg[2] 
       (.C(ap_clk),
        .CE(\int_B_H[7]_i_1_n_0 ),
        .D(int_B_H0[2]),
        .Q(\int_B_H_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_H_reg[3] 
       (.C(ap_clk),
        .CE(\int_B_H[7]_i_1_n_0 ),
        .D(int_B_H0[3]),
        .Q(\int_B_H_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_H_reg[4] 
       (.C(ap_clk),
        .CE(\int_B_H[7]_i_1_n_0 ),
        .D(int_B_H0[4]),
        .Q(\int_B_H_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_H_reg[5] 
       (.C(ap_clk),
        .CE(\int_B_H[7]_i_1_n_0 ),
        .D(int_B_H0[5]),
        .Q(\int_B_H_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_H_reg[6] 
       (.C(ap_clk),
        .CE(\int_B_H[7]_i_1_n_0 ),
        .D(int_B_H0[6]),
        .Q(\int_B_H_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_H_reg[7] 
       (.C(ap_clk),
        .CE(\int_B_H[7]_i_1_n_0 ),
        .D(int_B_H0[7]),
        .Q(\int_B_H_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B_W[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_B_W_reg[7]_0 [0]),
        .O(\s_axi_control_WDATA[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B_W[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_B_W_reg[7]_0 [1]),
        .O(\s_axi_control_WDATA[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B_W[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_B_W_reg[7]_0 [2]),
        .O(\s_axi_control_WDATA[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B_W[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_B_W_reg[7]_0 [3]),
        .O(\s_axi_control_WDATA[7] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B_W[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_B_W_reg[7]_0 [4]),
        .O(\s_axi_control_WDATA[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B_W[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_B_W_reg[7]_0 [5]),
        .O(\s_axi_control_WDATA[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B_W[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_B_W_reg[7]_0 [6]),
        .O(\s_axi_control_WDATA[7] [6]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \int_B_W[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\int_B_H[7]_i_3_n_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B_W[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_B_W_reg[7]_0 [7]),
        .O(\s_axi_control_WDATA[7] [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_W_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_control_WDATA[7] [0]),
        .Q(\int_B_W_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_W_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_control_WDATA[7] [1]),
        .Q(\int_B_W_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_W_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_control_WDATA[7] [2]),
        .Q(\int_B_W_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_W_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_control_WDATA[7] [3]),
        .Q(\int_B_W_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_W_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_control_WDATA[7] [4]),
        .Q(\int_B_W_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_W_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_control_WDATA[7] [5]),
        .Q(\int_B_W_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_W_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_control_WDATA[7] [6]),
        .Q(\int_B_W_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_W_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_control_WDATA[7] [7]),
        .Q(\int_B_W_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_10_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7530)) 
    int_ap_ready_i_1
       (.I0(int_task_ap_done_i_2_n_0),
        .I1(p_10_in[7]),
        .I2(ap_done),
        .I3(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBBF888)) 
    int_ap_start_i_1
       (.I0(p_10_in[7]),
        .I1(ap_done),
        .I2(int_ap_start1),
        .I3(s_axi_control_WDATA[0]),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\int_ier[5]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(int_auto_restart_i_2_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(p_10_in[7]),
        .O(int_auto_restart_i_1_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    int_auto_restart_i_2
       (.I0(\int_ier[5]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(int_auto_restart_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_10_in[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(int_auto_restart_i_2_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \int_ier[5]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[5]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(int_ier12_out));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \int_ier[5]_i_2 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\int_ier[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[0]),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[1]),
        .Q(p_0_in6_in),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[2] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[2]),
        .Q(\int_ier_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[3] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[3]),
        .Q(\int_ier_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[4] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[4]),
        .Q(\int_ier_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[5] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[5]),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr9_out),
        .I2(ap_done),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[5]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(int_isr9_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr9_out),
        .I2(ap_done),
        .I3(p_0_in6_in),
        .I4(p_1_in1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \int_isr[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(int_isr9_out),
        .I2(\int_isr_reg_n_0_[5] ),
        .O(\int_isr[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in1_in),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[5]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_A_reg[1]_0 [0]),
        .O(int_mat_A_reg06_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_A_reg[63]_0 [8]),
        .O(int_mat_A_reg06_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_A_reg[63]_0 [9]),
        .O(int_mat_A_reg06_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_A_reg[63]_0 [10]),
        .O(int_mat_A_reg06_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_A_reg[63]_0 [11]),
        .O(int_mat_A_reg06_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_A_reg[63]_0 [12]),
        .O(int_mat_A_reg06_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_A_reg[63]_0 [13]),
        .O(int_mat_A_reg06_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_A_reg[63]_0 [14]),
        .O(int_mat_A_reg06_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_A_reg[63]_0 [15]),
        .O(int_mat_A_reg06_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_A_reg[63]_0 [16]),
        .O(int_mat_A_reg06_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_A_reg[63]_0 [17]),
        .O(int_mat_A_reg06_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_A_reg[1]_0 [1]),
        .O(int_mat_A_reg06_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_A_reg[63]_0 [18]),
        .O(int_mat_A_reg06_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_A_reg[63]_0 [19]),
        .O(int_mat_A_reg06_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_A_reg[63]_0 [20]),
        .O(int_mat_A_reg06_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_A_reg[63]_0 [21]),
        .O(int_mat_A_reg06_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_A_reg[63]_0 [22]),
        .O(int_mat_A_reg06_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_A_reg[63]_0 [23]),
        .O(int_mat_A_reg06_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_A_reg[63]_0 [24]),
        .O(int_mat_A_reg06_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_A_reg[63]_0 [25]),
        .O(int_mat_A_reg06_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_A_reg[63]_0 [26]),
        .O(int_mat_A_reg06_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_A_reg[63]_0 [27]),
        .O(int_mat_A_reg06_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_A_reg[63]_0 [0]),
        .O(int_mat_A_reg06_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_A_reg[63]_0 [28]),
        .O(int_mat_A_reg06_out[30]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \int_mat_A[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_ier[5]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_mat_A[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_A_reg[63]_0 [29]),
        .O(int_mat_A_reg06_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_A_reg[63]_0 [30]),
        .O(int_mat_A_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_A_reg[63]_0 [31]),
        .O(int_mat_A_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_A_reg[63]_0 [32]),
        .O(int_mat_A_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_A_reg[63]_0 [33]),
        .O(int_mat_A_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_A_reg[63]_0 [34]),
        .O(int_mat_A_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_A_reg[63]_0 [35]),
        .O(int_mat_A_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_A_reg[63]_0 [36]),
        .O(int_mat_A_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_A_reg[63]_0 [37]),
        .O(int_mat_A_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_A_reg[63]_0 [1]),
        .O(int_mat_A_reg06_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_A_reg[63]_0 [38]),
        .O(int_mat_A_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_A_reg[63]_0 [39]),
        .O(int_mat_A_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_A_reg[63]_0 [40]),
        .O(int_mat_A_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_A_reg[63]_0 [41]),
        .O(int_mat_A_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_A_reg[63]_0 [42]),
        .O(int_mat_A_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_A_reg[63]_0 [43]),
        .O(int_mat_A_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_A_reg[63]_0 [44]),
        .O(int_mat_A_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_A_reg[63]_0 [45]),
        .O(int_mat_A_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_A_reg[63]_0 [46]),
        .O(int_mat_A_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_A_reg[63]_0 [47]),
        .O(int_mat_A_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_A_reg[63]_0 [2]),
        .O(int_mat_A_reg06_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_A_reg[63]_0 [48]),
        .O(int_mat_A_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_A_reg[63]_0 [49]),
        .O(int_mat_A_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_A_reg[63]_0 [50]),
        .O(int_mat_A_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_A_reg[63]_0 [51]),
        .O(int_mat_A_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_A_reg[63]_0 [52]),
        .O(int_mat_A_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_A_reg[63]_0 [53]),
        .O(int_mat_A_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_A_reg[63]_0 [54]),
        .O(int_mat_A_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_A_reg[63]_0 [55]),
        .O(int_mat_A_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_A_reg[63]_0 [56]),
        .O(int_mat_A_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_A_reg[63]_0 [57]),
        .O(int_mat_A_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_A_reg[63]_0 [3]),
        .O(int_mat_A_reg06_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_A_reg[63]_0 [58]),
        .O(int_mat_A_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_A_reg[63]_0 [59]),
        .O(int_mat_A_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_A_reg[63]_0 [60]),
        .O(int_mat_A_reg0[30]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \int_mat_A[63]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_ier[5]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_mat_A[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_A_reg[63]_0 [61]),
        .O(int_mat_A_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_A_reg[63]_0 [4]),
        .O(int_mat_A_reg06_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_A_reg[63]_0 [5]),
        .O(int_mat_A_reg06_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_A_reg[63]_0 [6]),
        .O(int_mat_A_reg06_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_A[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_A_reg[63]_0 [7]),
        .O(int_mat_A_reg06_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[0] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[0]),
        .Q(\int_mat_A_reg[1]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[10] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[10]),
        .Q(\int_mat_A_reg[63]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[11] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[11]),
        .Q(\int_mat_A_reg[63]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[12] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[12]),
        .Q(\int_mat_A_reg[63]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[13] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[13]),
        .Q(\int_mat_A_reg[63]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[14] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[14]),
        .Q(\int_mat_A_reg[63]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[15] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[15]),
        .Q(\int_mat_A_reg[63]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[16] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[16]),
        .Q(\int_mat_A_reg[63]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[17] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[17]),
        .Q(\int_mat_A_reg[63]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[18] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[18]),
        .Q(\int_mat_A_reg[63]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[19] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[19]),
        .Q(\int_mat_A_reg[63]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[1] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[1]),
        .Q(\int_mat_A_reg[1]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[20] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[20]),
        .Q(\int_mat_A_reg[63]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[21] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[21]),
        .Q(\int_mat_A_reg[63]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[22] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[22]),
        .Q(\int_mat_A_reg[63]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[23] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[23]),
        .Q(\int_mat_A_reg[63]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[24] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[24]),
        .Q(\int_mat_A_reg[63]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[25] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[25]),
        .Q(\int_mat_A_reg[63]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[26] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[26]),
        .Q(\int_mat_A_reg[63]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[27] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[27]),
        .Q(\int_mat_A_reg[63]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[28] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[28]),
        .Q(\int_mat_A_reg[63]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[29] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[29]),
        .Q(\int_mat_A_reg[63]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[2] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[2]),
        .Q(\int_mat_A_reg[63]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[30] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[30]),
        .Q(\int_mat_A_reg[63]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[31] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[31]),
        .Q(\int_mat_A_reg[63]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[32] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[0]),
        .Q(\int_mat_A_reg[63]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[33] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[1]),
        .Q(\int_mat_A_reg[63]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[34] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[2]),
        .Q(\int_mat_A_reg[63]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[35] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[3]),
        .Q(\int_mat_A_reg[63]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[36] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[4]),
        .Q(\int_mat_A_reg[63]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[37] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[5]),
        .Q(\int_mat_A_reg[63]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[38] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[6]),
        .Q(\int_mat_A_reg[63]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[39] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[7]),
        .Q(\int_mat_A_reg[63]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[3] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[3]),
        .Q(\int_mat_A_reg[63]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[40] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[8]),
        .Q(\int_mat_A_reg[63]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[41] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[9]),
        .Q(\int_mat_A_reg[63]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[42] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[10]),
        .Q(\int_mat_A_reg[63]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[43] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[11]),
        .Q(\int_mat_A_reg[63]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[44] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[12]),
        .Q(\int_mat_A_reg[63]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[45] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[13]),
        .Q(\int_mat_A_reg[63]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[46] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[14]),
        .Q(\int_mat_A_reg[63]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[47] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[15]),
        .Q(\int_mat_A_reg[63]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[48] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[16]),
        .Q(\int_mat_A_reg[63]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[49] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[17]),
        .Q(\int_mat_A_reg[63]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[4] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[4]),
        .Q(\int_mat_A_reg[63]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[50] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[18]),
        .Q(\int_mat_A_reg[63]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[51] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[19]),
        .Q(\int_mat_A_reg[63]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[52] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[20]),
        .Q(\int_mat_A_reg[63]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[53] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[21]),
        .Q(\int_mat_A_reg[63]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[54] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[22]),
        .Q(\int_mat_A_reg[63]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[55] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[23]),
        .Q(\int_mat_A_reg[63]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[56] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[24]),
        .Q(\int_mat_A_reg[63]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[57] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[25]),
        .Q(\int_mat_A_reg[63]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[58] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[26]),
        .Q(\int_mat_A_reg[63]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[59] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[27]),
        .Q(\int_mat_A_reg[63]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[5] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[5]),
        .Q(\int_mat_A_reg[63]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[60] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[28]),
        .Q(\int_mat_A_reg[63]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[61] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[29]),
        .Q(\int_mat_A_reg[63]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[62] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[30]),
        .Q(\int_mat_A_reg[63]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[63] 
       (.C(ap_clk),
        .CE(\int_mat_A[63]_i_1_n_0 ),
        .D(int_mat_A_reg0[31]),
        .Q(\int_mat_A_reg[63]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[6] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[6]),
        .Q(\int_mat_A_reg[63]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[7] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[7]),
        .Q(\int_mat_A_reg[63]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[8] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[8]),
        .Q(\int_mat_A_reg[63]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_A_reg[9] 
       (.C(ap_clk),
        .CE(\int_mat_A[31]_i_1_n_0 ),
        .D(int_mat_A_reg06_out[9]),
        .Q(\int_mat_A_reg[63]_0 [7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_B_reg[1]_0 [0]),
        .O(int_mat_B_reg03_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_B_reg[63]_0 [8]),
        .O(int_mat_B_reg03_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_B_reg[63]_0 [9]),
        .O(int_mat_B_reg03_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_B_reg[63]_0 [10]),
        .O(int_mat_B_reg03_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_B_reg[63]_0 [11]),
        .O(int_mat_B_reg03_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_B_reg[63]_0 [12]),
        .O(int_mat_B_reg03_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_B_reg[63]_0 [13]),
        .O(int_mat_B_reg03_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_B_reg[63]_0 [14]),
        .O(int_mat_B_reg03_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_B_reg[63]_0 [15]),
        .O(int_mat_B_reg03_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_B_reg[63]_0 [16]),
        .O(int_mat_B_reg03_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_B_reg[63]_0 [17]),
        .O(int_mat_B_reg03_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_B_reg[1]_0 [1]),
        .O(int_mat_B_reg03_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_B_reg[63]_0 [18]),
        .O(int_mat_B_reg03_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_B_reg[63]_0 [19]),
        .O(int_mat_B_reg03_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_B_reg[63]_0 [20]),
        .O(int_mat_B_reg03_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_B_reg[63]_0 [21]),
        .O(int_mat_B_reg03_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_B_reg[63]_0 [22]),
        .O(int_mat_B_reg03_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_B_reg[63]_0 [23]),
        .O(int_mat_B_reg03_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_B_reg[63]_0 [24]),
        .O(int_mat_B_reg03_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_B_reg[63]_0 [25]),
        .O(int_mat_B_reg03_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_B_reg[63]_0 [26]),
        .O(int_mat_B_reg03_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_B_reg[63]_0 [27]),
        .O(int_mat_B_reg03_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_B_reg[63]_0 [0]),
        .O(int_mat_B_reg03_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_B_reg[63]_0 [28]),
        .O(int_mat_B_reg03_out[30]));
  LUT5 #(
    .INIT(32'h40000000)) 
    \int_mat_B[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[5]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_mat_B[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_B_reg[63]_0 [29]),
        .O(int_mat_B_reg03_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_B_reg[63]_0 [30]),
        .O(int_mat_B_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_B_reg[63]_0 [31]),
        .O(int_mat_B_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_B_reg[63]_0 [32]),
        .O(int_mat_B_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_B_reg[63]_0 [33]),
        .O(int_mat_B_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_B_reg[63]_0 [34]),
        .O(int_mat_B_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_B_reg[63]_0 [35]),
        .O(int_mat_B_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_B_reg[63]_0 [36]),
        .O(int_mat_B_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_B_reg[63]_0 [37]),
        .O(int_mat_B_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_B_reg[63]_0 [1]),
        .O(int_mat_B_reg03_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_B_reg[63]_0 [38]),
        .O(int_mat_B_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_B_reg[63]_0 [39]),
        .O(int_mat_B_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_B_reg[63]_0 [40]),
        .O(int_mat_B_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_B_reg[63]_0 [41]),
        .O(int_mat_B_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_B_reg[63]_0 [42]),
        .O(int_mat_B_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_B_reg[63]_0 [43]),
        .O(int_mat_B_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_B_reg[63]_0 [44]),
        .O(int_mat_B_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_B_reg[63]_0 [45]),
        .O(int_mat_B_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_B_reg[63]_0 [46]),
        .O(int_mat_B_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_B_reg[63]_0 [47]),
        .O(int_mat_B_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_B_reg[63]_0 [2]),
        .O(int_mat_B_reg03_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_B_reg[63]_0 [48]),
        .O(int_mat_B_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_B_reg[63]_0 [49]),
        .O(int_mat_B_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_B_reg[63]_0 [50]),
        .O(int_mat_B_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_B_reg[63]_0 [51]),
        .O(int_mat_B_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_B_reg[63]_0 [52]),
        .O(int_mat_B_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_B_reg[63]_0 [53]),
        .O(int_mat_B_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_B_reg[63]_0 [54]),
        .O(int_mat_B_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_B_reg[63]_0 [55]),
        .O(int_mat_B_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_B_reg[63]_0 [56]),
        .O(int_mat_B_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_B_reg[63]_0 [57]),
        .O(int_mat_B_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_B_reg[63]_0 [3]),
        .O(int_mat_B_reg03_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_B_reg[63]_0 [58]),
        .O(int_mat_B_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_B_reg[63]_0 [59]),
        .O(int_mat_B_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_B_reg[63]_0 [60]),
        .O(int_mat_B_reg0[30]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_mat_B[63]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_ier[5]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_mat_B[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_B_reg[63]_0 [61]),
        .O(int_mat_B_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_B_reg[63]_0 [4]),
        .O(int_mat_B_reg03_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_B_reg[63]_0 [5]),
        .O(int_mat_B_reg03_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_B_reg[63]_0 [6]),
        .O(int_mat_B_reg03_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_B[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_B_reg[63]_0 [7]),
        .O(int_mat_B_reg03_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[0] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[0]),
        .Q(\int_mat_B_reg[1]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[10] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[10]),
        .Q(\int_mat_B_reg[63]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[11] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[11]),
        .Q(\int_mat_B_reg[63]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[12] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[12]),
        .Q(\int_mat_B_reg[63]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[13] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[13]),
        .Q(\int_mat_B_reg[63]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[14] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[14]),
        .Q(\int_mat_B_reg[63]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[15] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[15]),
        .Q(\int_mat_B_reg[63]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[16] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[16]),
        .Q(\int_mat_B_reg[63]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[17] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[17]),
        .Q(\int_mat_B_reg[63]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[18] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[18]),
        .Q(\int_mat_B_reg[63]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[19] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[19]),
        .Q(\int_mat_B_reg[63]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[1] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[1]),
        .Q(\int_mat_B_reg[1]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[20] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[20]),
        .Q(\int_mat_B_reg[63]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[21] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[21]),
        .Q(\int_mat_B_reg[63]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[22] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[22]),
        .Q(\int_mat_B_reg[63]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[23] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[23]),
        .Q(\int_mat_B_reg[63]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[24] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[24]),
        .Q(\int_mat_B_reg[63]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[25] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[25]),
        .Q(\int_mat_B_reg[63]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[26] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[26]),
        .Q(\int_mat_B_reg[63]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[27] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[27]),
        .Q(\int_mat_B_reg[63]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[28] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[28]),
        .Q(\int_mat_B_reg[63]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[29] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[29]),
        .Q(\int_mat_B_reg[63]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[2] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[2]),
        .Q(\int_mat_B_reg[63]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[30] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[30]),
        .Q(\int_mat_B_reg[63]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[31] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[31]),
        .Q(\int_mat_B_reg[63]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[32] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[0]),
        .Q(\int_mat_B_reg[63]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[33] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[1]),
        .Q(\int_mat_B_reg[63]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[34] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[2]),
        .Q(\int_mat_B_reg[63]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[35] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[3]),
        .Q(\int_mat_B_reg[63]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[36] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[4]),
        .Q(\int_mat_B_reg[63]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[37] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[5]),
        .Q(\int_mat_B_reg[63]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[38] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[6]),
        .Q(\int_mat_B_reg[63]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[39] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[7]),
        .Q(\int_mat_B_reg[63]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[3] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[3]),
        .Q(\int_mat_B_reg[63]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[40] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[8]),
        .Q(\int_mat_B_reg[63]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[41] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[9]),
        .Q(\int_mat_B_reg[63]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[42] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[10]),
        .Q(\int_mat_B_reg[63]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[43] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[11]),
        .Q(\int_mat_B_reg[63]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[44] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[12]),
        .Q(\int_mat_B_reg[63]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[45] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[13]),
        .Q(\int_mat_B_reg[63]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[46] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[14]),
        .Q(\int_mat_B_reg[63]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[47] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[15]),
        .Q(\int_mat_B_reg[63]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[48] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[16]),
        .Q(\int_mat_B_reg[63]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[49] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[17]),
        .Q(\int_mat_B_reg[63]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[4] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[4]),
        .Q(\int_mat_B_reg[63]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[50] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[18]),
        .Q(\int_mat_B_reg[63]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[51] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[19]),
        .Q(\int_mat_B_reg[63]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[52] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[20]),
        .Q(\int_mat_B_reg[63]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[53] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[21]),
        .Q(\int_mat_B_reg[63]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[54] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[22]),
        .Q(\int_mat_B_reg[63]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[55] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[23]),
        .Q(\int_mat_B_reg[63]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[56] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[24]),
        .Q(\int_mat_B_reg[63]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[57] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[25]),
        .Q(\int_mat_B_reg[63]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[58] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[26]),
        .Q(\int_mat_B_reg[63]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[59] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[27]),
        .Q(\int_mat_B_reg[63]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[5] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[5]),
        .Q(\int_mat_B_reg[63]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[60] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[28]),
        .Q(\int_mat_B_reg[63]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[61] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[29]),
        .Q(\int_mat_B_reg[63]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[62] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[30]),
        .Q(\int_mat_B_reg[63]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[63] 
       (.C(ap_clk),
        .CE(\int_mat_B[63]_i_1_n_0 ),
        .D(int_mat_B_reg0[31]),
        .Q(\int_mat_B_reg[63]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[6] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[6]),
        .Q(\int_mat_B_reg[63]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[7] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[7]),
        .Q(\int_mat_B_reg[63]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[8] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[8]),
        .Q(\int_mat_B_reg[63]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_B_reg[9] 
       (.C(ap_clk),
        .CE(\int_mat_B[31]_i_1_n_0 ),
        .D(int_mat_B_reg03_out[9]),
        .Q(\int_mat_B_reg[63]_0 [7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_C),
        .O(int_mat_C_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_C_reg[63]_0 [9]),
        .O(int_mat_C_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_C_reg[63]_0 [10]),
        .O(int_mat_C_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_C_reg[63]_0 [11]),
        .O(int_mat_C_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_C_reg[63]_0 [12]),
        .O(int_mat_C_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_C_reg[63]_0 [13]),
        .O(int_mat_C_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_C_reg[63]_0 [14]),
        .O(int_mat_C_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_C_reg[63]_0 [15]),
        .O(int_mat_C_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_C_reg[63]_0 [16]),
        .O(int_mat_C_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_C_reg[63]_0 [17]),
        .O(int_mat_C_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_C_reg[63]_0 [18]),
        .O(int_mat_C_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_C_reg[63]_0 [0]),
        .O(int_mat_C_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_C_reg[63]_0 [19]),
        .O(int_mat_C_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_C_reg[63]_0 [20]),
        .O(int_mat_C_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_C_reg[63]_0 [21]),
        .O(int_mat_C_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_C_reg[63]_0 [22]),
        .O(int_mat_C_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_C_reg[63]_0 [23]),
        .O(int_mat_C_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_C_reg[63]_0 [24]),
        .O(int_mat_C_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_C_reg[63]_0 [25]),
        .O(int_mat_C_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_C_reg[63]_0 [26]),
        .O(int_mat_C_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_C_reg[63]_0 [27]),
        .O(int_mat_C_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_C_reg[63]_0 [28]),
        .O(int_mat_C_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_C_reg[63]_0 [1]),
        .O(int_mat_C_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_C_reg[63]_0 [29]),
        .O(int_mat_C_reg01_out[30]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_mat_C[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_ier[5]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_mat_C[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_C_reg[63]_0 [30]),
        .O(int_mat_C_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_C_reg[63]_0 [31]),
        .O(int_mat_C_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_C_reg[63]_0 [32]),
        .O(int_mat_C_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_C_reg[63]_0 [33]),
        .O(int_mat_C_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_C_reg[63]_0 [34]),
        .O(int_mat_C_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_C_reg[63]_0 [35]),
        .O(int_mat_C_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_C_reg[63]_0 [36]),
        .O(int_mat_C_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_C_reg[63]_0 [37]),
        .O(int_mat_C_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_C_reg[63]_0 [38]),
        .O(int_mat_C_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_C_reg[63]_0 [2]),
        .O(int_mat_C_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_C_reg[63]_0 [39]),
        .O(int_mat_C_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_C_reg[63]_0 [40]),
        .O(int_mat_C_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_C_reg[63]_0 [41]),
        .O(int_mat_C_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_C_reg[63]_0 [42]),
        .O(int_mat_C_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_C_reg[63]_0 [43]),
        .O(int_mat_C_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_C_reg[63]_0 [44]),
        .O(int_mat_C_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_C_reg[63]_0 [45]),
        .O(int_mat_C_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_C_reg[63]_0 [46]),
        .O(int_mat_C_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_C_reg[63]_0 [47]),
        .O(int_mat_C_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_C_reg[63]_0 [48]),
        .O(int_mat_C_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_C_reg[63]_0 [3]),
        .O(int_mat_C_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_C_reg[63]_0 [49]),
        .O(int_mat_C_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_C_reg[63]_0 [50]),
        .O(int_mat_C_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_C_reg[63]_0 [51]),
        .O(int_mat_C_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_C_reg[63]_0 [52]),
        .O(int_mat_C_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_C_reg[63]_0 [53]),
        .O(int_mat_C_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_mat_C_reg[63]_0 [54]),
        .O(int_mat_C_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_C_reg[63]_0 [55]),
        .O(int_mat_C_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_C_reg[63]_0 [56]),
        .O(int_mat_C_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_C_reg[63]_0 [57]),
        .O(int_mat_C_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_C_reg[63]_0 [58]),
        .O(int_mat_C_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_C_reg[63]_0 [4]),
        .O(int_mat_C_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_C_reg[63]_0 [59]),
        .O(int_mat_C_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_C_reg[63]_0 [60]),
        .O(int_mat_C_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_C_reg[63]_0 [61]),
        .O(int_mat_C_reg0[30]));
  LUT5 #(
    .INIT(32'h40000000)) 
    \int_mat_C[63]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\int_ier[5]_i_2_n_0 ),
        .O(\int_mat_C[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_mat_C_reg[63]_0 [62]),
        .O(int_mat_C_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_C_reg[63]_0 [5]),
        .O(int_mat_C_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_C_reg[63]_0 [6]),
        .O(int_mat_C_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_C_reg[63]_0 [7]),
        .O(int_mat_C_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_C[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_mat_C_reg[63]_0 [8]),
        .O(int_mat_C_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[0] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[0]),
        .Q(mat_C),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[10] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[10]),
        .Q(\int_mat_C_reg[63]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[11] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[11]),
        .Q(\int_mat_C_reg[63]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[12] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[12]),
        .Q(\int_mat_C_reg[63]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[13] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[13]),
        .Q(\int_mat_C_reg[63]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[14] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[14]),
        .Q(\int_mat_C_reg[63]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[15] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[15]),
        .Q(\int_mat_C_reg[63]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[16] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[16]),
        .Q(\int_mat_C_reg[63]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[17] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[17]),
        .Q(\int_mat_C_reg[63]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[18] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[18]),
        .Q(\int_mat_C_reg[63]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[19] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[19]),
        .Q(\int_mat_C_reg[63]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[1] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[1]),
        .Q(\int_mat_C_reg[63]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[20] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[20]),
        .Q(\int_mat_C_reg[63]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[21] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[21]),
        .Q(\int_mat_C_reg[63]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[22] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[22]),
        .Q(\int_mat_C_reg[63]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[23] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[23]),
        .Q(\int_mat_C_reg[63]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[24] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[24]),
        .Q(\int_mat_C_reg[63]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[25] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[25]),
        .Q(\int_mat_C_reg[63]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[26] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[26]),
        .Q(\int_mat_C_reg[63]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[27] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[27]),
        .Q(\int_mat_C_reg[63]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[28] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[28]),
        .Q(\int_mat_C_reg[63]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[29] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[29]),
        .Q(\int_mat_C_reg[63]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[2] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[2]),
        .Q(\int_mat_C_reg[63]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[30] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[30]),
        .Q(\int_mat_C_reg[63]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[31] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[31]),
        .Q(\int_mat_C_reg[63]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[32] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[0]),
        .Q(\int_mat_C_reg[63]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[33] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[1]),
        .Q(\int_mat_C_reg[63]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[34] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[2]),
        .Q(\int_mat_C_reg[63]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[35] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[3]),
        .Q(\int_mat_C_reg[63]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[36] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[4]),
        .Q(\int_mat_C_reg[63]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[37] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[5]),
        .Q(\int_mat_C_reg[63]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[38] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[6]),
        .Q(\int_mat_C_reg[63]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[39] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[7]),
        .Q(\int_mat_C_reg[63]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[3] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[3]),
        .Q(\int_mat_C_reg[63]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[40] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[8]),
        .Q(\int_mat_C_reg[63]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[41] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[9]),
        .Q(\int_mat_C_reg[63]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[42] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[10]),
        .Q(\int_mat_C_reg[63]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[43] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[11]),
        .Q(\int_mat_C_reg[63]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[44] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[12]),
        .Q(\int_mat_C_reg[63]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[45] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[13]),
        .Q(\int_mat_C_reg[63]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[46] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[14]),
        .Q(\int_mat_C_reg[63]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[47] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[15]),
        .Q(\int_mat_C_reg[63]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[48] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[16]),
        .Q(\int_mat_C_reg[63]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[49] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[17]),
        .Q(\int_mat_C_reg[63]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[4] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[4]),
        .Q(\int_mat_C_reg[63]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[50] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[18]),
        .Q(\int_mat_C_reg[63]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[51] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[19]),
        .Q(\int_mat_C_reg[63]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[52] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[20]),
        .Q(\int_mat_C_reg[63]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[53] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[21]),
        .Q(\int_mat_C_reg[63]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[54] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[22]),
        .Q(\int_mat_C_reg[63]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[55] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[23]),
        .Q(\int_mat_C_reg[63]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[56] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[24]),
        .Q(\int_mat_C_reg[63]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[57] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[25]),
        .Q(\int_mat_C_reg[63]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[58] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[26]),
        .Q(\int_mat_C_reg[63]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[59] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[27]),
        .Q(\int_mat_C_reg[63]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[5] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[5]),
        .Q(\int_mat_C_reg[63]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[60] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[28]),
        .Q(\int_mat_C_reg[63]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[61] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[29]),
        .Q(\int_mat_C_reg[63]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[62] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[30]),
        .Q(\int_mat_C_reg[63]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[63] 
       (.C(ap_clk),
        .CE(\int_mat_C[63]_i_1_n_0 ),
        .D(int_mat_C_reg0[31]),
        .Q(\int_mat_C_reg[63]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[6] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[6]),
        .Q(\int_mat_C_reg[63]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[7] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[7]),
        .Q(\int_mat_C_reg[63]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[8] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[8]),
        .Q(\int_mat_C_reg[63]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_C_reg[9] 
       (.C(ap_clk),
        .CE(\int_mat_C[31]_i_1_n_0 ),
        .D(int_mat_C_reg01_out[9]),
        .Q(\int_mat_C_reg[63]_0 [8]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h22E2FFFF22E222E2)) 
    int_task_ap_done_i_1
       (.I0(ap_done),
        .I1(auto_restart_status_reg_n_0),
        .I2(ap_idle),
        .I3(p_10_in[2]),
        .I4(int_task_ap_done_i_2_n_0),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[6]_i_2_n_0 ),
        .I2(int_task_ap_done_i_3_n_0),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(ar_hs),
        .O(int_task_ap_done_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .O(int_task_ap_done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hAAA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(p_1_in1_in),
        .I3(\int_isr_reg_n_0_[5] ),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(\rdata[0]_i_3_n_0 ),
        .I5(\rdata[0]_i_4_n_0 ),
        .O(\rdata[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_3 
       (.I0(\int_mat_A_reg[1]_0 [0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_mat_B_reg[63]_0 [30]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(ap_start),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \rdata[0]_i_4 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(mat_C),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[0]_i_5 
       (.I0(\int_mat_A_reg[63]_0 [30]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_A_H_reg[7]_0 [0]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\rdata[0]_i_7_n_0 ),
        .O(\rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[0]_i_6 
       (.I0(\int_mat_B_reg[1]_0 [0]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(B[0]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\rdata[0]_i_8_n_0 ),
        .O(\rdata[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[0]_i_7 
       (.I0(int_gie_reg_n_0),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\int_B_H_reg_n_0_[0] ),
        .I3(s_axi_control_ARADDR[5]),
        .O(\rdata[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_8 
       (.I0(\int_mat_C_reg[63]_0 [31]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_B_W_reg[7]_0 [0]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\rdata[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(\int_mat_C_reg[63]_0 [9]),
        .I2(\rdata[29]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[10]_i_3_n_0 ),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0011100000001000)) 
    \rdata[10]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_mat_A_reg[63]_0 [8]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_mat_B_reg[63]_0 [40]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[10]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [41]),
        .I1(\int_mat_B_reg[63]_0 [8]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [40]),
        .O(\rdata[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_0 ),
        .I1(\int_mat_C_reg[63]_0 [10]),
        .I2(\rdata[29]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[11]_i_3_n_0 ),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0011100000001000)) 
    \rdata[11]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_mat_A_reg[63]_0 [9]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_mat_B_reg[63]_0 [41]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[11]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [42]),
        .I1(\int_mat_B_reg[63]_0 [9]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [41]),
        .O(\rdata[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(\int_mat_C_reg[63]_0 [11]),
        .I2(\rdata[29]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[12]_i_3_n_0 ),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0011100000001000)) 
    \rdata[12]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_mat_A_reg[63]_0 [10]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_mat_B_reg[63]_0 [42]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[12]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [43]),
        .I1(\int_mat_B_reg[63]_0 [10]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [42]),
        .O(\rdata[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[13]_i_3_n_0 ),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCC47FFFFFF47FF)) 
    \rdata[13]_i_2 
       (.I0(\int_mat_C_reg[63]_0 [12]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_mat_B_reg[63]_0 [43]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [11]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[13]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [44]),
        .I1(\int_mat_B_reg[63]_0 [11]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [43]),
        .O(\rdata[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[14]_i_3_n_0 ),
        .O(\rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCC47FFFFFF47FF)) 
    \rdata[14]_i_2 
       (.I0(\int_mat_C_reg[63]_0 [13]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_mat_B_reg[63]_0 [44]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [12]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[14]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [45]),
        .I1(\int_mat_B_reg[63]_0 [12]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [44]),
        .O(\rdata[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[15]_i_3_n_0 ),
        .O(\rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCC47FFFFFF47FF)) 
    \rdata[15]_i_2 
       (.I0(\int_mat_C_reg[63]_0 [14]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_mat_B_reg[63]_0 [45]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [13]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[15]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [46]),
        .I1(\int_mat_B_reg[63]_0 [13]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [45]),
        .O(\rdata[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[16]_i_3_n_0 ),
        .O(\rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCC47FFFFFF47FF)) 
    \rdata[16]_i_2 
       (.I0(\int_mat_C_reg[63]_0 [15]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_mat_B_reg[63]_0 [46]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [14]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[16]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [47]),
        .I1(\int_mat_B_reg[63]_0 [14]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [46]),
        .O(\rdata[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_0 ),
        .I1(\int_mat_C_reg[63]_0 [16]),
        .I2(\rdata[29]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[17]_i_3_n_0 ),
        .O(\rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0011100000001000)) 
    \rdata[17]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_mat_A_reg[63]_0 [15]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_mat_B_reg[63]_0 [47]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[17]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [48]),
        .I1(\int_mat_B_reg[63]_0 [15]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [47]),
        .O(\rdata[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_0 ),
        .I1(\int_mat_C_reg[63]_0 [17]),
        .I2(\rdata[29]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[18]_i_3_n_0 ),
        .O(\rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0011100000001000)) 
    \rdata[18]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_mat_A_reg[63]_0 [16]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_mat_B_reg[63]_0 [48]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[18]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [49]),
        .I1(\int_mat_B_reg[63]_0 [16]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [48]),
        .O(\rdata[18]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[19]_i_3_n_0 ),
        .O(\rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCC47FFFFFF47FF)) 
    \rdata[19]_i_2 
       (.I0(\int_mat_C_reg[63]_0 [18]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_mat_B_reg[63]_0 [49]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [17]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[19]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [50]),
        .I1(\int_mat_B_reg[63]_0 [17]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [49]),
        .O(\rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\rdata[1]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[1]_i_4_n_0 ),
        .I5(\rdata[1]_i_5_n_0 ),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[1]_i_2 
       (.I0(\int_mat_B_reg[1]_0 [1]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(B[1]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\rdata[1]_i_6_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3330003000880088)) 
    \rdata[1]_i_3 
       (.I0(\int_B_H_reg_n_0_[1] ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\int_mat_A_reg[63]_0 [31]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\int_A_H_reg[7]_0 [1]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[1]_i_4 
       (.I0(int_task_ap_done),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_mat_B_reg[63]_0 [31]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_mat_A_reg[1]_0 [1]),
        .I5(\rdata[1]_i_7_n_0 ),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \rdata[1]_i_5 
       (.I0(p_0_in6_in),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_mat_C_reg[63]_0 [0]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_6 
       (.I0(\int_mat_C_reg[63]_0 [32]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_B_W_reg[7]_0 [1]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(p_1_in1_in),
        .O(\rdata[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_7 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[6]),
        .O(\rdata[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[20]_i_3_n_0 ),
        .O(\rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCC47FFFFFF47FF)) 
    \rdata[20]_i_2 
       (.I0(\int_mat_C_reg[63]_0 [19]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_mat_B_reg[63]_0 [50]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [18]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[20]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [51]),
        .I1(\int_mat_B_reg[63]_0 [18]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [50]),
        .O(\rdata[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_0 ),
        .I1(\int_mat_C_reg[63]_0 [20]),
        .I2(\rdata[29]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[21]_i_3_n_0 ),
        .O(\rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0011100000001000)) 
    \rdata[21]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_mat_A_reg[63]_0 [19]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_mat_B_reg[63]_0 [51]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[21]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [52]),
        .I1(\int_mat_B_reg[63]_0 [19]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [51]),
        .O(\rdata[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_0 ),
        .I1(\int_mat_C_reg[63]_0 [21]),
        .I2(\rdata[29]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[22]_i_3_n_0 ),
        .O(\rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0011100000001000)) 
    \rdata[22]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_mat_A_reg[63]_0 [20]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_mat_B_reg[63]_0 [52]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[22]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [53]),
        .I1(\int_mat_B_reg[63]_0 [20]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [52]),
        .O(\rdata[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_0 ),
        .I1(\int_mat_C_reg[63]_0 [22]),
        .I2(\rdata[29]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[23]_i_3_n_0 ),
        .O(\rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0011100000001000)) 
    \rdata[23]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_mat_A_reg[63]_0 [21]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_mat_B_reg[63]_0 [53]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[23]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [54]),
        .I1(\int_mat_B_reg[63]_0 [21]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [53]),
        .O(\rdata[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_0 ),
        .I1(\int_mat_C_reg[63]_0 [23]),
        .I2(\rdata[29]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[24]_i_3_n_0 ),
        .O(\rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0011100000001000)) 
    \rdata[24]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_mat_A_reg[63]_0 [22]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_mat_B_reg[63]_0 [54]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[24]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [55]),
        .I1(\int_mat_B_reg[63]_0 [22]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [54]),
        .O(\rdata[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_0 ),
        .I1(\int_mat_C_reg[63]_0 [24]),
        .I2(\rdata[29]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[25]_i_3_n_0 ),
        .O(\rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0011100000001000)) 
    \rdata[25]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_mat_A_reg[63]_0 [23]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_mat_B_reg[63]_0 [55]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[25]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [56]),
        .I1(\int_mat_B_reg[63]_0 [23]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [55]),
        .O(\rdata[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_0 ),
        .I1(\int_mat_C_reg[63]_0 [25]),
        .I2(\rdata[29]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[26]_i_3_n_0 ),
        .O(\rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0011100000001000)) 
    \rdata[26]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_mat_A_reg[63]_0 [24]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_mat_B_reg[63]_0 [56]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[26]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [57]),
        .I1(\int_mat_B_reg[63]_0 [24]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [56]),
        .O(\rdata[26]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[27]_i_3_n_0 ),
        .O(\rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCC47FFFFFF47FF)) 
    \rdata[27]_i_2 
       (.I0(\int_mat_C_reg[63]_0 [26]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_mat_B_reg[63]_0 [57]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [25]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[27]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [58]),
        .I1(\int_mat_B_reg[63]_0 [25]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [57]),
        .O(\rdata[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_0 ),
        .I1(\int_mat_C_reg[63]_0 [27]),
        .I2(\rdata[29]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[28]_i_3_n_0 ),
        .O(\rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0011100000001000)) 
    \rdata[28]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_mat_A_reg[63]_0 [26]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_mat_B_reg[63]_0 [58]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[28]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [59]),
        .I1(\int_mat_B_reg[63]_0 [26]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [58]),
        .O(\rdata[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_0 ),
        .I1(\int_mat_C_reg[63]_0 [28]),
        .I2(\rdata[29]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[29]_i_4_n_0 ),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0011100000001000)) 
    \rdata[29]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_mat_A_reg[63]_0 [27]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_mat_B_reg[63]_0 [59]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \rdata[29]_i_3 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[29]_i_4 
       (.I0(\int_mat_C_reg[63]_0 [60]),
        .I1(\int_mat_B_reg[63]_0 [27]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [59]),
        .O(\rdata[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000A88AAAAAAAA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[4]_i_4_n_0 ),
        .I1(\rdata[2]_i_2_n_0 ),
        .I2(\rdata[2]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[2]_i_4_n_0 ),
        .O(rdata[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_2 
       (.I0(\int_mat_A_reg[63]_0 [0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_mat_B_reg[63]_0 [32]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(p_10_in[2]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000FFF77FF0FFF77)) 
    \rdata[2]_i_3 
       (.I0(\int_B_H_reg_n_0_[2] ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\int_mat_A_reg[63]_0 [32]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_A_H_reg[7]_0 [2]),
        .O(\rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4F70000)) 
    \rdata[2]_i_4 
       (.I0(\int_mat_C_reg[63]_0 [1]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_ier_reg_n_0_[2] ),
        .I4(\rdata[2]_i_5_n_0 ),
        .I5(\rdata[2]_i_6_n_0 ),
        .O(\rdata[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h10B0FFFF)) 
    \rdata[2]_i_5 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(\int_mat_B_reg[63]_0 [0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(B[2]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h41514555FFFFFFFF)) 
    \rdata[2]_i_6 
       (.I0(\rdata[3]_i_7_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(\int_B_W_reg[7]_0 [2]),
        .I4(\int_mat_C_reg[63]_0 [33]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[2]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[30]_i_3_n_0 ),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCC47FFFFFF47FF)) 
    \rdata[30]_i_2 
       (.I0(\int_mat_C_reg[63]_0 [29]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_mat_B_reg[63]_0 [60]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [28]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[30]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [61]),
        .I1(\int_mat_B_reg[63]_0 [28]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [60]),
        .O(\rdata[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[31]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[31]_i_5_n_0 ),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFCC47FFFFFF47FF)) 
    \rdata[31]_i_4 
       (.I0(\int_mat_C_reg[63]_0 [30]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_mat_B_reg[63]_0 [61]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [29]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[31]_i_5 
       (.I0(\int_mat_C_reg[63]_0 [62]),
        .I1(\int_mat_B_reg[63]_0 [29]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [61]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000A88AAAAAAAA)) 
    \rdata[3]_i_1 
       (.I0(\rdata[4]_i_4_n_0 ),
        .I1(\rdata[3]_i_2_n_0 ),
        .I2(\rdata[3]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[3]_i_4_n_0 ),
        .O(rdata[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_2 
       (.I0(\int_mat_A_reg[63]_0 [1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_mat_B_reg[63]_0 [33]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(int_ap_ready),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000FFF77FF0FFF77)) 
    \rdata[3]_i_3 
       (.I0(\int_B_H_reg_n_0_[3] ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\int_mat_A_reg[63]_0 [33]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_A_H_reg[7]_0 [3]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4F70000)) 
    \rdata[3]_i_4 
       (.I0(\int_mat_C_reg[63]_0 [2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_ier_reg_n_0_[3] ),
        .I4(\rdata[3]_i_5_n_0 ),
        .I5(\rdata[3]_i_6_n_0 ),
        .O(\rdata[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h10B0FFFF)) 
    \rdata[3]_i_5 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(\int_mat_B_reg[63]_0 [1]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(B[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h41514555FFFFFFFF)) 
    \rdata[3]_i_6 
       (.I0(\rdata[3]_i_7_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\int_mat_C_reg[63]_0 [34]),
        .I4(\int_B_W_reg[7]_0 [3]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata[3]_i_7 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .O(\rdata[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(\rdata[4]_i_3_n_0 ),
        .I2(\rdata[4]_i_4_n_0 ),
        .I3(\rdata[4]_i_5_n_0 ),
        .I4(\rdata[4]_i_6_n_0 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hFD5D0000FFFFFFFF)) 
    \rdata[4]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_mat_B_reg[63]_0 [2]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(B[4]),
        .I4(\rdata[4]_i_7_n_0 ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0303010100030303)) 
    \rdata[4]_i_3 
       (.I0(\int_mat_B_reg[63]_0 [34]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_mat_A_reg[63]_0 [2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000075)) 
    \rdata[4]_i_4 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .O(\rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3030101000303030)) 
    \rdata[4]_i_5 
       (.I0(\int_mat_C_reg[63]_0 [35]),
        .I1(\rdata[4]_i_8_n_0 ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_B_W_reg[7]_0 [4]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000047FF)) 
    \rdata[4]_i_6 
       (.I0(\int_A_H_reg[7]_0 [4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_mat_A_reg[63]_0 [34]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\rdata[4]_i_9_n_0 ),
        .O(\rdata[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \rdata[4]_i_7 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_mat_C_reg[63]_0 [3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\int_ier_reg_n_0_[4] ),
        .O(\rdata[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata[4]_i_8 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .O(\rdata[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0020FFFFFFFF)) 
    \rdata[4]_i_9 
       (.I0(\int_B_H_reg_n_0_[4] ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\rdata[5]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[5]_i_4_n_0 ),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[5]_i_2 
       (.I0(\int_mat_B_reg[63]_0 [3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(B[5]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\rdata[5]_i_5_n_0 ),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00C000C00FA000A0)) 
    \rdata[5]_i_3 
       (.I0(\int_mat_A_reg[63]_0 [35]),
        .I1(\int_A_H_reg[7]_0 [5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(\int_B_H_reg_n_0_[5] ),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \rdata[5]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(p_0_in),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\int_mat_C_reg[63]_0 [4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[5]_i_6_n_0 ),
        .O(\rdata[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_5 
       (.I0(\int_mat_C_reg[63]_0 [36]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_B_W_reg[7]_0 [5]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(\int_isr_reg_n_0_[5] ),
        .O(\rdata[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[5]_i_6 
       (.I0(\int_mat_A_reg[63]_0 [3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\int_mat_B_reg[63]_0 [35]),
        .O(\rdata[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(\rdata[6]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[6]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[6]_i_5_n_0 ),
        .O(rdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[6]_i_2 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .O(\rdata[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFA1F1)) 
    \rdata[6]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_mat_B_reg[63]_0 [36]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_mat_C_reg[63]_0 [5]),
        .I4(\rdata[6]_i_6_n_0 ),
        .O(\rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF3FF05FFF3FFF5F)) 
    \rdata[6]_i_4 
       (.I0(\int_mat_A_reg[63]_0 [36]),
        .I1(\int_A_H_reg[7]_0 [6]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_B_H_reg_n_0_[6] ),
        .O(\rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \rdata[6]_i_5 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\int_mat_B_reg[63]_0 [4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(B[6]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\rdata[6]_i_7_n_0 ),
        .O(\rdata[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFABF)) 
    \rdata[6]_i_6 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\int_mat_A_reg[63]_0 [4]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .O(\rdata[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[6]_i_7 
       (.I0(\int_B_W_reg[7]_0 [6]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\int_mat_C_reg[63]_0 [37]),
        .O(\rdata[6]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata[7]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \rdata[7]_i_2 
       (.I0(\rdata[7]_i_3_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[7]_i_4_n_0 ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\rdata[7]_i_5_n_0 ),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBABFBFBFB)) 
    \rdata[7]_i_3 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[7]_i_6_n_0 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\int_mat_C_reg[63]_0 [6]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF3FF05FFF3FFF5F)) 
    \rdata[7]_i_4 
       (.I0(\int_mat_A_reg[63]_0 [37]),
        .I1(\int_A_H_reg[7]_0 [7]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_B_H_reg_n_0_[7] ),
        .O(\rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \rdata[7]_i_5 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\int_mat_B_reg[63]_0 [5]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(A_W),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\rdata[7]_i_7_n_0 ),
        .O(\rdata[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_6 
       (.I0(\int_mat_A_reg[63]_0 [5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_mat_B_reg[63]_0 [37]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(p_10_in[7]),
        .O(\rdata[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[7]_i_7 
       (.I0(\int_B_W_reg[7]_0 [7]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\int_mat_C_reg[63]_0 [38]),
        .O(\rdata[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[8]_i_3_n_0 ),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCC47FFFFFF47FF)) 
    \rdata[8]_i_2 
       (.I0(\int_mat_C_reg[63]_0 [7]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_mat_B_reg[63]_0 [38]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [6]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[8]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [39]),
        .I1(\int_mat_B_reg[63]_0 [6]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [38]),
        .O(\rdata[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[9]_i_3_n_0 ),
        .O(\rdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCC47FFFFFF47FF)) 
    \rdata[9]_i_2 
       (.I0(\int_mat_C_reg[63]_0 [8]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_mat_B_reg[63]_0 [39]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [7]),
        .O(\rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF305FFFFF3F5FFF)) 
    \rdata[9]_i_3 
       (.I0(\int_mat_C_reg[63]_0 [40]),
        .I1(\int_mat_B_reg[63]_0 [7]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_mat_A_reg[63]_0 [39]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[0]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[0]_i_2 
       (.I0(\rdata[0]_i_5_n_0 ),
        .I1(\rdata[0]_i_6_n_0 ),
        .O(\rdata_reg[0]_i_2_n_0 ),
        .S(s_axi_control_ARADDR[3]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_2_n_0 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1__1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_flow_control_loop_pipe_sequential_init
   (indvar_flatten_fu_124,
    \ap_CS_fsm_reg[0] ,
    ap_enable_reg_pp0_iter0,
    ap_done,
    D,
    \indvar_flatten_fu_124_reg[0] ,
    SR,
    ap_clk,
    add_ln20_reg_10260,
    ap_enable_reg_pp0_iter0_reg,
    CO,
    grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg,
    Q,
    ap_rst_n,
    ap_enable_reg_pp0_iter10,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_done_reg1,
    \ap_CS_fsm_reg[10] ,
    \indvar_flatten_fu_124_reg[0]_0 ,
    \indvar_flatten_fu_124_reg[0]_1 ,
    ce3);
  output [0:0]indvar_flatten_fu_124;
  output [0:0]\ap_CS_fsm_reg[0] ;
  output ap_enable_reg_pp0_iter0;
  output ap_done;
  output [0:0]D;
  output \indvar_flatten_fu_124_reg[0] ;
  input [0:0]SR;
  input ap_clk;
  input add_ln20_reg_10260;
  input ap_enable_reg_pp0_iter0_reg;
  input [0:0]CO;
  input grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg;
  input [1:0]Q;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter10;
  input ap_loop_init_int_reg_0;
  input [0:0]ap_loop_init_int_reg_1;
  input ap_done_reg1;
  input [1:0]\ap_CS_fsm_reg[10] ;
  input \indvar_flatten_fu_124_reg[0]_0 ;
  input [0:0]\indvar_flatten_fu_124_reg[0]_1 ;
  input ce3;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire add_ln20_reg_10260;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire [1:0]\ap_CS_fsm_reg[10] ;
  wire ap_clk;
  wire ap_done;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter10;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_loop_init_int_i_2_n_0;
  wire ap_loop_init_int_reg_0;
  wire [0:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ce3;
  wire grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg;
  wire [0:0]indvar_flatten_fu_124;
  wire \indvar_flatten_fu_124_reg[0] ;
  wire \indvar_flatten_fu_124_reg[0]_0 ;
  wire [0:0]\indvar_flatten_fu_124_reg[0]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(ap_done_reg1),
        .I1(ap_done_cache),
        .I2(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I3(\ap_CS_fsm_reg[10] [1]),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \ap_CS_fsm[10]_i_1__0 
       (.I0(\ap_CS_fsm_reg[10] [0]),
        .I1(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_done_reg1),
        .I4(\ap_CS_fsm_reg[10] [1]),
        .O(D));
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[15]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .O(ap_enable_reg_pp0_iter0));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    ap_done_cache_i_1
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF5DDDDD5D5DDDDD)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter10),
        .I3(ap_loop_init_int_reg_0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_loop_init_int_i_2_n_0),
        .O(ap_loop_init_int_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA8A888AAA)) 
    ap_loop_init_int_i_2
       (.I0(Q[1]),
        .I1(ap_loop_init_int_reg_1),
        .I2(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_loop_init_int_reg_0),
        .O(ap_loop_init_int_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AADAAAAA)) 
    \indvar_flatten_fu_124[0]_i_1 
       (.I0(\indvar_flatten_fu_124_reg[0]_0 ),
        .I1(CO),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\indvar_flatten_fu_124_reg[0]_1 ),
        .I4(ce3),
        .I5(\ap_CS_fsm_reg[0] ),
        .O(\indvar_flatten_fu_124_reg[0] ));
  LUT6 #(
    .INIT(64'hFFA0000080808080)) 
    \indvar_flatten_fu_124[15]_i_1 
       (.I0(add_ln20_reg_10260),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(CO),
        .I3(ap_loop_init_int),
        .I4(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I5(Q[0]),
        .O(indvar_flatten_fu_124));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_fu_406_p2_i_2
       (.I0(Q[0]),
        .I1(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[0] ));
endmodule

(* ORIG_REF_NAME = "matmul_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_flow_control_loop_pipe_sequential_init_0
   (grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg_reg,
    D,
    add_ln16_fu_93_p2,
    \ap_CS_fsm_reg[2] ,
    ap_enable_reg_pp0_iter1_reg,
    SR,
    ap_clk,
    grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg,
    gmem_WREADY,
    \i_fu_50_reg[10] ,
    ap_rst_n,
    Q,
    \i_fu_50_reg[4] ,
    \i_fu_50_reg[4]_0 ,
    \i_fu_50_reg[4]_1 ,
    \i_fu_50_reg[4]_2 ,
    \i_fu_50_reg[4]_3 ,
    \i_fu_50_reg[10]_0 ,
    \i_fu_50_reg[10]_1 ,
    \i_fu_50_reg[10]_2 ,
    \i_fu_50_reg[10]_3 ,
    \i_fu_50_reg[6] ,
    \i_fu_50_reg[6]_0 );
  output grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg_reg;
  output [1:0]D;
  output [10:0]add_ln16_fu_93_p2;
  output \ap_CS_fsm_reg[2] ;
  output ap_enable_reg_pp0_iter1_reg;
  input [0:0]SR;
  input ap_clk;
  input grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg;
  input gmem_WREADY;
  input \i_fu_50_reg[10] ;
  input ap_rst_n;
  input [1:0]Q;
  input \i_fu_50_reg[4] ;
  input \i_fu_50_reg[4]_0 ;
  input \i_fu_50_reg[4]_1 ;
  input \i_fu_50_reg[4]_2 ;
  input \i_fu_50_reg[4]_3 ;
  input \i_fu_50_reg[10]_0 ;
  input \i_fu_50_reg[10]_1 ;
  input \i_fu_50_reg[10]_2 ;
  input \i_fu_50_reg[10]_3 ;
  input \i_fu_50_reg[6] ;
  input \i_fu_50_reg[6]_0 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [10:0]add_ln16_fu_93_p2;
  wire \ap_CS_fsm[4]_i_2_n_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_0;
  wire ap_rst_n;
  wire gmem_WREADY;
  wire grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg;
  wire grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg_reg;
  wire \i_fu_50[10]_i_3_n_0 ;
  wire \i_fu_50[10]_i_4_n_0 ;
  wire \i_fu_50[10]_i_5_n_0 ;
  wire \i_fu_50[10]_i_6_n_0 ;
  wire \i_fu_50[10]_i_7_n_0 ;
  wire \i_fu_50[6]_i_2_n_0 ;
  wire \i_fu_50_reg[10] ;
  wire \i_fu_50_reg[10]_0 ;
  wire \i_fu_50_reg[10]_1 ;
  wire \i_fu_50_reg[10]_2 ;
  wire \i_fu_50_reg[10]_3 ;
  wire \i_fu_50_reg[4] ;
  wire \i_fu_50_reg[4]_0 ;
  wire \i_fu_50_reg[4]_1 ;
  wire \i_fu_50_reg[4]_2 ;
  wire \i_fu_50_reg[4]_3 ;
  wire \i_fu_50_reg[6] ;
  wire \i_fu_50_reg[6]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[4]_i_2_n_0 ),
        .I2(grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg),
        .I3(\ap_CS_fsm[4]_i_2_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(\i_fu_50_reg[10] ),
        .I1(gmem_WREADY),
        .I2(grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg),
        .I3(\i_fu_50[10]_i_3_n_0 ),
        .O(\ap_CS_fsm[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__0
       (.I0(\ap_CS_fsm[4]_i_2_n_0 ),
        .I1(grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_0),
        .Q(ap_done_cache),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000BA00)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg),
        .I1(gmem_WREADY),
        .I2(\i_fu_50_reg[10] ),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm[4]_i_2_n_0 ),
        .O(grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF7500FFFF)) 
    ap_loop_init_int_i_1__0
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg),
        .I1(gmem_WREADY),
        .I2(\i_fu_50_reg[10] ),
        .I3(ap_loop_init_int),
        .I4(ap_rst_n),
        .I5(\ap_CS_fsm[4]_i_2_n_0 ),
        .O(ap_loop_init_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[4]_i_2_n_0 ),
        .I2(grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_50[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_fu_50_reg[4]_2 ),
        .O(add_ln16_fu_93_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'hA200)) 
    \i_fu_50[10]_i_1 
       (.I0(\i_fu_50[10]_i_3_n_0 ),
        .I1(\i_fu_50_reg[10] ),
        .I2(gmem_WREADY),
        .I3(grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \i_fu_50[10]_i_2 
       (.I0(\i_fu_50[10]_i_4_n_0 ),
        .I1(\i_fu_50_reg[10]_0 ),
        .I2(\i_fu_50_reg[10]_1 ),
        .I3(\i_fu_50_reg[10]_2 ),
        .I4(\i_fu_50[10]_i_5_n_0 ),
        .I5(\i_fu_50_reg[10]_3 ),
        .O(add_ln16_fu_93_p2[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \i_fu_50[10]_i_3 
       (.I0(\i_fu_50[10]_i_6_n_0 ),
        .I1(\i_fu_50[10]_i_7_n_0 ),
        .I2(\i_fu_50_reg[4] ),
        .I3(\i_fu_50[10]_i_5_n_0 ),
        .I4(\i_fu_50_reg[4]_0 ),
        .I5(\i_fu_50_reg[4]_1 ),
        .O(\i_fu_50[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0020202000000000)) 
    \i_fu_50[10]_i_4 
       (.I0(\i_fu_50_reg[6] ),
        .I1(\i_fu_50[6]_i_2_n_0 ),
        .I2(\i_fu_50_reg[4] ),
        .I3(ap_loop_init_int),
        .I4(grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg),
        .I5(\i_fu_50_reg[6]_0 ),
        .O(\i_fu_50[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_50[10]_i_5 
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\i_fu_50[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDFDFFFFFFFFF)) 
    \i_fu_50[10]_i_6 
       (.I0(\i_fu_50_reg[6] ),
        .I1(\i_fu_50_reg[6]_0 ),
        .I2(\i_fu_50_reg[10]_3 ),
        .I3(ap_loop_init_int),
        .I4(grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg),
        .I5(\i_fu_50_reg[10]_2 ),
        .O(\i_fu_50[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7F7F7)) 
    \i_fu_50[10]_i_7 
       (.I0(\i_fu_50_reg[10]_1 ),
        .I1(\i_fu_50_reg[10]_0 ),
        .I2(\i_fu_50_reg[4]_3 ),
        .I3(ap_loop_init_int),
        .I4(grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg),
        .I5(\i_fu_50_reg[4]_2 ),
        .O(\i_fu_50[10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_fu_50[1]_i_1 
       (.I0(\i_fu_50_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(\i_fu_50_reg[4]_3 ),
        .O(add_ln16_fu_93_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \i_fu_50[2]_i_1 
       (.I0(\i_fu_50_reg[4]_0 ),
        .I1(\i_fu_50_reg[4]_2 ),
        .I2(ap_loop_init_int),
        .I3(\i_fu_50_reg[4]_3 ),
        .O(add_ln16_fu_93_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \i_fu_50[3]_i_1 
       (.I0(\i_fu_50_reg[4]_1 ),
        .I1(\i_fu_50_reg[4]_0 ),
        .I2(\i_fu_50_reg[4]_3 ),
        .I3(ap_loop_init_int),
        .I4(\i_fu_50_reg[4]_2 ),
        .O(add_ln16_fu_93_p2[3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \i_fu_50[4]_i_1 
       (.I0(\i_fu_50_reg[4] ),
        .I1(\i_fu_50_reg[4]_2 ),
        .I2(\i_fu_50[10]_i_5_n_0 ),
        .I3(\i_fu_50_reg[4]_3 ),
        .I4(\i_fu_50_reg[4]_0 ),
        .I5(\i_fu_50_reg[4]_1 ),
        .O(add_ln16_fu_93_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h22D2)) 
    \i_fu_50[5]_i_1 
       (.I0(\i_fu_50_reg[6]_0 ),
        .I1(ap_loop_init_int),
        .I2(\i_fu_50_reg[4] ),
        .I3(\i_fu_50[6]_i_2_n_0 ),
        .O(add_ln16_fu_93_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'h009A00AA)) 
    \i_fu_50[6]_i_1 
       (.I0(\i_fu_50_reg[6] ),
        .I1(\i_fu_50[6]_i_2_n_0 ),
        .I2(\i_fu_50_reg[4] ),
        .I3(ap_loop_init_int),
        .I4(\i_fu_50_reg[6]_0 ),
        .O(add_ln16_fu_93_p2[6]));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    \i_fu_50[6]_i_2 
       (.I0(\i_fu_50_reg[4]_1 ),
        .I1(\i_fu_50_reg[4]_0 ),
        .I2(\i_fu_50_reg[4]_3 ),
        .I3(grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_50_reg[4]_2 ),
        .O(\i_fu_50[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \i_fu_50[7]_i_1 
       (.I0(\i_fu_50[10]_i_4_n_0 ),
        .I1(ap_loop_init_int),
        .I2(\i_fu_50_reg[10]_0 ),
        .O(add_ln16_fu_93_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h1222)) 
    \i_fu_50[8]_i_1 
       (.I0(\i_fu_50_reg[10]_1 ),
        .I1(ap_loop_init_int),
        .I2(\i_fu_50_reg[10]_0 ),
        .I3(\i_fu_50[10]_i_4_n_0 ),
        .O(add_ln16_fu_93_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \i_fu_50[9]_i_1 
       (.I0(\i_fu_50_reg[10]_2 ),
        .I1(\i_fu_50[10]_i_4_n_0 ),
        .I2(\i_fu_50_reg[10]_0 ),
        .I3(ap_loop_init_int),
        .I4(\i_fu_50_reg[10]_1 ),
        .O(add_ln16_fu_93_p2[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi
   (gmem_WREADY,
    SR,
    full_n_reg,
    gmem_AWREADY,
    full_n_reg_0,
    gmem_BVALID,
    m_axi_gmem_WLAST,
    gmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    s_ready_t_reg,
    \state_reg[0] ,
    \ap_CS_fsm_reg[10] ,
    ap_NS_fsm,
    m_axi_gmem_AWVALID,
    m_axi_gmem_WVALID,
    m_axi_gmem_AWADDR,
    m_axi_gmem_ARADDR,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[3] ,
    grp_fu_204_ce,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    \data_p1_reg[31] ,
    ap_clk,
    D,
    gmem_WVALID,
    mem_reg,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    Q,
    gmem_RREADY,
    gmem_ARVALID,
    \data_p2_reg[61] ,
    gmem_AWVALID,
    E,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    \data_p2_reg[64] ,
    m_axi_gmem_ARREADY,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    trunc_ln_reg_245,
    \data_p1_reg[61] ,
    pop0,
    \q_tmp_reg[0] ,
    \data_p2_reg[68] ,
    \data_p2_reg[61]_0 );
  output gmem_WREADY;
  output [0:0]SR;
  output full_n_reg;
  output gmem_AWREADY;
  output full_n_reg_0;
  output gmem_BVALID;
  output m_axi_gmem_WLAST;
  output gmem_ARREADY;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output s_ready_t_reg;
  output [0:0]\state_reg[0] ;
  output \ap_CS_fsm_reg[10] ;
  output [2:0]ap_NS_fsm;
  output m_axi_gmem_AWVALID;
  output m_axi_gmem_WVALID;
  output [61:0]m_axi_gmem_AWADDR;
  output [61:0]m_axi_gmem_ARADDR;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[3] ;
  output grp_fu_204_ce;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3] ;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output [31:0]\data_p1_reg[31] ;
  input ap_clk;
  input [17:0]D;
  input gmem_WVALID;
  input [32:0]mem_reg;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input [1:0]Q;
  input gmem_RREADY;
  input gmem_ARVALID;
  input [61:0]\data_p2_reg[61] ;
  input gmem_AWVALID;
  input [0:0]E;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input [8:0]\data_p2_reg[64] ;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input [61:0]trunc_ln_reg_245;
  input [61:0]\data_p1_reg[61] ;
  input pop0;
  input [0:0]\q_tmp_reg[0] ;
  input [0:0]\data_p2_reg[68] ;
  input [61:0]\data_p2_reg[61]_0 ;

  wire AWVALID_Dummy;
  wire [17:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[6] ;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire bus_write_n_10;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire [31:0]\data_p1_reg[31] ;
  wire [61:0]\data_p1_reg[61] ;
  wire [61:0]\data_p2_reg[61] ;
  wire [61:0]\data_p2_reg[61]_0 ;
  wire [8:0]\data_p2_reg[64] ;
  wire [0:0]\data_p2_reg[68] ;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_ARREADY;
  wire gmem_ARVALID;
  wire gmem_AWREADY;
  wire gmem_AWVALID;
  wire gmem_BVALID;
  wire gmem_RREADY;
  wire gmem_WREADY;
  wire gmem_WVALID;
  wire grp_fu_204_ce;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [61:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [32:0]mem_reg;
  wire pop0;
  wire [0:0]\q_tmp_reg[0] ;
  wire s_ready_t_reg;
  wire [0:0]\state_reg[0] ;
  wire [0:0]throttl_cnt_reg;
  wire [61:0]trunc_ln_reg_245;
  wire wreq_throttle_n_1;
  wire wreq_throttle_n_2;
  wire wreq_throttle_n_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_read bus_read
       (.Q(Q[0]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p1_reg[31] (\data_p1_reg[31] ),
        .\data_p2_reg[61] (\data_p2_reg[61] ),
        .full_n_reg(full_n_reg),
        .gmem_ARVALID(gmem_ARVALID),
        .gmem_RREADY(gmem_RREADY),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .mem_reg(mem_reg),
        .s_ready_t_reg(gmem_ARREADY),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\state_reg[0] (\state_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_write bus_write
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D(D),
        .E(E),
        .Q(Q[1]),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .ap_NS_fsm(ap_NS_fsm[2:1]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (bus_write_n_10),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\could_multi_bursts.awlen_buf_reg[3] ),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (wreq_throttle_n_1),
        .\data_p1_reg[61] (\data_p1_reg[61] ),
        .\data_p2_reg[61] (\data_p2_reg[61]_0 ),
        .\data_p2_reg[64] (\data_p2_reg[64] ),
        .\data_p2_reg[68] (\data_p2_reg[68] ),
        .empty_n_reg(gmem_BVALID),
        .full_n_reg(gmem_WREADY),
        .full_n_reg_0(full_n_reg_0),
        .gmem_AWVALID(gmem_AWVALID),
        .gmem_WVALID(gmem_WVALID),
        .grp_fu_204_ce(grp_fu_204_ce),
        .m_axi_gmem_AWADDR(m_axi_gmem_AWADDR),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .m_axi_gmem_WVALID_0(wreq_throttle_n_3),
        .pop0(pop0),
        .\q_tmp_reg[0] (\q_tmp_reg[0] ),
        .s_ready_t_reg(gmem_AWREADY),
        .s_ready_t_reg_0(ap_NS_fsm[0]),
        .\throttl_cnt_reg[8] (wreq_throttle_n_2),
        .\throttl_cnt_reg[8]_0 (throttl_cnt_reg),
        .trunc_ln_reg_245(trunc_ln_reg_245));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_throttle wreq_throttle
       (.AWVALID_Dummy(AWVALID_Dummy),
        .E(bus_write_n_10),
        .Q(throttl_cnt_reg),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREADY_0(wreq_throttle_n_1),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .\throttl_cnt_reg[0]_0 (wreq_throttle_n_3),
        .\throttl_cnt_reg[4]_0 (\could_multi_bursts.awlen_buf_reg[3] ),
        .\throttl_cnt_reg[6]_0 (wreq_throttle_n_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_buffer
   (full_n_reg_0,
    SR,
    data_valid,
    E,
    \bus_equal_gen.WVALID_Dummy_reg ,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    \ap_CS_fsm_reg[3] ,
    Q,
    ap_clk,
    D,
    gmem_WVALID,
    burst_valid,
    \bus_equal_gen.WVALID_Dummy_reg_1 ,
    m_axi_gmem_WREADY,
    \bus_equal_gen.WVALID_Dummy_reg_2 ,
    ap_rst_n,
    mem_reg_0,
    \q_tmp_reg[0]_0 );
  output full_n_reg_0;
  output [0:0]SR;
  output data_valid;
  output [0:0]E;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output \bus_equal_gen.WVALID_Dummy_reg_0 ;
  output \ap_CS_fsm_reg[3] ;
  output [35:0]Q;
  input ap_clk;
  input [17:0]D;
  input gmem_WVALID;
  input burst_valid;
  input \bus_equal_gen.WVALID_Dummy_reg_1 ;
  input m_axi_gmem_WREADY;
  input \bus_equal_gen.WVALID_Dummy_reg_2 ;
  input ap_rst_n;
  input [1:0]mem_reg_0;
  input [0:0]\q_tmp_reg[0]_0 ;

  wire [17:0]D;
  wire [0:0]E;
  wire [35:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire \bus_equal_gen.WVALID_Dummy_reg_1 ;
  wire \bus_equal_gen.WVALID_Dummy_reg_2 ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[32]_i_1_n_0 ;
  wire \dout_buf[33]_i_1_n_0 ;
  wire \dout_buf[34]_i_1_n_0 ;
  wire \dout_buf[35]_i_2_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire dout_valid_i_1__0_n_0;
  wire empty_n_i_1__5_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__6_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_reg_0;
  wire gmem_WVALID;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire [8:0]mOutPtr;
  wire \mOutPtr0_inferred__0/i__carry__0_n_1 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_2 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_3 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_4 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_5 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_6 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_7 ;
  wire \mOutPtr0_inferred__0/i__carry_n_0 ;
  wire \mOutPtr0_inferred__0/i__carry_n_1 ;
  wire \mOutPtr0_inferred__0/i__carry_n_2 ;
  wire \mOutPtr0_inferred__0/i__carry_n_3 ;
  wire \mOutPtr0_inferred__0/i__carry_n_4 ;
  wire \mOutPtr0_inferred__0/i__carry_n_5 ;
  wire \mOutPtr0_inferred__0/i__carry_n_6 ;
  wire \mOutPtr0_inferred__0/i__carry_n_7 ;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[8]_i_1__0_n_0 ;
  wire m_axi_gmem_WREADY;
  wire [1:0]mem_reg_0;
  wire mem_reg_i_28_n_0;
  wire mem_reg_i_29_n_0;
  wire p_1_in;
  wire pop;
  wire [35:0]q_buf;
  wire [35:0]q_tmp;
  wire [0:0]\q_tmp_reg[0]_0 ;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead1;
  wire show_ahead1_carry_i_1_n_0;
  wire show_ahead1_carry_i_2_n_0;
  wire show_ahead1_carry_i_3_n_0;
  wire show_ahead1_carry_n_2;
  wire show_ahead1_carry_n_3;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_3_n_0 ;
  wire \waddr[7]_i_4_n_0 ;
  wire [3:3]\NLW_mOutPtr0_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:3]NLW_show_ahead1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_show_ahead1_carry_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hB888)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(\bus_equal_gen.WVALID_Dummy_reg_1 ),
        .I1(\bus_equal_gen.WVALID_Dummy_reg ),
        .I2(data_valid),
        .I3(burst_valid),
        .O(\bus_equal_gen.WVALID_Dummy_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(\bus_equal_gen.WVALID_Dummy_reg ),
        .O(E));
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_equal_gen.data_buf[31]_i_2 
       (.I0(\bus_equal_gen.WVALID_Dummy_reg_1 ),
        .I1(m_axi_gmem_WREADY),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_2 ),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[18]_i_1 
       (.I0(q_buf[18]),
        .I1(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[19]_i_1 
       (.I0(q_buf[19]),
        .I1(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[20]_i_1 
       (.I0(q_buf[20]),
        .I1(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[21]_i_1 
       (.I0(q_buf[21]),
        .I1(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[22]_i_1 
       (.I0(q_buf[22]),
        .I1(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[23]_i_1 
       (.I0(q_buf[23]),
        .I1(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[24]_i_1 
       (.I0(q_buf[24]),
        .I1(show_ahead),
        .O(\dout_buf[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[25]_i_1 
       (.I0(q_buf[25]),
        .I1(show_ahead),
        .O(\dout_buf[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[26]_i_1 
       (.I0(q_buf[26]),
        .I1(show_ahead),
        .O(\dout_buf[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[27]_i_1 
       (.I0(q_buf[27]),
        .I1(show_ahead),
        .O(\dout_buf[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[28]_i_1 
       (.I0(q_buf[28]),
        .I1(show_ahead),
        .O(\dout_buf[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[29]_i_1 
       (.I0(q_buf[29]),
        .I1(show_ahead),
        .O(\dout_buf[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[30]_i_1 
       (.I0(q_buf[30]),
        .I1(show_ahead),
        .O(\dout_buf[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[31]_i_1 
       (.I0(q_buf[31]),
        .I1(show_ahead),
        .O(\dout_buf[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h20AA)) 
    \dout_buf[35]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\bus_equal_gen.WVALID_Dummy_reg ),
        .I2(burst_valid),
        .I3(data_valid),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_2 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_0 ),
        .Q(Q[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_0 ),
        .Q(Q[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_2_n_0 ),
        .Q(Q[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hFFA2)) 
    dout_valid_i_1__0
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(\bus_equal_gen.WVALID_Dummy_reg ),
        .I3(pop),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(data_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'h8FFFFFFF07778888)) 
    empty_n_i_1__5
       (.I0(gmem_WVALID),
        .I1(full_n_reg_0),
        .I2(empty_n_i_2__0_n_0),
        .I3(empty_n_i_3__0_n_0),
        .I4(pop),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_2__0
       (.I0(mOutPtr[8]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[6]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[2]),
        .I5(mOutPtr[1]),
        .O(empty_n_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    empty_n_i_3__0
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[5]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFCF4F)) 
    full_n_i_1__6
       (.I0(gmem_WVALID),
        .I1(full_n_reg_0),
        .I2(ap_rst_n),
        .I3(p_1_in),
        .I4(pop),
        .O(full_n_i_1__6_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    full_n_i_2__4
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[8]),
        .I2(mOutPtr[4]),
        .I3(full_n_i_3__0_n_0),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    full_n_i_3__0
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[3]),
        .I5(mOutPtr[7]),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0F87)) 
    i__carry__0_i_1__0
       (.I0(gmem_WVALID),
        .I1(full_n_reg_0),
        .I2(mOutPtr[8]),
        .I3(pop),
        .O(i__carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h0F87)) 
    i__carry__0_i_2__0
       (.I0(gmem_WVALID),
        .I1(full_n_reg_0),
        .I2(mOutPtr[7]),
        .I3(pop),
        .O(i__carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h0F87)) 
    i__carry__0_i_3__0
       (.I0(gmem_WVALID),
        .I1(full_n_reg_0),
        .I2(mOutPtr[6]),
        .I3(pop),
        .O(i__carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h0F87)) 
    i__carry__0_i_4
       (.I0(gmem_WVALID),
        .I1(full_n_reg_0),
        .I2(mOutPtr[5]),
        .I3(pop),
        .O(i__carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h0F87)) 
    i__carry_i_1__0
       (.I0(gmem_WVALID),
        .I1(full_n_reg_0),
        .I2(mOutPtr[4]),
        .I3(pop),
        .O(i__carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h0F87)) 
    i__carry_i_2__0
       (.I0(gmem_WVALID),
        .I1(full_n_reg_0),
        .I2(mOutPtr[3]),
        .I3(pop),
        .O(i__carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h0F87)) 
    i__carry_i_3
       (.I0(gmem_WVALID),
        .I1(full_n_reg_0),
        .I2(mOutPtr[2]),
        .I3(pop),
        .O(i__carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h0F87)) 
    i__carry_i_4
       (.I0(gmem_WVALID),
        .I1(full_n_reg_0),
        .I2(mOutPtr[1]),
        .I3(pop),
        .O(i__carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mOutPtr0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\mOutPtr0_inferred__0/i__carry_n_0 ,\mOutPtr0_inferred__0/i__carry_n_1 ,\mOutPtr0_inferred__0/i__carry_n_2 ,\mOutPtr0_inferred__0/i__carry_n_3 }),
        .CYINIT(mOutPtr[0]),
        .DI(mOutPtr[4:1]),
        .O({\mOutPtr0_inferred__0/i__carry_n_4 ,\mOutPtr0_inferred__0/i__carry_n_5 ,\mOutPtr0_inferred__0/i__carry_n_6 ,\mOutPtr0_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mOutPtr0_inferred__0/i__carry__0 
       (.CI(\mOutPtr0_inferred__0/i__carry_n_0 ),
        .CO({\NLW_mOutPtr0_inferred__0/i__carry__0_CO_UNCONNECTED [3],\mOutPtr0_inferred__0/i__carry__0_n_1 ,\mOutPtr0_inferred__0/i__carry__0_n_2 ,\mOutPtr0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,mOutPtr[7:5]}),
        .O({\mOutPtr0_inferred__0/i__carry__0_n_4 ,\mOutPtr0_inferred__0/i__carry__0_n_5 ,\mOutPtr0_inferred__0/i__carry__0_n_6 ,\mOutPtr0_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[8]_i_1__0 
       (.I0(gmem_WVALID),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(\mOutPtr[8]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_7 ),
        .Q(mOutPtr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_6 ),
        .Q(mOutPtr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_5 ),
        .Q(mOutPtr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_4 ),
        .Q(mOutPtr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry__0_n_7 ),
        .Q(mOutPtr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry__0_n_6 ),
        .Q(mOutPtr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry__0_n_5 ),
        .Q(mOutPtr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry__0_n_4 ),
        .Q(mOutPtr[8]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "bus_write/buff_wdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[17:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(q_buf[33:32]),
        .DOPBDOP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({gmem_WVALID,gmem_WVALID,gmem_WVALID,gmem_WVALID}));
  LUT4 #(
    .INIT(16'h9AAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(mem_reg_i_28_n_0),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[7]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_2
       (.I0(raddr[6]),
        .I1(mem_reg_i_28_n_0),
        .I2(pop),
        .O(rnext[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_i_28
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(mem_reg_i_28_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_29
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(mem_reg_i_29_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3
       (.I0(raddr[5]),
        .I1(mem_reg_i_29_n_0),
        .I2(pop),
        .O(rnext[5]));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_30
       (.I0(mem_reg_0[1]),
        .I1(mem_reg_0[0]),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_4
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(pop),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_5
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    mem_reg_i_6
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(pop),
        .I3(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7
       (.I0(raddr[0]),
        .I1(pop),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  CARRY4 show_ahead1_carry
       (.CI(1'b0),
        .CO({NLW_show_ahead1_carry_CO_UNCONNECTED[3],show_ahead1,show_ahead1_carry_n_2,show_ahead1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,show_ahead1_carry_i_1_n_0,show_ahead1_carry_i_2_n_0,show_ahead1_carry_i_3_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_1
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[8]),
        .O(show_ahead1_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_2
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[5]),
        .O(show_ahead1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    show_ahead1_carry_i_3
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(pop),
        .I3(mOutPtr[0]),
        .O(show_ahead1_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    show_ahead_i_1__0
       (.I0(gmem_WVALID),
        .I1(full_n_reg_0),
        .I2(show_ahead1),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\waddr[7]_i_2_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "matmul_gmem_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    next_beat,
    dout_valid_reg_0,
    Q,
    ap_clk,
    mem_reg_0,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    SR,
    ap_rst_n,
    dout_valid_reg_1,
    rdata_ack_t);
  output full_n_reg_0;
  output beat_valid;
  output next_beat;
  output dout_valid_reg_0;
  output [32:0]Q;
  input ap_clk;
  input [32:0]mem_reg_0;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input [0:0]SR;
  input ap_rst_n;
  input dout_valid_reg_1;
  input rdata_ack_t;

  wire [32:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[34]_i_2_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire dout_valid_i_1_n_0;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__5_n_0;
  wire full_n_reg_0;
  wire [8:0]mOutPtr;
  wire mOutPtr19_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[5]_i_3_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[8]_i_1_n_0 ;
  wire \mOutPtr[8]_i_2_n_0 ;
  wire \mOutPtr[8]_i_3_n_0 ;
  wire \mOutPtr[8]_i_5_n_0 ;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [32:0]mem_reg_0;
  wire mem_reg_i_10_n_0;
  wire mem_reg_i_9_n_0;
  wire mem_reg_n_32;
  wire mem_reg_n_33;
  wire next_beat;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire rdata_ack_t;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead1;
  wire show_ahead1_carry_i_1__0_n_0;
  wire show_ahead1_carry_i_2__0_n_0;
  wire show_ahead1_carry_i_3__0_n_0;
  wire show_ahead1_carry_n_2;
  wire show_ahead1_carry_n_3;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[6]_i_2__0_n_0 ;
  wire \waddr[7]_i_2__0_n_0 ;
  wire \waddr[7]_i_3__0_n_0 ;
  wire \waddr[7]_i_4__0_n_0 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:3]NLW_show_ahead1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_show_ahead1_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_equal_gen.data_buf[31]_i_1__0 
       (.I0(beat_valid),
        .I1(dout_valid_reg_1),
        .I2(rdata_ack_t),
        .O(next_beat));
  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .O(dout_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \dout_buf[34]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .I3(beat_valid),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    dout_valid_i_1
       (.I0(beat_valid),
        .I1(dout_valid_reg_1),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_0),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF7F7F7F0F707070)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(empty_n_i_3__1_n_0),
        .I2(pop),
        .I3(m_axi_gmem_RVALID),
        .I4(full_n_reg_0),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_2__1
       (.I0(mOutPtr[8]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[6]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[2]),
        .I5(mOutPtr[1]),
        .O(empty_n_i_2__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    empty_n_i_3__1
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[5]),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF55FF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(mOutPtr[8]),
        .I2(full_n_i_2__5_n_0),
        .I3(full_n_reg_0),
        .I4(m_axi_gmem_RVALID),
        .I5(pop),
        .O(full_n_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    full_n_i_2__5
       (.I0(mOutPtr[7]),
        .I1(\mOutPtr[8]_i_5_n_0 ),
        .I2(mOutPtr[6]),
        .O(full_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1 
       (.I0(pop),
        .I1(m_axi_gmem_RVALID),
        .I2(full_n_reg_0),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA96AA9A9A9A9A9A9)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(pop),
        .I4(m_axi_gmem_RVALID),
        .I5(full_n_reg_0),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(pop),
        .I5(push),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[3]),
        .I5(mOutPtr19_out),
        .O(\mOutPtr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h787878787878784B)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[5]_i_2_n_0 ),
        .I1(mOutPtr19_out),
        .I2(mOutPtr[5]),
        .I3(mOutPtr[3]),
        .I4(\mOutPtr[5]_i_3_n_0 ),
        .I5(mOutPtr[4]),
        .O(\mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_2 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[3]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[5]_i_3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .O(\mOutPtr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h656666666A666666)) 
    \mOutPtr[6]_i_1 
       (.I0(mOutPtr[6]),
        .I1(\mOutPtr[8]_i_3_n_0 ),
        .I2(pop),
        .I3(m_axi_gmem_RVALID),
        .I4(full_n_reg_0),
        .I5(\mOutPtr[8]_i_5_n_0 ),
        .O(\mOutPtr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA65AA6A6A6AAA6A6)) 
    \mOutPtr[7]_i_1 
       (.I0(mOutPtr[7]),
        .I1(\mOutPtr[8]_i_3_n_0 ),
        .I2(mOutPtr[6]),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr[8]_i_5_n_0 ),
        .O(\mOutPtr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08FFF700F700F700)) 
    \mOutPtr[8]_i_1 
       (.I0(beat_valid),
        .I1(dout_valid_reg_1),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_0),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem_RVALID),
        .O(\mOutPtr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h66AAAA9AAAAAAA9A)) 
    \mOutPtr[8]_i_2 
       (.I0(mOutPtr[8]),
        .I1(mOutPtr[6]),
        .I2(\mOutPtr[8]_i_3_n_0 ),
        .I3(mOutPtr[7]),
        .I4(mOutPtr19_out),
        .I5(\mOutPtr[8]_i_5_n_0 ),
        .O(\mOutPtr[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mOutPtr[8]_i_3 
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[3]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[1]),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000800088888888)) 
    \mOutPtr[8]_i_4 
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem_RVALID),
        .I2(beat_valid),
        .I3(dout_valid_reg_1),
        .I4(rdata_ack_t),
        .I5(empty_n_reg_n_0),
        .O(mOutPtr19_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[8]_i_5 
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[3]),
        .I5(mOutPtr[4]),
        .O(\mOutPtr[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(mOutPtr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1_n_0 ),
        .Q(mOutPtr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1_n_0 ),
        .Q(mOutPtr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1_n_0 ),
        .Q(mOutPtr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1_n_0 ),
        .Q(mOutPtr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_1_n_0 ),
        .Q(mOutPtr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[8]_i_2_n_0 ),
        .Q(mOutPtr[8]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(mem_reg_0[15:0]),
        .DIBDI(mem_reg_0[31:16]),
        .DIPADIP(m_axi_gmem_RRESP),
        .DIPBDIP({1'b1,mem_reg_0[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_32,mem_reg_n_33}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID}));
  LUT6 #(
    .INIT(64'h8088888800000000)) 
    mem_reg_i_10
       (.I0(raddr[1]),
        .I1(empty_n_reg_n_0),
        .I2(rdata_ack_t),
        .I3(dout_valid_reg_1),
        .I4(beat_valid),
        .I5(raddr[0]),
        .O(mem_reg_i_10_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_1__0
       (.I0(raddr[7]),
        .I1(raddr[5]),
        .I2(mem_reg_i_9_n_0),
        .I3(raddr[6]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_2__0
       (.I0(raddr[6]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(mem_reg_i_10_n_0),
        .I4(raddr[3]),
        .I5(raddr[5]),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    mem_reg_i_3__0
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(mem_reg_i_10_n_0),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_4__0
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(pop),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    mem_reg_i_5__0
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(pop),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6__0
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(pop),
        .I3(raddr[1]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6A666666AAAAAAAA)) 
    mem_reg_i_7__0
       (.I0(raddr[1]),
        .I1(empty_n_reg_n_0),
        .I2(rdata_ack_t),
        .I3(dout_valid_reg_1),
        .I4(beat_valid),
        .I5(raddr[0]),
        .O(rnext[1]));
  LUT5 #(
    .INIT(32'h5595AAAA)) 
    mem_reg_i_8__0
       (.I0(raddr[0]),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(empty_n_reg_n_0),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_9
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(pop),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(mem_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[32]),
        .Q(q_tmp[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  CARRY4 show_ahead1_carry
       (.CI(1'b0),
        .CO({NLW_show_ahead1_carry_CO_UNCONNECTED[3],show_ahead1,show_ahead1_carry_n_2,show_ahead1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,show_ahead1_carry_i_1__0_n_0,show_ahead1_carry_i_2__0_n_0,show_ahead1_carry_i_3__0_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_1__0
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[8]),
        .O(show_ahead1_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_2__0
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[5]),
        .O(show_ahead1_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    show_ahead1_carry_i_3__0
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(pop),
        .I3(mOutPtr[0]),
        .O(show_ahead1_carry_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    show_ahead_i_1
       (.I0(show_ahead1),
        .I1(full_n_reg_0),
        .I2(m_axi_gmem_RVALID),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(full_n_reg_0),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    E,
    last_sect_buf,
    next_wreq,
    D,
    \sect_len_buf_reg[7] ,
    in,
    wreq_handling_reg,
    \bus_equal_gen.WLAST_Dummy_reg ,
    \could_multi_bursts.last_sect_buf_reg ,
    ap_rst_n_0,
    ap_rst_n_1,
    wreq_handling_reg_0,
    wreq_handling_reg_1,
    ap_rst_n_2,
    SR,
    ap_clk,
    ap_rst_n,
    push,
    \bus_equal_gen.WLAST_Dummy_reg_0 ,
    data_valid,
    Q,
    \sect_cnt_reg[51] ,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    wreq_handling_reg_2,
    CO,
    wreq_handling_reg_3,
    fifo_wreq_valid,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[3]_1 ,
    fifo_resp_ready,
    \could_multi_bursts.awlen_buf[3]_i_2_0 ,
    \could_multi_bursts.awlen_buf[3]_i_2_1 ,
    m_axi_gmem_WLAST,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \sect_addr_buf_reg[2] );
  output burst_valid;
  output fifo_burst_ready;
  output [0:0]E;
  output last_sect_buf;
  output next_wreq;
  output [51:0]D;
  output \sect_len_buf_reg[7] ;
  output [3:0]in;
  output wreq_handling_reg;
  output \bus_equal_gen.WLAST_Dummy_reg ;
  output \could_multi_bursts.last_sect_buf_reg ;
  output [0:0]ap_rst_n_0;
  output [0:0]ap_rst_n_1;
  output [0:0]wreq_handling_reg_0;
  output [0:0]wreq_handling_reg_1;
  output [0:0]ap_rst_n_2;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input push;
  input \bus_equal_gen.WLAST_Dummy_reg_0 ;
  input data_valid;
  input [7:0]Q;
  input [51:0]\sect_cnt_reg[51] ;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input wreq_handling_reg_2;
  input [0:0]CO;
  input wreq_handling_reg_3;
  input fifo_wreq_valid;
  input \sect_len_buf_reg[3] ;
  input \sect_len_buf_reg[3]_0 ;
  input \sect_len_buf_reg[3]_1 ;
  input fifo_resp_ready;
  input [9:0]\could_multi_bursts.awlen_buf[3]_i_2_0 ;
  input [5:0]\could_multi_bursts.awlen_buf[3]_i_2_1 ;
  input m_axi_gmem_WLAST;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input [0:0]\sect_addr_buf_reg[2] ;

  wire [0:0]CO;
  wire [51:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [0:0]ap_rst_n_2;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WLAST_Dummy_reg_0 ;
  wire [9:0]\could_multi_bursts.awlen_buf[3]_i_2_0 ;
  wire [5:0]\could_multi_bursts.awlen_buf[3]_i_2_1 ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_0 ;
  wire \could_multi_bursts.awlen_buf[3]_i_4_n_0 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire data_valid;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__3_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_i_3_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__1_n_0;
  wire [3:0]in;
  wire last_sect_buf;
  wire m_axi_gmem_WLAST;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire next_burst;
  wire next_wreq;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [3:0]q;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [51:0]\sect_cnt_reg[51] ;
  wire \sect_len_buf[9]_i_3_n_0 ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[3]_1 ;
  wire \sect_len_buf_reg[7] ;
  wire wreq_handling_reg;
  wire [0:0]wreq_handling_reg_0;
  wire [0:0]wreq_handling_reg_1;
  wire wreq_handling_reg_2;
  wire wreq_handling_reg_3;

  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_2 
       (.I0(wreq_handling_reg_2),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid),
        .O(wreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(m_axi_gmem_WLAST),
        .I1(\bus_equal_gen.WLAST_Dummy_reg_0 ),
        .I2(next_burst),
        .O(\bus_equal_gen.WLAST_Dummy_reg ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(\bus_equal_gen.WLAST_Dummy_reg_0 ),
        .I1(burst_valid),
        .I2(data_valid),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(empty_n_i_2_n_0),
        .O(next_burst));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [0]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [1]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [2]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [3]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ),
        .I1(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [7]),
        .I1(\could_multi_bursts.awlen_buf[3]_i_2_1 [3]),
        .I2(\could_multi_bursts.awlen_buf[3]_i_2_1 [5]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_0 [9]),
        .I4(\could_multi_bursts.awlen_buf[3]_i_2_1 [4]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_0 [8]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [4]),
        .I1(\could_multi_bursts.awlen_buf[3]_i_2_1 [0]),
        .I2(\could_multi_bursts.awlen_buf[3]_i_2_1 [1]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_0 [5]),
        .I4(\could_multi_bursts.awlen_buf[3]_i_2_1 [2]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_0 [6]),
        .O(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(CO),
        .I1(last_sect_buf),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(last_sect_buf),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__0
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(empty_n_i_1__3_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    empty_n_i_1__3
       (.I0(empty_n_i_2_n_0),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(data_valid),
        .I4(\bus_equal_gen.WLAST_Dummy_reg_0 ),
        .I5(burst_valid),
        .O(empty_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h8FFF)) 
    empty_n_i_1__4
       (.I0(last_sect_buf),
        .I1(CO),
        .I2(wreq_handling_reg_2),
        .I3(fifo_wreq_valid),
        .O(wreq_handling_reg_1));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    empty_n_i_2
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(q[3]),
        .I4(empty_n_i_3_n_0),
        .O(empty_n_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    empty_n_i_3
       (.I0(q[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(q[2]),
        .I4(Q[1]),
        .I5(q[1]),
        .O(empty_n_i_3_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hD5D5D500)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_2),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(wreq_handling_reg_3),
        .I4(fifo_wreq_valid),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFFD5DDDDDDDDDD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(fifo_burst_ready),
        .I2(full_n_i_2__1_n_0),
        .I3(push),
        .I4(empty_n_i_1__3_n_0),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__1
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .O(full_n_i_2__1_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hF0FF0FFF0F00E000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[2] ),
        .I2(empty_n_i_1__3_n_0),
        .I3(data_vld_reg_n_0),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7BFBF08084000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(empty_n_i_1__3_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF708FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(empty_n_i_1__3_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(q[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(last_sect_buf),
        .I2(ap_rst_n),
        .O(ap_rst_n_2));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\sect_cnt_reg[51] [0]),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\sect_cnt_reg[51] [10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\sect_cnt_reg[51] [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\sect_cnt_reg[51] [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\sect_cnt_reg[51] [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\sect_cnt_reg[51] [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\sect_cnt_reg[51] [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\sect_cnt_reg[51] [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\sect_cnt_reg[51] [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\sect_cnt_reg[51] [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\sect_cnt_reg[51] [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\sect_cnt_reg[51] [1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\sect_cnt_reg[51] [20]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\sect_cnt_reg[51] [21]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\sect_cnt_reg[51] [22]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\sect_cnt_reg[51] [23]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\sect_cnt_reg[51] [24]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\sect_cnt_reg[51] [25]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\sect_cnt_reg[51] [26]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\sect_cnt_reg[51] [27]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\sect_cnt_reg[51] [28]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\sect_cnt_reg[51] [29]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\sect_cnt_reg[51] [2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\sect_cnt_reg[51] [30]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\sect_cnt_reg[51] [31]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\sect_cnt_reg[51] [32]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\sect_cnt_reg[51] [33]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\sect_cnt_reg[51] [34]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\sect_cnt_reg[51] [35]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\sect_cnt_reg[51] [36]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\sect_cnt_reg[51] [37]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\sect_cnt_reg[51] [38]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\sect_cnt_reg[51] [39]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\sect_cnt_reg[51] [3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\sect_cnt_reg[51] [40]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\sect_cnt_reg[51] [41]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\sect_cnt_reg[51] [42]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\sect_cnt_reg[51] [43]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\sect_cnt_reg[51] [44]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\sect_cnt_reg[51] [45]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\sect_cnt_reg[51] [46]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\sect_cnt_reg[51] [47]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\sect_cnt_reg[51] [48]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\sect_cnt_reg[51] [49]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\sect_cnt_reg[51] [4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\sect_cnt_reg[51] [50]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(last_sect_buf),
        .I1(next_wreq),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\sect_cnt_reg[51] [51]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\sect_cnt_reg[51] [5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\sect_cnt_reg[51] [6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\sect_cnt_reg[51] [7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\sect_cnt_reg[51] [8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\sect_cnt_reg[51] [9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h00002022AAAAAAAA)) 
    \sect_len_buf[9]_i_1 
       (.I0(wreq_handling_reg_2),
        .I1(\sect_len_buf[9]_i_3_n_0 ),
        .I2(\sect_len_buf_reg[3] ),
        .I3(\sect_len_buf_reg[3]_0 ),
        .I4(\sect_len_buf_reg[7] ),
        .I5(\sect_len_buf_reg[3]_1 ),
        .O(last_sect_buf));
  LUT3 #(
    .INIT(8'h7F)) 
    \sect_len_buf[9]_i_3 
       (.I0(fifo_burst_ready),
        .I1(\sect_len_buf_reg[3]_1 ),
        .I2(fifo_resp_ready),
        .O(\sect_len_buf[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_2),
        .I1(wreq_handling_reg_3),
        .I2(CO),
        .I3(last_sect_buf),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "matmul_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    \q_reg[74]_0 ,
    \q_reg[74]_1 ,
    S,
    \q_reg[72]_0 ,
    \q_reg[68]_0 ,
    \end_addr_buf_reg[63] ,
    wreq_handling_reg,
    SR,
    E,
    ap_clk,
    ap_rst_n,
    Q,
    last_sect_buf,
    CO,
    \align_len_reg[31] ,
    last_sect_carry__3,
    last_sect_carry__3_0,
    \q_reg[74]_2 );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output \q_reg[74]_0 ;
  output [68:0]\q_reg[74]_1 ;
  output [1:0]S;
  output [2:0]\q_reg[72]_0 ;
  output [1:0]\q_reg[68]_0 ;
  output [1:0]\end_addr_buf_reg[63] ;
  output [0:0]wreq_handling_reg;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input last_sect_buf;
  input [0:0]CO;
  input \align_len_reg[31] ;
  input [3:0]last_sect_carry__3;
  input [3:0]last_sect_carry__3_0;
  input [63:0]\q_reg[74]_2 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__1_n_0;
  wire data_vld_i_2_n_0;
  wire data_vld_reg_n_0;
  wire [1:0]\end_addr_buf_reg[63] ;
  wire fifo_wreq_valid;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__2_n_0;
  wire invalid_len_event_i_2_n_0;
  wire last_sect_buf;
  wire [3:0]last_sect_carry__3;
  wire [3:0]last_sect_carry__3_0;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][30]_srl5_n_0 ;
  wire \mem_reg[4][31]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][61]_srl5_n_0 ;
  wire \mem_reg[4][64]_srl5_n_0 ;
  wire \mem_reg[4][68]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][70]_srl5_n_0 ;
  wire \mem_reg[4][71]_srl5_n_0 ;
  wire \mem_reg[4][72]_srl5_n_0 ;
  wire \mem_reg[4][73]_srl5_n_0 ;
  wire \mem_reg[4][74]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [1:0]\q_reg[68]_0 ;
  wire [2:0]\q_reg[72]_0 ;
  wire \q_reg[74]_0 ;
  wire [68:0]\q_reg[74]_1 ;
  wire [63:0]\q_reg[74]_2 ;
  wire rs2f_wreq_ack;
  wire [0:0]wreq_handling_reg;

  LUT6 #(
    .INIT(64'hD5000000FFFFFFFF)) 
    \align_len[31]_i_1__0 
       (.I0(\align_len_reg[31] ),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid),
        .I4(\q_reg[74]_0 ),
        .I5(ap_rst_n),
        .O(wreq_handling_reg));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__1
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_i_2_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h80AAAAAA)) 
    data_vld_i_2
       (.I0(data_vld_reg_n_0),
        .I1(last_sect_buf),
        .I2(CO),
        .I3(\align_len_reg[31] ),
        .I4(fifo_wreq_valid),
        .O(data_vld_i_2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(E),
        .D(data_vld_reg_n_0),
        .Q(fifo_wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hDF5FFF5FFF55FF55)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_0),
        .I2(\pout[2]_i_2_n_0 ),
        .I3(rs2f_wreq_ack),
        .I4(Q),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__3_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__2
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .O(full_n_i_2__2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\q_reg[74]_1 [66]),
        .O(\q_reg[72]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(\q_reg[74]_1 [65]),
        .O(\q_reg[72]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(\q_reg[74]_1 [64]),
        .O(\q_reg[72]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(\q_reg[74]_1 [68]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(\q_reg[74]_1 [67]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\q_reg[74]_1 [63]),
        .O(\q_reg[68]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(\q_reg[74]_1 [62]),
        .O(\q_reg[68]_0 [0]));
  LUT5 #(
    .INIT(32'h00000001)) 
    invalid_len_event_i_1
       (.I0(\q_reg[74]_1 [68]),
        .I1(\q_reg[74]_1 [66]),
        .I2(\q_reg[74]_1 [65]),
        .I3(\q_reg[74]_1 [64]),
        .I4(invalid_len_event_i_2_n_0),
        .O(\q_reg[74]_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    invalid_len_event_i_2
       (.I0(fifo_wreq_valid),
        .I1(\q_reg[74]_1 [62]),
        .I2(\q_reg[74]_1 [63]),
        .I3(\q_reg[74]_1 [67]),
        .O(invalid_len_event_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(last_sect_carry__3[3]),
        .I1(last_sect_carry__3_0[3]),
        .O(\end_addr_buf_reg[63] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(last_sect_carry__3[2]),
        .I1(last_sect_carry__3_0[2]),
        .I2(last_sect_carry__3_0[0]),
        .I3(last_sect_carry__3[0]),
        .I4(last_sect_carry__3_0[1]),
        .I5(last_sect_carry__3[1]),
        .O(\end_addr_buf_reg[63] [0]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [30]),
        .Q(\mem_reg[4][30]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [31]),
        .Q(\mem_reg[4][31]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [32]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [33]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [34]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [35]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [36]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [37]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [38]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [39]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [40]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [41]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [42]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [43]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [44]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [45]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [46]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [47]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [48]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [49]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [50]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [51]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [52]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [53]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [54]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [55]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [56]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [57]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [58]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [59]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [60]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [61]),
        .Q(\mem_reg[4][61]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][64]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][64]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [62]),
        .Q(\mem_reg[4][64]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][68]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][68]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [63]),
        .Q(\mem_reg[4][68]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][70]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][70]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [63]),
        .Q(\mem_reg[4][70]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][71]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][71]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [63]),
        .Q(\mem_reg[4][71]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][72]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][72]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [63]),
        .Q(\mem_reg[4][72]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][73]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][73]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [63]),
        .Q(\mem_reg[4][73]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][74]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][74]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [63]),
        .Q(\mem_reg[4][74]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h7777BBBB88884440)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_2_n_0 ),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5FA0FF00FA04FF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_2_n_0 ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCC8CCCC)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_2_n_0 ),
        .O(\pout[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \pout[2]_i_2 
       (.I0(fifo_wreq_valid),
        .I1(\align_len_reg[31] ),
        .I2(CO),
        .I3(last_sect_buf),
        .O(\pout[2]_i_2_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][30]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [30]),
        .R(SR));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][31]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [31]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [32]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [33]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [34]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [35]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [36]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [37]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [38]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [39]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [40]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [41]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [42]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [43]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [44]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [45]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [46]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [47]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [48]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [49]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [50]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [51]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [52]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [53]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [54]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [55]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [56]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [57]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [58]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [59]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [60]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][61]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [61]),
        .R(SR));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][64]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [62]),
        .R(SR));
  FDRE \q_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][68]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [63]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [6]),
        .R(SR));
  FDRE \q_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][70]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [64]),
        .R(SR));
  FDRE \q_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][71]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [65]),
        .R(SR));
  FDRE \q_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][72]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [66]),
        .R(SR));
  FDRE \q_reg[73] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][73]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [67]),
        .R(SR));
  FDRE \q_reg[74] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][74]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [68]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "matmul_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_fifo__parameterized0_2
   (readRequestFIFONotEmpty,
    rs2f_rreq_ack,
    empty_n_reg_0,
    \sect_len_buf_reg[7] ,
    S,
    \q_reg[64]_0 ,
    \q_reg[64]_1 ,
    invalid_len_event0,
    SR,
    E,
    ap_clk,
    CO,
    \start_addr_reg[2] ,
    \start_addr_reg[2]_0 ,
    ap_rst_n,
    Q,
    \could_multi_bursts.arlen_buf[3]_i_3_0 ,
    data_vld_reg_0,
    last_sect_carry__3,
    last_sect_carry__3_0,
    \q_reg[61]_0 );
  output readRequestFIFONotEmpty;
  output rs2f_rreq_ack;
  output [0:0]empty_n_reg_0;
  output \sect_len_buf_reg[7] ;
  output [1:0]S;
  output [0:0]\q_reg[64]_0 ;
  output [62:0]\q_reg[64]_1 ;
  output invalid_len_event0;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;
  input [0:0]CO;
  input \start_addr_reg[2] ;
  input \start_addr_reg[2]_0 ;
  input ap_rst_n;
  input [5:0]Q;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  input [0:0]data_vld_reg_0;
  input [3:0]last_sect_carry__3;
  input [3:0]last_sect_carry__3_0;
  input [61:0]\q_reg[61]_0 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [5:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_0 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5_n_0 ;
  wire data_vld_i_1__3_n_0;
  wire [0:0]data_vld_reg_0;
  wire data_vld_reg_n_0;
  wire [0:0]empty_n_reg_0;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_i_4__0_n_0;
  wire invalid_len_event0;
  wire [3:0]last_sect_carry__3;
  wire [3:0]last_sect_carry__3_0;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][30]_srl5_n_0 ;
  wire \mem_reg[4][31]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][61]_srl5_n_0 ;
  wire \mem_reg[4][64]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2__1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [61:0]\q_reg[61]_0 ;
  wire [0:0]\q_reg[64]_0 ;
  wire [62:0]\q_reg[64]_1 ;
  wire readRequestFIFONotEmpty;
  wire rs2f_rreq_ack;
  wire \sect_len_buf_reg[7] ;
  wire \start_addr_reg[2] ;
  wire \start_addr_reg[2]_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\q_reg[64]_1 [62]),
        .O(\q_reg[64]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    \align_len[31]_i_1 
       (.I0(readRequestFIFONotEmpty),
        .I1(CO),
        .I2(\start_addr_reg[2] ),
        .I3(\start_addr_reg[2]_0 ),
        .O(empty_n_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(Q[3]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_0 [3]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_0 [4]),
        .I3(Q[4]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_0 [5]),
        .I5(Q[5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(Q[0]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_0 [0]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_0 [1]),
        .I3(Q[1]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_0 [2]),
        .I5(Q[2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__3
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_2__0_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__3_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(E),
        .D(data_vld_reg_n_0),
        .Q(readRequestFIFONotEmpty),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__4
       (.I0(full_n_i_2__0_n_0),
        .I1(ap_rst_n),
        .I2(rs2f_rreq_ack),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_3__1_n_0),
        .I5(full_n_i_4__0_n_0),
        .O(full_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h2A22AAAA)) 
    full_n_i_2__0
       (.I0(data_vld_reg_n_0),
        .I1(\start_addr_reg[2]_0 ),
        .I2(\start_addr_reg[2] ),
        .I3(CO),
        .I4(readRequestFIFONotEmpty),
        .O(full_n_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__1
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h8A00000000000000)) 
    full_n_i_4__0
       (.I0(\start_addr_reg[2]_0 ),
        .I1(\start_addr_reg[2] ),
        .I2(CO),
        .I3(readRequestFIFONotEmpty),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_4__0_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1__0
       (.I0(readRequestFIFONotEmpty),
        .I1(\q_reg[64]_1 [62]),
        .O(invalid_len_event0));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1__0
       (.I0(last_sect_carry__3[3]),
        .I1(last_sect_carry__3_0[3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2__0
       (.I0(last_sect_carry__3[2]),
        .I1(last_sect_carry__3_0[2]),
        .I2(last_sect_carry__3_0[0]),
        .I3(last_sect_carry__3[0]),
        .I4(last_sect_carry__3_0[1]),
        .I5(last_sect_carry__3[1]),
        .O(S[0]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(rs2f_rreq_ack),
        .I1(data_vld_reg_0),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [30]),
        .Q(\mem_reg[4][30]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [31]),
        .Q(\mem_reg[4][31]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [32]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [33]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [34]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [35]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [36]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [37]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [38]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [39]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [40]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [41]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [42]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [43]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [44]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [45]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [46]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [47]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [48]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [49]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [50]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [51]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [52]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [53]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [54]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [55]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [56]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [57]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [58]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [59]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [60]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [61]),
        .Q(\mem_reg[4][61]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][64]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][64]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][64]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h7777BBBB88884440)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_2__1_n_0 ),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5FA0FF00FA04FF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_2__1_n_0 ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCC8CCCC)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_2__1_n_0 ),
        .O(\pout[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hA200)) 
    \pout[2]_i_2__1 
       (.I0(readRequestFIFONotEmpty),
        .I1(CO),
        .I2(\start_addr_reg[2] ),
        .I3(\start_addr_reg[2]_0 ),
        .O(\pout[2]_i_2__1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][30]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [30]),
        .R(SR));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][31]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [31]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [32]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [33]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [34]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [35]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [36]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [37]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [38]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [39]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [40]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [41]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [42]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [43]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [44]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [45]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [46]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [47]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [48]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [49]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [50]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [51]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [52]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [53]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [54]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [55]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [56]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [57]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [58]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [59]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [60]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][61]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [61]),
        .R(SR));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][64]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [62]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "matmul_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    full_n_reg_0,
    invalid_len_event_reg2_reg,
    \could_multi_bursts.next_loop ,
    push,
    next_resp0,
    push_0,
    \could_multi_bursts.sect_handling_reg ,
    ap_clk,
    SR,
    next_resp_reg,
    next_resp,
    full_n_reg_1,
    in,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    ap_rst_n,
    \could_multi_bursts.sect_handling_reg_0 ,
    fifo_burst_ready,
    \q_reg[1]_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    m_axi_gmem_BVALID,
    \could_multi_bursts.sect_handling_reg_2 );
  output fifo_resp_ready;
  output full_n_reg_0;
  output invalid_len_event_reg2_reg;
  output \could_multi_bursts.next_loop ;
  output push;
  output next_resp0;
  output push_0;
  output \could_multi_bursts.sect_handling_reg ;
  input ap_clk;
  input [0:0]SR;
  input next_resp_reg;
  input next_resp;
  input full_n_reg_1;
  input [0:0]in;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input ap_rst_n;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input fifo_burst_ready;
  input \q_reg[1]_0 ;
  input \could_multi_bursts.sect_handling_reg_1 ;
  input m_axi_gmem_BVALID;
  input \could_multi_bursts.sect_handling_reg_2 ;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire data_vld_i_1__2_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__2_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [0:0]in;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1__0_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire \pout[3]_i_3_n_0 ;
  wire \pout[3]_i_4__0_n_0 ;
  wire [3:0]pout_reg;
  wire push;
  wire push_0;
  wire \q_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h53500000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(in),
        .I1(\could_multi_bursts.loop_cnt_reg[5] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .I4(ap_rst_n),
        .O(invalid_len_event_reg2_reg));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \could_multi_bursts.awaddr_buf[63]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg[5] ),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_burst_ready),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_2 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_1 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hBABAFABA)) 
    data_vld_i_1__2
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(need_wrsp),
        .I4(next_resp),
        .O(data_vld_i_1__2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__2
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__2_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_0),
        .Q(need_wrsp),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFD5DDDDDDDDDD)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(fifo_resp_ready),
        .I2(full_n_i_2__3_n_0),
        .I3(\could_multi_bursts.next_loop ),
        .I4(pop0),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__3
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .O(full_n_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    full_n_i_4
       (.I0(next_resp_reg),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(aw2b_bdata[0]),
        .I4(aw2b_bdata[1]),
        .I5(full_n_reg_1),
        .O(full_n_reg_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\q_reg[1]_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .O(aw2b_awdata));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(in),
        .O(push));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_gmem_BVALID),
        .I4(next_resp_reg),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \pout[1]_i_1__0 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(\could_multi_bursts.next_loop ),
        .I3(pout_reg[0]),
        .I4(pout_reg[1]),
        .O(\pout[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hF708AE51)) 
    \pout[2]_i_1 
       (.I0(pout_reg[0]),
        .I1(\could_multi_bursts.next_loop ),
        .I2(pop0),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(\pout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \pout[2]_i_2__0 
       (.I0(aw2b_bdata[1]),
        .I1(aw2b_bdata[0]),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(next_resp_reg),
        .O(push_0));
  LUT5 #(
    .INIT(32'h20006500)) 
    \pout[3]_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .I4(\pout[3]_i_3_n_0 ),
        .O(\pout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[0]),
        .I2(\pout[3]_i_4__0_n_0 ),
        .I3(pout_reg[1]),
        .I4(pout_reg[2]),
        .O(\pout[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pout[3]_i_4__0 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .O(\pout[3]_i_4__0_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1__0_n_0 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "matmul_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_fifo__parameterized1_1
   (invalid_len_event_reg2_reg,
    D,
    next_rreq,
    full_n_reg_0,
    E,
    full_n_reg_1,
    p_21_in,
    rreq_handling_reg,
    ap_rst_n_0,
    rreq_handling_reg_0,
    ap_rst_n_1,
    full_n_reg_2,
    full_n_reg_3,
    full_n_reg_4,
    full_n_reg_5,
    full_n_reg_6,
    full_n_reg_7,
    \start_addr_buf_reg[2] ,
    \start_addr_buf_reg[3] ,
    \start_addr_buf_reg[4] ,
    \start_addr_buf_reg[5] ,
    \start_addr_buf_reg[6] ,
    \start_addr_buf_reg[7] ,
    \start_addr_buf_reg[8] ,
    \start_addr_buf_reg[9] ,
    \start_addr_buf_reg[10] ,
    \start_addr_buf_reg[11] ,
    full_n_reg_8,
    ap_clk,
    SR,
    invalid_len_event_reg2,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem_ARREADY,
    ap_rst_n,
    Q,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    CO,
    rreq_handling_reg_1,
    rreq_handling_reg_2,
    readRequestFIFONotEmpty,
    next_beat,
    data_vld_reg_0,
    beat_valid,
    empty_n_reg_0,
    rdata_ack_t,
    invalid_len_event,
    \sect_addr_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_len_buf_reg[1] );
  output invalid_len_event_reg2_reg;
  output [51:0]D;
  output next_rreq;
  output full_n_reg_0;
  output [0:0]E;
  output [0:0]full_n_reg_1;
  output p_21_in;
  output rreq_handling_reg;
  output [0:0]ap_rst_n_0;
  output [0:0]rreq_handling_reg_0;
  output [0:0]ap_rst_n_1;
  output full_n_reg_2;
  output full_n_reg_3;
  output full_n_reg_4;
  output full_n_reg_5;
  output full_n_reg_6;
  output full_n_reg_7;
  output \start_addr_buf_reg[2] ;
  output \start_addr_buf_reg[3] ;
  output \start_addr_buf_reg[4] ;
  output \start_addr_buf_reg[5] ;
  output \start_addr_buf_reg[6] ;
  output \start_addr_buf_reg[7] ;
  output \start_addr_buf_reg[8] ;
  output \start_addr_buf_reg[9] ;
  output \start_addr_buf_reg[10] ;
  output \start_addr_buf_reg[11] ;
  output full_n_reg_8;
  input ap_clk;
  input [0:0]SR;
  input invalid_len_event_reg2;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input m_axi_gmem_ARREADY;
  input ap_rst_n;
  input [51:0]Q;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input [0:0]CO;
  input rreq_handling_reg_1;
  input rreq_handling_reg_2;
  input readRequestFIFONotEmpty;
  input next_beat;
  input [0:0]data_vld_reg_0;
  input beat_valid;
  input empty_n_reg_0;
  input rdata_ack_t;
  input invalid_len_event;
  input [0:0]\sect_addr_buf_reg[2] ;
  input \could_multi_bursts.arlen_buf_reg[0] ;
  input [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input [9:0]\sect_len_buf_reg[9] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [1:0]\sect_len_buf_reg[1] ;

  wire [0:0]CO;
  wire [51:0]D;
  wire [0:0]E;
  wire [51:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire beat_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire data_vld_i_1__4_n_0;
  wire [0:0]data_vld_reg_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__1_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire fifo_rctl_ready;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__6_n_0;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire full_n_reg_5;
  wire full_n_reg_6;
  wire full_n_reg_7;
  wire full_n_reg_8;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem_ARREADY;
  wire next_beat;
  wire next_rreq;
  wire p_21_in;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1__0_n_0 ;
  wire \pout[3]_i_1__0_n_0 ;
  wire \pout[3]_i_2__0_n_0 ;
  wire \pout[3]_i_3__0_n_0 ;
  wire \pout[3]_i_4_n_0 ;
  wire [3:0]pout_reg;
  wire rdata_ack_t;
  wire readRequestFIFONotEmpty;
  wire rreq_handling_reg;
  wire [0:0]rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire rreq_handling_reg_2;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [1:0]\sect_len_buf_reg[1] ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire \start_addr_buf_reg[10] ;
  wire \start_addr_buf_reg[11] ;
  wire \start_addr_buf_reg[2] ;
  wire \start_addr_buf_reg[3] ;
  wire \start_addr_buf_reg[4] ;
  wire \start_addr_buf_reg[5] ;
  wire \start_addr_buf_reg[6] ;
  wire \start_addr_buf_reg[7] ;
  wire \start_addr_buf_reg[8] ;
  wire \start_addr_buf_reg[9] ;

  LUT6 #(
    .INIT(64'h4040FF4000000000)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(m_axi_gmem_ARREADY),
        .I5(ap_rst_n),
        .O(invalid_len_event_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I3(fifo_rctl_ready),
        .O(p_21_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008808)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(full_n_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008808)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(full_n_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008808)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(full_n_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .O(full_n_reg_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008808)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(full_n_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44C4CCCC)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(rreq_handling_reg_1),
        .O(full_n_reg_8));
  LUT6 #(
    .INIT(64'hBAFAFAFABABABABA)) 
    data_vld_i_1__4
       (.I0(p_21_in),
        .I1(\pout[3]_i_3__0_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(data_vld_reg_0),
        .I4(next_beat),
        .I5(empty_n_reg_n_0),
        .O(data_vld_i_1__4_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h75FF)) 
    empty_n_i_1
       (.I0(rreq_handling_reg_1),
        .I1(full_n_reg_0),
        .I2(CO),
        .I3(readRequestFIFONotEmpty),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFF22A2AAAA)) 
    empty_n_i_1__1
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(empty_n_reg_0),
        .I3(rdata_ack_t),
        .I4(data_vld_reg_0),
        .I5(data_vld_reg_n_0),
        .O(empty_n_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h44C4CCCCFFFFFFFF)) 
    empty_n_i_2__2
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(rreq_handling_reg_1),
        .O(full_n_reg_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFD500FFFF)) 
    full_n_i_1__5
       (.I0(empty_n_reg_n_0),
        .I1(next_beat),
        .I2(data_vld_reg_0),
        .I3(data_vld_reg_n_0),
        .I4(ap_rst_n),
        .I5(full_n_i_2__6_n_0),
        .O(full_n_i_1__5_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA8AAAAAAA)) 
    full_n_i_2__6
       (.I0(fifo_rctl_ready),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .I4(pout_reg[0]),
        .I5(\pout[3]_i_4_n_0 ),
        .O(full_n_i_2__6_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1
       (.I0(full_n_reg_0),
        .O(full_n_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1 
       (.I0(\pout[3]_i_4_n_0 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .O(\pout[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hA69A)) 
    \pout[2]_i_1__0 
       (.I0(pout_reg[2]),
        .I1(pout_reg[1]),
        .I2(\pout[3]_i_4_n_0 ),
        .I3(pout_reg[0]),
        .O(\pout[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0CCC000051110000)) 
    \pout[3]_i_1__0 
       (.I0(\pout[3]_i_3__0_n_0 ),
        .I1(empty_n_reg_n_0),
        .I2(next_beat),
        .I3(data_vld_reg_0),
        .I4(data_vld_reg_n_0),
        .I5(p_21_in),
        .O(\pout[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .I4(\pout[3]_i_4_n_0 ),
        .O(\pout[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hF777FFFF)) 
    \pout[3]_i_4 
       (.I0(p_21_in),
        .I1(data_vld_reg_n_0),
        .I2(data_vld_reg_0),
        .I3(next_beat),
        .I4(empty_n_reg_n_0),
        .O(\pout[3]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[2]_i_1__0_n_0 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[3]_i_2__0_n_0 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h2F2F2F00)) 
    readRequestFIFONotEmptyReg_i_1
       (.I0(CO),
        .I1(full_n_reg_0),
        .I2(rreq_handling_reg_1),
        .I3(rreq_handling_reg_2),
        .I4(readRequestFIFONotEmpty),
        .O(next_rreq));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_1),
        .I1(rreq_handling_reg_2),
        .I2(invalid_len_event),
        .I3(CO),
        .I4(full_n_reg_0),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(Q[20]),
        .I1(next_rreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(Q[21]),
        .I1(next_rreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(Q[22]),
        .I1(next_rreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(Q[23]),
        .I1(next_rreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(Q[24]),
        .I1(next_rreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(Q[25]),
        .I1(next_rreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(Q[26]),
        .I1(next_rreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(Q[27]),
        .I1(next_rreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(Q[28]),
        .I1(next_rreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(Q[29]),
        .I1(next_rreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(Q[30]),
        .I1(next_rreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(Q[31]),
        .I1(next_rreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(Q[32]),
        .I1(next_rreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(Q[33]),
        .I1(next_rreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(Q[34]),
        .I1(next_rreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(Q[35]),
        .I1(next_rreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(Q[36]),
        .I1(next_rreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(Q[37]),
        .I1(next_rreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(Q[38]),
        .I1(next_rreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(Q[39]),
        .I1(next_rreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(Q[40]),
        .I1(next_rreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(Q[41]),
        .I1(next_rreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(Q[42]),
        .I1(next_rreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(Q[43]),
        .I1(next_rreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(Q[44]),
        .I1(next_rreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(Q[45]),
        .I1(next_rreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(Q[46]),
        .I1(next_rreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(Q[47]),
        .I1(next_rreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(Q[48]),
        .I1(next_rreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(Q[49]),
        .I1(next_rreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(Q[50]),
        .I1(next_rreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sect_cnt[51]_i_1__0 
       (.I0(next_rreq),
        .I1(full_n_reg_0),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(Q[51]),
        .I1(next_rreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [0]),
        .I4(\sect_len_buf_reg[9]_0 [0]),
        .I5(\sect_len_buf_reg[1] [0]),
        .O(\start_addr_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [1]),
        .I4(\sect_len_buf_reg[9]_0 [1]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [2]),
        .I4(\sect_len_buf_reg[9]_0 [2]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [3]),
        .I4(\sect_len_buf_reg[9]_0 [3]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [4]),
        .I4(\sect_len_buf_reg[9]_0 [4]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [5]),
        .I4(\sect_len_buf_reg[9]_0 [5]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [6]),
        .I4(\sect_len_buf_reg[9]_0 [6]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[8] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [7]),
        .I4(\sect_len_buf_reg[9]_0 [7]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [8]),
        .I4(\sect_len_buf_reg[9]_0 [8]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[10] ));
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(full_n_reg_0),
        .O(full_n_reg_2));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [9]),
        .I4(\sect_len_buf_reg[9]_0 [9]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[11] ));
endmodule

(* ORIG_REF_NAME = "matmul_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_fifo__parameterized2
   (full_n_reg_0,
    empty_n_reg_0,
    data_vld_reg_0,
    grp_fu_204_ce,
    ap_NS_fsm,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg_1,
    empty_n_reg_1,
    ap_enable_reg_pp0_iter1,
    Q,
    empty_n_reg_2,
    push,
    pop0);
  output full_n_reg_0;
  output empty_n_reg_0;
  output data_vld_reg_0;
  output grp_fu_204_ce;
  output [1:0]ap_NS_fsm;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg_1;
  input empty_n_reg_1;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input [3:0]empty_n_reg_2;
  input push;
  input pop0;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire [3:0]empty_n_reg_2;
  wire full_n_i_1_n_0;
  wire full_n_i_2_n_0;
  wire full_n_i_3_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire grp_fu_204_ce;
  wire pop0;
  wire \pout[0]_i_1__1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(empty_n_reg_2[2]),
        .I1(empty_n_reg_0),
        .I2(empty_n_reg_2[3]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(empty_n_reg_0),
        .I1(empty_n_reg_2[3]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_reg_n_0),
        .I5(pop0),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBBBABBBAAAAAAAA)) 
    empty_n_i_1__0
       (.I0(data_vld_reg_n_0),
        .I1(empty_n_reg_2[3]),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(empty_n_reg_1),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1__0_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1
       (.I0(full_n_i_2_n_0),
        .I1(ap_rst_n),
        .I2(full_n_reg_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_3_n_0),
        .I5(full_n_reg_1),
        .O(full_n_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA2A222222)) 
    full_n_i_2
       (.I0(data_vld_reg_n_0),
        .I1(empty_n_reg_0),
        .I2(empty_n_reg_1),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q),
        .I5(empty_n_reg_2[3]),
        .O(full_n_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000080888888)) 
    full_n_i_5
       (.I0(data_vld_reg_n_0),
        .I1(empty_n_reg_0),
        .I2(empty_n_reg_1),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q),
        .I5(empty_n_reg_2[3]),
        .O(data_vld_reg_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    p_reg_reg_i_1__1
       (.I0(empty_n_reg_2[3]),
        .I1(empty_n_reg_0),
        .I2(empty_n_reg_2[1]),
        .I3(empty_n_reg_2[2]),
        .I4(empty_n_reg_2[0]),
        .O(grp_fu_204_ce));
  LUT6 #(
    .INIT(64'h9F9F60609F9F6020)) 
    \pout[0]_i_1__1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFBFBF20204000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDF20FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_read
   (full_n_reg,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    s_ready_t_reg_0,
    \state_reg[0] ,
    m_axi_gmem_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \data_p1_reg[31] ,
    ap_clk,
    mem_reg,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    SR,
    Q,
    gmem_RREADY,
    gmem_ARVALID,
    \data_p2_reg[61] ,
    ap_rst_n,
    m_axi_gmem_ARREADY);
  output full_n_reg;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output s_ready_t_reg_0;
  output [0:0]\state_reg[0] ;
  output [61:0]m_axi_gmem_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  output [31:0]\data_p1_reg[31] ;
  input ap_clk;
  input [32:0]mem_reg;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input [0:0]SR;
  input [0:0]Q;
  input gmem_RREADY;
  input gmem_ARVALID;
  input [61:0]\data_p2_reg[61] ;
  input ap_rst_n;
  input m_axi_gmem_ARREADY;

  wire [0:0]Q;
  wire [0:0]SR;
  wire align_len;
  wire [31:2]align_len0;
  wire align_len0_carry_n_2;
  wire align_len0_carry_n_3;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]araddr_tmp;
  wire [9:0]beat_len_buf;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_3;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_5;
  wire buff_rdata_n_6;
  wire buff_rdata_n_7;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire \bus_equal_gen.data_buf_reg_n_0_[0] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[10] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[11] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[12] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[13] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[14] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[15] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[16] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[17] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[18] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[19] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[1] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[20] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[21] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[22] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[23] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[24] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[25] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[26] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[27] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[28] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[29] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[2] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[30] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[31] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[3] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[4] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[5] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[6] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[7] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[8] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[9] ;
  wire \bus_equal_gen.rdata_valid_t_reg_n_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.araddr_buf[63]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [31:0]\data_p1_reg[31] ;
  wire [61:0]\data_p2_reg[61] ;
  wire [34:34]data_pack;
  wire [63:2]end_addr;
  wire \end_addr_buf[13]_i_2_n_0 ;
  wire \end_addr_buf[13]_i_3_n_0 ;
  wire \end_addr_buf[13]_i_4_n_0 ;
  wire \end_addr_buf[13]_i_5_n_0 ;
  wire \end_addr_buf[17]_i_2_n_0 ;
  wire \end_addr_buf[17]_i_3_n_0 ;
  wire \end_addr_buf[17]_i_4_n_0 ;
  wire \end_addr_buf[17]_i_5_n_0 ;
  wire \end_addr_buf[21]_i_2_n_0 ;
  wire \end_addr_buf[21]_i_3_n_0 ;
  wire \end_addr_buf[21]_i_4_n_0 ;
  wire \end_addr_buf[21]_i_5_n_0 ;
  wire \end_addr_buf[25]_i_2_n_0 ;
  wire \end_addr_buf[25]_i_3_n_0 ;
  wire \end_addr_buf[25]_i_4_n_0 ;
  wire \end_addr_buf[25]_i_5_n_0 ;
  wire \end_addr_buf[29]_i_2_n_0 ;
  wire \end_addr_buf[29]_i_3_n_0 ;
  wire \end_addr_buf[29]_i_4_n_0 ;
  wire \end_addr_buf[29]_i_5_n_0 ;
  wire \end_addr_buf[33]_i_2_n_0 ;
  wire \end_addr_buf[33]_i_3_n_0 ;
  wire \end_addr_buf[5]_i_2_n_0 ;
  wire \end_addr_buf[5]_i_3_n_0 ;
  wire \end_addr_buf[5]_i_4_n_0 ;
  wire \end_addr_buf[5]_i_5_n_0 ;
  wire \end_addr_buf[9]_i_2_n_0 ;
  wire \end_addr_buf[9]_i_3_n_0 ;
  wire \end_addr_buf[9]_i_4_n_0 ;
  wire \end_addr_buf[9]_i_5_n_0 ;
  wire \end_addr_buf_reg[13]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[13]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[13]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[13]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[21]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[21]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[21]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[21]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[29]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[29]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[29]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[29]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[37]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[37]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[37]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[37]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[45]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[45]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[45]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[45]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[53]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[53]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[53]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[53]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[5]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[5]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[5]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[5]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[61]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[61]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[61]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[61]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[63]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_3 ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire fifo_rctl_n_0;
  wire fifo_rctl_n_1;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_n_24;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_26;
  wire fifo_rctl_n_27;
  wire fifo_rctl_n_28;
  wire fifo_rctl_n_29;
  wire fifo_rctl_n_3;
  wire fifo_rctl_n_30;
  wire fifo_rctl_n_31;
  wire fifo_rctl_n_32;
  wire fifo_rctl_n_33;
  wire fifo_rctl_n_34;
  wire fifo_rctl_n_35;
  wire fifo_rctl_n_36;
  wire fifo_rctl_n_37;
  wire fifo_rctl_n_38;
  wire fifo_rctl_n_39;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_40;
  wire fifo_rctl_n_41;
  wire fifo_rctl_n_42;
  wire fifo_rctl_n_43;
  wire fifo_rctl_n_44;
  wire fifo_rctl_n_45;
  wire fifo_rctl_n_46;
  wire fifo_rctl_n_47;
  wire fifo_rctl_n_48;
  wire fifo_rctl_n_49;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_50;
  wire fifo_rctl_n_51;
  wire fifo_rctl_n_52;
  wire fifo_rctl_n_54;
  wire fifo_rctl_n_58;
  wire fifo_rctl_n_59;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_60;
  wire fifo_rctl_n_61;
  wire fifo_rctl_n_62;
  wire fifo_rctl_n_63;
  wire fifo_rctl_n_64;
  wire fifo_rctl_n_65;
  wire fifo_rctl_n_66;
  wire fifo_rctl_n_67;
  wire fifo_rctl_n_68;
  wire fifo_rctl_n_69;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_70;
  wire fifo_rctl_n_71;
  wire fifo_rctl_n_72;
  wire fifo_rctl_n_73;
  wire fifo_rctl_n_74;
  wire fifo_rctl_n_75;
  wire fifo_rctl_n_76;
  wire fifo_rctl_n_77;
  wire fifo_rctl_n_78;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire [64:64]fifo_rreq_data;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_5;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_0;
  wire first_sect_carry__0_i_2__0_n_0;
  wire first_sect_carry__0_i_3__0_n_0;
  wire first_sect_carry__0_i_4__0_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1__0_n_0;
  wire first_sect_carry__1_i_2__0_n_0;
  wire first_sect_carry__1_i_3__0_n_0;
  wire first_sect_carry__1_i_4__0_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1__0_n_0;
  wire first_sect_carry__2_i_2__0_n_0;
  wire first_sect_carry__2_i_3__0_n_0;
  wire first_sect_carry__2_i_4__0_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1__0_n_0;
  wire first_sect_carry__3_i_2__0_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1__0_n_0;
  wire first_sect_carry_i_2__0_n_0;
  wire first_sect_carry_i_3__0_n_0;
  wire first_sect_carry_i_4__0_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire gmem_ARVALID;
  wire gmem_RREADY;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_i_1__0_n_0;
  wire last_sect_carry__0_i_2__0_n_0;
  wire last_sect_carry__0_i_3__0_n_0;
  wire last_sect_carry__0_i_4__0_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1__0_n_0;
  wire last_sect_carry__1_i_2__0_n_0;
  wire last_sect_carry__1_i_3__0_n_0;
  wire last_sect_carry__1_i_4__0_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1__0_n_0;
  wire last_sect_carry__2_i_2__0_n_0;
  wire last_sect_carry__2_i_3__0_n_0;
  wire last_sect_carry__2_i_4__0_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1__0_n_0;
  wire last_sect_carry_i_2__0_n_0;
  wire last_sect_carry_i_3__0_n_0;
  wire last_sect_carry_i_4__0_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [32:0]mem_reg;
  wire next_beat;
  wire next_rreq;
  wire [51:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [5:0]p_0_in__1;
  wire p_21_in;
  wire p_22_in;
  wire pop0;
  wire [61:0]q;
  wire rdata_ack_t;
  wire readRequestFIFONotEmpty;
  wire readRequestFIFONotEmptyReg_reg_n_0;
  wire rreq_handling_reg_n_0;
  wire rs2f_rreq_ack;
  wire [61:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [0:0]\state_reg[0] ;
  wire zero_len_event0;
  wire [3:2]NLW_align_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_buf_reg[63]_i_1__0_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({NLW_align_len0_carry_CO_UNCONNECTED[3:2],align_len0_carry_n_2,align_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_rreq_data,1'b0}),
        .O({NLW_align_len0_carry_O_UNCONNECTED[3],align_len0[31],align_len0[2],NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,zero_len_event0,1'b1}));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(SR));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[2] ),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[31] ),
        .Q(beat_len_buf[9]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_buffer__parameterized0 buff_rdata
       (.Q({data_pack,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .dout_valid_reg_0(buff_rdata_n_3),
        .dout_valid_reg_1(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .full_n_reg_0(full_n_reg),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .mem_reg_0(mem_reg),
        .next_beat(next_beat),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_36),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_26),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_25),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_24),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_23),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_22),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_21),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_20),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_19),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_18),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_17),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_35),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_16),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_15),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_14),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_13),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_12),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_11),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_10),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_9),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_8),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_7),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_34),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_6),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_5),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_33),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_32),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_31),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_30),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_29),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_28),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_27),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_3),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_0),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem_ARADDR[30:27]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem_ARADDR[34:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem_ARADDR[38:35]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem_ARADDR[42:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem_ARADDR[46:43]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_0 ,\could_multi_bursts.araddr_buf[4]_i_4_n_0 ,\could_multi_bursts.araddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem_ARADDR[50:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem_ARADDR[54:51]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem_ARADDR[58:55]));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem_ARADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem_ARADDR[61:59]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_0 ,\could_multi_bursts.araddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_66),
        .D(fifo_rctl_n_63),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_66),
        .D(fifo_rctl_n_64),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_66),
        .D(fifo_rctl_n_65),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_66),
        .D(fifo_rctl_n_67),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__1[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_59));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_59));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_59));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_59));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_59));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__1[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_59));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_78),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_2 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_3 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_4 
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_5 
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_2 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_3 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_4 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_5 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_2 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_3 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_4 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_5 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_2 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_3 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_4 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_5 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_2 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_3 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_4 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_5 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_2 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_3 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_2 
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_3 
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_4 
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_5 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(\end_addr_buf[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_2 
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_3 
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_4 
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_5 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[9]_i_5_n_0 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[13]_i_1__0 
       (.CI(\end_addr_buf_reg[9]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[13]_i_1__0_n_0 ,\end_addr_buf_reg[13]_i_1__0_n_1 ,\end_addr_buf_reg[13]_i_1__0_n_2 ,\end_addr_buf_reg[13]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] }),
        .O(end_addr[13:10]),
        .S({\end_addr_buf[13]_i_2_n_0 ,\end_addr_buf[13]_i_3_n_0 ,\end_addr_buf[13]_i_4_n_0 ,\end_addr_buf[13]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[17]_i_1__0 
       (.CI(\end_addr_buf_reg[13]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[17]_i_1__0_n_0 ,\end_addr_buf_reg[17]_i_1__0_n_1 ,\end_addr_buf_reg[17]_i_1__0_n_2 ,\end_addr_buf_reg[17]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] }),
        .O(end_addr[17:14]),
        .S({\end_addr_buf[17]_i_2_n_0 ,\end_addr_buf[17]_i_3_n_0 ,\end_addr_buf[17]_i_4_n_0 ,\end_addr_buf[17]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[21]_i_1__0 
       (.CI(\end_addr_buf_reg[17]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[21]_i_1__0_n_0 ,\end_addr_buf_reg[21]_i_1__0_n_1 ,\end_addr_buf_reg[21]_i_1__0_n_2 ,\end_addr_buf_reg[21]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] }),
        .O(end_addr[21:18]),
        .S({\end_addr_buf[21]_i_2_n_0 ,\end_addr_buf[21]_i_3_n_0 ,\end_addr_buf[21]_i_4_n_0 ,\end_addr_buf[21]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[25]_i_1__0 
       (.CI(\end_addr_buf_reg[21]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[25]_i_1__0_n_0 ,\end_addr_buf_reg[25]_i_1__0_n_1 ,\end_addr_buf_reg[25]_i_1__0_n_2 ,\end_addr_buf_reg[25]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] }),
        .O(end_addr[25:22]),
        .S({\end_addr_buf[25]_i_2_n_0 ,\end_addr_buf[25]_i_3_n_0 ,\end_addr_buf[25]_i_4_n_0 ,\end_addr_buf[25]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[29]_i_1__0 
       (.CI(\end_addr_buf_reg[25]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[29]_i_1__0_n_0 ,\end_addr_buf_reg[29]_i_1__0_n_1 ,\end_addr_buf_reg[29]_i_1__0_n_2 ,\end_addr_buf_reg[29]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] }),
        .O(end_addr[29:26]),
        .S({\end_addr_buf[29]_i_2_n_0 ,\end_addr_buf[29]_i_3_n_0 ,\end_addr_buf[29]_i_4_n_0 ,\end_addr_buf[29]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[33]_i_1__0 
       (.CI(\end_addr_buf_reg[29]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[33]_i_1__0_n_0 ,\end_addr_buf_reg[33]_i_1__0_n_1 ,\end_addr_buf_reg[33]_i_1__0_n_2 ,\end_addr_buf_reg[33]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] }),
        .O(end_addr[33:30]),
        .S({\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\end_addr_buf[33]_i_2_n_0 ,\end_addr_buf[33]_i_3_n_0 }));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[37]_i_1__0 
       (.CI(\end_addr_buf_reg[33]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[37]_i_1__0_n_0 ,\end_addr_buf_reg[37]_i_1__0_n_1 ,\end_addr_buf_reg[37]_i_1__0_n_2 ,\end_addr_buf_reg[37]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[37:34]),
        .S({\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] }));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[41]_i_1__0 
       (.CI(\end_addr_buf_reg[37]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[41]_i_1__0_n_0 ,\end_addr_buf_reg[41]_i_1__0_n_1 ,\end_addr_buf_reg[41]_i_1__0_n_2 ,\end_addr_buf_reg[41]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[41:38]),
        .S({\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] }));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[45]_i_1__0 
       (.CI(\end_addr_buf_reg[41]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[45]_i_1__0_n_0 ,\end_addr_buf_reg[45]_i_1__0_n_1 ,\end_addr_buf_reg[45]_i_1__0_n_2 ,\end_addr_buf_reg[45]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[45:42]),
        .S({\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] }));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[49]_i_1__0 
       (.CI(\end_addr_buf_reg[45]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[49]_i_1__0_n_0 ,\end_addr_buf_reg[49]_i_1__0_n_1 ,\end_addr_buf_reg[49]_i_1__0_n_2 ,\end_addr_buf_reg[49]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[49:46]),
        .S({\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] }));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[53]_i_1__0 
       (.CI(\end_addr_buf_reg[49]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[53]_i_1__0_n_0 ,\end_addr_buf_reg[53]_i_1__0_n_1 ,\end_addr_buf_reg[53]_i_1__0_n_2 ,\end_addr_buf_reg[53]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[53:50]),
        .S({\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] }));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[57]_i_1__0 
       (.CI(\end_addr_buf_reg[53]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[57]_i_1__0_n_0 ,\end_addr_buf_reg[57]_i_1__0_n_1 ,\end_addr_buf_reg[57]_i_1__0_n_2 ,\end_addr_buf_reg[57]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[57:54]),
        .S({\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] }));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[5]_i_1__0_n_0 ,\end_addr_buf_reg[5]_i_1__0_n_1 ,\end_addr_buf_reg[5]_i_1__0_n_2 ,\end_addr_buf_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] }),
        .O(end_addr[5:2]),
        .S({\end_addr_buf[5]_i_2_n_0 ,\end_addr_buf[5]_i_3_n_0 ,\end_addr_buf[5]_i_4_n_0 ,\end_addr_buf[5]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[61]_i_1__0 
       (.CI(\end_addr_buf_reg[57]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[61]_i_1__0_n_0 ,\end_addr_buf_reg[61]_i_1__0_n_1 ,\end_addr_buf_reg[61]_i_1__0_n_2 ,\end_addr_buf_reg[61]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[61:58]),
        .S({\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] }));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[63]_i_1__0 
       (.CI(\end_addr_buf_reg[61]_i_1__0_n_0 ),
        .CO({\NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED [3:1],\end_addr_buf_reg[63]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_buf_reg[63]_i_1__0_O_UNCONNECTED [3:2],end_addr[63:62]}),
        .S({1'b0,1'b0,\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[9]_i_1__0 
       (.CI(\end_addr_buf_reg[5]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[9]_i_1__0_n_0 ,\end_addr_buf_reg[9]_i_1__0_n_1 ,\end_addr_buf_reg[9]_i_1__0_n_2 ,\end_addr_buf_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] }),
        .O(end_addr[9:6]),
        .S({\end_addr_buf[9]_i_2_n_0 ,\end_addr_buf[9]_i_3_n_0 ,\end_addr_buf[9]_i_4_n_0 ,\end_addr_buf[9]_i_5_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_fifo__parameterized1_1 fifo_rctl
       (.CO(last_sect),
        .D({fifo_rctl_n_1,fifo_rctl_n_2,fifo_rctl_n_3,fifo_rctl_n_4,fifo_rctl_n_5,fifo_rctl_n_6,fifo_rctl_n_7,fifo_rctl_n_8,fifo_rctl_n_9,fifo_rctl_n_10,fifo_rctl_n_11,fifo_rctl_n_12,fifo_rctl_n_13,fifo_rctl_n_14,fifo_rctl_n_15,fifo_rctl_n_16,fifo_rctl_n_17,fifo_rctl_n_18,fifo_rctl_n_19,fifo_rctl_n_20,fifo_rctl_n_21,fifo_rctl_n_22,fifo_rctl_n_23,fifo_rctl_n_24,fifo_rctl_n_25,fifo_rctl_n_26,fifo_rctl_n_27,fifo_rctl_n_28,fifo_rctl_n_29,fifo_rctl_n_30,fifo_rctl_n_31,fifo_rctl_n_32,fifo_rctl_n_33,fifo_rctl_n_34,fifo_rctl_n_35,fifo_rctl_n_36,fifo_rctl_n_37,fifo_rctl_n_38,fifo_rctl_n_39,fifo_rctl_n_40,fifo_rctl_n_41,fifo_rctl_n_42,fifo_rctl_n_43,fifo_rctl_n_44,fifo_rctl_n_45,fifo_rctl_n_46,fifo_rctl_n_47,fifo_rctl_n_48,fifo_rctl_n_49,fifo_rctl_n_50,fifo_rctl_n_51,fifo_rctl_n_52}),
        .E(pop0),
        .Q({\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_59),
        .ap_rst_n_1(fifo_rctl_n_61),
        .beat_valid(beat_valid),
        .\could_multi_bursts.ARVALID_Dummy_reg (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rreq_n_3),
        .\could_multi_bursts.arlen_buf_reg[3] ({\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .data_vld_reg_0(data_pack),
        .empty_n_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .full_n_reg_0(fifo_rctl_n_54),
        .full_n_reg_1(p_22_in),
        .full_n_reg_2(fifo_rctl_n_62),
        .full_n_reg_3(fifo_rctl_n_63),
        .full_n_reg_4(fifo_rctl_n_64),
        .full_n_reg_5(fifo_rctl_n_65),
        .full_n_reg_6(fifo_rctl_n_66),
        .full_n_reg_7(fifo_rctl_n_67),
        .full_n_reg_8(fifo_rctl_n_78),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_rctl_n_0),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .next_beat(next_beat),
        .next_rreq(next_rreq),
        .p_21_in(p_21_in),
        .rdata_ack_t(rdata_ack_t),
        .readRequestFIFONotEmpty(readRequestFIFONotEmpty),
        .rreq_handling_reg(fifo_rctl_n_58),
        .rreq_handling_reg_0(fifo_rctl_n_60),
        .rreq_handling_reg_1(rreq_handling_reg_n_0),
        .rreq_handling_reg_2(readRequestFIFONotEmptyReg_reg_n_0),
        .\sect_addr_buf_reg[2] (first_sect),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\sect_len_buf_reg[1] ({beat_len_buf[9],beat_len_buf[0]}),
        .\sect_len_buf_reg[9] ({\start_addr_buf_reg_n_0_[11] ,\start_addr_buf_reg_n_0_[10] ,\start_addr_buf_reg_n_0_[9] ,\start_addr_buf_reg_n_0_[8] ,\start_addr_buf_reg_n_0_[7] ,\start_addr_buf_reg_n_0_[6] ,\start_addr_buf_reg_n_0_[5] ,\start_addr_buf_reg_n_0_[4] ,\start_addr_buf_reg_n_0_[3] ,\start_addr_buf_reg_n_0_[2] }),
        .\sect_len_buf_reg[9]_0 ({\end_addr_buf_reg_n_0_[11] ,\end_addr_buf_reg_n_0_[10] ,\end_addr_buf_reg_n_0_[9] ,\end_addr_buf_reg_n_0_[8] ,\end_addr_buf_reg_n_0_[7] ,\end_addr_buf_reg_n_0_[6] ,\end_addr_buf_reg_n_0_[5] ,\end_addr_buf_reg_n_0_[4] ,\end_addr_buf_reg_n_0_[3] ,\end_addr_buf_reg_n_0_[2] }),
        .\start_addr_buf_reg[10] (fifo_rctl_n_76),
        .\start_addr_buf_reg[11] (fifo_rctl_n_77),
        .\start_addr_buf_reg[2] (fifo_rctl_n_68),
        .\start_addr_buf_reg[3] (fifo_rctl_n_69),
        .\start_addr_buf_reg[4] (fifo_rctl_n_70),
        .\start_addr_buf_reg[5] (fifo_rctl_n_71),
        .\start_addr_buf_reg[6] (fifo_rctl_n_72),
        .\start_addr_buf_reg[7] (fifo_rctl_n_73),
        .\start_addr_buf_reg[8] (fifo_rctl_n_74),
        .\start_addr_buf_reg[9] (fifo_rctl_n_75));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_fifo__parameterized0_2 fifo_rreq
       (.CO(last_sect),
        .E(pop0),
        .Q({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] }),
        .S({fifo_rreq_n_4,fifo_rreq_n_5}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.arlen_buf[3]_i_3_0 (\could_multi_bursts.loop_cnt_reg ),
        .data_vld_reg_0(rs2f_rreq_valid),
        .empty_n_reg_0(align_len),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__3(p_0_in0_in[51:48]),
        .last_sect_carry__3_0({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] }),
        .\q_reg[61]_0 (rs2f_rreq_data),
        .\q_reg[64]_0 (zero_len_event0),
        .\q_reg[64]_1 ({fifo_rreq_data,q}),
        .readRequestFIFONotEmpty(readRequestFIFONotEmpty),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\sect_len_buf_reg[7] (fifo_rreq_n_3),
        .\start_addr_reg[2] (fifo_rctl_n_54),
        .\start_addr_reg[2]_0 (rreq_handling_reg_n_0));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_0,first_sect_carry_i_2__0_n_0,first_sect_carry_i_3__0_n_0,first_sect_carry_i_4__0_n_0}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1__0_n_0,first_sect_carry__0_i_2__0_n_0,first_sect_carry__0_i_3__0_n_0,first_sect_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__0
       (.I0(p_0_in[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .I3(p_0_in[22]),
        .I4(\sect_cnt_reg_n_0_[21] ),
        .I5(p_0_in[21]),
        .O(first_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_0_[20] ),
        .I1(p_0_in[20]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in[18]),
        .I4(p_0_in[19]),
        .I5(\sect_cnt_reg_n_0_[19] ),
        .O(first_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(p_0_in[17]),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .I3(p_0_in[16]),
        .I4(\sect_cnt_reg_n_0_[15] ),
        .I5(p_0_in[15]),
        .O(first_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__0
       (.I0(p_0_in[14]),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in[12]),
        .I4(\sect_cnt_reg_n_0_[13] ),
        .I5(p_0_in[13]),
        .O(first_sect_carry__0_i_4__0_n_0));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1__0_n_0,first_sect_carry__1_i_2__0_n_0,first_sect_carry__1_i_3__0_n_0,first_sect_carry__1_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1__0
       (.I0(p_0_in[35]),
        .I1(\sect_cnt_reg_n_0_[35] ),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .I3(p_0_in[34]),
        .I4(\sect_cnt_reg_n_0_[33] ),
        .I5(p_0_in[33]),
        .O(first_sect_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__0
       (.I0(p_0_in[32]),
        .I1(\sect_cnt_reg_n_0_[32] ),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in[30]),
        .I4(\sect_cnt_reg_n_0_[31] ),
        .I5(p_0_in[31]),
        .O(first_sect_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3__0
       (.I0(p_0_in[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in[27]),
        .I4(\sect_cnt_reg_n_0_[28] ),
        .I5(p_0_in[28]),
        .O(first_sect_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_0_[26] ),
        .I1(p_0_in[26]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in[24]),
        .I4(p_0_in[25]),
        .I5(\sect_cnt_reg_n_0_[25] ),
        .O(first_sect_carry__1_i_4__0_n_0));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1__0_n_0,first_sect_carry__2_i_2__0_n_0,first_sect_carry__2_i_3__0_n_0,first_sect_carry__2_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_0_[47] ),
        .I1(p_0_in[47]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in[45]),
        .I4(p_0_in[46]),
        .I5(\sect_cnt_reg_n_0_[46] ),
        .O(first_sect_carry__2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2__0
       (.I0(p_0_in[44]),
        .I1(\sect_cnt_reg_n_0_[44] ),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in[42]),
        .I4(\sect_cnt_reg_n_0_[43] ),
        .I5(p_0_in[43]),
        .O(first_sect_carry__2_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_0_[41] ),
        .I1(p_0_in[41]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in[39]),
        .I4(p_0_in[40]),
        .I5(\sect_cnt_reg_n_0_[40] ),
        .O(first_sect_carry__2_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_0_[38] ),
        .I1(p_0_in[38]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in[36]),
        .I4(p_0_in[37]),
        .I5(\sect_cnt_reg_n_0_[37] ),
        .O(first_sect_carry__2_i_4__0_n_0));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1__0_n_0,first_sect_carry__3_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1__0
       (.I0(p_0_in[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2__0
       (.I0(p_0_in[50]),
        .I1(\sect_cnt_reg_n_0_[50] ),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in[48]),
        .I4(\sect_cnt_reg_n_0_[49] ),
        .I5(p_0_in[49]),
        .O(first_sect_carry__3_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(p_0_in[11]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in[9]),
        .I4(p_0_in[10]),
        .I5(\sect_cnt_reg_n_0_[10] ),
        .O(first_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(p_0_in[8]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in[6]),
        .I4(p_0_in[7]),
        .I5(\sect_cnt_reg_n_0_[7] ),
        .O(first_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_0_[5] ),
        .I1(p_0_in[5]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in[3]),
        .I4(p_0_in[4]),
        .I5(\sect_cnt_reg_n_0_[4] ),
        .O(first_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(p_0_in[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in[0]),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(p_0_in[1]),
        .O(first_sect_carry_i_4__0_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_22_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_0,last_sect_carry_i_2__0_n_0,last_sect_carry_i_3__0_n_0,last_sect_carry_i_4__0_n_0}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1__0_n_0,last_sect_carry__0_i_2__0_n_0,last_sect_carry__0_i_3__0_n_0,last_sect_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__0
       (.I0(p_0_in0_in[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_0_[22] ),
        .I5(p_0_in0_in[22]),
        .O(last_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_0_[18] ),
        .I1(p_0_in0_in[18]),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .I3(p_0_in0_in[19]),
        .I4(p_0_in0_in[20]),
        .I5(\sect_cnt_reg_n_0_[20] ),
        .O(last_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(p_0_in0_in[17]),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_0_[16] ),
        .I5(p_0_in0_in[16]),
        .O(last_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__0
       (.I0(p_0_in0_in[14]),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_0_[13] ),
        .I5(p_0_in0_in[13]),
        .O(last_sect_carry__0_i_4__0_n_0));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1__0_n_0,last_sect_carry__1_i_2__0_n_0,last_sect_carry__1_i_3__0_n_0,last_sect_carry__1_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1__0
       (.I0(p_0_in0_in[35]),
        .I1(\sect_cnt_reg_n_0_[35] ),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_0_[34] ),
        .I5(p_0_in0_in[34]),
        .O(last_sect_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__0
       (.I0(p_0_in0_in[32]),
        .I1(\sect_cnt_reg_n_0_[32] ),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_0_[31] ),
        .I5(p_0_in0_in[31]),
        .O(last_sect_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3__0
       (.I0(p_0_in0_in[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_0_[28] ),
        .I5(p_0_in0_in[28]),
        .O(last_sect_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(p_0_in0_in[26]),
        .I5(\sect_cnt_reg_n_0_[26] ),
        .O(last_sect_carry__1_i_4__0_n_0));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1__0_n_0,last_sect_carry__2_i_2__0_n_0,last_sect_carry__2_i_3__0_n_0,last_sect_carry__2_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_0_[45] ),
        .I1(p_0_in0_in[45]),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .I3(p_0_in0_in[46]),
        .I4(p_0_in0_in[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(last_sect_carry__2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2__0
       (.I0(p_0_in0_in[44]),
        .I1(\sect_cnt_reg_n_0_[44] ),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_0_[43] ),
        .I5(p_0_in0_in[43]),
        .O(last_sect_carry__2_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_0_[39] ),
        .I1(p_0_in0_in[39]),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .I3(p_0_in0_in[40]),
        .I4(p_0_in0_in[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(last_sect_carry__2_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_0_[36] ),
        .I1(p_0_in0_in[36]),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .I3(p_0_in0_in[37]),
        .I4(p_0_in0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(last_sect_carry__2_i_4__0_n_0));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,fifo_rreq_n_4,fifo_rreq_n_5}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(last_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(last_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_0_[3] ),
        .I1(p_0_in0_in[3]),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .I3(p_0_in0_in[4]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(last_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(p_0_in0_in[1]),
        .O(last_sect_carry_i_4__0_n_0));
  FDRE readRequestFIFONotEmptyReg_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(readRequestFIFONotEmpty),
        .Q(readRequestFIFONotEmptyReg_reg_n_0),
        .R(SR));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_58),
        .Q(rreq_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_reg_slice__parameterized0 rs_rdata
       (.Q({\bus_equal_gen.data_buf_reg_n_0_[31] ,\bus_equal_gen.data_buf_reg_n_0_[30] ,\bus_equal_gen.data_buf_reg_n_0_[29] ,\bus_equal_gen.data_buf_reg_n_0_[28] ,\bus_equal_gen.data_buf_reg_n_0_[27] ,\bus_equal_gen.data_buf_reg_n_0_[26] ,\bus_equal_gen.data_buf_reg_n_0_[25] ,\bus_equal_gen.data_buf_reg_n_0_[24] ,\bus_equal_gen.data_buf_reg_n_0_[23] ,\bus_equal_gen.data_buf_reg_n_0_[22] ,\bus_equal_gen.data_buf_reg_n_0_[21] ,\bus_equal_gen.data_buf_reg_n_0_[20] ,\bus_equal_gen.data_buf_reg_n_0_[19] ,\bus_equal_gen.data_buf_reg_n_0_[18] ,\bus_equal_gen.data_buf_reg_n_0_[17] ,\bus_equal_gen.data_buf_reg_n_0_[16] ,\bus_equal_gen.data_buf_reg_n_0_[15] ,\bus_equal_gen.data_buf_reg_n_0_[14] ,\bus_equal_gen.data_buf_reg_n_0_[13] ,\bus_equal_gen.data_buf_reg_n_0_[12] ,\bus_equal_gen.data_buf_reg_n_0_[11] ,\bus_equal_gen.data_buf_reg_n_0_[10] ,\bus_equal_gen.data_buf_reg_n_0_[9] ,\bus_equal_gen.data_buf_reg_n_0_[8] ,\bus_equal_gen.data_buf_reg_n_0_[7] ,\bus_equal_gen.data_buf_reg_n_0_[6] ,\bus_equal_gen.data_buf_reg_n_0_[5] ,\bus_equal_gen.data_buf_reg_n_0_[4] ,\bus_equal_gen.data_buf_reg_n_0_[3] ,\bus_equal_gen.data_buf_reg_n_0_[2] ,\bus_equal_gen.data_buf_reg_n_0_[1] ,\bus_equal_gen.data_buf_reg_n_0_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[31]_0 (\data_p1_reg[31] ),
        .gmem_RREADY(gmem_RREADY),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .\state_reg[0]_0 (\state_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_reg_slice_3 rs_rreq
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[61]_0 (rs2f_rreq_data),
        .\data_p2_reg[61]_0 (\data_p2_reg[61] ),
        .gmem_ARVALID(gmem_ARVALID),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .\state_reg[0]_0 (rs2f_rreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(p_0_in[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(p_0_in[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(p_0_in[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(p_0_in[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(p_0_in[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(p_0_in[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(p_0_in[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(p_0_in[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(p_0_in[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(p_0_in[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(p_0_in[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(p_0_in[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(p_0_in[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(p_0_in[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(p_0_in[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(p_0_in[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(p_0_in[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(p_0_in[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(p_0_in[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(p_0_in[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(p_0_in[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(p_0_in[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(p_0_in[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(p_0_in[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(p_0_in[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(p_0_in[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(p_0_in[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(p_0_in[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(p_0_in[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(p_0_in[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(p_0_in[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(p_0_in[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_rctl_n_61));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_rctl_n_61));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_rctl_n_61));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_rctl_n_61));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_rctl_n_61));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_rctl_n_61));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_rctl_n_61));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_rctl_n_61));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_rctl_n_61));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_rctl_n_61));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_52),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_42),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_41),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_40),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_39),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_38),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_37),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_36),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_35),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_34),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_33),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_51),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_32),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_31),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_30),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_29),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_28),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_27),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_26),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_25),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_24),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_23),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_50),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_22),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_21),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_20),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_19),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_18),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_17),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_16),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_15),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_14),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_13),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_49),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_12),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_11),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_10),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_9),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_8),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_7),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_6),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_5),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_4),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_3),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_48),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_2),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_1),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_47),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_46),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_45),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_44),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(fifo_rctl_n_43),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_68),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_69),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_70),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_71),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_72),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_73),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_74),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_75),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_76),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_77),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[32] ),
        .Q(p_0_in[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[33] ),
        .Q(p_0_in[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[34] ),
        .Q(p_0_in[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[35] ),
        .Q(p_0_in[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[36] ),
        .Q(p_0_in[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[37] ),
        .Q(p_0_in[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[38] ),
        .Q(p_0_in[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[39] ),
        .Q(p_0_in[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[40] ),
        .Q(p_0_in[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[41] ),
        .Q(p_0_in[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[42] ),
        .Q(p_0_in[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[43] ),
        .Q(p_0_in[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[44] ),
        .Q(p_0_in[32]),
        .R(SR));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[45] ),
        .Q(p_0_in[33]),
        .R(SR));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[46] ),
        .Q(p_0_in[34]),
        .R(SR));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[47] ),
        .Q(p_0_in[35]),
        .R(SR));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[48] ),
        .Q(p_0_in[36]),
        .R(SR));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[49] ),
        .Q(p_0_in[37]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[50] ),
        .Q(p_0_in[38]),
        .R(SR));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[51] ),
        .Q(p_0_in[39]),
        .R(SR));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[52] ),
        .Q(p_0_in[40]),
        .R(SR));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[53] ),
        .Q(p_0_in[41]),
        .R(SR));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[54] ),
        .Q(p_0_in[42]),
        .R(SR));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[55] ),
        .Q(p_0_in[43]),
        .R(SR));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[56] ),
        .Q(p_0_in[44]),
        .R(SR));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[57] ),
        .Q(p_0_in[45]),
        .R(SR));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[58] ),
        .Q(p_0_in[46]),
        .R(SR));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[59] ),
        .Q(p_0_in[47]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[60] ),
        .Q(p_0_in[48]),
        .R(SR));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[61] ),
        .Q(p_0_in[49]),
        .R(SR));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[62] ),
        .Q(p_0_in[50]),
        .R(SR));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[63] ),
        .Q(p_0_in[51]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[8]),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[9]),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[10]),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[11]),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[12]),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[13]),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[14]),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[15]),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[16]),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[17]),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[18]),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[19]),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[20]),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[21]),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[22]),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[23]),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[24]),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[25]),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[26]),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[27]),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[0]),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[28]),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[29]),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[30]),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[31]),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[32]),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[33]),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[34]),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[35]),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[36]),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[37]),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[1]),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[38]),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[39]),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[40]),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[41]),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[42]),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[43]),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[44]),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[45]),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[46]),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[47]),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[2]),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[48]),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[49]),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[50]),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[51]),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[52]),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[53]),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[54]),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[55]),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[56]),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[57]),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[3]),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[58]),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[59]),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[60]),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[61]),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[4]),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[5]),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[6]),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[7]),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    \ap_CS_fsm_reg[10] ,
    s_ready_t_reg_1,
    \ap_CS_fsm_reg[6] ,
    \data_p1_reg[68]_0 ,
    SR,
    ap_clk,
    gmem_AWVALID,
    rs2f_wreq_ack,
    E,
    trunc_ln_reg_245,
    \data_p1_reg[61]_0 ,
    D,
    \data_p2_reg[64]_0 ,
    \data_p2_reg[68]_0 );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output \ap_CS_fsm_reg[10] ;
  output s_ready_t_reg_1;
  output \ap_CS_fsm_reg[6] ;
  output [63:0]\data_p1_reg[68]_0 ;
  input [0:0]SR;
  input ap_clk;
  input gmem_AWVALID;
  input rs2f_wreq_ack;
  input [0:0]E;
  input [61:0]trunc_ln_reg_245;
  input [61:0]\data_p1_reg[61]_0 ;
  input [62:0]D;
  input [5:0]\data_p2_reg[64]_0 ;
  input [0:0]\data_p2_reg[68]_0 ;

  wire [62:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[61]_i_2__0_n_0 ;
  wire \data_p1[64]_i_1_n_0 ;
  wire \data_p1[68]_i_2_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [61:0]\data_p1_reg[61]_0 ;
  wire [63:0]\data_p1_reg[68]_0 ;
  wire [68:0]data_p2;
  wire [5:0]\data_p2_reg[64]_0 ;
  wire [0:0]\data_p2_reg[68]_0 ;
  wire [0:0]gmem_AWLEN;
  wire gmem_AWVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;
  wire [61:0]trunc_ln_reg_245;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(gmem_AWVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(gmem_AWVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_wreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\data_p2_reg[64]_0 [2]),
        .I1(\data_p2_reg[64]_0 [3]),
        .I2(s_ready_t_reg_1),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p2_reg[64]_0 [1]),
        .I5(\data_p2_reg[64]_0 [0]),
        .O(\ap_CS_fsm_reg[6] ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(D[62]),
        .O(s_ready_t_reg_1));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[0]_i_1__0 
       (.I0(trunc_ln_reg_245[0]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [0]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[0]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[10]_i_1__0 
       (.I0(trunc_ln_reg_245[10]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [10]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[10]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[11]_i_1__0 
       (.I0(trunc_ln_reg_245[11]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [11]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[11]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[12]_i_1__0 
       (.I0(trunc_ln_reg_245[12]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [12]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[12]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[13]_i_1__0 
       (.I0(trunc_ln_reg_245[13]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [13]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[13]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[14]_i_1__0 
       (.I0(trunc_ln_reg_245[14]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [14]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[14]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[15]_i_1__0 
       (.I0(trunc_ln_reg_245[15]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [15]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[15]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[16]_i_1__0 
       (.I0(trunc_ln_reg_245[16]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [16]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[16]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[17]_i_1__0 
       (.I0(trunc_ln_reg_245[17]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [17]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[17]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[18]_i_1__0 
       (.I0(trunc_ln_reg_245[18]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [18]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[18]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[19]_i_1__0 
       (.I0(trunc_ln_reg_245[19]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [19]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[19]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[1]_i_1__0 
       (.I0(trunc_ln_reg_245[1]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [1]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[20]_i_1__0 
       (.I0(trunc_ln_reg_245[20]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [20]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[20]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[21]_i_1__0 
       (.I0(trunc_ln_reg_245[21]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [21]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[21]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[22]_i_1__0 
       (.I0(trunc_ln_reg_245[22]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [22]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[22]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[23]_i_1__0 
       (.I0(trunc_ln_reg_245[23]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [23]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[23]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[24]_i_1__0 
       (.I0(trunc_ln_reg_245[24]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [24]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[24]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[25]_i_1__0 
       (.I0(trunc_ln_reg_245[25]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [25]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[25]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[26]_i_1__0 
       (.I0(trunc_ln_reg_245[26]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [26]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[26]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[27]_i_1__0 
       (.I0(trunc_ln_reg_245[27]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [27]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[27]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[28]_i_1__0 
       (.I0(trunc_ln_reg_245[28]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [28]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[28]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[29]_i_1__0 
       (.I0(trunc_ln_reg_245[29]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [29]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[29]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[2]_i_1__0 
       (.I0(trunc_ln_reg_245[2]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [2]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[2]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[30]_i_1__0 
       (.I0(trunc_ln_reg_245[30]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [30]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[30]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[31]_i_1__1 
       (.I0(trunc_ln_reg_245[31]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [31]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[31]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[32]_i_1__0 
       (.I0(trunc_ln_reg_245[32]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [32]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[32]),
        .O(\data_p1[32]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[33]_i_1__0 
       (.I0(trunc_ln_reg_245[33]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [33]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[33]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[34]_i_1__0 
       (.I0(trunc_ln_reg_245[34]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [34]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[34]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[35]_i_1__0 
       (.I0(trunc_ln_reg_245[35]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [35]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[35]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[36]_i_1__0 
       (.I0(trunc_ln_reg_245[36]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [36]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[36]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[37]_i_1__0 
       (.I0(trunc_ln_reg_245[37]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [37]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[37]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[38]_i_1__0 
       (.I0(trunc_ln_reg_245[38]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [38]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[38]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[39]_i_1__0 
       (.I0(trunc_ln_reg_245[39]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [39]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[39]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[3]_i_1__0 
       (.I0(trunc_ln_reg_245[3]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [3]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[3]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[40]_i_1__0 
       (.I0(trunc_ln_reg_245[40]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [40]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[40]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[41]_i_1__0 
       (.I0(trunc_ln_reg_245[41]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [41]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[41]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[42]_i_1__0 
       (.I0(trunc_ln_reg_245[42]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [42]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[42]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[43]_i_1__0 
       (.I0(trunc_ln_reg_245[43]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [43]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[43]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[44]_i_1__0 
       (.I0(trunc_ln_reg_245[44]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [44]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[44]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[45]_i_1__0 
       (.I0(trunc_ln_reg_245[45]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [45]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[45]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[46]_i_1__0 
       (.I0(trunc_ln_reg_245[46]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [46]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[46]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[47]_i_1__0 
       (.I0(trunc_ln_reg_245[47]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [47]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[47]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[48]_i_1__0 
       (.I0(trunc_ln_reg_245[48]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [48]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[48]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[49]_i_1__0 
       (.I0(trunc_ln_reg_245[49]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [49]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[49]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[4]_i_1__0 
       (.I0(trunc_ln_reg_245[4]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [4]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[4]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[50]_i_1__0 
       (.I0(trunc_ln_reg_245[50]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [50]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[50]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[51]_i_1__0 
       (.I0(trunc_ln_reg_245[51]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [51]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[51]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[52]_i_1__0 
       (.I0(trunc_ln_reg_245[52]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [52]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[52]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[53]_i_1__0 
       (.I0(trunc_ln_reg_245[53]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [53]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[53]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[54]_i_1__0 
       (.I0(trunc_ln_reg_245[54]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [54]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[54]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[55]_i_1__0 
       (.I0(trunc_ln_reg_245[55]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [55]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[55]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[56]_i_1__0 
       (.I0(trunc_ln_reg_245[56]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [56]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[56]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[57]_i_1__0 
       (.I0(trunc_ln_reg_245[57]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [57]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[57]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[58]_i_1__0 
       (.I0(trunc_ln_reg_245[58]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [58]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[58]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[59]_i_1__0 
       (.I0(trunc_ln_reg_245[59]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [59]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[59]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[5]_i_1__0 
       (.I0(trunc_ln_reg_245[5]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [5]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[5]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[60]_i_1__0 
       (.I0(trunc_ln_reg_245[60]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [60]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[60]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[61]_i_1__0 
       (.I0(trunc_ln_reg_245[61]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [61]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[61]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \data_p1[61]_i_2__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .O(\data_p1[61]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h07FF070707000707)) 
    \data_p1[64]_i_1 
       (.I0(D[62]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[10] ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[64]),
        .O(\data_p1[64]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4D4D4D4D40404D40)) 
    \data_p1[68]_i_1 
       (.I0(state__0[1]),
        .I1(rs2f_wreq_ack),
        .I2(state__0[0]),
        .I3(E),
        .I4(\ap_CS_fsm_reg[10] ),
        .I5(s_ready_t_reg_1),
        .O(load_p1));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[68]_i_2 
       (.I0(s_ready_t_reg_0),
        .I1(D[62]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[68]),
        .O(\data_p1[68]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[6]_i_1__0 
       (.I0(trunc_ln_reg_245[6]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [6]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[6]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[7]_i_1__0 
       (.I0(trunc_ln_reg_245[7]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [7]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[7]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[8]_i_1__0 
       (.I0(trunc_ln_reg_245[8]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [8]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[8]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \data_p1[9]_i_1__0 
       (.I0(trunc_ln_reg_245[9]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_0 [9]),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\data_p1[61]_i_2__0_n_0 ),
        .I5(data_p2[9]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(\data_p1_reg[68]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_0 ),
        .Q(\data_p1_reg[68]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_2_n_0 ),
        .Q(\data_p1_reg[68]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[68]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h54)) 
    \data_p2[64]_i_1 
       (.I0(D[62]),
        .I1(\data_p2_reg[64]_0 [4]),
        .I2(\data_p2_reg[64]_0 [5]),
        .O(gmem_AWLEN));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(gmem_AWLEN),
        .Q(data_p2[64]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[62]),
        .Q(data_p2[68]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[68]_0 ),
        .D(D[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_31
       (.I0(\data_p2_reg[64]_0 [5]),
        .I1(\data_p2_reg[64]_0 [4]),
        .O(\ap_CS_fsm_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__1
       (.I0(gmem_AWVALID),
        .I1(state__0[1]),
        .I2(rs2f_wreq_ack),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__1 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .I2(state),
        .I3(gmem_AWVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4500FFFF)) 
    \state[1]_i_1__1 
       (.I0(s_ready_t_reg_1),
        .I1(\ap_CS_fsm_reg[10] ),
        .I2(E),
        .I3(state),
        .I4(Q),
        .I5(rs2f_wreq_ack),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "matmul_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_reg_slice_3
   (s_ready_t_reg_0,
    s_ready_t_reg_1,
    \state_reg[0]_0 ,
    \data_p1_reg[61]_0 ,
    SR,
    ap_clk,
    Q,
    gmem_ARVALID,
    rs2f_rreq_ack,
    \data_p2_reg[61]_0 );
  output s_ready_t_reg_0;
  output s_ready_t_reg_1;
  output [0:0]\state_reg[0]_0 ;
  output [61:0]\data_p1_reg[61]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [0:0]Q;
  input gmem_ARVALID;
  input rs2f_rreq_ack;
  input [61:0]\data_p2_reg[61]_0 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_2_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [61:0]\data_p1_reg[61]_0 ;
  wire [61:0]data_p2;
  wire [61:0]\data_p2_reg[61]_0 ;
  wire gmem_ARVALID;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(gmem_ARVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_rreq_ack),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(gmem_ARVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_rreq_ack),
        .O(next__0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(s_ready_t_reg_0),
        .I1(Q),
        .O(s_ready_t_reg_1));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg[61]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg[61]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg[61]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg[61]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg[61]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg[61]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg[61]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg[61]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg[61]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg[61]_0 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg[61]_0 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg[61]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg[61]_0 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg[61]_0 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg[61]_0 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg[61]_0 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg[61]_0 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg[61]_0 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg[61]_0 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg[61]_0 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg[61]_0 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg[61]_0 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg[61]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg[61]_0 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg[61]_0 [31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[31]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg[61]_0 [32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[32]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg[61]_0 [33]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[33]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg[61]_0 [34]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[34]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg[61]_0 [35]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[35]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg[61]_0 [36]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[36]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg[61]_0 [37]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[37]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg[61]_0 [38]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[38]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg[61]_0 [39]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[39]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg[61]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg[61]_0 [40]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[40]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg[61]_0 [41]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[41]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg[61]_0 [42]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[42]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg[61]_0 [43]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[43]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg[61]_0 [44]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[44]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg[61]_0 [45]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[45]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg[61]_0 [46]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[46]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg[61]_0 [47]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[47]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg[61]_0 [48]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[48]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg[61]_0 [49]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[49]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg[61]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg[61]_0 [50]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[50]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg[61]_0 [51]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[51]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg[61]_0 [52]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[52]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg[61]_0 [53]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[53]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg[61]_0 [54]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[54]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg[61]_0 [55]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[55]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg[61]_0 [56]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[56]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg[61]_0 [57]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[57]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg[61]_0 [58]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[58]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg[61]_0 [59]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[59]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg[61]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg[61]_0 [60]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[60]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[61]_i_1 
       (.I0(state__0[1]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(gmem_ARVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[61]_i_2 
       (.I0(\data_p2_reg[61]_0 [61]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[61]),
        .O(\data_p1[61]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg[61]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg[61]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg[61]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg[61]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[61]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_2_n_0 ),
        .Q(\data_p1_reg[61]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[61]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(gmem_ARVALID),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__0
       (.I0(gmem_ARVALID),
        .I1(state__0[1]),
        .I2(rs2f_rreq_ack),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__0 
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(gmem_ARVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__0 
       (.I0(gmem_ARVALID),
        .I1(state),
        .I2(\state_reg[0]_0 ),
        .I3(rs2f_rreq_ack),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "matmul_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \state_reg[0]_0 ,
    \data_p1_reg[31]_0 ,
    SR,
    ap_clk,
    gmem_RREADY,
    s_ready_t_reg_0,
    Q);
  output rdata_ack_t;
  output [0:0]\state_reg[0]_0 ;
  output [31:0]\data_p1_reg[31]_0 ;
  input [0:0]SR;
  input ap_clk;
  input gmem_RREADY;
  input s_ready_t_reg_0;
  input [31:0]Q;

  wire [31:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_2_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [31:0]\data_p1_reg[31]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire gmem_RREADY;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_RREADY),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(gmem_RREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__1 
       (.I0(Q[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__1 
       (.I0(Q[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__1 
       (.I0(Q[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__1 
       (.I0(Q[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__1 
       (.I0(Q[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__1 
       (.I0(Q[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__1 
       (.I0(Q[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__1 
       (.I0(Q[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__1 
       (.I0(Q[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__1 
       (.I0(Q[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[18] ),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__1 
       (.I0(Q[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[19] ),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__1 
       (.I0(Q[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__1 
       (.I0(Q[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[20] ),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__1 
       (.I0(Q[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[21] ),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__1 
       (.I0(Q[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[22] ),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__1 
       (.I0(Q[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[23] ),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__1 
       (.I0(Q[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[24] ),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__1 
       (.I0(Q[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[25] ),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__1 
       (.I0(Q[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[26] ),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__1 
       (.I0(Q[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[27] ),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__1 
       (.I0(Q[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[28] ),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__1 
       (.I0(Q[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[29] ),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__1 
       (.I0(Q[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__1 
       (.I0(Q[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[30] ),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[31]_i_1 
       (.I0(state__0[1]),
        .I1(gmem_RREADY),
        .I2(state__0[0]),
        .I3(s_ready_t_reg_0),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_2 
       (.I0(Q[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[31] ),
        .O(\data_p1[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__1 
       (.I0(Q[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__1 
       (.I0(Q[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__1 
       (.I0(Q[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__1 
       (.I0(Q[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__1 
       (.I0(Q[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__1 
       (.I0(Q[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__1 
       (.I0(Q[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_0 ),
        .Q(\data_p1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(gmem_RREADY),
        .I3(state__0[0]),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(rdata_ack_t),
        .R(SR));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1 
       (.I0(gmem_RREADY),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(rdata_ack_t),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(state),
        .I2(\state_reg[0]_0 ),
        .I3(gmem_RREADY),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_throttle
   (Q,
    m_axi_gmem_AWREADY_0,
    \throttl_cnt_reg[6]_0 ,
    \throttl_cnt_reg[0]_0 ,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    WVALID_Dummy,
    AWVALID_Dummy,
    \throttl_cnt_reg[4]_0 ,
    SR,
    E,
    ap_clk);
  output [0:0]Q;
  output m_axi_gmem_AWREADY_0;
  output \throttl_cnt_reg[6]_0 ;
  output \throttl_cnt_reg[0]_0 ;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input WVALID_Dummy;
  input AWVALID_Dummy;
  input [3:0]\throttl_cnt_reg[4]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [3:0]A;
  wire AWVALID_Dummy;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire \could_multi_bursts.awaddr_buf[63]_i_7_n_0 ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWREADY_0;
  wire m_axi_gmem_AWVALID_INST_0_i_2_n_0;
  wire m_axi_gmem_WREADY;
  wire p_0_out_carry__0_i_1_n_0;
  wire p_0_out_carry__0_i_2_n_0;
  wire p_0_out_carry__0_i_3_n_0;
  wire p_0_out_carry__0_i_4_n_0;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_i_3_n_0;
  wire p_0_out_carry_i_4_n_0;
  wire p_0_out_carry_i_5_n_0;
  wire p_0_out_carry_i_6_n_0;
  wire p_0_out_carry_i_7_n_0;
  wire p_0_out_carry_i_8_n_0;
  wire p_0_out_carry_i_9_n_0;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire \throttl_cnt[0]_i_1_n_0 ;
  wire [8:1]throttl_cnt_reg;
  wire \throttl_cnt_reg[0]_0 ;
  wire [3:0]\throttl_cnt_reg[4]_0 ;
  wire \throttl_cnt_reg[6]_0 ;
  wire [3:3]NLW_p_0_out_carry__0_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0202000200020002)) 
    \could_multi_bursts.awaddr_buf[63]_i_4 
       (.I0(m_axi_gmem_AWREADY),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_7_n_0 ),
        .I2(m_axi_gmem_AWVALID_INST_0_i_2_n_0),
        .I3(Q),
        .I4(m_axi_gmem_WREADY),
        .I5(WVALID_Dummy),
        .O(m_axi_gmem_AWREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.awaddr_buf[63]_i_7 
       (.I0(throttl_cnt_reg[3]),
        .I1(throttl_cnt_reg[2]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[6]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem_AWVALID_INST_0_i_1
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[5]),
        .I2(throttl_cnt_reg[2]),
        .I3(throttl_cnt_reg[3]),
        .I4(m_axi_gmem_AWVALID_INST_0_i_2_n_0),
        .O(\throttl_cnt_reg[6]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_gmem_AWVALID_INST_0_i_2
       (.I0(throttl_cnt_reg[7]),
        .I1(throttl_cnt_reg[8]),
        .I2(throttl_cnt_reg[4]),
        .I3(throttl_cnt_reg[1]),
        .O(m_axi_gmem_AWVALID_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(Q),
        .I1(m_axi_gmem_AWVALID_INST_0_i_2_n_0),
        .I2(throttl_cnt_reg[3]),
        .I3(throttl_cnt_reg[2]),
        .I4(throttl_cnt_reg[5]),
        .I5(throttl_cnt_reg[6]),
        .O(\throttl_cnt_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(A[0]),
        .DI({A[3],p_0_out_carry_i_3_n_0,p_0_out_carry_i_4_n_0,p_0_out_carry_i_5_n_0}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({p_0_out_carry_i_6_n_0,p_0_out_carry_i_7_n_0,p_0_out_carry_i_8_n_0,p_0_out_carry_i_9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3],p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,throttl_cnt_reg[6:4]}),
        .O({p_0_out_carry__0_n_4,p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({p_0_out_carry__0_i_1_n_0,p_0_out_carry__0_i_2_n_0,p_0_out_carry__0_i_3_n_0,p_0_out_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(throttl_cnt_reg[8]),
        .I1(throttl_cnt_reg[7]),
        .O(p_0_out_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[7]),
        .O(p_0_out_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt_reg[6]),
        .O(p_0_out_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_4
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[5]),
        .O(p_0_out_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hF870)) 
    p_0_out_carry_i_1
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(Q),
        .I3(\throttl_cnt_reg[4]_0 [0]),
        .O(A[0]));
  LUT4 #(
    .INIT(16'hFF80)) 
    p_0_out_carry_i_2
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [3]),
        .I3(throttl_cnt_reg[3]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'h070F)) 
    p_0_out_carry_i_3
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[3]),
        .I3(\throttl_cnt_reg[4]_0 [3]),
        .O(p_0_out_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h070F)) 
    p_0_out_carry_i_4
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[2]),
        .I3(\throttl_cnt_reg[4]_0 [2]),
        .O(p_0_out_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h070F)) 
    p_0_out_carry_i_5
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[1]),
        .I3(\throttl_cnt_reg[4]_0 [1]),
        .O(p_0_out_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'hFF80007F)) 
    p_0_out_carry_i_6
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [3]),
        .I3(throttl_cnt_reg[3]),
        .I4(throttl_cnt_reg[4]),
        .O(p_0_out_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hFF80FF8088F7007F)) 
    p_0_out_carry_i_7
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [2]),
        .I3(throttl_cnt_reg[2]),
        .I4(\throttl_cnt_reg[4]_0 [3]),
        .I5(throttl_cnt_reg[3]),
        .O(p_0_out_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hFF80FF8088F7007F)) 
    p_0_out_carry_i_8
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [1]),
        .I3(throttl_cnt_reg[1]),
        .I4(\throttl_cnt_reg[4]_0 [2]),
        .I5(throttl_cnt_reg[2]),
        .O(p_0_out_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h88F7)) 
    p_0_out_carry_i_9
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [1]),
        .I3(throttl_cnt_reg[1]),
        .O(p_0_out_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'h087F)) 
    \throttl_cnt[0]_i_1 
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [0]),
        .I3(Q),
        .O(\throttl_cnt[0]_i_1_n_0 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\throttl_cnt[0]_i_1_n_0 ),
        .Q(Q),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_7),
        .Q(throttl_cnt_reg[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_6),
        .Q(throttl_cnt_reg[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_5),
        .Q(throttl_cnt_reg[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_4),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_7),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_6),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_5),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
  FDRE \throttl_cnt_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_4),
        .Q(throttl_cnt_reg[8]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_write
   (full_n_reg,
    SR,
    s_ready_t_reg,
    full_n_reg_0,
    empty_n_reg,
    AWVALID_Dummy,
    WVALID_Dummy,
    m_axi_gmem_WLAST,
    \ap_CS_fsm_reg[10] ,
    s_ready_t_reg_0,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    m_axi_gmem_AWVALID,
    m_axi_gmem_WVALID,
    m_axi_gmem_AWADDR,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[3] ,
    grp_fu_204_ce,
    ap_NS_fsm,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    ap_clk,
    D,
    gmem_WVALID,
    gmem_AWVALID,
    E,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    Q,
    \data_p2_reg[64] ,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    m_axi_gmem_AWREADY,
    \throttl_cnt_reg[8] ,
    \throttl_cnt_reg[8]_0 ,
    m_axi_gmem_WREADY,
    m_axi_gmem_WVALID_0,
    m_axi_gmem_BVALID,
    trunc_ln_reg_245,
    \data_p1_reg[61] ,
    pop0,
    \q_tmp_reg[0] ,
    \data_p2_reg[68] ,
    \data_p2_reg[61] );
  output full_n_reg;
  output [0:0]SR;
  output s_ready_t_reg;
  output full_n_reg_0;
  output empty_n_reg;
  output AWVALID_Dummy;
  output WVALID_Dummy;
  output m_axi_gmem_WLAST;
  output \ap_CS_fsm_reg[10] ;
  output s_ready_t_reg_0;
  output [0:0]\could_multi_bursts.AWVALID_Dummy_reg_0 ;
  output m_axi_gmem_AWVALID;
  output m_axi_gmem_WVALID;
  output [61:0]m_axi_gmem_AWADDR;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[3] ;
  output grp_fu_204_ce;
  output [1:0]ap_NS_fsm;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  input ap_clk;
  input [17:0]D;
  input gmem_WVALID;
  input gmem_AWVALID;
  input [0:0]E;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input [8:0]\data_p2_reg[64] ;
  input \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input m_axi_gmem_AWREADY;
  input \throttl_cnt_reg[8] ;
  input [0:0]\throttl_cnt_reg[8]_0 ;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_WVALID_0;
  input m_axi_gmem_BVALID;
  input [61:0]trunc_ln_reg_245;
  input [61:0]\data_p1_reg[61] ;
  input pop0;
  input [0:0]\q_tmp_reg[0] ;
  input [0:0]\data_p2_reg[68] ;
  input [61:0]\data_p2_reg[61] ;

  wire AWVALID_Dummy;
  wire [17:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [31:2]align_len0__0;
  wire \align_len0_inferred__1/i__carry__0_n_0 ;
  wire \align_len0_inferred__1/i__carry__0_n_1 ;
  wire \align_len0_inferred__1/i__carry__0_n_2 ;
  wire \align_len0_inferred__1/i__carry__0_n_3 ;
  wire \align_len0_inferred__1/i__carry__1_n_2 ;
  wire \align_len0_inferred__1/i__carry__1_n_3 ;
  wire \align_len0_inferred__1/i__carry_n_0 ;
  wire \align_len0_inferred__1/i__carry_n_1 ;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len_reg_n_0_[10] ;
  wire \align_len_reg_n_0_[11] ;
  wire \align_len_reg_n_0_[12] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[5] ;
  wire \align_len_reg_n_0_[6] ;
  wire \align_len_reg_n_0_[7] ;
  wire \align_len_reg_n_0_[8] ;
  wire \align_len_reg_n_0_[9] ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[6] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [63:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire buff_wdata_n_11;
  wire buff_wdata_n_12;
  wire buff_wdata_n_13;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_16;
  wire buff_wdata_n_17;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_4;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_5;
  wire burst_valid;
  wire \bus_equal_gen.fifo_burst_n_10 ;
  wire \bus_equal_gen.fifo_burst_n_11 ;
  wire \bus_equal_gen.fifo_burst_n_12 ;
  wire \bus_equal_gen.fifo_burst_n_13 ;
  wire \bus_equal_gen.fifo_burst_n_14 ;
  wire \bus_equal_gen.fifo_burst_n_15 ;
  wire \bus_equal_gen.fifo_burst_n_16 ;
  wire \bus_equal_gen.fifo_burst_n_17 ;
  wire \bus_equal_gen.fifo_burst_n_18 ;
  wire \bus_equal_gen.fifo_burst_n_19 ;
  wire \bus_equal_gen.fifo_burst_n_2 ;
  wire \bus_equal_gen.fifo_burst_n_20 ;
  wire \bus_equal_gen.fifo_burst_n_21 ;
  wire \bus_equal_gen.fifo_burst_n_22 ;
  wire \bus_equal_gen.fifo_burst_n_23 ;
  wire \bus_equal_gen.fifo_burst_n_24 ;
  wire \bus_equal_gen.fifo_burst_n_25 ;
  wire \bus_equal_gen.fifo_burst_n_26 ;
  wire \bus_equal_gen.fifo_burst_n_27 ;
  wire \bus_equal_gen.fifo_burst_n_28 ;
  wire \bus_equal_gen.fifo_burst_n_29 ;
  wire \bus_equal_gen.fifo_burst_n_30 ;
  wire \bus_equal_gen.fifo_burst_n_31 ;
  wire \bus_equal_gen.fifo_burst_n_32 ;
  wire \bus_equal_gen.fifo_burst_n_33 ;
  wire \bus_equal_gen.fifo_burst_n_34 ;
  wire \bus_equal_gen.fifo_burst_n_35 ;
  wire \bus_equal_gen.fifo_burst_n_36 ;
  wire \bus_equal_gen.fifo_burst_n_37 ;
  wire \bus_equal_gen.fifo_burst_n_38 ;
  wire \bus_equal_gen.fifo_burst_n_39 ;
  wire \bus_equal_gen.fifo_burst_n_40 ;
  wire \bus_equal_gen.fifo_burst_n_41 ;
  wire \bus_equal_gen.fifo_burst_n_42 ;
  wire \bus_equal_gen.fifo_burst_n_43 ;
  wire \bus_equal_gen.fifo_burst_n_44 ;
  wire \bus_equal_gen.fifo_burst_n_45 ;
  wire \bus_equal_gen.fifo_burst_n_46 ;
  wire \bus_equal_gen.fifo_burst_n_47 ;
  wire \bus_equal_gen.fifo_burst_n_48 ;
  wire \bus_equal_gen.fifo_burst_n_49 ;
  wire \bus_equal_gen.fifo_burst_n_5 ;
  wire \bus_equal_gen.fifo_burst_n_50 ;
  wire \bus_equal_gen.fifo_burst_n_51 ;
  wire \bus_equal_gen.fifo_burst_n_52 ;
  wire \bus_equal_gen.fifo_burst_n_53 ;
  wire \bus_equal_gen.fifo_burst_n_54 ;
  wire \bus_equal_gen.fifo_burst_n_55 ;
  wire \bus_equal_gen.fifo_burst_n_56 ;
  wire \bus_equal_gen.fifo_burst_n_57 ;
  wire \bus_equal_gen.fifo_burst_n_6 ;
  wire \bus_equal_gen.fifo_burst_n_62 ;
  wire \bus_equal_gen.fifo_burst_n_63 ;
  wire \bus_equal_gen.fifo_burst_n_64 ;
  wire \bus_equal_gen.fifo_burst_n_65 ;
  wire \bus_equal_gen.fifo_burst_n_66 ;
  wire \bus_equal_gen.fifo_burst_n_67 ;
  wire \bus_equal_gen.fifo_burst_n_68 ;
  wire \bus_equal_gen.fifo_burst_n_69 ;
  wire \bus_equal_gen.fifo_burst_n_7 ;
  wire \bus_equal_gen.fifo_burst_n_8 ;
  wire \bus_equal_gen.fifo_burst_n_9 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_0 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg ;
  wire [0:0]\could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[63]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [61:0]\data_p1_reg[61] ;
  wire [61:0]\data_p2_reg[61] ;
  wire [8:0]\data_p2_reg[64] ;
  wire [0:0]\data_p2_reg[68] ;
  wire data_valid;
  wire empty_n_reg;
  wire [63:2]end_addr;
  wire \end_addr_buf[13]_i_2_n_0 ;
  wire \end_addr_buf[13]_i_3_n_0 ;
  wire \end_addr_buf[13]_i_4_n_0 ;
  wire \end_addr_buf[13]_i_5_n_0 ;
  wire \end_addr_buf[17]_i_2_n_0 ;
  wire \end_addr_buf[17]_i_3_n_0 ;
  wire \end_addr_buf[17]_i_4_n_0 ;
  wire \end_addr_buf[17]_i_5_n_0 ;
  wire \end_addr_buf[21]_i_2_n_0 ;
  wire \end_addr_buf[21]_i_3_n_0 ;
  wire \end_addr_buf[21]_i_4_n_0 ;
  wire \end_addr_buf[21]_i_5_n_0 ;
  wire \end_addr_buf[25]_i_2_n_0 ;
  wire \end_addr_buf[25]_i_3_n_0 ;
  wire \end_addr_buf[25]_i_4_n_0 ;
  wire \end_addr_buf[25]_i_5_n_0 ;
  wire \end_addr_buf[29]_i_2_n_0 ;
  wire \end_addr_buf[29]_i_3_n_0 ;
  wire \end_addr_buf[29]_i_4_n_0 ;
  wire \end_addr_buf[29]_i_5_n_0 ;
  wire \end_addr_buf[33]_i_2_n_0 ;
  wire \end_addr_buf[33]_i_3_n_0 ;
  wire \end_addr_buf[5]_i_2_n_0 ;
  wire \end_addr_buf[5]_i_3_n_0 ;
  wire \end_addr_buf[5]_i_4_n_0 ;
  wire \end_addr_buf[5]_i_5_n_0 ;
  wire \end_addr_buf[9]_i_2_n_0 ;
  wire \end_addr_buf[9]_i_3_n_0 ;
  wire \end_addr_buf[9]_i_4_n_0 ;
  wire \end_addr_buf[9]_i_5_n_0 ;
  wire \end_addr_buf_reg[13]_i_1_n_0 ;
  wire \end_addr_buf_reg[13]_i_1_n_1 ;
  wire \end_addr_buf_reg[13]_i_1_n_2 ;
  wire \end_addr_buf_reg[13]_i_1_n_3 ;
  wire \end_addr_buf_reg[17]_i_1_n_0 ;
  wire \end_addr_buf_reg[17]_i_1_n_1 ;
  wire \end_addr_buf_reg[17]_i_1_n_2 ;
  wire \end_addr_buf_reg[17]_i_1_n_3 ;
  wire \end_addr_buf_reg[21]_i_1_n_0 ;
  wire \end_addr_buf_reg[21]_i_1_n_1 ;
  wire \end_addr_buf_reg[21]_i_1_n_2 ;
  wire \end_addr_buf_reg[21]_i_1_n_3 ;
  wire \end_addr_buf_reg[25]_i_1_n_0 ;
  wire \end_addr_buf_reg[25]_i_1_n_1 ;
  wire \end_addr_buf_reg[25]_i_1_n_2 ;
  wire \end_addr_buf_reg[25]_i_1_n_3 ;
  wire \end_addr_buf_reg[29]_i_1_n_0 ;
  wire \end_addr_buf_reg[29]_i_1_n_1 ;
  wire \end_addr_buf_reg[29]_i_1_n_2 ;
  wire \end_addr_buf_reg[29]_i_1_n_3 ;
  wire \end_addr_buf_reg[33]_i_1_n_0 ;
  wire \end_addr_buf_reg[33]_i_1_n_1 ;
  wire \end_addr_buf_reg[33]_i_1_n_2 ;
  wire \end_addr_buf_reg[33]_i_1_n_3 ;
  wire \end_addr_buf_reg[37]_i_1_n_0 ;
  wire \end_addr_buf_reg[37]_i_1_n_1 ;
  wire \end_addr_buf_reg[37]_i_1_n_2 ;
  wire \end_addr_buf_reg[37]_i_1_n_3 ;
  wire \end_addr_buf_reg[41]_i_1_n_0 ;
  wire \end_addr_buf_reg[41]_i_1_n_1 ;
  wire \end_addr_buf_reg[41]_i_1_n_2 ;
  wire \end_addr_buf_reg[41]_i_1_n_3 ;
  wire \end_addr_buf_reg[45]_i_1_n_0 ;
  wire \end_addr_buf_reg[45]_i_1_n_1 ;
  wire \end_addr_buf_reg[45]_i_1_n_2 ;
  wire \end_addr_buf_reg[45]_i_1_n_3 ;
  wire \end_addr_buf_reg[49]_i_1_n_0 ;
  wire \end_addr_buf_reg[49]_i_1_n_1 ;
  wire \end_addr_buf_reg[49]_i_1_n_2 ;
  wire \end_addr_buf_reg[49]_i_1_n_3 ;
  wire \end_addr_buf_reg[53]_i_1_n_0 ;
  wire \end_addr_buf_reg[53]_i_1_n_1 ;
  wire \end_addr_buf_reg[53]_i_1_n_2 ;
  wire \end_addr_buf_reg[53]_i_1_n_3 ;
  wire \end_addr_buf_reg[57]_i_1_n_0 ;
  wire \end_addr_buf_reg[57]_i_1_n_1 ;
  wire \end_addr_buf_reg[57]_i_1_n_2 ;
  wire \end_addr_buf_reg[57]_i_1_n_3 ;
  wire \end_addr_buf_reg[5]_i_1_n_0 ;
  wire \end_addr_buf_reg[5]_i_1_n_1 ;
  wire \end_addr_buf_reg[5]_i_1_n_2 ;
  wire \end_addr_buf_reg[5]_i_1_n_3 ;
  wire \end_addr_buf_reg[61]_i_1_n_0 ;
  wire \end_addr_buf_reg[61]_i_1_n_1 ;
  wire \end_addr_buf_reg[61]_i_1_n_2 ;
  wire \end_addr_buf_reg[61]_i_1_n_3 ;
  wire \end_addr_buf_reg[63]_i_1_n_3 ;
  wire \end_addr_buf_reg[9]_i_1_n_0 ;
  wire \end_addr_buf_reg[9]_i_1_n_1 ;
  wire \end_addr_buf_reg[9]_i_1_n_2 ;
  wire \end_addr_buf_reg[9]_i_1_n_3 ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire fifo_burst_ready;
  wire fifo_resp_n_1;
  wire fifo_resp_n_2;
  wire fifo_resp_n_7;
  wire fifo_resp_ready;
  wire fifo_resp_to_user_n_2;
  wire [74:64]fifo_wreq_data;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_2;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_i_4_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1_n_0;
  wire first_sect_carry__1_i_2_n_0;
  wire first_sect_carry__1_i_3_n_0;
  wire first_sect_carry__1_i_4_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1_n_0;
  wire first_sect_carry__2_i_2_n_0;
  wire first_sect_carry__2_i_3_n_0;
  wire first_sect_carry__2_i_4_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1_n_0;
  wire first_sect_carry__3_i_2_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_AWVALID;
  wire gmem_WVALID;
  wire grp_fu_204_ce;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_buf;
  wire last_sect_carry__0_i_1_n_0;
  wire last_sect_carry__0_i_2_n_0;
  wire last_sect_carry__0_i_3_n_0;
  wire last_sect_carry__0_i_4_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1_n_0;
  wire last_sect_carry__1_i_2_n_0;
  wire last_sect_carry__1_i_3_n_0;
  wire last_sect_carry__1_i_4_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1_n_0;
  wire last_sect_carry__2_i_2_n_0;
  wire last_sect_carry__2_i_3_n_0;
  wire last_sect_carry__2_i_4_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [61:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire m_axi_gmem_WVALID_0;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_30_in;
  wire pop0;
  wire push;
  wire push_0;
  wire [0:0]\q_tmp_reg[0] ;
  wire rs2f_wreq_ack;
  wire [68:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire \throttl_cnt_reg[8] ;
  wire [0:0]\throttl_cnt_reg[8]_0 ;
  wire [3:0]tmp_strb;
  wire [61:0]trunc_ln_reg_245;
  wire wreq_handling_reg_n_0;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_align_len0_inferred__1/i__carry__1_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_0 ,\align_len0_inferred__1/i__carry_n_1 ,\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[68],1'b0,fifo_wreq_data[64],1'b0}),
        .O({align_len0__0[6:5],align_len0__0[2],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_77,1'b1,fifo_wreq_n_78,1'b1}));
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__0_n_0 ,\align_len0_inferred__1/i__carry__0_n_1 ,\align_len0_inferred__1/i__carry__0_n_2 ,\align_len0_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[72:70],1'b0}),
        .O(align_len0__0[10:7]),
        .S({fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,1'b1}));
  CARRY4 \align_len0_inferred__1/i__carry__1 
       (.CI(\align_len0_inferred__1/i__carry__0_n_0 ),
        .CO({\NLW_align_len0_inferred__1/i__carry__1_CO_UNCONNECTED [3:2],\align_len0_inferred__1/i__carry__1_n_2 ,\align_len0_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data[74:73]}),
        .O({\NLW_align_len0_inferred__1/i__carry__1_O_UNCONNECTED [3],align_len0__0[31],align_len0__0[12:11]}),
        .S({1'b0,1'b1,fifo_wreq_n_72,fifo_wreq_n_73}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(align_len0__0[10]),
        .Q(\align_len_reg_n_0_[10] ),
        .R(fifo_wreq_n_81));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(align_len0__0[11]),
        .Q(\align_len_reg_n_0_[11] ),
        .R(fifo_wreq_n_81));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(align_len0__0[12]),
        .Q(\align_len_reg_n_0_[12] ),
        .R(fifo_wreq_n_81));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(align_len0__0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(fifo_wreq_n_81));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_81));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(align_len0__0[5]),
        .Q(\align_len_reg_n_0_[5] ),
        .R(fifo_wreq_n_81));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(align_len0__0[6]),
        .Q(\align_len_reg_n_0_[6] ),
        .R(fifo_wreq_n_81));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(align_len0__0[7]),
        .Q(\align_len_reg_n_0_[7] ),
        .R(fifo_wreq_n_81));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(align_len0__0[8]),
        .Q(\align_len_reg_n_0_[8] ),
        .R(fifo_wreq_n_81));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(align_len0__0[9]),
        .Q(\align_len_reg_n_0_[9] ),
        .R(fifo_wreq_n_81));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[2] ),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[5] ),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[6] ),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[7] ),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[8] ),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[9] ),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[10] ),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[11] ),
        .Q(beat_len_buf[9]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_buffer buff_wdata
       (.D(D),
        .E(p_30_in),
        .Q({tmp_strb,buff_wdata_n_11,buff_wdata_n_12,buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15,buff_wdata_n_16,buff_wdata_n_17,buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42}),
        .SR(SR),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_4),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (buff_wdata_n_5),
        .\bus_equal_gen.WVALID_Dummy_reg_1 (WVALID_Dummy),
        .\bus_equal_gen.WVALID_Dummy_reg_2 (m_axi_gmem_WVALID_0),
        .data_valid(data_valid),
        .full_n_reg_0(full_n_reg),
        .gmem_WVALID(gmem_WVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .mem_reg_0(\data_p2_reg[64] [2:1]),
        .\q_tmp_reg[0]_0 (\q_tmp_reg[0] ));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_63 ),
        .Q(m_axi_gmem_WLAST),
        .R(SR));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_5),
        .Q(WVALID_Dummy),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_42),
        .Q(m_axi_gmem_WDATA[0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_32),
        .Q(m_axi_gmem_WDATA[10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_31),
        .Q(m_axi_gmem_WDATA[11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_30),
        .Q(m_axi_gmem_WDATA[12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_29),
        .Q(m_axi_gmem_WDATA[13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_28),
        .Q(m_axi_gmem_WDATA[14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_27),
        .Q(m_axi_gmem_WDATA[15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_26),
        .Q(m_axi_gmem_WDATA[16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_25),
        .Q(m_axi_gmem_WDATA[17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_24),
        .Q(m_axi_gmem_WDATA[18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_23),
        .Q(m_axi_gmem_WDATA[19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_41),
        .Q(m_axi_gmem_WDATA[1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_22),
        .Q(m_axi_gmem_WDATA[20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_21),
        .Q(m_axi_gmem_WDATA[21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_20),
        .Q(m_axi_gmem_WDATA[22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_19),
        .Q(m_axi_gmem_WDATA[23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_18),
        .Q(m_axi_gmem_WDATA[24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_17),
        .Q(m_axi_gmem_WDATA[25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_16),
        .Q(m_axi_gmem_WDATA[26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_15),
        .Q(m_axi_gmem_WDATA[27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_14),
        .Q(m_axi_gmem_WDATA[28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_13),
        .Q(m_axi_gmem_WDATA[29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_40),
        .Q(m_axi_gmem_WDATA[2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_12),
        .Q(m_axi_gmem_WDATA[30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_11),
        .Q(m_axi_gmem_WDATA[31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_39),
        .Q(m_axi_gmem_WDATA[3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_38),
        .Q(m_axi_gmem_WDATA[4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_37),
        .Q(m_axi_gmem_WDATA[5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_36),
        .Q(m_axi_gmem_WDATA[6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_35),
        .Q(m_axi_gmem_WDATA[7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_34),
        .Q(m_axi_gmem_WDATA[8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_33),
        .Q(m_axi_gmem_WDATA[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.CO(last_sect),
        .D({\bus_equal_gen.fifo_burst_n_5 ,\bus_equal_gen.fifo_burst_n_6 ,\bus_equal_gen.fifo_burst_n_7 ,\bus_equal_gen.fifo_burst_n_8 ,\bus_equal_gen.fifo_burst_n_9 ,\bus_equal_gen.fifo_burst_n_10 ,\bus_equal_gen.fifo_burst_n_11 ,\bus_equal_gen.fifo_burst_n_12 ,\bus_equal_gen.fifo_burst_n_13 ,\bus_equal_gen.fifo_burst_n_14 ,\bus_equal_gen.fifo_burst_n_15 ,\bus_equal_gen.fifo_burst_n_16 ,\bus_equal_gen.fifo_burst_n_17 ,\bus_equal_gen.fifo_burst_n_18 ,\bus_equal_gen.fifo_burst_n_19 ,\bus_equal_gen.fifo_burst_n_20 ,\bus_equal_gen.fifo_burst_n_21 ,\bus_equal_gen.fifo_burst_n_22 ,\bus_equal_gen.fifo_burst_n_23 ,\bus_equal_gen.fifo_burst_n_24 ,\bus_equal_gen.fifo_burst_n_25 ,\bus_equal_gen.fifo_burst_n_26 ,\bus_equal_gen.fifo_burst_n_27 ,\bus_equal_gen.fifo_burst_n_28 ,\bus_equal_gen.fifo_burst_n_29 ,\bus_equal_gen.fifo_burst_n_30 ,\bus_equal_gen.fifo_burst_n_31 ,\bus_equal_gen.fifo_burst_n_32 ,\bus_equal_gen.fifo_burst_n_33 ,\bus_equal_gen.fifo_burst_n_34 ,\bus_equal_gen.fifo_burst_n_35 ,\bus_equal_gen.fifo_burst_n_36 ,\bus_equal_gen.fifo_burst_n_37 ,\bus_equal_gen.fifo_burst_n_38 ,\bus_equal_gen.fifo_burst_n_39 ,\bus_equal_gen.fifo_burst_n_40 ,\bus_equal_gen.fifo_burst_n_41 ,\bus_equal_gen.fifo_burst_n_42 ,\bus_equal_gen.fifo_burst_n_43 ,\bus_equal_gen.fifo_burst_n_44 ,\bus_equal_gen.fifo_burst_n_45 ,\bus_equal_gen.fifo_burst_n_46 ,\bus_equal_gen.fifo_burst_n_47 ,\bus_equal_gen.fifo_burst_n_48 ,\bus_equal_gen.fifo_burst_n_49 ,\bus_equal_gen.fifo_burst_n_50 ,\bus_equal_gen.fifo_burst_n_51 ,\bus_equal_gen.fifo_burst_n_52 ,\bus_equal_gen.fifo_burst_n_53 ,\bus_equal_gen.fifo_burst_n_54 ,\bus_equal_gen.fifo_burst_n_55 ,\bus_equal_gen.fifo_burst_n_56 }),
        .E(\bus_equal_gen.fifo_burst_n_2 ),
        .Q(\bus_equal_gen.len_cnt_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_equal_gen.fifo_burst_n_65 ),
        .ap_rst_n_1(\bus_equal_gen.fifo_burst_n_66 ),
        .ap_rst_n_2(\bus_equal_gen.fifo_burst_n_69 ),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.fifo_burst_n_63 ),
        .\bus_equal_gen.WLAST_Dummy_reg_0 (buff_wdata_n_4),
        .\could_multi_bursts.awlen_buf[3]_i_2_0 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.awlen_buf[3]_i_2_1 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.last_sect_buf_reg (\bus_equal_gen.fifo_burst_n_64 ),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .data_valid(data_valid),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .in(awlen_tmp),
        .last_sect_buf(last_sect_buf),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .next_wreq(next_wreq),
        .push(push_0),
        .\sect_addr_buf_reg[2] (first_sect),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\sect_cnt_reg[51] ({\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .\sect_len_buf_reg[3] (\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .\sect_len_buf_reg[3]_0 (AWVALID_Dummy),
        .\sect_len_buf_reg[3]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\sect_len_buf_reg[7] (\bus_equal_gen.fifo_burst_n_57 ),
        .wreq_handling_reg(\bus_equal_gen.fifo_burst_n_62 ),
        .wreq_handling_reg_0(\bus_equal_gen.fifo_burst_n_67 ),
        .wreq_handling_reg_1(\bus_equal_gen.fifo_burst_n_68 ),
        .wreq_handling_reg_2(wreq_handling_reg_n_0),
        .wreq_handling_reg_3(fifo_wreq_valid_buf_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [2]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [3]),
        .I1(\bus_equal_gen.len_cnt_reg [0]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [4]),
        .I1(\bus_equal_gen.len_cnt_reg [2]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [0]),
        .I4(\bus_equal_gen.len_cnt_reg [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [1]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [6]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_0 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg [7]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_0 ),
        .I2(\bus_equal_gen.len_cnt_reg [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [1]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_0 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[0]),
        .Q(\bus_equal_gen.len_cnt_reg [0]),
        .R(\bus_equal_gen.fifo_burst_n_65 ));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[1]),
        .Q(\bus_equal_gen.len_cnt_reg [1]),
        .R(\bus_equal_gen.fifo_burst_n_65 ));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[2]),
        .Q(\bus_equal_gen.len_cnt_reg [2]),
        .R(\bus_equal_gen.fifo_burst_n_65 ));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[3]),
        .Q(\bus_equal_gen.len_cnt_reg [3]),
        .R(\bus_equal_gen.fifo_burst_n_65 ));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[4]),
        .Q(\bus_equal_gen.len_cnt_reg [4]),
        .R(\bus_equal_gen.fifo_burst_n_65 ));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[5]),
        .Q(\bus_equal_gen.len_cnt_reg [5]),
        .R(\bus_equal_gen.fifo_burst_n_65 ));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[6]),
        .Q(\bus_equal_gen.len_cnt_reg [6]),
        .R(\bus_equal_gen.fifo_burst_n_65 ));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[7]),
        .Q(\bus_equal_gen.len_cnt_reg [7]),
        .R(\bus_equal_gen.fifo_burst_n_65 ));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[0]),
        .Q(m_axi_gmem_WSTRB[0]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[1]),
        .Q(m_axi_gmem_WSTRB[1]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[2]),
        .Q(m_axi_gmem_WSTRB[2]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[3]),
        .Q(m_axi_gmem_WSTRB[3]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_2),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[32]),
        .O(awaddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[33]),
        .O(awaddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[34]),
        .O(awaddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[35]),
        .O(awaddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[36]),
        .O(awaddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[37]),
        .O(awaddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[38]),
        .O(awaddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[39]),
        .O(awaddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[40]),
        .O(awaddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[41]),
        .O(awaddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[42]),
        .O(awaddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[43]),
        .O(awaddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[44]),
        .O(awaddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[45]),
        .O(awaddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[46]),
        .O(awaddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[47]),
        .O(awaddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[48]),
        .O(awaddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[49]),
        .O(awaddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_gmem_AWADDR[2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_gmem_AWADDR[1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_gmem_AWADDR[0]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[50]),
        .O(awaddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[51]),
        .O(awaddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[52]),
        .O(awaddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[53]),
        .O(awaddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[54]),
        .O(awaddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[55]),
        .O(awaddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[56]),
        .O(awaddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[57]),
        .O(awaddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[58]),
        .O(awaddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[59]),
        .O(awaddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[60]),
        .O(awaddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[61]),
        .O(awaddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[62]),
        .O(awaddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[63]_i_3 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[63]),
        .O(awaddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[63]_i_5 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_gmem_AWADDR[4]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_gmem_AWADDR[3]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem_AWADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem_AWADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem_AWADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem_AWADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem_AWADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem_AWADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[32]),
        .Q(m_axi_gmem_AWADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem_AWADDR[30:27]));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[33]),
        .Q(m_axi_gmem_AWADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[34]),
        .Q(m_axi_gmem_AWADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[35]),
        .Q(m_axi_gmem_AWADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[36]),
        .Q(m_axi_gmem_AWADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem_AWADDR[34:31]));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[37]),
        .Q(m_axi_gmem_AWADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[38]),
        .Q(m_axi_gmem_AWADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[39]),
        .Q(m_axi_gmem_AWADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[40]),
        .Q(m_axi_gmem_AWADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem_AWADDR[38:35]));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[41]),
        .Q(m_axi_gmem_AWADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[42]),
        .Q(m_axi_gmem_AWADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[43]),
        .Q(m_axi_gmem_AWADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[44]),
        .Q(m_axi_gmem_AWADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem_AWADDR[42:39]));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[45]),
        .Q(m_axi_gmem_AWADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[46]),
        .Q(m_axi_gmem_AWADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[47]),
        .Q(m_axi_gmem_AWADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[48]),
        .Q(m_axi_gmem_AWADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem_AWADDR[46:43]));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[49]),
        .Q(m_axi_gmem_AWADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem_AWADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[50]),
        .Q(m_axi_gmem_AWADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[51]),
        .Q(m_axi_gmem_AWADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[52]),
        .Q(m_axi_gmem_AWADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem_AWADDR[50:47]));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[53]),
        .Q(m_axi_gmem_AWADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[54]),
        .Q(m_axi_gmem_AWADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[55]),
        .Q(m_axi_gmem_AWADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[56]),
        .Q(m_axi_gmem_AWADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem_AWADDR[54:51]));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[57]),
        .Q(m_axi_gmem_AWADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[58]),
        .Q(m_axi_gmem_AWADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[59]),
        .Q(m_axi_gmem_AWADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[60]),
        .Q(m_axi_gmem_AWADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem_AWADDR[58:55]));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[61]),
        .Q(m_axi_gmem_AWADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[62]),
        .Q(m_axi_gmem_AWADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[63]),
        .Q(m_axi_gmem_AWADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[63]_i_6 
       (.CI(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_6_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[63]_i_6_n_2 ,\could_multi_bursts.awaddr_buf_reg[63]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_6_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem_AWADDR[61:59]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem_AWADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_64 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_equal_gen.fifo_burst_n_66 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_equal_gen.fifo_burst_n_66 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_equal_gen.fifo_burst_n_66 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_equal_gen.fifo_burst_n_66 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_equal_gen.fifo_burst_n_66 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_equal_gen.fifo_burst_n_66 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_7),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_2 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_3 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[12] ),
        .O(\end_addr_buf[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_4 
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[11] ),
        .O(\end_addr_buf[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_5 
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[10] ),
        .O(\end_addr_buf[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_2 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_3 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_4 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_5 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_2 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_3 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_4 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_5 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_2 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_3 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_4 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_5 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_2 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_3 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_4 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_5 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_2 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_3 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_2 
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[5] ),
        .O(\end_addr_buf[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_3 
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[5] ),
        .O(\end_addr_buf[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_4 
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[5] ),
        .O(\end_addr_buf[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_5 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(\end_addr_buf[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_2 
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[9] ),
        .O(\end_addr_buf[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_3 
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[8] ),
        .O(\end_addr_buf[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_4 
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[7] ),
        .O(\end_addr_buf[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_5 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(\end_addr_buf[9]_i_5_n_0 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[13]_i_1 
       (.CI(\end_addr_buf_reg[9]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[13]_i_1_n_0 ,\end_addr_buf_reg[13]_i_1_n_1 ,\end_addr_buf_reg[13]_i_1_n_2 ,\end_addr_buf_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] }),
        .O(end_addr[13:10]),
        .S({\end_addr_buf[13]_i_2_n_0 ,\end_addr_buf[13]_i_3_n_0 ,\end_addr_buf[13]_i_4_n_0 ,\end_addr_buf[13]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[17]_i_1 
       (.CI(\end_addr_buf_reg[13]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[17]_i_1_n_0 ,\end_addr_buf_reg[17]_i_1_n_1 ,\end_addr_buf_reg[17]_i_1_n_2 ,\end_addr_buf_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] }),
        .O(end_addr[17:14]),
        .S({\end_addr_buf[17]_i_2_n_0 ,\end_addr_buf[17]_i_3_n_0 ,\end_addr_buf[17]_i_4_n_0 ,\end_addr_buf[17]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[21]_i_1 
       (.CI(\end_addr_buf_reg[17]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[21]_i_1_n_0 ,\end_addr_buf_reg[21]_i_1_n_1 ,\end_addr_buf_reg[21]_i_1_n_2 ,\end_addr_buf_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] }),
        .O(end_addr[21:18]),
        .S({\end_addr_buf[21]_i_2_n_0 ,\end_addr_buf[21]_i_3_n_0 ,\end_addr_buf[21]_i_4_n_0 ,\end_addr_buf[21]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[25]_i_1 
       (.CI(\end_addr_buf_reg[21]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[25]_i_1_n_0 ,\end_addr_buf_reg[25]_i_1_n_1 ,\end_addr_buf_reg[25]_i_1_n_2 ,\end_addr_buf_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] }),
        .O(end_addr[25:22]),
        .S({\end_addr_buf[25]_i_2_n_0 ,\end_addr_buf[25]_i_3_n_0 ,\end_addr_buf[25]_i_4_n_0 ,\end_addr_buf[25]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[29]_i_1 
       (.CI(\end_addr_buf_reg[25]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[29]_i_1_n_0 ,\end_addr_buf_reg[29]_i_1_n_1 ,\end_addr_buf_reg[29]_i_1_n_2 ,\end_addr_buf_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] }),
        .O(end_addr[29:26]),
        .S({\end_addr_buf[29]_i_2_n_0 ,\end_addr_buf[29]_i_3_n_0 ,\end_addr_buf[29]_i_4_n_0 ,\end_addr_buf[29]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[33]_i_1 
       (.CI(\end_addr_buf_reg[29]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[33]_i_1_n_0 ,\end_addr_buf_reg[33]_i_1_n_1 ,\end_addr_buf_reg[33]_i_1_n_2 ,\end_addr_buf_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] }),
        .O(end_addr[33:30]),
        .S({\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\end_addr_buf[33]_i_2_n_0 ,\end_addr_buf[33]_i_3_n_0 }));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[37]_i_1 
       (.CI(\end_addr_buf_reg[33]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[37]_i_1_n_0 ,\end_addr_buf_reg[37]_i_1_n_1 ,\end_addr_buf_reg[37]_i_1_n_2 ,\end_addr_buf_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[37:34]),
        .S({\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] }));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[41]_i_1 
       (.CI(\end_addr_buf_reg[37]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[41]_i_1_n_0 ,\end_addr_buf_reg[41]_i_1_n_1 ,\end_addr_buf_reg[41]_i_1_n_2 ,\end_addr_buf_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[41:38]),
        .S({\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] }));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[45]_i_1 
       (.CI(\end_addr_buf_reg[41]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[45]_i_1_n_0 ,\end_addr_buf_reg[45]_i_1_n_1 ,\end_addr_buf_reg[45]_i_1_n_2 ,\end_addr_buf_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[45:42]),
        .S({\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] }));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[49]_i_1 
       (.CI(\end_addr_buf_reg[45]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[49]_i_1_n_0 ,\end_addr_buf_reg[49]_i_1_n_1 ,\end_addr_buf_reg[49]_i_1_n_2 ,\end_addr_buf_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[49:46]),
        .S({\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] }));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[53]_i_1 
       (.CI(\end_addr_buf_reg[49]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[53]_i_1_n_0 ,\end_addr_buf_reg[53]_i_1_n_1 ,\end_addr_buf_reg[53]_i_1_n_2 ,\end_addr_buf_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[53:50]),
        .S({\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] }));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[57]_i_1 
       (.CI(\end_addr_buf_reg[53]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[57]_i_1_n_0 ,\end_addr_buf_reg[57]_i_1_n_1 ,\end_addr_buf_reg[57]_i_1_n_2 ,\end_addr_buf_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[57:54]),
        .S({\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] }));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[5]_i_1_n_0 ,\end_addr_buf_reg[5]_i_1_n_1 ,\end_addr_buf_reg[5]_i_1_n_2 ,\end_addr_buf_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] }),
        .O(end_addr[5:2]),
        .S({\end_addr_buf[5]_i_2_n_0 ,\end_addr_buf[5]_i_3_n_0 ,\end_addr_buf[5]_i_4_n_0 ,\end_addr_buf[5]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[61]_i_1 
       (.CI(\end_addr_buf_reg[57]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[61]_i_1_n_0 ,\end_addr_buf_reg[61]_i_1_n_1 ,\end_addr_buf_reg[61]_i_1_n_2 ,\end_addr_buf_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[61:58]),
        .S({\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] }));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[63]_i_1 
       (.CI(\end_addr_buf_reg[61]_i_1_n_0 ),
        .CO({\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED [3:1],\end_addr_buf_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED [3:2],end_addr[63:62]}),
        .S({1'b0,1'b0,\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[9]_i_1 
       (.CI(\end_addr_buf_reg[5]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[9]_i_1_n_0 ,\end_addr_buf_reg[9]_i_1_n_1 ,\end_addr_buf_reg[9]_i_1_n_2 ,\end_addr_buf_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] }),
        .O(end_addr[9:6]),
        .S({\end_addr_buf[9]_i_2_n_0 ,\end_addr_buf[9]_i_3_n_0 ,\end_addr_buf[9]_i_4_n_0 ,\end_addr_buf[9]_i_5_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_fifo__parameterized1 fifo_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (AWVALID_Dummy),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_7),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.sect_handling_reg_1 (\bus_equal_gen.fifo_burst_n_57 ),
        .\could_multi_bursts.sect_handling_reg_2 (wreq_handling_reg_n_0),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(fifo_resp_n_1),
        .full_n_reg_1(fifo_resp_to_user_n_2),
        .in(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_resp_n_2),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg_0),
        .push(push_0),
        .push_0(push),
        .\q_reg[1]_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.Q(Q),
        .SR(SR),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .data_vld_reg_0(fifo_resp_to_user_n_2),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(\ap_CS_fsm_reg[10] ),
        .empty_n_reg_2(\data_p2_reg[64] [6:3]),
        .full_n_reg_0(full_n_reg_0),
        .full_n_reg_1(fifo_resp_n_1),
        .grp_fu_204_ce(grp_fu_204_ce),
        .pop0(pop0),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .E(\bus_equal_gen.fifo_burst_n_68 ),
        .Q(rs2f_wreq_valid),
        .S({fifo_wreq_n_72,fifo_wreq_n_73}),
        .SR(SR),
        .\align_len_reg[31] (wreq_handling_reg_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\end_addr_buf_reg[63] ({fifo_wreq_n_79,fifo_wreq_n_80}),
        .fifo_wreq_valid(fifo_wreq_valid),
        .last_sect_buf(last_sect_buf),
        .last_sect_carry__3(p_0_in0_in[51:48]),
        .last_sect_carry__3_0({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] }),
        .\q_reg[68]_0 ({fifo_wreq_n_77,fifo_wreq_n_78}),
        .\q_reg[72]_0 ({fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76}),
        .\q_reg[74]_0 (fifo_wreq_n_2),
        .\q_reg[74]_1 ({fifo_wreq_data[74:70],fifo_wreq_data[68],fifo_wreq_data[64],fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71}),
        .\q_reg[74]_2 ({rs2f_wreq_data[68],rs2f_wreq_data[64],rs2f_wreq_data[61:0]}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .wreq_handling_reg(fifo_wreq_n_81));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(SR));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0,first_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(p_0_in_0[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .I3(p_0_in_0[22]),
        .I4(\sect_cnt_reg_n_0_[21] ),
        .I5(p_0_in_0[21]),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(p_0_in_0[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in_0[18]),
        .I4(\sect_cnt_reg_n_0_[19] ),
        .I5(p_0_in_0[19]),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(p_0_in_0[17]),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in_0[15]),
        .I4(\sect_cnt_reg_n_0_[16] ),
        .I5(p_0_in_0[16]),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(p_0_in_0[14]),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .I3(p_0_in_0[13]),
        .I4(\sect_cnt_reg_n_0_[12] ),
        .I5(p_0_in_0[12]),
        .O(first_sect_carry__0_i_4_n_0));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_0,first_sect_carry__1_i_2_n_0,first_sect_carry__1_i_3_n_0,first_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_0_[35] ),
        .I1(p_0_in_0[35]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in_0[33]),
        .I4(p_0_in_0[34]),
        .I5(\sect_cnt_reg_n_0_[34] ),
        .O(first_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(p_0_in_0[32]),
        .I1(\sect_cnt_reg_n_0_[32] ),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in_0[30]),
        .I4(\sect_cnt_reg_n_0_[31] ),
        .I5(p_0_in_0[31]),
        .O(first_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(p_0_in_0[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in_0[27]),
        .I4(\sect_cnt_reg_n_0_[28] ),
        .I5(p_0_in_0[28]),
        .O(first_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(p_0_in_0[26]),
        .I1(\sect_cnt_reg_n_0_[26] ),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .I3(p_0_in_0[25]),
        .I4(\sect_cnt_reg_n_0_[24] ),
        .I5(p_0_in_0[24]),
        .O(first_sect_carry__1_i_4_n_0));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_0,first_sect_carry__2_i_2_n_0,first_sect_carry__2_i_3_n_0,first_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(p_0_in_0[47]),
        .I1(\sect_cnt_reg_n_0_[47] ),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .I3(p_0_in_0[46]),
        .I4(\sect_cnt_reg_n_0_[45] ),
        .I5(p_0_in_0[45]),
        .O(first_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_0_[44] ),
        .I1(p_0_in_0[44]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in_0[42]),
        .I4(p_0_in_0[43]),
        .I5(\sect_cnt_reg_n_0_[43] ),
        .O(first_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_0_[41] ),
        .I1(p_0_in_0[41]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in_0[39]),
        .I4(p_0_in_0[40]),
        .I5(\sect_cnt_reg_n_0_[40] ),
        .O(first_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[38] ),
        .I1(p_0_in_0[38]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in_0[36]),
        .I4(p_0_in_0[37]),
        .I5(\sect_cnt_reg_n_0_[37] ),
        .O(first_sect_carry__2_i_4_n_0));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_0,first_sect_carry__3_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(p_0_in_0[50]),
        .I1(\sect_cnt_reg_n_0_[50] ),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in_0[48]),
        .I4(\sect_cnt_reg_n_0_[49] ),
        .I5(p_0_in_0[49]),
        .O(first_sect_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(p_0_in_0[11]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in_0[9]),
        .I4(p_0_in_0[10]),
        .I5(\sect_cnt_reg_n_0_[10] ),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(p_0_in_0[7]),
        .I1(\sect_cnt_reg_n_0_[7] ),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .I3(p_0_in_0[8]),
        .I4(\sect_cnt_reg_n_0_[6] ),
        .I5(p_0_in_0[6]),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[5] ),
        .I1(p_0_in_0[5]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in_0[3]),
        .I4(p_0_in_0[4]),
        .I5(\sect_cnt_reg_n_0_[4] ),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[2] ),
        .I1(p_0_in_0[2]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[1]),
        .I5(\sect_cnt_reg_n_0_[1] ),
        .O(first_sect_carry_i_4_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_2),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_0,last_sect_carry__0_i_2_n_0,last_sect_carry__0_i_3_n_0,last_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(p_0_in0_in[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .I3(p_0_in0_in[22]),
        .I4(\sect_cnt_reg_n_0_[21] ),
        .I5(p_0_in0_in[21]),
        .O(last_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(p_0_in0_in[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_0_[19] ),
        .I5(p_0_in0_in[19]),
        .O(last_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(p_0_in0_in[17]),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .I3(p_0_in0_in[16]),
        .I4(\sect_cnt_reg_n_0_[15] ),
        .I5(p_0_in0_in[15]),
        .O(last_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(p_0_in0_in[14]),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_0_[13] ),
        .I5(p_0_in0_in[13]),
        .O(last_sect_carry__0_i_4_n_0));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_0,last_sect_carry__1_i_2_n_0,last_sect_carry__1_i_3_n_0,last_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_0_[33] ),
        .I1(p_0_in0_in[33]),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .I3(p_0_in0_in[34]),
        .I4(p_0_in0_in[35]),
        .I5(\sect_cnt_reg_n_0_[35] ),
        .O(last_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(p_0_in0_in[32]),
        .I1(\sect_cnt_reg_n_0_[32] ),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_0_[31] ),
        .I5(p_0_in0_in[31]),
        .O(last_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(p_0_in0_in[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_0_[28] ),
        .I5(p_0_in0_in[28]),
        .O(last_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(p_0_in0_in[26]),
        .I1(\sect_cnt_reg_n_0_[26] ),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .I3(p_0_in0_in[25]),
        .I4(\sect_cnt_reg_n_0_[24] ),
        .I5(p_0_in0_in[24]),
        .O(last_sect_carry__1_i_4_n_0));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_0,last_sect_carry__2_i_2_n_0,last_sect_carry__2_i_3_n_0,last_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(p_0_in0_in[47]),
        .I1(\sect_cnt_reg_n_0_[47] ),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_0_[46] ),
        .I5(p_0_in0_in[46]),
        .O(last_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_0_[42] ),
        .I1(p_0_in0_in[42]),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .I3(p_0_in0_in[43]),
        .I4(p_0_in0_in[44]),
        .I5(\sect_cnt_reg_n_0_[44] ),
        .O(last_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(p_0_in0_in[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(last_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[36] ),
        .I1(p_0_in0_in[36]),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .I3(p_0_in0_in[37]),
        .I4(p_0_in0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(last_sect_carry__2_i_4_n_0));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,fifo_wreq_n_79,fifo_wreq_n_80}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(p_0_in0_in[9]),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .I3(p_0_in0_in[10]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(p_0_in0_in[7]),
        .I1(\sect_cnt_reg_n_0_[7] ),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .I3(p_0_in0_in[8]),
        .I4(\sect_cnt_reg_n_0_[6] ),
        .I5(p_0_in0_in[6]),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[3] ),
        .I1(p_0_in0_in[3]),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .I3(p_0_in0_in[4]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[0] ),
        .I1(p_0_in0_in[0]),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .I3(p_0_in0_in[1]),
        .I4(p_0_in0_in[2]),
        .I5(\sect_cnt_reg_n_0_[2] ),
        .O(last_sect_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h22020202)) 
    m_axi_gmem_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(\throttl_cnt_reg[8] ),
        .I2(\throttl_cnt_reg[8]_0 ),
        .I3(m_axi_gmem_WREADY),
        .I4(WVALID_Dummy),
        .O(m_axi_gmem_AWVALID));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(WVALID_Dummy),
        .I1(m_axi_gmem_WVALID_0),
        .O(m_axi_gmem_WVALID));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_gmem_m_axi_reg_slice rs_wreq
       (.D({\data_p2_reg[64] [0],\data_p2_reg[61] }),
        .E(E),
        .Q(rs2f_wreq_valid),
        .SR(SR),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .ap_clk(ap_clk),
        .\data_p1_reg[61]_0 (\data_p1_reg[61] ),
        .\data_p1_reg[68]_0 ({rs2f_wreq_data[68],rs2f_wreq_data[64],rs2f_wreq_data[61:0]}),
        .\data_p2_reg[64]_0 ({\data_p2_reg[64] [8:7],\data_p2_reg[64] [5:4],\data_p2_reg[64] [2:1]}),
        .\data_p2_reg[68]_0 (\data_p2_reg[68] ),
        .gmem_AWVALID(gmem_AWVALID),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .trunc_ln_reg_245(trunc_ln_reg_245));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(\bus_equal_gen.fifo_burst_n_69 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(\bus_equal_gen.fifo_burst_n_69 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(\bus_equal_gen.fifo_burst_n_69 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(\bus_equal_gen.fifo_burst_n_69 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(\bus_equal_gen.fifo_burst_n_69 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(\bus_equal_gen.fifo_burst_n_69 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(\bus_equal_gen.fifo_burst_n_69 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(\bus_equal_gen.fifo_burst_n_69 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(\bus_equal_gen.fifo_burst_n_69 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(\bus_equal_gen.fifo_burst_n_69 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_56 ),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_46 ),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_45 ),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_44 ),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_43 ),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_42 ),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_41 ),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_40 ),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_39 ),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_38 ),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_37 ),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_55 ),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_36 ),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_35 ),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_34 ),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_33 ),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_32 ),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_31 ),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_30 ),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_29 ),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_28 ),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_27 ),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_54 ),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_26 ),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_25 ),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_24 ),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_23 ),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_22 ),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_21 ),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_20 ),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_19 ),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_18 ),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_17 ),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_53 ),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_16 ),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_15 ),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_14 ),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_13 ),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_12 ),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_11 ),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_10 ),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_9 ),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_8 ),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_7 ),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_52 ),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_6 ),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_5 ),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_51 ),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_50 ),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_49 ),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_48 ),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_2 ),
        .D(\bus_equal_gen.fifo_burst_n_47 ),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[0]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[2] ),
        .I1(beat_len_buf[0]),
        .I2(\start_addr_buf_reg_n_0_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF033AAFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[3] ),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[4] ),
        .I1(\end_addr_buf_reg_n_0_[4] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF033AAFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[5] ),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[6] ),
        .I1(\end_addr_buf_reg_n_0_[6] ),
        .I2(beat_len_buf[4]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF033AAFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[7] ),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .I2(beat_len_buf[5]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[8] ),
        .I1(beat_len_buf[6]),
        .I2(\start_addr_buf_reg_n_0_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[9] ),
        .I1(\end_addr_buf_reg_n_0_[9] ),
        .I2(beat_len_buf[7]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[10] ),
        .I1(\end_addr_buf_reg_n_0_[10] ),
        .I2(beat_len_buf[8]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(\start_addr_buf_reg_n_0_[11] ),
        .I1(\end_addr_buf_reg_n_0_[11] ),
        .I2(beat_len_buf[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[32] ),
        .Q(p_0_in_0[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[33] ),
        .Q(p_0_in_0[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[34] ),
        .Q(p_0_in_0[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[35] ),
        .Q(p_0_in_0[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[36] ),
        .Q(p_0_in_0[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[37] ),
        .Q(p_0_in_0[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[38] ),
        .Q(p_0_in_0[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[39] ),
        .Q(p_0_in_0[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[40] ),
        .Q(p_0_in_0[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[41] ),
        .Q(p_0_in_0[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[42] ),
        .Q(p_0_in_0[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[43] ),
        .Q(p_0_in_0[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[44] ),
        .Q(p_0_in_0[32]),
        .R(SR));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[45] ),
        .Q(p_0_in_0[33]),
        .R(SR));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[46] ),
        .Q(p_0_in_0[34]),
        .R(SR));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[47] ),
        .Q(p_0_in_0[35]),
        .R(SR));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[48] ),
        .Q(p_0_in_0[36]),
        .R(SR));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[49] ),
        .Q(p_0_in_0[37]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[50] ),
        .Q(p_0_in_0[38]),
        .R(SR));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[51] ),
        .Q(p_0_in_0[39]),
        .R(SR));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[52] ),
        .Q(p_0_in_0[40]),
        .R(SR));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[53] ),
        .Q(p_0_in_0[41]),
        .R(SR));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[54] ),
        .Q(p_0_in_0[42]),
        .R(SR));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[55] ),
        .Q(p_0_in_0[43]),
        .R(SR));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[56] ),
        .Q(p_0_in_0[44]),
        .R(SR));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[57] ),
        .Q(p_0_in_0[45]),
        .R(SR));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[58] ),
        .Q(p_0_in_0[46]),
        .R(SR));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[59] ),
        .Q(p_0_in_0[47]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[60] ),
        .Q(p_0_in_0[48]),
        .R(SR));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[61] ),
        .Q(p_0_in_0[49]),
        .R(SR));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[62] ),
        .Q(p_0_in_0[50]),
        .R(SR));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[63] ),
        .Q(p_0_in_0[51]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_63),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_62),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_61),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_60),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_59),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_58),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_57),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_56),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_55),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_54),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_53),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_52),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_51),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_50),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_49),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_48),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_47),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_46),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_45),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_44),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_71),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_43),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_42),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_41),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_40),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_39),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_38),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_37),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_36),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_35),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_34),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_70),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_33),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_32),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_31),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_30),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_29),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_28),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_27),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_26),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_25),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_24),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_69),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_23),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_22),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_21),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_20),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_19),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_18),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_17),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_16),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_15),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_14),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_68),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_13),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_12),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_11),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_10),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_67),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_66),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_65),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(fifo_wreq_n_64),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFF8000800080008)) 
    \throttl_cnt[8]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(m_axi_gmem_AWREADY),
        .I2(\throttl_cnt_reg[8] ),
        .I3(\throttl_cnt_reg[8]_0 ),
        .I4(m_axi_gmem_WREADY),
        .I5(WVALID_Dummy),
        .O(\could_multi_bursts.AWVALID_Dummy_reg_0 ));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_62 ),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_7ns_8s_7ns_15_4_1
   (p_reg_reg,
    A,
    D,
    ce35_out,
    ce3,
    \i_fu_128_reg[4] ,
    \i_fu_128_reg[2] ,
    S,
    Q,
    ap_clk,
    p_reg_reg_0,
    p_reg_reg_1,
    gmem_ARREADY,
    grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    lhs_reg_999_reg,
    gmem_AWREADY,
    gmem_WREADY,
    p_reg_reg_2,
    select_ln1072_7_reg_1068,
    icmp_ln1072_3_reg_1014,
    CO,
    p_reg_reg_3,
    trunc_ln_reg_245);
  output [13:0]p_reg_reg;
  output [6:0]A;
  output [2:0]D;
  output ce35_out;
  output ce3;
  output [0:0]\i_fu_128_reg[4] ;
  output \i_fu_128_reg[2] ;
  output [0:0]S;
  input [4:0]Q;
  input ap_clk;
  input [7:0]p_reg_reg_0;
  input p_reg_reg_1;
  input gmem_ARREADY;
  input grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input lhs_reg_999_reg;
  input gmem_AWREADY;
  input gmem_WREADY;
  input [6:0]p_reg_reg_2;
  input select_ln1072_7_reg_1068;
  input icmp_ln1072_3_reg_1014;
  input [0:0]CO;
  input [6:0]p_reg_reg_3;
  input [0:0]trunc_ln_reg_245;

  wire [6:0]A;
  wire [0:0]CO;
  wire [2:0]D;
  wire [4:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ce3;
  wire ce35_out;
  wire gmem_ARREADY;
  wire gmem_AWREADY;
  wire gmem_WREADY;
  wire grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg;
  wire \i_fu_128_reg[2] ;
  wire [0:0]\i_fu_128_reg[4] ;
  wire icmp_ln1072_3_reg_1014;
  wire lhs_reg_999_reg;
  wire [13:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire [6:0]p_reg_reg_2;
  wire [6:0]p_reg_reg_3;
  wire select_ln1072_7_reg_1068;
  wire [0:0]trunc_ln_reg_245;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_7ns_8s_7ns_15_4_1_DSP48_0 matmul_mac_muladd_7ns_8s_7ns_15_4_1_DSP48_0_U
       (.A(A),
        .CO(CO),
        .D(D),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ce3(ce3),
        .ce35_out(ce35_out),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_WREADY(gmem_WREADY),
        .grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .\i_fu_128_reg[2] (\i_fu_128_reg[2] ),
        .\i_fu_128_reg[4] (\i_fu_128_reg[4] ),
        .icmp_ln1072_3_reg_1014(icmp_ln1072_3_reg_1014),
        .lhs_reg_999_reg(lhs_reg_999_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .select_ln1072_7_reg_1068(select_ln1072_7_reg_1068),
        .trunc_ln_reg_245(trunc_ln_reg_245));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_7ns_8s_7ns_15_4_1_DSP48_0
   (p_reg_reg_0,
    A,
    D,
    ce35_out,
    ce3,
    \i_fu_128_reg[4] ,
    \i_fu_128_reg[2] ,
    S,
    Q,
    ap_clk,
    p_reg_reg_1,
    p_reg_reg_2,
    gmem_ARREADY,
    grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    lhs_reg_999_reg,
    gmem_AWREADY,
    gmem_WREADY,
    p_reg_reg_3,
    select_ln1072_7_reg_1068,
    icmp_ln1072_3_reg_1014,
    CO,
    p_reg_reg_4,
    trunc_ln_reg_245);
  output [13:0]p_reg_reg_0;
  output [6:0]A;
  output [2:0]D;
  output ce35_out;
  output ce3;
  output [0:0]\i_fu_128_reg[4] ;
  output \i_fu_128_reg[2] ;
  output [0:0]S;
  input [4:0]Q;
  input ap_clk;
  input [7:0]p_reg_reg_1;
  input p_reg_reg_2;
  input gmem_ARREADY;
  input grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input lhs_reg_999_reg;
  input gmem_AWREADY;
  input gmem_WREADY;
  input [6:0]p_reg_reg_3;
  input select_ln1072_7_reg_1068;
  input icmp_ln1072_3_reg_1014;
  input [0:0]CO;
  input [6:0]p_reg_reg_4;
  input [0:0]trunc_ln_reg_245;

  wire [6:0]A;
  wire [0:0]CO;
  wire [2:0]D;
  wire [4:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ce3;
  wire ce35_out;
  wire gmem_ARREADY;
  wire gmem_AWREADY;
  wire gmem_WREADY;
  wire grp_fu_880_ce;
  wire grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg;
  wire \i_fu_128_reg[2] ;
  wire [0:0]\i_fu_128_reg[4] ;
  wire icmp_ln1072_3_reg_1014;
  wire lhs_reg_999_reg;
  wire [13:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire [6:0]p_reg_reg_3;
  wire [6:0]p_reg_reg_4;
  wire p_reg_reg_i_16_n_0;
  wire select_ln1072_7_reg_1068;
  wire [6:1]select_ln1072_8_fu_580_p3;
  wire [16:16]sext_ln885_2_fu_686_p1;
  wire [0:0]trunc_ln_reg_245;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hD0)) 
    empty_27_reg_1091_reg_i_1
       (.I0(lhs_reg_999_reg),
        .I1(gmem_WREADY),
        .I2(Q[2]),
        .O(ce35_out));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1134[14]_i_3 
       (.I0(trunc_ln_reg_245),
        .I1(sext_ln885_2_fu_686_p1),
        .O(S));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1[7],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1072_8_fu_580_p3[6],D[2],select_ln1072_8_fu_580_p3[4],D[1],select_ln1072_8_fu_580_p3[2:1],D[0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_880_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(grp_fu_880_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_880_ce),
        .CEP(grp_fu_880_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:15],sext_ln885_2_fu_686_p1,p_reg_reg_0}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h20)) 
    p_reg_reg_i_10
       (.I0(p_reg_reg_3[5]),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(select_ln1072_7_reg_1068),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h08)) 
    p_reg_reg_i_11
       (.I0(p_reg_reg_3[4]),
        .I1(select_ln1072_7_reg_1068),
        .I2(icmp_ln1072_3_reg_1014),
        .O(select_ln1072_8_fu_580_p3[4]));
  LUT3 #(
    .INIT(8'h20)) 
    p_reg_reg_i_12
       (.I0(p_reg_reg_3[3]),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(select_ln1072_7_reg_1068),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h08)) 
    p_reg_reg_i_13
       (.I0(p_reg_reg_3[2]),
        .I1(select_ln1072_7_reg_1068),
        .I2(icmp_ln1072_3_reg_1014),
        .O(select_ln1072_8_fu_580_p3[2]));
  LUT3 #(
    .INIT(8'h08)) 
    p_reg_reg_i_14
       (.I0(p_reg_reg_3[1]),
        .I1(select_ln1072_7_reg_1068),
        .I2(icmp_ln1072_3_reg_1014),
        .O(select_ln1072_8_fu_580_p3[1]));
  LUT3 #(
    .INIT(8'h20)) 
    p_reg_reg_i_15
       (.I0(p_reg_reg_3[0]),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(select_ln1072_7_reg_1068),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBABF)) 
    p_reg_reg_i_16
       (.I0(gmem_ARREADY),
        .I1(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .O(p_reg_reg_i_16_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_17
       (.I0(p_reg_reg_4[2]),
        .I1(p_reg_reg_4[0]),
        .I2(p_reg_reg_4[1]),
        .O(\i_fu_128_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFEFCFEFC)) 
    p_reg_reg_i_1__0
       (.I0(Q[3]),
        .I1(ce35_out),
        .I2(ce3),
        .I3(p_reg_reg_i_16_n_0),
        .I4(p_reg_reg_2),
        .I5(Q[4]),
        .O(grp_fu_880_ce));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    p_reg_reg_i_2__0
       (.I0(p_reg_reg_4[5]),
        .I1(\i_fu_128_reg[2] ),
        .I2(p_reg_reg_4[3]),
        .I3(p_reg_reg_4[4]),
        .I4(CO),
        .I5(p_reg_reg_4[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3
       (.I0(\i_fu_128_reg[4] ),
        .I1(CO),
        .I2(p_reg_reg_4[5]),
        .O(A[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    p_reg_reg_i_4
       (.I0(p_reg_reg_4[3]),
        .I1(p_reg_reg_4[1]),
        .I2(p_reg_reg_4[0]),
        .I3(p_reg_reg_4[2]),
        .I4(CO),
        .I5(p_reg_reg_4[4]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    p_reg_reg_i_5
       (.I0(CO),
        .I1(p_reg_reg_4[2]),
        .I2(p_reg_reg_4[0]),
        .I3(p_reg_reg_4[1]),
        .I4(p_reg_reg_4[3]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    p_reg_reg_i_6
       (.I0(p_reg_reg_4[1]),
        .I1(p_reg_reg_4[0]),
        .I2(CO),
        .I3(p_reg_reg_4[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'h78)) 
    p_reg_reg_i_7
       (.I0(CO),
        .I1(p_reg_reg_4[0]),
        .I2(p_reg_reg_4[1]),
        .O(A[1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_8
       (.I0(p_reg_reg_4[0]),
        .I1(CO),
        .O(A[0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_reg_reg_i_9
       (.I0(p_reg_reg_3[6]),
        .I1(select_ln1072_7_reg_1068),
        .I2(icmp_ln1072_3_reg_1014),
        .O(select_ln1072_8_fu_580_p3[6]));
  LUT3 #(
    .INIT(8'hD0)) 
    tmp_fu_406_p2_i_1
       (.I0(lhs_reg_999_reg),
        .I1(gmem_AWREADY),
        .I2(Q[1]),
        .O(ce3));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    tmp_mid1_fu_486_p2_i_3
       (.I0(p_reg_reg_4[4]),
        .I1(p_reg_reg_4[3]),
        .I2(p_reg_reg_4[1]),
        .I3(p_reg_reg_4[0]),
        .I4(p_reg_reg_4[2]),
        .I5(p_reg_reg_4[5]),
        .O(\i_fu_128_reg[4] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_8s_8s_18s_18_4_1
   (D,
    E,
    ap_enable_reg_pp0_iter10,
    ap_clk,
    A,
    p_reg_reg,
    Q,
    p_reg_reg_0,
    grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_1,
    p_reg_reg_2,
    gmem_AWREADY,
    p_reg_reg_3,
    select_ln1072_7_reg_1068,
    p_reg_reg_4,
    p_reg_reg_5);
  output [17:0]D;
  output [0:0]E;
  output ap_enable_reg_pp0_iter10;
  input ap_clk;
  input [7:0]A;
  input [17:0]p_reg_reg;
  input [4:0]Q;
  input [0:0]p_reg_reg_0;
  input grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input gmem_AWREADY;
  input [1:0]p_reg_reg_3;
  input select_ln1072_7_reg_1068;
  input [31:0]p_reg_reg_4;
  input [7:0]p_reg_reg_5;

  wire [7:0]A;
  wire [17:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter10;
  wire gmem_AWREADY;
  wire grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg;
  wire [17:0]p_reg_reg;
  wire [0:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [1:0]p_reg_reg_3;
  wire [31:0]p_reg_reg_4;
  wire [7:0]p_reg_reg_5;
  wire select_ln1072_7_reg_1068;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_8s_8s_18s_18_4_1_DSP48_1 matmul_mac_muladd_8s_8s_18s_18_4_1_DSP48_1_U
       (.A(A),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .gmem_AWREADY(gmem_AWREADY),
        .grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .select_ln1072_7_reg_1068(select_ln1072_7_reg_1068));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_8s_8s_18s_18_4_1_DSP48_1
   (D,
    E,
    ap_enable_reg_pp0_iter10,
    ap_clk,
    A,
    p_reg_reg_0,
    Q,
    p_reg_reg_1,
    grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    p_reg_reg_2,
    p_reg_reg_3,
    gmem_AWREADY,
    p_reg_reg_4,
    select_ln1072_7_reg_1068,
    p_reg_reg_5,
    p_reg_reg_6);
  output [17:0]D;
  output [0:0]E;
  output ap_enable_reg_pp0_iter10;
  input ap_clk;
  input [7:0]A;
  input [17:0]p_reg_reg_0;
  input [4:0]Q;
  input [0:0]p_reg_reg_1;
  input grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input gmem_AWREADY;
  input [1:0]p_reg_reg_4;
  input select_ln1072_7_reg_1068;
  input [31:0]p_reg_reg_5;
  input [7:0]p_reg_reg_6;

  wire [7:0]A;
  wire [17:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter10;
  wire gmem_AWREADY;
  wire grp_fu_888_ce;
  wire grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg;
  wire [17:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire [1:0]p_reg_reg_4;
  wire [31:0]p_reg_reg_5;
  wire [7:0]p_reg_reg_6;
  wire p_reg_reg_i_19_n_0;
  wire p_reg_reg_i_20_n_0;
  wire p_reg_reg_i_21_n_0;
  wire p_reg_reg_i_22_n_0;
  wire p_reg_reg_i_23_n_0;
  wire p_reg_reg_i_24_n_0;
  wire p_reg_reg_i_25_n_0;
  wire p_reg_reg_i_26_n_0;
  wire [7:0]select_ln1072_10_fu_839_p3;
  wire select_ln1072_7_reg_1068;
  wire trunc_ln885_reg_11920;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAAAAA8A888AAA)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(Q[4]),
        .I1(p_reg_reg_1),
        .I2(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(p_reg_reg_2),
        .O(ap_enable_reg_pp0_iter10));
  LUT6 #(
    .INIT(64'h000000008A888AAA)) 
    \gmem_addr_2_read_reg_1177[31]_i_1 
       (.I0(Q[2]),
        .I1(p_reg_reg_1),
        .I2(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(p_reg_reg_2),
        .O(E));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({select_ln1072_10_fu_839_p3[7],select_ln1072_10_fu_839_p3[7],select_ln1072_10_fu_839_p3[7],select_ln1072_10_fu_839_p3[7],select_ln1072_10_fu_839_p3[7],select_ln1072_10_fu_839_p3[7],select_ln1072_10_fu_839_p3[7],select_ln1072_10_fu_839_p3[7],select_ln1072_10_fu_839_p3[7],select_ln1072_10_fu_839_p3[7],select_ln1072_10_fu_839_p3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0[17],p_reg_reg_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_888_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_888_ce),
        .CEC(trunc_ln885_reg_11920),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_888_ce),
        .CEP(grp_fu_888_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    p_reg_reg_i_1
       (.I0(p_reg_reg_3),
        .I1(gmem_AWREADY),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(ap_enable_reg_pp0_iter10),
        .O(grp_fu_888_ce));
  LUT6 #(
    .INIT(64'hAAEEAAEAAAAEAAAA)) 
    p_reg_reg_i_10__0
       (.I0(p_reg_reg_i_26_n_0),
        .I1(p_reg_reg_4[1]),
        .I2(p_reg_reg_4[0]),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_reg_reg_5[16]),
        .I5(p_reg_reg_5[24]),
        .O(select_ln1072_10_fu_839_p3[0]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    p_reg_reg_i_19
       (.I0(p_reg_reg_4[1]),
        .I1(p_reg_reg_4[0]),
        .I2(p_reg_reg_5[7]),
        .I3(p_reg_reg_5[15]),
        .I4(select_ln1072_7_reg_1068),
        .I5(p_reg_reg_6[7]),
        .O(p_reg_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'h00000000FF1D0000)) 
    p_reg_reg_i_2
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I3(p_reg_reg_1),
        .I4(Q[4]),
        .I5(p_reg_reg_2),
        .O(trunc_ln885_reg_11920));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    p_reg_reg_i_20
       (.I0(p_reg_reg_4[1]),
        .I1(p_reg_reg_4[0]),
        .I2(p_reg_reg_5[6]),
        .I3(p_reg_reg_5[14]),
        .I4(select_ln1072_7_reg_1068),
        .I5(p_reg_reg_6[6]),
        .O(p_reg_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    p_reg_reg_i_21
       (.I0(p_reg_reg_4[1]),
        .I1(p_reg_reg_4[0]),
        .I2(p_reg_reg_5[5]),
        .I3(p_reg_reg_5[13]),
        .I4(select_ln1072_7_reg_1068),
        .I5(p_reg_reg_6[5]),
        .O(p_reg_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    p_reg_reg_i_22
       (.I0(p_reg_reg_4[1]),
        .I1(p_reg_reg_4[0]),
        .I2(p_reg_reg_5[4]),
        .I3(p_reg_reg_5[12]),
        .I4(select_ln1072_7_reg_1068),
        .I5(p_reg_reg_6[4]),
        .O(p_reg_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    p_reg_reg_i_23
       (.I0(p_reg_reg_4[1]),
        .I1(p_reg_reg_4[0]),
        .I2(p_reg_reg_5[3]),
        .I3(p_reg_reg_5[11]),
        .I4(select_ln1072_7_reg_1068),
        .I5(p_reg_reg_6[3]),
        .O(p_reg_reg_i_23_n_0));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    p_reg_reg_i_24
       (.I0(p_reg_reg_4[1]),
        .I1(p_reg_reg_4[0]),
        .I2(p_reg_reg_5[2]),
        .I3(p_reg_reg_5[10]),
        .I4(select_ln1072_7_reg_1068),
        .I5(p_reg_reg_6[2]),
        .O(p_reg_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    p_reg_reg_i_25
       (.I0(p_reg_reg_4[1]),
        .I1(p_reg_reg_4[0]),
        .I2(p_reg_reg_5[1]),
        .I3(p_reg_reg_5[9]),
        .I4(select_ln1072_7_reg_1068),
        .I5(p_reg_reg_6[1]),
        .O(p_reg_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    p_reg_reg_i_26
       (.I0(p_reg_reg_4[1]),
        .I1(p_reg_reg_4[0]),
        .I2(p_reg_reg_5[0]),
        .I3(p_reg_reg_5[8]),
        .I4(select_ln1072_7_reg_1068),
        .I5(p_reg_reg_6[0]),
        .O(p_reg_reg_i_26_n_0));
  LUT6 #(
    .INIT(64'hAAEEAAEAAAAEAAAA)) 
    p_reg_reg_i_3__0
       (.I0(p_reg_reg_i_19_n_0),
        .I1(p_reg_reg_4[1]),
        .I2(p_reg_reg_4[0]),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_reg_reg_5[23]),
        .I5(p_reg_reg_5[31]),
        .O(select_ln1072_10_fu_839_p3[7]));
  LUT6 #(
    .INIT(64'hAAEEAAEAAAAEAAAA)) 
    p_reg_reg_i_4__0
       (.I0(p_reg_reg_i_20_n_0),
        .I1(p_reg_reg_4[1]),
        .I2(p_reg_reg_4[0]),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_reg_reg_5[22]),
        .I5(p_reg_reg_5[30]),
        .O(select_ln1072_10_fu_839_p3[6]));
  LUT6 #(
    .INIT(64'hAAEEAAEAAAAEAAAA)) 
    p_reg_reg_i_5__0
       (.I0(p_reg_reg_i_21_n_0),
        .I1(p_reg_reg_4[1]),
        .I2(p_reg_reg_4[0]),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_reg_reg_5[21]),
        .I5(p_reg_reg_5[29]),
        .O(select_ln1072_10_fu_839_p3[5]));
  LUT6 #(
    .INIT(64'hAAEEAAEAAAAEAAAA)) 
    p_reg_reg_i_6__0
       (.I0(p_reg_reg_i_22_n_0),
        .I1(p_reg_reg_4[1]),
        .I2(p_reg_reg_4[0]),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_reg_reg_5[20]),
        .I5(p_reg_reg_5[28]),
        .O(select_ln1072_10_fu_839_p3[4]));
  LUT6 #(
    .INIT(64'hAAEEAAEAAAAEAAAA)) 
    p_reg_reg_i_7__0
       (.I0(p_reg_reg_i_23_n_0),
        .I1(p_reg_reg_4[1]),
        .I2(p_reg_reg_4[0]),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_reg_reg_5[19]),
        .I5(p_reg_reg_5[27]),
        .O(select_ln1072_10_fu_839_p3[3]));
  LUT6 #(
    .INIT(64'hAAEEAAEAAAAEAAAA)) 
    p_reg_reg_i_8__0
       (.I0(p_reg_reg_i_24_n_0),
        .I1(p_reg_reg_4[1]),
        .I2(p_reg_reg_4[0]),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_reg_reg_5[18]),
        .I5(p_reg_reg_5[26]),
        .O(select_ln1072_10_fu_839_p3[2]));
  LUT6 #(
    .INIT(64'hAAEEAAEAAAAEAAAA)) 
    p_reg_reg_i_9__0
       (.I0(p_reg_reg_i_25_n_0),
        .I1(p_reg_reg_4[1]),
        .I2(p_reg_reg_4[0]),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_reg_reg_5[17]),
        .I5(p_reg_reg_5[25]),
        .O(select_ln1072_10_fu_839_p3[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_matmul_Pipeline_VITIS_LOOP_16_1
   (ap_enable_reg_pp0_iter1,
    D,
    \ap_CS_fsm_reg[2] ,
    SR,
    ap_clk,
    grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg,
    gmem_WREADY,
    ap_rst_n,
    Q);
  output ap_enable_reg_pp0_iter1;
  output [1:0]D;
  output \ap_CS_fsm_reg[2] ;
  input [0:0]SR;
  input ap_clk;
  input grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg;
  input gmem_WREADY;
  input ap_rst_n;
  input [1:0]Q;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [10:0]add_ln16_fu_93_p2;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire gmem_WREADY;
  wire grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg;
  wire \i_fu_50_reg_n_0_[0] ;
  wire \i_fu_50_reg_n_0_[10] ;
  wire \i_fu_50_reg_n_0_[1] ;
  wire \i_fu_50_reg_n_0_[2] ;
  wire \i_fu_50_reg_n_0_[3] ;
  wire \i_fu_50_reg_n_0_[4] ;
  wire \i_fu_50_reg_n_0_[5] ;
  wire \i_fu_50_reg_n_0_[6] ;
  wire \i_fu_50_reg_n_0_[7] ;
  wire \i_fu_50_reg_n_0_[8] ;
  wire \i_fu_50_reg_n_0_[9] ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_flow_control_loop_pipe_sequential_init_0 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .SR(SR),
        .add_ln16_fu_93_p2(add_ln16_fu_93_p2),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_15),
        .ap_rst_n(ap_rst_n),
        .gmem_WREADY(gmem_WREADY),
        .grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg(grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg),
        .grp_matmul_Pipeline_VITIS_LOOP_16_1_fu_126_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_0),
        .\i_fu_50_reg[10] (ap_enable_reg_pp0_iter1),
        .\i_fu_50_reg[10]_0 (\i_fu_50_reg_n_0_[7] ),
        .\i_fu_50_reg[10]_1 (\i_fu_50_reg_n_0_[8] ),
        .\i_fu_50_reg[10]_2 (\i_fu_50_reg_n_0_[9] ),
        .\i_fu_50_reg[10]_3 (\i_fu_50_reg_n_0_[10] ),
        .\i_fu_50_reg[4] (\i_fu_50_reg_n_0_[4] ),
        .\i_fu_50_reg[4]_0 (\i_fu_50_reg_n_0_[2] ),
        .\i_fu_50_reg[4]_1 (\i_fu_50_reg_n_0_[3] ),
        .\i_fu_50_reg[4]_2 (\i_fu_50_reg_n_0_[0] ),
        .\i_fu_50_reg[4]_3 (\i_fu_50_reg_n_0_[1] ),
        .\i_fu_50_reg[6] (\i_fu_50_reg_n_0_[6] ),
        .\i_fu_50_reg[6]_0 (\i_fu_50_reg_n_0_[5] ));
  FDRE \i_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(add_ln16_fu_93_p2[0]),
        .Q(\i_fu_50_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \i_fu_50_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(add_ln16_fu_93_p2[10]),
        .Q(\i_fu_50_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \i_fu_50_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(add_ln16_fu_93_p2[1]),
        .Q(\i_fu_50_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \i_fu_50_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(add_ln16_fu_93_p2[2]),
        .Q(\i_fu_50_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \i_fu_50_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(add_ln16_fu_93_p2[3]),
        .Q(\i_fu_50_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \i_fu_50_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(add_ln16_fu_93_p2[4]),
        .Q(\i_fu_50_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \i_fu_50_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(add_ln16_fu_93_p2[5]),
        .Q(\i_fu_50_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \i_fu_50_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(add_ln16_fu_93_p2[6]),
        .Q(\i_fu_50_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \i_fu_50_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(add_ln16_fu_93_p2[7]),
        .Q(\i_fu_50_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \i_fu_50_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(add_ln16_fu_93_p2[8]),
        .Q(\i_fu_50_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \i_fu_50_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(add_ln16_fu_93_p2[9]),
        .Q(\i_fu_50_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4
   (ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[7]_0 ,
    \gmem_addr_reg_1046_reg[61]_0 ,
    \gmem_addr_3_reg_1134_reg[61]_0 ,
    E,
    ap_enable_reg_pp0_iter1_reg_0,
    pop0,
    full_n_reg,
    gmem_WVALID,
    gmem_RREADY,
    gmem_ARVALID,
    ap_done,
    D,
    gmem_AWVALID,
    \add_ln885_1_reg_1197_reg[17]_0 ,
    \trunc_ln_reg_245_reg[61] ,
    \ap_CS_fsm_reg[9]_0 ,
    ap_clk,
    Q,
    \ap_CS_fsm_reg[10]_0 ,
    dout,
    B,
    tmp_fu_406_p2_0,
    empty_reg_1005_reg_0,
    lhs_mid1_reg_1057_reg_0,
    \gmem_addr_read_reg_1147_reg[31]_0 ,
    ret_fu_418_p2_0,
    SR,
    ap_rst_n,
    gmem_BVALID,
    grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg,
    gmem_AWREADY,
    p_reg_reg,
    gmem_ARREADY,
    gmem_WREADY,
    icmp_ln1072_reg_286,
    empty_35_reg_256,
    \gmem_addr_2_reg_1141_reg[61]_0 ,
    \indvar_flatten_fu_124_reg[15]_i_5_0 ,
    \indvar_flatten_fu_124_reg[15]_i_4_0 ,
    \gmem_addr_reg_1046_reg[61]_1 ,
    empty_34_reg_251,
    mem_reg,
    \FSM_sequential_state_reg[1] ,
    mem_reg_0,
    ap_enable_reg_pp0_iter1_0,
    trunc_ln_reg_245,
    mat_C);
  output ap_enable_reg_pp0_iter1;
  output [1:0]\ap_CS_fsm_reg[7]_0 ;
  output [61:0]\gmem_addr_reg_1046_reg[61]_0 ;
  output [61:0]\gmem_addr_3_reg_1134_reg[61]_0 ;
  output [0:0]E;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output pop0;
  output [0:0]full_n_reg;
  output gmem_WVALID;
  output gmem_RREADY;
  output gmem_ARVALID;
  output ap_done;
  output [0:0]D;
  output gmem_AWVALID;
  output [17:0]\add_ln885_1_reg_1197_reg[17]_0 ;
  output [61:0]\trunc_ln_reg_245_reg[61] ;
  output \ap_CS_fsm_reg[9]_0 ;
  input ap_clk;
  input [7:0]Q;
  input [4:0]\ap_CS_fsm_reg[10]_0 ;
  input [7:0]dout;
  input [8:0]B;
  input [1:0]tmp_fu_406_p2_0;
  input [0:0]empty_reg_1005_reg_0;
  input [1:0]lhs_mid1_reg_1057_reg_0;
  input [31:0]\gmem_addr_read_reg_1147_reg[31]_0 ;
  input [1:0]ret_fu_418_p2_0;
  input [0:0]SR;
  input ap_rst_n;
  input gmem_BVALID;
  input grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg;
  input gmem_AWREADY;
  input [0:0]p_reg_reg;
  input gmem_ARREADY;
  input gmem_WREADY;
  input icmp_ln1072_reg_286;
  input [1:0]empty_35_reg_256;
  input [61:0]\gmem_addr_2_reg_1141_reg[61]_0 ;
  input [23:0]\indvar_flatten_fu_124_reg[15]_i_5_0 ;
  input [15:0]\indvar_flatten_fu_124_reg[15]_i_4_0 ;
  input [61:0]\gmem_addr_reg_1046_reg[61]_1 ;
  input [1:0]empty_34_reg_251;
  input mem_reg;
  input \FSM_sequential_state_reg[1] ;
  input mem_reg_0;
  input ap_enable_reg_pp0_iter1_0;
  input [61:0]trunc_ln_reg_245;
  input [0:0]mat_C;

  wire [8:0]B;
  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_3__0_n_0 ;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_4__0_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [15:1]add_ln1072_fu_371_p2;
  wire [6:0]add_ln20_fu_353_p2;
  wire add_ln20_reg_10260;
  wire [1:0]add_ln232_1_fu_673_p2;
  wire [17:0]\add_ln885_1_reg_1197_reg[17]_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage8;
  wire [4:0]\ap_CS_fsm_reg[10]_0 ;
  wire [1:0]\ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire [15:0]ap_NS_fsm;
  wire ap_block_pp0_stage4_1100114_out;
  wire ap_clk;
  wire ap_condition_404;
  wire ap_condition_422;
  wire ap_done;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_i_1_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire ce1;
  wire ce3;
  wire ce35_out;
  wire [14:0]conv_i60_mid1_fu_596_p1;
  wire \data_p2[0]_i_2_n_0 ;
  wire \data_p2[10]_i_2_n_0 ;
  wire \data_p2[11]_i_2_n_0 ;
  wire \data_p2[12]_i_2_n_0 ;
  wire \data_p2[13]_i_2_n_0 ;
  wire \data_p2[14]_i_2_n_0 ;
  wire \data_p2[15]_i_2_n_0 ;
  wire \data_p2[16]_i_2_n_0 ;
  wire \data_p2[17]_i_2_n_0 ;
  wire \data_p2[18]_i_2_n_0 ;
  wire \data_p2[19]_i_2_n_0 ;
  wire \data_p2[1]_i_2_n_0 ;
  wire \data_p2[20]_i_2_n_0 ;
  wire \data_p2[21]_i_2_n_0 ;
  wire \data_p2[22]_i_2_n_0 ;
  wire \data_p2[23]_i_2_n_0 ;
  wire \data_p2[24]_i_2_n_0 ;
  wire \data_p2[25]_i_2_n_0 ;
  wire \data_p2[26]_i_2_n_0 ;
  wire \data_p2[27]_i_2_n_0 ;
  wire \data_p2[28]_i_2_n_0 ;
  wire \data_p2[29]_i_2_n_0 ;
  wire \data_p2[2]_i_2_n_0 ;
  wire \data_p2[30]_i_2_n_0 ;
  wire \data_p2[31]_i_2_n_0 ;
  wire \data_p2[32]_i_2_n_0 ;
  wire \data_p2[33]_i_2_n_0 ;
  wire \data_p2[34]_i_2_n_0 ;
  wire \data_p2[35]_i_2_n_0 ;
  wire \data_p2[36]_i_2_n_0 ;
  wire \data_p2[37]_i_2_n_0 ;
  wire \data_p2[38]_i_2_n_0 ;
  wire \data_p2[39]_i_2_n_0 ;
  wire \data_p2[3]_i_2_n_0 ;
  wire \data_p2[40]_i_2_n_0 ;
  wire \data_p2[41]_i_2_n_0 ;
  wire \data_p2[42]_i_2_n_0 ;
  wire \data_p2[43]_i_2_n_0 ;
  wire \data_p2[44]_i_2_n_0 ;
  wire \data_p2[45]_i_2_n_0 ;
  wire \data_p2[46]_i_2_n_0 ;
  wire \data_p2[47]_i_2_n_0 ;
  wire \data_p2[48]_i_2_n_0 ;
  wire \data_p2[49]_i_2_n_0 ;
  wire \data_p2[4]_i_2_n_0 ;
  wire \data_p2[50]_i_2_n_0 ;
  wire \data_p2[51]_i_2_n_0 ;
  wire \data_p2[52]_i_2_n_0 ;
  wire \data_p2[53]_i_2_n_0 ;
  wire \data_p2[54]_i_2_n_0 ;
  wire \data_p2[55]_i_2_n_0 ;
  wire \data_p2[56]_i_2_n_0 ;
  wire \data_p2[57]_i_2_n_0 ;
  wire \data_p2[58]_i_2_n_0 ;
  wire \data_p2[59]_i_2_n_0 ;
  wire \data_p2[5]_i_2_n_0 ;
  wire \data_p2[60]_i_2_n_0 ;
  wire \data_p2[61]_i_3_n_0 ;
  wire \data_p2[61]_i_4_n_0 ;
  wire \data_p2[61]_i_5_n_0 ;
  wire \data_p2[61]_i_6_n_0 ;
  wire \data_p2[61]_i_7_n_0 ;
  wire \data_p2[61]_i_8_n_0 ;
  wire \data_p2[6]_i_2_n_0 ;
  wire \data_p2[7]_i_2_n_0 ;
  wire \data_p2[8]_i_2_n_0 ;
  wire \data_p2[9]_i_2_n_0 ;
  wire [7:0]dout;
  wire empty_22_reg_1086_reg_n_100;
  wire empty_22_reg_1086_reg_n_101;
  wire empty_22_reg_1086_reg_n_102;
  wire empty_22_reg_1086_reg_n_103;
  wire empty_22_reg_1086_reg_n_104;
  wire empty_22_reg_1086_reg_n_105;
  wire empty_22_reg_1086_reg_n_91;
  wire empty_22_reg_1086_reg_n_92;
  wire empty_22_reg_1086_reg_n_93;
  wire empty_22_reg_1086_reg_n_94;
  wire empty_22_reg_1086_reg_n_95;
  wire empty_22_reg_1086_reg_n_96;
  wire empty_22_reg_1086_reg_n_97;
  wire empty_22_reg_1086_reg_n_98;
  wire empty_22_reg_1086_reg_n_99;
  wire empty_25_reg_10520;
  wire \empty_25_reg_1052[0]_i_1_n_0 ;
  wire \empty_25_reg_1052[1]_i_1_n_0 ;
  wire \empty_25_reg_1052[1]_i_2_n_0 ;
  wire [7:0]empty_26_fu_784_p2;
  wire [7:0]empty_26_reg_1152;
  wire empty_26_reg_11520;
  wire empty_27_reg_10910;
  wire empty_27_reg_1091_reg_i_3_n_0;
  wire empty_27_reg_1091_reg_n_104;
  wire empty_27_reg_1091_reg_n_105;
  wire [1:0]empty_34_reg_251;
  wire [1:0]empty_35_reg_256;
  wire [0:0]empty_reg_1005_reg_0;
  wire empty_reg_1005_reg_n_104;
  wire empty_reg_1005_reg_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire [0:0]full_n_reg;
  wire gmem_ARREADY;
  wire gmem_ARVALID;
  wire gmem_AWREADY;
  wire gmem_AWVALID;
  wire gmem_BVALID;
  wire gmem_RREADY;
  wire gmem_WREADY;
  wire gmem_WVALID;
  wire [31:0]gmem_addr_1_read_reg_1157;
  wire gmem_addr_1_read_reg_11570;
  wire [61:0]gmem_addr_1_reg_1096;
  wire gmem_addr_1_reg_10960;
  wire \gmem_addr_1_reg_1096[13]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1096[13]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1096[13]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1096[13]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1096[13]_i_6_n_0 ;
  wire \gmem_addr_1_reg_1096[17]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1096[17]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1096[17]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1096[17]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1096[1]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1096[1]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1096[1]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1096[1]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1096[21]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1096[21]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1096[21]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1096[21]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1096[25]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1096[25]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1096[25]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1096[25]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1096[29]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1096[29]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1096[29]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1096[29]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1096[33]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1096[33]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1096[33]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1096[33]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1096[37]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1096[37]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1096[37]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1096[37]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1096[41]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1096[41]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1096[41]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1096[41]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1096[45]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1096[45]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1096[45]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1096[45]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1096[49]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1096[49]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1096[49]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1096[49]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1096[53]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1096[53]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1096[53]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1096[53]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1096[57]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1096[57]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1096[57]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1096[57]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1096[5]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1096[5]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1096[5]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1096[5]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1096[61]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1096[61]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1096[61]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1096[61]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1096[9]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1096[9]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1096[9]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1096[9]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1096_reg[13]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1096_reg[13]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1096_reg[13]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1096_reg[13]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1096_reg[17]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1096_reg[17]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1096_reg[17]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1096_reg[17]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1096_reg[1]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1096_reg[1]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1096_reg[1]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1096_reg[1]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1096_reg[21]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1096_reg[21]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1096_reg[21]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1096_reg[21]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1096_reg[25]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1096_reg[25]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1096_reg[25]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1096_reg[25]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1096_reg[29]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1096_reg[29]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1096_reg[29]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1096_reg[29]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1096_reg[33]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1096_reg[33]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1096_reg[33]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1096_reg[33]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1096_reg[37]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1096_reg[37]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1096_reg[37]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1096_reg[37]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1096_reg[41]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1096_reg[41]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1096_reg[41]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1096_reg[41]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1096_reg[45]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1096_reg[45]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1096_reg[45]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1096_reg[45]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1096_reg[49]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1096_reg[49]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1096_reg[49]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1096_reg[49]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1096_reg[53]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1096_reg[53]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1096_reg[53]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1096_reg[53]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1096_reg[57]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1096_reg[57]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1096_reg[57]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1096_reg[57]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1096_reg[5]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1096_reg[5]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1096_reg[5]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1096_reg[5]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1096_reg[61]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1096_reg[61]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1096_reg[61]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1096_reg[9]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1096_reg[9]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1096_reg[9]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1096_reg[9]_i_1_n_3 ;
  wire [31:0]gmem_addr_2_read_reg_1177;
  wire gmem_addr_2_read_reg_11770;
  wire [61:0]gmem_addr_2_reg_1141;
  wire \gmem_addr_2_reg_1141[13]_i_10_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_11_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_12_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_13_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_14_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_15_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_16_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_17_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_18_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_19_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_20_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_21_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_22_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_23_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_24_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_2_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_3_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_4_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_5_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_6_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_7_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_8_n_0 ;
  wire \gmem_addr_2_reg_1141[13]_i_9_n_0 ;
  wire \gmem_addr_2_reg_1141[17]_i_2_n_0 ;
  wire \gmem_addr_2_reg_1141[17]_i_3_n_0 ;
  wire \gmem_addr_2_reg_1141[1]_i_10_n_0 ;
  wire \gmem_addr_2_reg_1141[1]_i_11_n_0 ;
  wire \gmem_addr_2_reg_1141[1]_i_12_n_0 ;
  wire \gmem_addr_2_reg_1141[1]_i_2_n_0 ;
  wire \gmem_addr_2_reg_1141[1]_i_3_n_0 ;
  wire \gmem_addr_2_reg_1141[1]_i_4_n_0 ;
  wire \gmem_addr_2_reg_1141[1]_i_5_n_0 ;
  wire \gmem_addr_2_reg_1141[1]_i_6_n_0 ;
  wire \gmem_addr_2_reg_1141[1]_i_7_n_0 ;
  wire \gmem_addr_2_reg_1141[1]_i_8_n_0 ;
  wire \gmem_addr_2_reg_1141[1]_i_9_n_0 ;
  wire \gmem_addr_2_reg_1141[5]_i_10_n_0 ;
  wire \gmem_addr_2_reg_1141[5]_i_11_n_0 ;
  wire \gmem_addr_2_reg_1141[5]_i_12_n_0 ;
  wire \gmem_addr_2_reg_1141[5]_i_13_n_0 ;
  wire \gmem_addr_2_reg_1141[5]_i_14_n_0 ;
  wire \gmem_addr_2_reg_1141[5]_i_15_n_0 ;
  wire \gmem_addr_2_reg_1141[5]_i_16_n_0 ;
  wire \gmem_addr_2_reg_1141[5]_i_17_n_0 ;
  wire \gmem_addr_2_reg_1141[5]_i_18_n_0 ;
  wire \gmem_addr_2_reg_1141[5]_i_2_n_0 ;
  wire \gmem_addr_2_reg_1141[5]_i_3_n_0 ;
  wire \gmem_addr_2_reg_1141[5]_i_4_n_0 ;
  wire \gmem_addr_2_reg_1141[5]_i_5_n_0 ;
  wire \gmem_addr_2_reg_1141[5]_i_6_n_0 ;
  wire \gmem_addr_2_reg_1141[5]_i_7_n_0 ;
  wire \gmem_addr_2_reg_1141[5]_i_8_n_0 ;
  wire \gmem_addr_2_reg_1141[5]_i_9_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_10_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_11_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_12_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_13_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_14_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_15_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_16_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_17_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_18_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_19_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_20_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_21_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_22_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_23_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_2_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_3_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_4_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_5_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_6_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_7_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_8_n_0 ;
  wire \gmem_addr_2_reg_1141[9]_i_9_n_0 ;
  wire \gmem_addr_2_reg_1141_reg[13]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1141_reg[13]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1141_reg[13]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1141_reg[13]_i_1_n_3 ;
  wire \gmem_addr_2_reg_1141_reg[17]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1141_reg[17]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1141_reg[17]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1141_reg[17]_i_1_n_3 ;
  wire \gmem_addr_2_reg_1141_reg[1]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1141_reg[1]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1141_reg[1]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1141_reg[1]_i_1_n_3 ;
  wire \gmem_addr_2_reg_1141_reg[21]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1141_reg[21]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1141_reg[21]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1141_reg[21]_i_1_n_3 ;
  wire \gmem_addr_2_reg_1141_reg[25]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1141_reg[25]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1141_reg[25]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1141_reg[25]_i_1_n_3 ;
  wire \gmem_addr_2_reg_1141_reg[29]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1141_reg[29]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1141_reg[29]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1141_reg[29]_i_1_n_3 ;
  wire \gmem_addr_2_reg_1141_reg[33]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1141_reg[33]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1141_reg[33]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1141_reg[33]_i_1_n_3 ;
  wire \gmem_addr_2_reg_1141_reg[37]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1141_reg[37]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1141_reg[37]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1141_reg[37]_i_1_n_3 ;
  wire \gmem_addr_2_reg_1141_reg[41]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1141_reg[41]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1141_reg[41]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1141_reg[41]_i_1_n_3 ;
  wire \gmem_addr_2_reg_1141_reg[45]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1141_reg[45]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1141_reg[45]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1141_reg[45]_i_1_n_3 ;
  wire \gmem_addr_2_reg_1141_reg[49]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1141_reg[49]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1141_reg[49]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1141_reg[49]_i_1_n_3 ;
  wire \gmem_addr_2_reg_1141_reg[53]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1141_reg[53]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1141_reg[53]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1141_reg[53]_i_1_n_3 ;
  wire \gmem_addr_2_reg_1141_reg[57]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1141_reg[57]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1141_reg[57]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1141_reg[57]_i_1_n_3 ;
  wire \gmem_addr_2_reg_1141_reg[5]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1141_reg[5]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1141_reg[5]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1141_reg[5]_i_1_n_3 ;
  wire [61:0]\gmem_addr_2_reg_1141_reg[61]_0 ;
  wire \gmem_addr_2_reg_1141_reg[61]_i_2_n_1 ;
  wire \gmem_addr_2_reg_1141_reg[61]_i_2_n_2 ;
  wire \gmem_addr_2_reg_1141_reg[61]_i_2_n_3 ;
  wire \gmem_addr_2_reg_1141_reg[9]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1141_reg[9]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1141_reg[9]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1141_reg[9]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1134[10]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1134[10]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1134[10]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1134[10]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1134[14]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1134[14]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1134[14]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1134[14]_i_6_n_0 ;
  wire \gmem_addr_3_reg_1134[18]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1134[18]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1134[18]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1134[18]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1134[22]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1134[22]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1134[22]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1134[22]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1134[26]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1134[26]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1134[26]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1134[26]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1134[2]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1134[2]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1134[2]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1134[30]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1134[30]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1134[30]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1134[30]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1134[34]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1134[34]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1134[34]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1134[34]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1134[38]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1134[38]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1134[38]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1134[38]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1134[42]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1134[42]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1134[42]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1134[42]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1134[46]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1134[46]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1134[46]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1134[46]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1134[50]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1134[50]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1134[50]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1134[50]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1134[54]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1134[54]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1134[54]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1134[54]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1134[58]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1134[58]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1134[58]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1134[58]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1134[61]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1134[61]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1134[61]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1134[6]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1134[6]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1134[6]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1134[6]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1134_reg[10]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1134_reg[10]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1134_reg[10]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1134_reg[10]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1134_reg[14]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1134_reg[14]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1134_reg[14]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1134_reg[14]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1134_reg[18]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1134_reg[18]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1134_reg[18]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1134_reg[18]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1134_reg[22]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1134_reg[22]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1134_reg[22]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1134_reg[22]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1134_reg[26]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1134_reg[26]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1134_reg[26]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1134_reg[26]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1134_reg[2]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1134_reg[2]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1134_reg[2]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1134_reg[2]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1134_reg[30]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1134_reg[30]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1134_reg[30]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1134_reg[30]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1134_reg[34]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1134_reg[34]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1134_reg[34]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1134_reg[34]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1134_reg[38]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1134_reg[38]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1134_reg[38]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1134_reg[38]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1134_reg[42]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1134_reg[42]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1134_reg[42]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1134_reg[42]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1134_reg[46]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1134_reg[46]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1134_reg[46]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1134_reg[46]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1134_reg[50]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1134_reg[50]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1134_reg[50]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1134_reg[50]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1134_reg[54]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1134_reg[54]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1134_reg[54]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1134_reg[54]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1134_reg[58]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1134_reg[58]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1134_reg[58]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1134_reg[58]_i_1_n_3 ;
  wire [61:0]\gmem_addr_3_reg_1134_reg[61]_0 ;
  wire \gmem_addr_3_reg_1134_reg[61]_i_2_n_2 ;
  wire \gmem_addr_3_reg_1134_reg[61]_i_2_n_3 ;
  wire \gmem_addr_3_reg_1134_reg[6]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1134_reg[6]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1134_reg[6]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1134_reg[6]_i_1_n_3 ;
  wire [31:0]gmem_addr_4_read_reg_1162;
  wire gmem_addr_4_read_reg_11620;
  wire [61:0]gmem_addr_4_reg_1113;
  wire \gmem_addr_4_reg_1113[13]_i_2_n_0 ;
  wire \gmem_addr_4_reg_1113[13]_i_4_n_0 ;
  wire \gmem_addr_4_reg_1113[13]_i_5_n_0 ;
  wire \gmem_addr_4_reg_1113[13]_i_6_n_0 ;
  wire \gmem_addr_4_reg_1113[13]_i_7_n_0 ;
  wire \gmem_addr_4_reg_1113[17]_i_2_n_0 ;
  wire \gmem_addr_4_reg_1113[17]_i_3_n_0 ;
  wire \gmem_addr_4_reg_1113[17]_i_4_n_0 ;
  wire \gmem_addr_4_reg_1113[17]_i_5_n_0 ;
  wire \gmem_addr_4_reg_1113[1]_i_10_n_0 ;
  wire \gmem_addr_4_reg_1113[1]_i_3_n_0 ;
  wire \gmem_addr_4_reg_1113[1]_i_4_n_0 ;
  wire \gmem_addr_4_reg_1113[1]_i_5_n_0 ;
  wire \gmem_addr_4_reg_1113[1]_i_6_n_0 ;
  wire \gmem_addr_4_reg_1113[1]_i_7_n_0 ;
  wire \gmem_addr_4_reg_1113[1]_i_8_n_0 ;
  wire \gmem_addr_4_reg_1113[1]_i_9_n_0 ;
  wire \gmem_addr_4_reg_1113[21]_i_2_n_0 ;
  wire \gmem_addr_4_reg_1113[21]_i_3_n_0 ;
  wire \gmem_addr_4_reg_1113[21]_i_4_n_0 ;
  wire \gmem_addr_4_reg_1113[21]_i_5_n_0 ;
  wire \gmem_addr_4_reg_1113[25]_i_2_n_0 ;
  wire \gmem_addr_4_reg_1113[25]_i_3_n_0 ;
  wire \gmem_addr_4_reg_1113[25]_i_4_n_0 ;
  wire \gmem_addr_4_reg_1113[25]_i_5_n_0 ;
  wire \gmem_addr_4_reg_1113[29]_i_2_n_0 ;
  wire \gmem_addr_4_reg_1113[29]_i_3_n_0 ;
  wire \gmem_addr_4_reg_1113[29]_i_4_n_0 ;
  wire \gmem_addr_4_reg_1113[29]_i_5_n_0 ;
  wire \gmem_addr_4_reg_1113[33]_i_2_n_0 ;
  wire \gmem_addr_4_reg_1113[33]_i_3_n_0 ;
  wire \gmem_addr_4_reg_1113[33]_i_4_n_0 ;
  wire \gmem_addr_4_reg_1113[33]_i_5_n_0 ;
  wire \gmem_addr_4_reg_1113[37]_i_2_n_0 ;
  wire \gmem_addr_4_reg_1113[37]_i_3_n_0 ;
  wire \gmem_addr_4_reg_1113[37]_i_4_n_0 ;
  wire \gmem_addr_4_reg_1113[37]_i_5_n_0 ;
  wire \gmem_addr_4_reg_1113[41]_i_2_n_0 ;
  wire \gmem_addr_4_reg_1113[41]_i_3_n_0 ;
  wire \gmem_addr_4_reg_1113[41]_i_4_n_0 ;
  wire \gmem_addr_4_reg_1113[41]_i_5_n_0 ;
  wire \gmem_addr_4_reg_1113[45]_i_2_n_0 ;
  wire \gmem_addr_4_reg_1113[45]_i_3_n_0 ;
  wire \gmem_addr_4_reg_1113[45]_i_4_n_0 ;
  wire \gmem_addr_4_reg_1113[45]_i_5_n_0 ;
  wire \gmem_addr_4_reg_1113[49]_i_2_n_0 ;
  wire \gmem_addr_4_reg_1113[49]_i_3_n_0 ;
  wire \gmem_addr_4_reg_1113[49]_i_4_n_0 ;
  wire \gmem_addr_4_reg_1113[49]_i_5_n_0 ;
  wire \gmem_addr_4_reg_1113[53]_i_2_n_0 ;
  wire \gmem_addr_4_reg_1113[53]_i_3_n_0 ;
  wire \gmem_addr_4_reg_1113[53]_i_4_n_0 ;
  wire \gmem_addr_4_reg_1113[53]_i_5_n_0 ;
  wire \gmem_addr_4_reg_1113[57]_i_2_n_0 ;
  wire \gmem_addr_4_reg_1113[57]_i_3_n_0 ;
  wire \gmem_addr_4_reg_1113[57]_i_4_n_0 ;
  wire \gmem_addr_4_reg_1113[57]_i_5_n_0 ;
  wire \gmem_addr_4_reg_1113[5]_i_10_n_0 ;
  wire \gmem_addr_4_reg_1113[5]_i_3_n_0 ;
  wire \gmem_addr_4_reg_1113[5]_i_4_n_0 ;
  wire \gmem_addr_4_reg_1113[5]_i_5_n_0 ;
  wire \gmem_addr_4_reg_1113[5]_i_6_n_0 ;
  wire \gmem_addr_4_reg_1113[5]_i_8_n_0 ;
  wire \gmem_addr_4_reg_1113[5]_i_9_n_0 ;
  wire \gmem_addr_4_reg_1113[61]_i_2_n_0 ;
  wire \gmem_addr_4_reg_1113[61]_i_3_n_0 ;
  wire \gmem_addr_4_reg_1113[61]_i_4_n_0 ;
  wire \gmem_addr_4_reg_1113[61]_i_5_n_0 ;
  wire \gmem_addr_4_reg_1113[9]_i_3_n_0 ;
  wire \gmem_addr_4_reg_1113[9]_i_4_n_0 ;
  wire \gmem_addr_4_reg_1113[9]_i_5_n_0 ;
  wire \gmem_addr_4_reg_1113[9]_i_6_n_0 ;
  wire \gmem_addr_4_reg_1113_reg[13]_i_1_n_0 ;
  wire \gmem_addr_4_reg_1113_reg[13]_i_1_n_1 ;
  wire \gmem_addr_4_reg_1113_reg[13]_i_1_n_2 ;
  wire \gmem_addr_4_reg_1113_reg[13]_i_1_n_3 ;
  wire \gmem_addr_4_reg_1113_reg[13]_i_3_n_2 ;
  wire \gmem_addr_4_reg_1113_reg[13]_i_3_n_3 ;
  wire \gmem_addr_4_reg_1113_reg[17]_i_1_n_0 ;
  wire \gmem_addr_4_reg_1113_reg[17]_i_1_n_1 ;
  wire \gmem_addr_4_reg_1113_reg[17]_i_1_n_2 ;
  wire \gmem_addr_4_reg_1113_reg[17]_i_1_n_3 ;
  wire \gmem_addr_4_reg_1113_reg[1]_i_1_n_0 ;
  wire \gmem_addr_4_reg_1113_reg[1]_i_1_n_1 ;
  wire \gmem_addr_4_reg_1113_reg[1]_i_1_n_2 ;
  wire \gmem_addr_4_reg_1113_reg[1]_i_1_n_3 ;
  wire \gmem_addr_4_reg_1113_reg[1]_i_2_n_0 ;
  wire \gmem_addr_4_reg_1113_reg[1]_i_2_n_1 ;
  wire \gmem_addr_4_reg_1113_reg[1]_i_2_n_2 ;
  wire \gmem_addr_4_reg_1113_reg[1]_i_2_n_3 ;
  wire \gmem_addr_4_reg_1113_reg[21]_i_1_n_0 ;
  wire \gmem_addr_4_reg_1113_reg[21]_i_1_n_1 ;
  wire \gmem_addr_4_reg_1113_reg[21]_i_1_n_2 ;
  wire \gmem_addr_4_reg_1113_reg[21]_i_1_n_3 ;
  wire \gmem_addr_4_reg_1113_reg[25]_i_1_n_0 ;
  wire \gmem_addr_4_reg_1113_reg[25]_i_1_n_1 ;
  wire \gmem_addr_4_reg_1113_reg[25]_i_1_n_2 ;
  wire \gmem_addr_4_reg_1113_reg[25]_i_1_n_3 ;
  wire \gmem_addr_4_reg_1113_reg[29]_i_1_n_0 ;
  wire \gmem_addr_4_reg_1113_reg[29]_i_1_n_1 ;
  wire \gmem_addr_4_reg_1113_reg[29]_i_1_n_2 ;
  wire \gmem_addr_4_reg_1113_reg[29]_i_1_n_3 ;
  wire \gmem_addr_4_reg_1113_reg[33]_i_1_n_0 ;
  wire \gmem_addr_4_reg_1113_reg[33]_i_1_n_1 ;
  wire \gmem_addr_4_reg_1113_reg[33]_i_1_n_2 ;
  wire \gmem_addr_4_reg_1113_reg[33]_i_1_n_3 ;
  wire \gmem_addr_4_reg_1113_reg[37]_i_1_n_0 ;
  wire \gmem_addr_4_reg_1113_reg[37]_i_1_n_1 ;
  wire \gmem_addr_4_reg_1113_reg[37]_i_1_n_2 ;
  wire \gmem_addr_4_reg_1113_reg[37]_i_1_n_3 ;
  wire \gmem_addr_4_reg_1113_reg[41]_i_1_n_0 ;
  wire \gmem_addr_4_reg_1113_reg[41]_i_1_n_1 ;
  wire \gmem_addr_4_reg_1113_reg[41]_i_1_n_2 ;
  wire \gmem_addr_4_reg_1113_reg[41]_i_1_n_3 ;
  wire \gmem_addr_4_reg_1113_reg[45]_i_1_n_0 ;
  wire \gmem_addr_4_reg_1113_reg[45]_i_1_n_1 ;
  wire \gmem_addr_4_reg_1113_reg[45]_i_1_n_2 ;
  wire \gmem_addr_4_reg_1113_reg[45]_i_1_n_3 ;
  wire \gmem_addr_4_reg_1113_reg[49]_i_1_n_0 ;
  wire \gmem_addr_4_reg_1113_reg[49]_i_1_n_1 ;
  wire \gmem_addr_4_reg_1113_reg[49]_i_1_n_2 ;
  wire \gmem_addr_4_reg_1113_reg[49]_i_1_n_3 ;
  wire \gmem_addr_4_reg_1113_reg[53]_i_1_n_0 ;
  wire \gmem_addr_4_reg_1113_reg[53]_i_1_n_1 ;
  wire \gmem_addr_4_reg_1113_reg[53]_i_1_n_2 ;
  wire \gmem_addr_4_reg_1113_reg[53]_i_1_n_3 ;
  wire \gmem_addr_4_reg_1113_reg[57]_i_1_n_0 ;
  wire \gmem_addr_4_reg_1113_reg[57]_i_1_n_1 ;
  wire \gmem_addr_4_reg_1113_reg[57]_i_1_n_2 ;
  wire \gmem_addr_4_reg_1113_reg[57]_i_1_n_3 ;
  wire \gmem_addr_4_reg_1113_reg[5]_i_1_n_0 ;
  wire \gmem_addr_4_reg_1113_reg[5]_i_1_n_1 ;
  wire \gmem_addr_4_reg_1113_reg[5]_i_1_n_2 ;
  wire \gmem_addr_4_reg_1113_reg[5]_i_1_n_3 ;
  wire \gmem_addr_4_reg_1113_reg[5]_i_2_n_0 ;
  wire \gmem_addr_4_reg_1113_reg[5]_i_2_n_1 ;
  wire \gmem_addr_4_reg_1113_reg[5]_i_2_n_2 ;
  wire \gmem_addr_4_reg_1113_reg[5]_i_2_n_3 ;
  wire \gmem_addr_4_reg_1113_reg[61]_i_1_n_1 ;
  wire \gmem_addr_4_reg_1113_reg[61]_i_1_n_2 ;
  wire \gmem_addr_4_reg_1113_reg[61]_i_1_n_3 ;
  wire \gmem_addr_4_reg_1113_reg[9]_i_1_n_0 ;
  wire \gmem_addr_4_reg_1113_reg[9]_i_1_n_1 ;
  wire \gmem_addr_4_reg_1113_reg[9]_i_1_n_2 ;
  wire \gmem_addr_4_reg_1113_reg[9]_i_1_n_3 ;
  wire \gmem_addr_4_reg_1113_reg[9]_i_2_n_0 ;
  wire \gmem_addr_4_reg_1113_reg[9]_i_2_n_1 ;
  wire \gmem_addr_4_reg_1113_reg[9]_i_2_n_2 ;
  wire \gmem_addr_4_reg_1113_reg[9]_i_2_n_3 ;
  wire [31:0]gmem_addr_read_reg_1147;
  wire gmem_addr_read_reg_11470;
  wire [31:0]\gmem_addr_read_reg_1147_reg[31]_0 ;
  wire [61:0]gmem_addr_reg_1046;
  wire \gmem_addr_reg_1046[13]_i_2_n_0 ;
  wire \gmem_addr_reg_1046[13]_i_3_n_0 ;
  wire \gmem_addr_reg_1046[13]_i_4_n_0 ;
  wire \gmem_addr_reg_1046[13]_i_5_n_0 ;
  wire \gmem_addr_reg_1046[13]_i_6_n_0 ;
  wire \gmem_addr_reg_1046[17]_i_2_n_0 ;
  wire \gmem_addr_reg_1046[17]_i_3_n_0 ;
  wire \gmem_addr_reg_1046[17]_i_4_n_0 ;
  wire \gmem_addr_reg_1046[17]_i_5_n_0 ;
  wire \gmem_addr_reg_1046[1]_i_2_n_0 ;
  wire \gmem_addr_reg_1046[1]_i_3_n_0 ;
  wire \gmem_addr_reg_1046[1]_i_4_n_0 ;
  wire \gmem_addr_reg_1046[1]_i_5_n_0 ;
  wire \gmem_addr_reg_1046[21]_i_2_n_0 ;
  wire \gmem_addr_reg_1046[21]_i_3_n_0 ;
  wire \gmem_addr_reg_1046[21]_i_4_n_0 ;
  wire \gmem_addr_reg_1046[21]_i_5_n_0 ;
  wire \gmem_addr_reg_1046[25]_i_2_n_0 ;
  wire \gmem_addr_reg_1046[25]_i_3_n_0 ;
  wire \gmem_addr_reg_1046[25]_i_4_n_0 ;
  wire \gmem_addr_reg_1046[25]_i_5_n_0 ;
  wire \gmem_addr_reg_1046[29]_i_2_n_0 ;
  wire \gmem_addr_reg_1046[29]_i_3_n_0 ;
  wire \gmem_addr_reg_1046[29]_i_4_n_0 ;
  wire \gmem_addr_reg_1046[29]_i_5_n_0 ;
  wire \gmem_addr_reg_1046[33]_i_2_n_0 ;
  wire \gmem_addr_reg_1046[33]_i_3_n_0 ;
  wire \gmem_addr_reg_1046[33]_i_4_n_0 ;
  wire \gmem_addr_reg_1046[33]_i_5_n_0 ;
  wire \gmem_addr_reg_1046[37]_i_2_n_0 ;
  wire \gmem_addr_reg_1046[37]_i_3_n_0 ;
  wire \gmem_addr_reg_1046[37]_i_4_n_0 ;
  wire \gmem_addr_reg_1046[37]_i_5_n_0 ;
  wire \gmem_addr_reg_1046[41]_i_2_n_0 ;
  wire \gmem_addr_reg_1046[41]_i_3_n_0 ;
  wire \gmem_addr_reg_1046[41]_i_4_n_0 ;
  wire \gmem_addr_reg_1046[41]_i_5_n_0 ;
  wire \gmem_addr_reg_1046[45]_i_2_n_0 ;
  wire \gmem_addr_reg_1046[45]_i_3_n_0 ;
  wire \gmem_addr_reg_1046[45]_i_4_n_0 ;
  wire \gmem_addr_reg_1046[45]_i_5_n_0 ;
  wire \gmem_addr_reg_1046[49]_i_2_n_0 ;
  wire \gmem_addr_reg_1046[49]_i_3_n_0 ;
  wire \gmem_addr_reg_1046[49]_i_4_n_0 ;
  wire \gmem_addr_reg_1046[49]_i_5_n_0 ;
  wire \gmem_addr_reg_1046[53]_i_2_n_0 ;
  wire \gmem_addr_reg_1046[53]_i_3_n_0 ;
  wire \gmem_addr_reg_1046[53]_i_4_n_0 ;
  wire \gmem_addr_reg_1046[53]_i_5_n_0 ;
  wire \gmem_addr_reg_1046[57]_i_2_n_0 ;
  wire \gmem_addr_reg_1046[57]_i_3_n_0 ;
  wire \gmem_addr_reg_1046[57]_i_4_n_0 ;
  wire \gmem_addr_reg_1046[57]_i_5_n_0 ;
  wire \gmem_addr_reg_1046[5]_i_2_n_0 ;
  wire \gmem_addr_reg_1046[5]_i_3_n_0 ;
  wire \gmem_addr_reg_1046[5]_i_4_n_0 ;
  wire \gmem_addr_reg_1046[5]_i_5_n_0 ;
  wire \gmem_addr_reg_1046[61]_i_2_n_0 ;
  wire \gmem_addr_reg_1046[61]_i_3_n_0 ;
  wire \gmem_addr_reg_1046[61]_i_4_n_0 ;
  wire \gmem_addr_reg_1046[61]_i_5_n_0 ;
  wire \gmem_addr_reg_1046[9]_i_2_n_0 ;
  wire \gmem_addr_reg_1046[9]_i_3_n_0 ;
  wire \gmem_addr_reg_1046[9]_i_4_n_0 ;
  wire \gmem_addr_reg_1046[9]_i_5_n_0 ;
  wire \gmem_addr_reg_1046_reg[13]_i_1_n_0 ;
  wire \gmem_addr_reg_1046_reg[13]_i_1_n_1 ;
  wire \gmem_addr_reg_1046_reg[13]_i_1_n_2 ;
  wire \gmem_addr_reg_1046_reg[13]_i_1_n_3 ;
  wire \gmem_addr_reg_1046_reg[17]_i_1_n_0 ;
  wire \gmem_addr_reg_1046_reg[17]_i_1_n_1 ;
  wire \gmem_addr_reg_1046_reg[17]_i_1_n_2 ;
  wire \gmem_addr_reg_1046_reg[17]_i_1_n_3 ;
  wire \gmem_addr_reg_1046_reg[1]_i_1_n_0 ;
  wire \gmem_addr_reg_1046_reg[1]_i_1_n_1 ;
  wire \gmem_addr_reg_1046_reg[1]_i_1_n_2 ;
  wire \gmem_addr_reg_1046_reg[1]_i_1_n_3 ;
  wire \gmem_addr_reg_1046_reg[21]_i_1_n_0 ;
  wire \gmem_addr_reg_1046_reg[21]_i_1_n_1 ;
  wire \gmem_addr_reg_1046_reg[21]_i_1_n_2 ;
  wire \gmem_addr_reg_1046_reg[21]_i_1_n_3 ;
  wire \gmem_addr_reg_1046_reg[25]_i_1_n_0 ;
  wire \gmem_addr_reg_1046_reg[25]_i_1_n_1 ;
  wire \gmem_addr_reg_1046_reg[25]_i_1_n_2 ;
  wire \gmem_addr_reg_1046_reg[25]_i_1_n_3 ;
  wire \gmem_addr_reg_1046_reg[29]_i_1_n_0 ;
  wire \gmem_addr_reg_1046_reg[29]_i_1_n_1 ;
  wire \gmem_addr_reg_1046_reg[29]_i_1_n_2 ;
  wire \gmem_addr_reg_1046_reg[29]_i_1_n_3 ;
  wire \gmem_addr_reg_1046_reg[33]_i_1_n_0 ;
  wire \gmem_addr_reg_1046_reg[33]_i_1_n_1 ;
  wire \gmem_addr_reg_1046_reg[33]_i_1_n_2 ;
  wire \gmem_addr_reg_1046_reg[33]_i_1_n_3 ;
  wire \gmem_addr_reg_1046_reg[37]_i_1_n_0 ;
  wire \gmem_addr_reg_1046_reg[37]_i_1_n_1 ;
  wire \gmem_addr_reg_1046_reg[37]_i_1_n_2 ;
  wire \gmem_addr_reg_1046_reg[37]_i_1_n_3 ;
  wire \gmem_addr_reg_1046_reg[41]_i_1_n_0 ;
  wire \gmem_addr_reg_1046_reg[41]_i_1_n_1 ;
  wire \gmem_addr_reg_1046_reg[41]_i_1_n_2 ;
  wire \gmem_addr_reg_1046_reg[41]_i_1_n_3 ;
  wire \gmem_addr_reg_1046_reg[45]_i_1_n_0 ;
  wire \gmem_addr_reg_1046_reg[45]_i_1_n_1 ;
  wire \gmem_addr_reg_1046_reg[45]_i_1_n_2 ;
  wire \gmem_addr_reg_1046_reg[45]_i_1_n_3 ;
  wire \gmem_addr_reg_1046_reg[49]_i_1_n_0 ;
  wire \gmem_addr_reg_1046_reg[49]_i_1_n_1 ;
  wire \gmem_addr_reg_1046_reg[49]_i_1_n_2 ;
  wire \gmem_addr_reg_1046_reg[49]_i_1_n_3 ;
  wire \gmem_addr_reg_1046_reg[53]_i_1_n_0 ;
  wire \gmem_addr_reg_1046_reg[53]_i_1_n_1 ;
  wire \gmem_addr_reg_1046_reg[53]_i_1_n_2 ;
  wire \gmem_addr_reg_1046_reg[53]_i_1_n_3 ;
  wire \gmem_addr_reg_1046_reg[57]_i_1_n_0 ;
  wire \gmem_addr_reg_1046_reg[57]_i_1_n_1 ;
  wire \gmem_addr_reg_1046_reg[57]_i_1_n_2 ;
  wire \gmem_addr_reg_1046_reg[57]_i_1_n_3 ;
  wire \gmem_addr_reg_1046_reg[5]_i_1_n_0 ;
  wire \gmem_addr_reg_1046_reg[5]_i_1_n_1 ;
  wire \gmem_addr_reg_1046_reg[5]_i_1_n_2 ;
  wire \gmem_addr_reg_1046_reg[5]_i_1_n_3 ;
  wire [61:0]\gmem_addr_reg_1046_reg[61]_0 ;
  wire [61:0]\gmem_addr_reg_1046_reg[61]_1 ;
  wire \gmem_addr_reg_1046_reg[61]_i_1_n_1 ;
  wire \gmem_addr_reg_1046_reg[61]_i_1_n_2 ;
  wire \gmem_addr_reg_1046_reg[61]_i_1_n_3 ;
  wire \gmem_addr_reg_1046_reg[9]_i_1_n_0 ;
  wire \gmem_addr_reg_1046_reg[9]_i_1_n_1 ;
  wire \gmem_addr_reg_1046_reg[9]_i_1_n_2 ;
  wire \gmem_addr_reg_1046_reg[9]_i_1_n_3 ;
  wire grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_ready;
  wire grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg;
  wire [17:0]grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA;
  wire i_fu_1280;
  wire i_fu_12807_out;
  wire [6:0]i_fu_128_reg;
  wire icmp_ln1072_1_fu_462_p2;
  wire \icmp_ln1072_2_reg_1010[0]_i_1_n_0 ;
  wire \icmp_ln1072_2_reg_1010_reg_n_0_[0] ;
  wire icmp_ln1072_3_reg_1014;
  wire \icmp_ln1072_3_reg_1014[0]_i_1_n_0 ;
  wire icmp_ln1072_reg_286;
  wire \indvar_flatten93_fu_132[0]_i_2_n_0 ;
  wire [23:0]indvar_flatten93_fu_132_reg;
  wire \indvar_flatten93_fu_132_reg[0]_i_1_n_0 ;
  wire \indvar_flatten93_fu_132_reg[0]_i_1_n_1 ;
  wire \indvar_flatten93_fu_132_reg[0]_i_1_n_2 ;
  wire \indvar_flatten93_fu_132_reg[0]_i_1_n_3 ;
  wire \indvar_flatten93_fu_132_reg[0]_i_1_n_4 ;
  wire \indvar_flatten93_fu_132_reg[0]_i_1_n_5 ;
  wire \indvar_flatten93_fu_132_reg[0]_i_1_n_6 ;
  wire \indvar_flatten93_fu_132_reg[0]_i_1_n_7 ;
  wire \indvar_flatten93_fu_132_reg[12]_i_1_n_0 ;
  wire \indvar_flatten93_fu_132_reg[12]_i_1_n_1 ;
  wire \indvar_flatten93_fu_132_reg[12]_i_1_n_2 ;
  wire \indvar_flatten93_fu_132_reg[12]_i_1_n_3 ;
  wire \indvar_flatten93_fu_132_reg[12]_i_1_n_4 ;
  wire \indvar_flatten93_fu_132_reg[12]_i_1_n_5 ;
  wire \indvar_flatten93_fu_132_reg[12]_i_1_n_6 ;
  wire \indvar_flatten93_fu_132_reg[12]_i_1_n_7 ;
  wire \indvar_flatten93_fu_132_reg[16]_i_1_n_0 ;
  wire \indvar_flatten93_fu_132_reg[16]_i_1_n_1 ;
  wire \indvar_flatten93_fu_132_reg[16]_i_1_n_2 ;
  wire \indvar_flatten93_fu_132_reg[16]_i_1_n_3 ;
  wire \indvar_flatten93_fu_132_reg[16]_i_1_n_4 ;
  wire \indvar_flatten93_fu_132_reg[16]_i_1_n_5 ;
  wire \indvar_flatten93_fu_132_reg[16]_i_1_n_6 ;
  wire \indvar_flatten93_fu_132_reg[16]_i_1_n_7 ;
  wire \indvar_flatten93_fu_132_reg[20]_i_1_n_1 ;
  wire \indvar_flatten93_fu_132_reg[20]_i_1_n_2 ;
  wire \indvar_flatten93_fu_132_reg[20]_i_1_n_3 ;
  wire \indvar_flatten93_fu_132_reg[20]_i_1_n_4 ;
  wire \indvar_flatten93_fu_132_reg[20]_i_1_n_5 ;
  wire \indvar_flatten93_fu_132_reg[20]_i_1_n_6 ;
  wire \indvar_flatten93_fu_132_reg[20]_i_1_n_7 ;
  wire \indvar_flatten93_fu_132_reg[4]_i_1_n_0 ;
  wire \indvar_flatten93_fu_132_reg[4]_i_1_n_1 ;
  wire \indvar_flatten93_fu_132_reg[4]_i_1_n_2 ;
  wire \indvar_flatten93_fu_132_reg[4]_i_1_n_3 ;
  wire \indvar_flatten93_fu_132_reg[4]_i_1_n_4 ;
  wire \indvar_flatten93_fu_132_reg[4]_i_1_n_5 ;
  wire \indvar_flatten93_fu_132_reg[4]_i_1_n_6 ;
  wire \indvar_flatten93_fu_132_reg[4]_i_1_n_7 ;
  wire \indvar_flatten93_fu_132_reg[8]_i_1_n_0 ;
  wire \indvar_flatten93_fu_132_reg[8]_i_1_n_1 ;
  wire \indvar_flatten93_fu_132_reg[8]_i_1_n_2 ;
  wire \indvar_flatten93_fu_132_reg[8]_i_1_n_3 ;
  wire \indvar_flatten93_fu_132_reg[8]_i_1_n_4 ;
  wire \indvar_flatten93_fu_132_reg[8]_i_1_n_5 ;
  wire \indvar_flatten93_fu_132_reg[8]_i_1_n_6 ;
  wire \indvar_flatten93_fu_132_reg[8]_i_1_n_7 ;
  wire [2:2]indvar_flatten_fu_124;
  wire \indvar_flatten_fu_124[15]_i_10_n_0 ;
  wire \indvar_flatten_fu_124[15]_i_11_n_0 ;
  wire \indvar_flatten_fu_124[15]_i_12_n_0 ;
  wire \indvar_flatten_fu_124[15]_i_13_n_0 ;
  wire \indvar_flatten_fu_124[15]_i_14_n_0 ;
  wire \indvar_flatten_fu_124[15]_i_15_n_0 ;
  wire \indvar_flatten_fu_124[15]_i_16_n_0 ;
  wire \indvar_flatten_fu_124[15]_i_17_n_0 ;
  wire \indvar_flatten_fu_124[15]_i_18_n_0 ;
  wire \indvar_flatten_fu_124[15]_i_19_n_0 ;
  wire \indvar_flatten_fu_124[15]_i_20_n_0 ;
  wire \indvar_flatten_fu_124[15]_i_21_n_0 ;
  wire \indvar_flatten_fu_124[15]_i_7_n_0 ;
  wire \indvar_flatten_fu_124[15]_i_8_n_0 ;
  wire \indvar_flatten_fu_124_reg[12]_i_1_n_0 ;
  wire \indvar_flatten_fu_124_reg[12]_i_1_n_1 ;
  wire \indvar_flatten_fu_124_reg[12]_i_1_n_2 ;
  wire \indvar_flatten_fu_124_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_fu_124_reg[15]_i_3_n_2 ;
  wire \indvar_flatten_fu_124_reg[15]_i_3_n_3 ;
  wire [15:0]\indvar_flatten_fu_124_reg[15]_i_4_0 ;
  wire \indvar_flatten_fu_124_reg[15]_i_4_n_2 ;
  wire \indvar_flatten_fu_124_reg[15]_i_4_n_3 ;
  wire [23:0]\indvar_flatten_fu_124_reg[15]_i_5_0 ;
  wire \indvar_flatten_fu_124_reg[15]_i_5_n_0 ;
  wire \indvar_flatten_fu_124_reg[15]_i_5_n_1 ;
  wire \indvar_flatten_fu_124_reg[15]_i_5_n_2 ;
  wire \indvar_flatten_fu_124_reg[15]_i_5_n_3 ;
  wire \indvar_flatten_fu_124_reg[15]_i_6_n_0 ;
  wire \indvar_flatten_fu_124_reg[15]_i_6_n_1 ;
  wire \indvar_flatten_fu_124_reg[15]_i_6_n_2 ;
  wire \indvar_flatten_fu_124_reg[15]_i_6_n_3 ;
  wire \indvar_flatten_fu_124_reg[15]_i_9_n_0 ;
  wire \indvar_flatten_fu_124_reg[15]_i_9_n_1 ;
  wire \indvar_flatten_fu_124_reg[15]_i_9_n_2 ;
  wire \indvar_flatten_fu_124_reg[15]_i_9_n_3 ;
  wire \indvar_flatten_fu_124_reg[4]_i_1_n_0 ;
  wire \indvar_flatten_fu_124_reg[4]_i_1_n_1 ;
  wire \indvar_flatten_fu_124_reg[4]_i_1_n_2 ;
  wire \indvar_flatten_fu_124_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_fu_124_reg[8]_i_1_n_0 ;
  wire \indvar_flatten_fu_124_reg[8]_i_1_n_1 ;
  wire \indvar_flatten_fu_124_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_fu_124_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_fu_124_reg_n_0_[0] ;
  wire \indvar_flatten_fu_124_reg_n_0_[10] ;
  wire \indvar_flatten_fu_124_reg_n_0_[11] ;
  wire \indvar_flatten_fu_124_reg_n_0_[12] ;
  wire \indvar_flatten_fu_124_reg_n_0_[13] ;
  wire \indvar_flatten_fu_124_reg_n_0_[14] ;
  wire \indvar_flatten_fu_124_reg_n_0_[15] ;
  wire \indvar_flatten_fu_124_reg_n_0_[1] ;
  wire \indvar_flatten_fu_124_reg_n_0_[2] ;
  wire \indvar_flatten_fu_124_reg_n_0_[3] ;
  wire \indvar_flatten_fu_124_reg_n_0_[4] ;
  wire \indvar_flatten_fu_124_reg_n_0_[5] ;
  wire \indvar_flatten_fu_124_reg_n_0_[6] ;
  wire \indvar_flatten_fu_124_reg_n_0_[7] ;
  wire \indvar_flatten_fu_124_reg_n_0_[8] ;
  wire \indvar_flatten_fu_124_reg_n_0_[9] ;
  wire [6:0]j_2_reg_1036;
  wire [6:0]j_fu_629_p2;
  wire [6:0]k_4_reg_1076;
  wire k_4_reg_10760;
  wire k_fu_1200;
  wire \k_fu_120_reg_n_0_[0] ;
  wire \k_fu_120_reg_n_0_[1] ;
  wire \k_fu_120_reg_n_0_[2] ;
  wire \k_fu_120_reg_n_0_[3] ;
  wire \k_fu_120_reg_n_0_[4] ;
  wire \k_fu_120_reg_n_0_[5] ;
  wire \k_fu_120_reg_n_0_[6] ;
  wire [1:0]lhs_mid1_reg_1057_reg_0;
  wire lhs_mid1_reg_1057_reg_n_100;
  wire lhs_mid1_reg_1057_reg_n_101;
  wire lhs_mid1_reg_1057_reg_n_102;
  wire lhs_mid1_reg_1057_reg_n_103;
  wire lhs_mid1_reg_1057_reg_n_104;
  wire lhs_mid1_reg_1057_reg_n_105;
  wire lhs_mid1_reg_1057_reg_n_91;
  wire lhs_mid1_reg_1057_reg_n_92;
  wire lhs_mid1_reg_1057_reg_n_93;
  wire lhs_mid1_reg_1057_reg_n_94;
  wire lhs_mid1_reg_1057_reg_n_95;
  wire lhs_mid1_reg_1057_reg_n_96;
  wire lhs_mid1_reg_1057_reg_n_97;
  wire lhs_mid1_reg_1057_reg_n_98;
  wire lhs_mid1_reg_1057_reg_n_99;
  wire lhs_reg_999_reg_n_100;
  wire lhs_reg_999_reg_n_101;
  wire lhs_reg_999_reg_n_102;
  wire lhs_reg_999_reg_n_103;
  wire lhs_reg_999_reg_n_104;
  wire lhs_reg_999_reg_n_105;
  wire lhs_reg_999_reg_n_91;
  wire lhs_reg_999_reg_n_92;
  wire lhs_reg_999_reg_n_93;
  wire lhs_reg_999_reg_n_94;
  wire lhs_reg_999_reg_n_95;
  wire lhs_reg_999_reg_n_96;
  wire lhs_reg_999_reg_n_97;
  wire lhs_reg_999_reg_n_98;
  wire lhs_reg_999_reg_n_99;
  wire mac_muladd_7ns_8s_7ns_15_4_1_U7_n_14;
  wire mac_muladd_7ns_8s_7ns_15_4_1_U7_n_15;
  wire mac_muladd_7ns_8s_7ns_15_4_1_U7_n_16;
  wire mac_muladd_7ns_8s_7ns_15_4_1_U7_n_17;
  wire mac_muladd_7ns_8s_7ns_15_4_1_U7_n_18;
  wire mac_muladd_7ns_8s_7ns_15_4_1_U7_n_19;
  wire mac_muladd_7ns_8s_7ns_15_4_1_U7_n_20;
  wire mac_muladd_7ns_8s_7ns_15_4_1_U7_n_27;
  wire mac_muladd_7ns_8s_7ns_15_4_1_U7_n_28;
  wire mac_muladd_8s_8s_18s_18_4_1_U8_n_0;
  wire mac_muladd_8s_8s_18s_18_4_1_U8_n_1;
  wire mac_muladd_8s_8s_18s_18_4_1_U8_n_10;
  wire mac_muladd_8s_8s_18s_18_4_1_U8_n_11;
  wire mac_muladd_8s_8s_18s_18_4_1_U8_n_12;
  wire mac_muladd_8s_8s_18s_18_4_1_U8_n_13;
  wire mac_muladd_8s_8s_18s_18_4_1_U8_n_14;
  wire mac_muladd_8s_8s_18s_18_4_1_U8_n_15;
  wire mac_muladd_8s_8s_18s_18_4_1_U8_n_16;
  wire mac_muladd_8s_8s_18s_18_4_1_U8_n_17;
  wire mac_muladd_8s_8s_18s_18_4_1_U8_n_2;
  wire mac_muladd_8s_8s_18s_18_4_1_U8_n_3;
  wire mac_muladd_8s_8s_18s_18_4_1_U8_n_4;
  wire mac_muladd_8s_8s_18s_18_4_1_U8_n_5;
  wire mac_muladd_8s_8s_18s_18_4_1_U8_n_6;
  wire mac_muladd_8s_8s_18s_18_4_1_U8_n_7;
  wire mac_muladd_8s_8s_18s_18_4_1_U8_n_8;
  wire mac_muladd_8s_8s_18s_18_4_1_U8_n_9;
  wire [0:0]mat_C;
  wire mem_reg;
  wire mem_reg_0;
  wire mul_7ns_8ns_15_1_1_U6_n_0;
  wire mul_7ns_8ns_15_1_1_U6_n_1;
  wire mul_7ns_8ns_15_1_1_U6_n_10;
  wire mul_7ns_8ns_15_1_1_U6_n_11;
  wire mul_7ns_8ns_15_1_1_U6_n_12;
  wire mul_7ns_8ns_15_1_1_U6_n_13;
  wire mul_7ns_8ns_15_1_1_U6_n_14;
  wire mul_7ns_8ns_15_1_1_U6_n_17;
  wire mul_7ns_8ns_15_1_1_U6_n_18;
  wire mul_7ns_8ns_15_1_1_U6_n_19;
  wire mul_7ns_8ns_15_1_1_U6_n_2;
  wire mul_7ns_8ns_15_1_1_U6_n_20;
  wire mul_7ns_8ns_15_1_1_U6_n_21;
  wire mul_7ns_8ns_15_1_1_U6_n_22;
  wire mul_7ns_8ns_15_1_1_U6_n_23;
  wire mul_7ns_8ns_15_1_1_U6_n_26;
  wire mul_7ns_8ns_15_1_1_U6_n_3;
  wire mul_7ns_8ns_15_1_1_U6_n_4;
  wire mul_7ns_8ns_15_1_1_U6_n_5;
  wire mul_7ns_8ns_15_1_1_U6_n_6;
  wire mul_7ns_8ns_15_1_1_U6_n_7;
  wire mul_7ns_8ns_15_1_1_U6_n_8;
  wire mul_7ns_8ns_15_1_1_U6_n_9;
  wire [4:3]p_cast10_fu_780_p1;
  wire [4:3]p_cast10_mid174_fu_796_p1;
  wire [4:3]p_cast10_mid1_fu_826_p1;
  wire [61:0]p_cast_cast_fu_442_p1;
  wire [61:0]p_cast_cast_mid164_fu_570_p1;
  wire [61:0]p_cast_cast_mid1_fu_615_p1;
  wire [14:0]p_mid114_reg_1124;
  wire [1:0]p_mid120_fu_514_p2;
  wire \p_mid120_reg_1081[1]_i_2_n_0 ;
  wire [0:0]p_reg_reg;
  wire p_reg_reg_i_11__0_n_0;
  wire p_reg_reg_i_12__0_n_0;
  wire p_reg_reg_i_13__0_n_0;
  wire p_reg_reg_i_14__0_n_0;
  wire p_reg_reg_i_15__0_n_0;
  wire p_reg_reg_i_16__0_n_0;
  wire p_reg_reg_i_17__0_n_0;
  wire p_reg_reg_i_18_n_0;
  wire pop0;
  wire [1:0]ret_fu_418_p2_0;
  wire ret_fu_418_p2_i_9_n_0;
  wire ret_fu_418_p2_n_100;
  wire ret_fu_418_p2_n_101;
  wire ret_fu_418_p2_n_102;
  wire ret_fu_418_p2_n_103;
  wire ret_fu_418_p2_n_104;
  wire ret_fu_418_p2_n_105;
  wire ret_fu_418_p2_n_91;
  wire ret_fu_418_p2_n_92;
  wire ret_fu_418_p2_n_93;
  wire ret_fu_418_p2_n_94;
  wire ret_fu_418_p2_n_95;
  wire ret_fu_418_p2_n_96;
  wire ret_fu_418_p2_n_97;
  wire ret_fu_418_p2_n_98;
  wire ret_fu_418_p2_n_99;
  wire [6:0]rhs_fu_116;
  wire rhs_fu_1160;
  wire \rhs_fu_116[6]_i_3_n_0 ;
  wire [6:0]select_ln1072_13_fu_520_p3;
  wire [14:7]select_ln1072_2_fu_547_p3;
  wire select_ln1072_7_reg_1068;
  wire \select_ln1072_7_reg_1068[0]_i_10_n_0 ;
  wire \select_ln1072_7_reg_1068[0]_i_1_n_0 ;
  wire \select_ln1072_7_reg_1068[0]_i_3_n_0 ;
  wire \select_ln1072_7_reg_1068[0]_i_4_n_0 ;
  wire \select_ln1072_7_reg_1068[0]_i_5_n_0 ;
  wire \select_ln1072_7_reg_1068[0]_i_6_n_0 ;
  wire \select_ln1072_7_reg_1068[0]_i_7_n_0 ;
  wire \select_ln1072_7_reg_1068[0]_i_8_n_0 ;
  wire \select_ln1072_7_reg_1068[0]_i_9_n_0 ;
  wire \select_ln1072_7_reg_1068_reg[0]_i_2_n_1 ;
  wire \select_ln1072_7_reg_1068_reg[0]_i_2_n_2 ;
  wire \select_ln1072_7_reg_1068_reg[0]_i_2_n_3 ;
  wire [5:0]select_ln1072_8_fu_580_p3;
  wire \select_ln1072_8_reg_1102[6]_i_1_n_0 ;
  wire \select_ln1072_8_reg_1102_reg_n_0_[0] ;
  wire \select_ln1072_8_reg_1102_reg_n_0_[1] ;
  wire \select_ln1072_8_reg_1102_reg_n_0_[2] ;
  wire \select_ln1072_8_reg_1102_reg_n_0_[3] ;
  wire \select_ln1072_8_reg_1102_reg_n_0_[4] ;
  wire \select_ln1072_8_reg_1102_reg_n_0_[5] ;
  wire \select_ln1072_8_reg_1102_reg_n_0_[6] ;
  wire [7:0]select_ln1072_9_fu_812_p3;
  wire [7:0]select_ln1072_9_reg_1167;
  wire select_ln1072_9_reg_11670;
  wire \select_ln1072_9_reg_1167[0]_i_2_n_0 ;
  wire \select_ln1072_9_reg_1167[1]_i_2_n_0 ;
  wire \select_ln1072_9_reg_1167[2]_i_2_n_0 ;
  wire \select_ln1072_9_reg_1167[3]_i_2_n_0 ;
  wire \select_ln1072_9_reg_1167[4]_i_2_n_0 ;
  wire \select_ln1072_9_reg_1167[5]_i_2_n_0 ;
  wire \select_ln1072_9_reg_1167[6]_i_2_n_0 ;
  wire \select_ln1072_9_reg_1167[7]_i_3_n_0 ;
  wire [61:0]sext_ln232_fu_763_p1;
  wire [61:0]sext_ln885_1_fu_705_p1;
  wire [15:2]sext_ln885_2_fu_686_p1;
  wire [1:0]tmp_fu_406_p2_0;
  wire tmp_fu_406_p2_n_104;
  wire tmp_fu_406_p2_n_105;
  wire tmp_mid1_fu_486_p2_n_104;
  wire tmp_mid1_fu_486_p2_n_105;
  wire [61:0]trunc_ln_reg_245;
  wire [61:0]\trunc_ln_reg_245_reg[61] ;
  wire [4:3]zext_ln232_fu_855_p1;
  wire NLW_empty_22_reg_1086_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_empty_22_reg_1086_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_empty_22_reg_1086_reg_OVERFLOW_UNCONNECTED;
  wire NLW_empty_22_reg_1086_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_empty_22_reg_1086_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_empty_22_reg_1086_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_empty_22_reg_1086_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_empty_22_reg_1086_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_empty_22_reg_1086_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_empty_22_reg_1086_reg_P_UNCONNECTED;
  wire [47:0]NLW_empty_22_reg_1086_reg_PCOUT_UNCONNECTED;
  wire NLW_empty_27_reg_1091_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_empty_27_reg_1091_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_empty_27_reg_1091_reg_OVERFLOW_UNCONNECTED;
  wire NLW_empty_27_reg_1091_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_empty_27_reg_1091_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_empty_27_reg_1091_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_empty_27_reg_1091_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_empty_27_reg_1091_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_empty_27_reg_1091_reg_CARRYOUT_UNCONNECTED;
  wire [47:2]NLW_empty_27_reg_1091_reg_P_UNCONNECTED;
  wire [47:0]NLW_empty_27_reg_1091_reg_PCOUT_UNCONNECTED;
  wire NLW_empty_reg_1005_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_empty_reg_1005_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_empty_reg_1005_reg_OVERFLOW_UNCONNECTED;
  wire NLW_empty_reg_1005_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_empty_reg_1005_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_empty_reg_1005_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_empty_reg_1005_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_empty_reg_1005_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_empty_reg_1005_reg_CARRYOUT_UNCONNECTED;
  wire [47:2]NLW_empty_reg_1005_reg_P_UNCONNECTED;
  wire [47:0]NLW_empty_reg_1005_reg_PCOUT_UNCONNECTED;
  wire [1:0]\NLW_gmem_addr_1_reg_1096_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_1_reg_1096_reg[61]_i_1_CO_UNCONNECTED ;
  wire [1:0]\NLW_gmem_addr_2_reg_1141_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_2_reg_1141_reg[61]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_3_reg_1134_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_3_reg_1134_reg[61]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_3_reg_1134_reg[61]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_4_reg_1113_reg[13]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_4_reg_1113_reg[13]_i_3_O_UNCONNECTED ;
  wire [1:0]\NLW_gmem_addr_4_reg_1113_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_4_reg_1113_reg[61]_i_1_CO_UNCONNECTED ;
  wire [1:0]\NLW_gmem_addr_reg_1046_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_reg_1046_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten93_fu_132_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_fu_124_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten_fu_124_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_fu_124_reg[15]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_fu_124_reg[15]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_fu_124_reg[15]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_fu_124_reg[15]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_fu_124_reg[15]_i_9_O_UNCONNECTED ;
  wire NLW_lhs_mid1_reg_1057_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_lhs_mid1_reg_1057_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_lhs_mid1_reg_1057_reg_OVERFLOW_UNCONNECTED;
  wire NLW_lhs_mid1_reg_1057_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_lhs_mid1_reg_1057_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_lhs_mid1_reg_1057_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_lhs_mid1_reg_1057_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_lhs_mid1_reg_1057_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_lhs_mid1_reg_1057_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_lhs_mid1_reg_1057_reg_P_UNCONNECTED;
  wire [47:0]NLW_lhs_mid1_reg_1057_reg_PCOUT_UNCONNECTED;
  wire NLW_lhs_reg_999_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_lhs_reg_999_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_lhs_reg_999_reg_OVERFLOW_UNCONNECTED;
  wire NLW_lhs_reg_999_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_lhs_reg_999_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_lhs_reg_999_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_lhs_reg_999_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_lhs_reg_999_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_lhs_reg_999_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_lhs_reg_999_reg_P_UNCONNECTED;
  wire [47:0]NLW_lhs_reg_999_reg_PCOUT_UNCONNECTED;
  wire NLW_ret_fu_418_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ret_fu_418_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ret_fu_418_p2_OVERFLOW_UNCONNECTED;
  wire NLW_ret_fu_418_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ret_fu_418_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_ret_fu_418_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ret_fu_418_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ret_fu_418_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ret_fu_418_p2_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_ret_fu_418_p2_P_UNCONNECTED;
  wire [47:0]NLW_ret_fu_418_p2_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_select_ln1072_7_reg_1068_reg[0]_i_2_O_UNCONNECTED ;
  wire NLW_tmp_fu_406_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_fu_406_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_fu_406_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_fu_406_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_fu_406_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_fu_406_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_fu_406_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_fu_406_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_fu_406_p2_CARRYOUT_UNCONNECTED;
  wire [47:2]NLW_tmp_fu_406_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_fu_406_p2_PCOUT_UNCONNECTED;
  wire NLW_tmp_mid1_fu_486_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_mid1_fu_486_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_mid1_fu_486_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_mid1_fu_486_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_mid1_fu_486_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_mid1_fu_486_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_mid1_fu_486_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_mid1_fu_486_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_mid1_fu_486_p2_CARRYOUT_UNCONNECTED;
  wire [47:2]NLW_tmp_mid1_fu_486_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_mid1_fu_486_p2_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000000FFFFC800)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(\FSM_sequential_state[1]_i_3_n_0 ),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(p_reg_reg),
        .I4(\FSM_sequential_state[1]_i_4_n_0 ),
        .I5(mem_reg),
        .O(gmem_RREADY));
  LUT6 #(
    .INIT(64'h00000000FFF0FF20)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(\FSM_sequential_state[1]_i_3__0_n_0 ),
        .I1(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\FSM_sequential_state[1]_i_4__0_n_0 ),
        .I4(\FSM_sequential_state_reg[1] ),
        .I5(mem_reg),
        .O(gmem_ARVALID));
  LUT6 #(
    .INIT(64'hFEAA0000AAAA0000)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(\ap_CS_fsm_reg[10]_0 [1]),
        .I1(\ap_CS_fsm_reg[10]_0 [4]),
        .I2(\ap_CS_fsm_reg[10]_0 [3]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(gmem_AWREADY),
        .I5(ap_enable_reg_pp0_iter1),
        .O(gmem_AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAA8A8A8AAAAAA)) 
    \FSM_sequential_state[1]_i_3__0 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .I2(gmem_ARREADY),
        .I3(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\FSM_sequential_state[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hA0F0A0E000000000)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage12),
        .I5(p_reg_reg),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00FE000000000000)) 
    \FSM_sequential_state[1]_i_4__0 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage6),
        .I3(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .I4(gmem_ARREADY),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\FSM_sequential_state[1]_i_4__0_n_0 ));
  FDRE \add_ln232_1_reg_1129_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(add_ln232_1_fu_673_p2[0]),
        .Q(zext_ln232_fu_855_p1[3]),
        .R(1'b0));
  FDRE \add_ln232_1_reg_1129_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(add_ln232_1_fu_673_p2[1]),
        .Q(zext_ln232_fu_855_p1[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \add_ln885_1_reg_1197[17]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(gmem_AWREADY),
        .I2(ap_enable_reg_pp0_iter1),
        .O(E));
  FDRE \add_ln885_1_reg_1197_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(mac_muladd_8s_8s_18s_18_4_1_U8_n_17),
        .Q(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[0]),
        .R(1'b0));
  FDRE \add_ln885_1_reg_1197_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(mac_muladd_8s_8s_18s_18_4_1_U8_n_7),
        .Q(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[10]),
        .R(1'b0));
  FDRE \add_ln885_1_reg_1197_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(mac_muladd_8s_8s_18s_18_4_1_U8_n_6),
        .Q(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[11]),
        .R(1'b0));
  FDRE \add_ln885_1_reg_1197_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(mac_muladd_8s_8s_18s_18_4_1_U8_n_5),
        .Q(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[12]),
        .R(1'b0));
  FDRE \add_ln885_1_reg_1197_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(mac_muladd_8s_8s_18s_18_4_1_U8_n_4),
        .Q(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[13]),
        .R(1'b0));
  FDRE \add_ln885_1_reg_1197_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(mac_muladd_8s_8s_18s_18_4_1_U8_n_3),
        .Q(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[14]),
        .R(1'b0));
  FDRE \add_ln885_1_reg_1197_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(mac_muladd_8s_8s_18s_18_4_1_U8_n_2),
        .Q(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[15]),
        .R(1'b0));
  FDRE \add_ln885_1_reg_1197_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(mac_muladd_8s_8s_18s_18_4_1_U8_n_1),
        .Q(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[16]),
        .R(1'b0));
  FDRE \add_ln885_1_reg_1197_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(mac_muladd_8s_8s_18s_18_4_1_U8_n_0),
        .Q(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[17]),
        .R(1'b0));
  FDRE \add_ln885_1_reg_1197_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(mac_muladd_8s_8s_18s_18_4_1_U8_n_16),
        .Q(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[1]),
        .R(1'b0));
  FDRE \add_ln885_1_reg_1197_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(mac_muladd_8s_8s_18s_18_4_1_U8_n_15),
        .Q(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[2]),
        .R(1'b0));
  FDRE \add_ln885_1_reg_1197_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(mac_muladd_8s_8s_18s_18_4_1_U8_n_14),
        .Q(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[3]),
        .R(1'b0));
  FDRE \add_ln885_1_reg_1197_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(mac_muladd_8s_8s_18s_18_4_1_U8_n_13),
        .Q(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[4]),
        .R(1'b0));
  FDRE \add_ln885_1_reg_1197_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(mac_muladd_8s_8s_18s_18_4_1_U8_n_12),
        .Q(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[5]),
        .R(1'b0));
  FDRE \add_ln885_1_reg_1197_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(mac_muladd_8s_8s_18s_18_4_1_U8_n_11),
        .Q(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[6]),
        .R(1'b0));
  FDRE \add_ln885_1_reg_1197_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(mac_muladd_8s_8s_18s_18_4_1_U8_n_10),
        .Q(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[7]),
        .R(1'b0));
  FDRE \add_ln885_1_reg_1197_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(mac_muladd_8s_8s_18s_18_4_1_U8_n_9),
        .Q(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[8]),
        .R(1'b0));
  FDRE \add_ln885_1_reg_1197_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(mac_muladd_8s_8s_18s_18_4_1_U8_n_8),
        .Q(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFABAAABAAABAA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_CS_fsm_pp0_stage11),
        .I5(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_ready),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'hA8080000)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage11),
        .O(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_ready));
  LUT6 #(
    .INIT(64'hFFFFFFFF45400000)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(p_reg_reg),
        .I1(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage10),
        .I5(\ap_CS_fsm_reg_n_0_[9] ),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h8A800000)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .O(ap_done_reg1));
  LUT5 #(
    .INIT(32'hF044F0F0)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_CS_fsm_pp0_stage10),
        .I3(p_reg_reg),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[11]));
  LUT5 #(
    .INIT(32'h3F2F0020)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_reg_reg),
        .I4(ap_CS_fsm_pp0_stage11),
        .O(ap_NS_fsm[12]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_reg_reg),
        .I4(ap_CS_fsm_pp0_stage12),
        .O(ap_NS_fsm[13]));
  LUT6 #(
    .INIT(64'hAAAAAAAA8A888AAA)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(p_reg_reg),
        .I2(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .O(ap_NS_fsm[14]));
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(p_reg_reg),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(\ap_CS_fsm_reg_n_0_[14] ),
        .O(ap_NS_fsm[15]));
  LUT5 #(
    .INIT(32'hCF88CC88)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(gmem_AWREADY),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hF444F0F0)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(gmem_WREADY),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(gmem_AWREADY),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF45400000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(gmem_ARREADY),
        .I1(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg[7]_0 [0]),
        .I5(ce35_out),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'hF044F0F0)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(\ap_CS_fsm_reg[7]_0 [0]),
        .I3(gmem_ARREADY),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_block_pp0_stage4_1100114_out),
        .I2(ap_CS_fsm_pp0_stage4),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_block_pp0_stage4_1100114_out),
        .I2(ap_CS_fsm_pp0_stage5),
        .O(ap_NS_fsm[6]));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(gmem_BVALID),
        .I1(\ap_CS_fsm_reg[7]_0 [1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_block_pp0_stage4_1100114_out),
        .I4(ap_CS_fsm_pp0_stage6),
        .O(ap_NS_fsm[7]));
  LUT5 #(
    .INIT(32'hFFA2A2A2)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\ap_CS_fsm_reg[7]_0 [1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(gmem_BVALID),
        .I3(ap_block_pp0_stage4_1100114_out),
        .I4(ap_CS_fsm_pp0_stage8),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I3(gmem_ARREADY),
        .I4(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .O(ap_block_pp0_stage4_1100114_out));
  LUT6 #(
    .INIT(64'hA8AAA8A8A8AAAAAA)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .I2(gmem_ARREADY),
        .I3(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg[7]_0 [0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(\ap_CS_fsm_reg[7]_0 [1]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h20A0)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter0_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_reg_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h008A8A8A80808080)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter10),
        .I3(gmem_BVALID),
        .I4(\ap_CS_fsm_reg[7]_0 [1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[0]_i_1 
       (.I0(\data_p2[0]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[0]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[0]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [0]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[0]_i_1__0 
       (.I0(trunc_ln_reg_245[0]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [0]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[0]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[0]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [0]),
        .I4(gmem_addr_2_reg_1141[0]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[10]_i_1 
       (.I0(\data_p2[10]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[10]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[10]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [10]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[10]_i_1__0 
       (.I0(trunc_ln_reg_245[10]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [10]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[10]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[10]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [10]),
        .I4(gmem_addr_2_reg_1141[10]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[11]_i_1 
       (.I0(\data_p2[11]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[11]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[11]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [11]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[11]_i_1__0 
       (.I0(trunc_ln_reg_245[11]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [11]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[11]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[11]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [11]),
        .I4(gmem_addr_2_reg_1141[11]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[12]_i_1 
       (.I0(\data_p2[12]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[12]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[12]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [12]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[12]_i_1__0 
       (.I0(trunc_ln_reg_245[12]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [12]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[12]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[12]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [12]),
        .I4(gmem_addr_2_reg_1141[12]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[13]_i_1 
       (.I0(\data_p2[13]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[13]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[13]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [13]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[13]_i_1__0 
       (.I0(trunc_ln_reg_245[13]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [13]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[13]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[13]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [13]),
        .I4(gmem_addr_2_reg_1141[13]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[14]_i_1 
       (.I0(\data_p2[14]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[14]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[14]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [14]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[14]_i_1__0 
       (.I0(trunc_ln_reg_245[14]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [14]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[14]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[14]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [14]),
        .I4(gmem_addr_2_reg_1141[14]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[15]_i_1 
       (.I0(\data_p2[15]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[15]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[15]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [15]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[15]_i_1__0 
       (.I0(trunc_ln_reg_245[15]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [15]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[15]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[15]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [15]),
        .I4(gmem_addr_2_reg_1141[15]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[16]_i_1 
       (.I0(\data_p2[16]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[16]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[16]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [16]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[16]_i_1__0 
       (.I0(trunc_ln_reg_245[16]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [16]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[16]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[16]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [16]),
        .I4(gmem_addr_2_reg_1141[16]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[17]_i_1 
       (.I0(\data_p2[17]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[17]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[17]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [17]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[17]_i_1__0 
       (.I0(trunc_ln_reg_245[17]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [17]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[17]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[17]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [17]),
        .I4(gmem_addr_2_reg_1141[17]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[18]_i_1 
       (.I0(\data_p2[18]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[18]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[18]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [18]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[18]_i_1__0 
       (.I0(trunc_ln_reg_245[18]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [18]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[18]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[18]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [18]),
        .I4(gmem_addr_2_reg_1141[18]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[19]_i_1 
       (.I0(\data_p2[19]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[19]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[19]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [19]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[19]_i_1__0 
       (.I0(trunc_ln_reg_245[19]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [19]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[19]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[19]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [19]),
        .I4(gmem_addr_2_reg_1141[19]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[1]_i_1 
       (.I0(\data_p2[1]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[1]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[1]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [1]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[1]_i_1__0 
       (.I0(trunc_ln_reg_245[1]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [1]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[1]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[1]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [1]),
        .I4(gmem_addr_2_reg_1141[1]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[20]_i_1 
       (.I0(\data_p2[20]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[20]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[20]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [20]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[20]_i_1__0 
       (.I0(trunc_ln_reg_245[20]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [20]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[20]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[20]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [20]),
        .I4(gmem_addr_2_reg_1141[20]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[21]_i_1 
       (.I0(\data_p2[21]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[21]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[21]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [21]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[21]_i_1__0 
       (.I0(trunc_ln_reg_245[21]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [21]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[21]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[21]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [21]),
        .I4(gmem_addr_2_reg_1141[21]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[22]_i_1 
       (.I0(\data_p2[22]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[22]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[22]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [22]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[22]_i_1__0 
       (.I0(trunc_ln_reg_245[22]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [22]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[22]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[22]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [22]),
        .I4(gmem_addr_2_reg_1141[22]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[23]_i_1 
       (.I0(\data_p2[23]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[23]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[23]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [23]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[23]_i_1__0 
       (.I0(trunc_ln_reg_245[23]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [23]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[23]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[23]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [23]),
        .I4(gmem_addr_2_reg_1141[23]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[24]_i_1 
       (.I0(\data_p2[24]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[24]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[24]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [24]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[24]_i_1__0 
       (.I0(trunc_ln_reg_245[24]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [24]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[24]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[24]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [24]),
        .I4(gmem_addr_2_reg_1141[24]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[25]_i_1 
       (.I0(\data_p2[25]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[25]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[25]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [25]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[25]_i_1__0 
       (.I0(trunc_ln_reg_245[25]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [25]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[25]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[25]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [25]),
        .I4(gmem_addr_2_reg_1141[25]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[26]_i_1 
       (.I0(\data_p2[26]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[26]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[26]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [26]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[26]_i_1__0 
       (.I0(trunc_ln_reg_245[26]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [26]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[26]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[26]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [26]),
        .I4(gmem_addr_2_reg_1141[26]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[27]_i_1 
       (.I0(\data_p2[27]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[27]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[27]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [27]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[27]_i_1__0 
       (.I0(trunc_ln_reg_245[27]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [27]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[27]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[27]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [27]),
        .I4(gmem_addr_2_reg_1141[27]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[28]_i_1 
       (.I0(\data_p2[28]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[28]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[28]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [28]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[28]_i_1__0 
       (.I0(trunc_ln_reg_245[28]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [28]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[28]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[28]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [28]),
        .I4(gmem_addr_2_reg_1141[28]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[29]_i_1 
       (.I0(\data_p2[29]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[29]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[29]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [29]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[29]_i_1__0 
       (.I0(trunc_ln_reg_245[29]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [29]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[29]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[29]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [29]),
        .I4(gmem_addr_2_reg_1141[29]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[2]_i_1 
       (.I0(\data_p2[2]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[2]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[2]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [2]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[2]_i_1__0 
       (.I0(trunc_ln_reg_245[2]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [2]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[2]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[2]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [2]),
        .I4(gmem_addr_2_reg_1141[2]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[30]_i_1 
       (.I0(\data_p2[30]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[30]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[30]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [30]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[30]_i_1__0 
       (.I0(trunc_ln_reg_245[30]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [30]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[30]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[30]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [30]),
        .I4(gmem_addr_2_reg_1141[30]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[31]_i_1 
       (.I0(\data_p2[31]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[31]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[31]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [31]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[31]_i_1__1 
       (.I0(trunc_ln_reg_245[31]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [31]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[31]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[31]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [31]),
        .I4(gmem_addr_2_reg_1141[31]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[32]_i_1 
       (.I0(\data_p2[32]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[32]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[32]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [32]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[32]_i_1__0 
       (.I0(trunc_ln_reg_245[32]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [32]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [32]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[32]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[32]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [32]),
        .I4(gmem_addr_2_reg_1141[32]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[32]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[33]_i_1 
       (.I0(\data_p2[33]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[33]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[33]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [33]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[33]_i_1__0 
       (.I0(trunc_ln_reg_245[33]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [33]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [33]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[33]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[33]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [33]),
        .I4(gmem_addr_2_reg_1141[33]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[34]_i_1 
       (.I0(\data_p2[34]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[34]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[34]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [34]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[34]_i_1__0 
       (.I0(trunc_ln_reg_245[34]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [34]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [34]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[34]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[34]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [34]),
        .I4(gmem_addr_2_reg_1141[34]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[34]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[35]_i_1 
       (.I0(\data_p2[35]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[35]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[35]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [35]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[35]_i_1__0 
       (.I0(trunc_ln_reg_245[35]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [35]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [35]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[35]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[35]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [35]),
        .I4(gmem_addr_2_reg_1141[35]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[35]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[36]_i_1 
       (.I0(\data_p2[36]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[36]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[36]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [36]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[36]_i_1__0 
       (.I0(trunc_ln_reg_245[36]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [36]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [36]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[36]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[36]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [36]),
        .I4(gmem_addr_2_reg_1141[36]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[36]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[37]_i_1 
       (.I0(\data_p2[37]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[37]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[37]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [37]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[37]_i_1__0 
       (.I0(trunc_ln_reg_245[37]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [37]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [37]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[37]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[37]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [37]),
        .I4(gmem_addr_2_reg_1141[37]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[37]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[38]_i_1 
       (.I0(\data_p2[38]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[38]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[38]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [38]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[38]_i_1__0 
       (.I0(trunc_ln_reg_245[38]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [38]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [38]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[38]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[38]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [38]),
        .I4(gmem_addr_2_reg_1141[38]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[38]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[39]_i_1 
       (.I0(\data_p2[39]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[39]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[39]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [39]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[39]_i_1__0 
       (.I0(trunc_ln_reg_245[39]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [39]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [39]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[39]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[39]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [39]),
        .I4(gmem_addr_2_reg_1141[39]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[39]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[3]_i_1 
       (.I0(\data_p2[3]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[3]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[3]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [3]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[3]_i_1__0 
       (.I0(trunc_ln_reg_245[3]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [3]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[3]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[3]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [3]),
        .I4(gmem_addr_2_reg_1141[3]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[40]_i_1 
       (.I0(\data_p2[40]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[40]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[40]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [40]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[40]_i_1__0 
       (.I0(trunc_ln_reg_245[40]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [40]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [40]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[40]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[40]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [40]),
        .I4(gmem_addr_2_reg_1141[40]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[40]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[41]_i_1 
       (.I0(\data_p2[41]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[41]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[41]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [41]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[41]_i_1__0 
       (.I0(trunc_ln_reg_245[41]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [41]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [41]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[41]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[41]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [41]),
        .I4(gmem_addr_2_reg_1141[41]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[41]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[42]_i_1 
       (.I0(\data_p2[42]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[42]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[42]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [42]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[42]_i_1__0 
       (.I0(trunc_ln_reg_245[42]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [42]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [42]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[42]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[42]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [42]),
        .I4(gmem_addr_2_reg_1141[42]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[42]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[43]_i_1 
       (.I0(\data_p2[43]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[43]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[43]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [43]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[43]_i_1__0 
       (.I0(trunc_ln_reg_245[43]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [43]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [43]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[43]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[43]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [43]),
        .I4(gmem_addr_2_reg_1141[43]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[43]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[44]_i_1 
       (.I0(\data_p2[44]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[44]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[44]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [44]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[44]_i_1__0 
       (.I0(trunc_ln_reg_245[44]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [44]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [44]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[44]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[44]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [44]),
        .I4(gmem_addr_2_reg_1141[44]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[44]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[45]_i_1 
       (.I0(\data_p2[45]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[45]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[45]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [45]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[45]_i_1__0 
       (.I0(trunc_ln_reg_245[45]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [45]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [45]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[45]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[45]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [45]),
        .I4(gmem_addr_2_reg_1141[45]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[45]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[46]_i_1 
       (.I0(\data_p2[46]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[46]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[46]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [46]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[46]_i_1__0 
       (.I0(trunc_ln_reg_245[46]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [46]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [46]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[46]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[46]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [46]),
        .I4(gmem_addr_2_reg_1141[46]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[46]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[47]_i_1 
       (.I0(\data_p2[47]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[47]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[47]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [47]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[47]_i_1__0 
       (.I0(trunc_ln_reg_245[47]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [47]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [47]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[47]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[47]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [47]),
        .I4(gmem_addr_2_reg_1141[47]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[47]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[48]_i_1 
       (.I0(\data_p2[48]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[48]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[48]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [48]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[48]_i_1__0 
       (.I0(trunc_ln_reg_245[48]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [48]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [48]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[48]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[48]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [48]),
        .I4(gmem_addr_2_reg_1141[48]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[48]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[49]_i_1 
       (.I0(\data_p2[49]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[49]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[49]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [49]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[49]_i_1__0 
       (.I0(trunc_ln_reg_245[49]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [49]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [49]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[49]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[49]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [49]),
        .I4(gmem_addr_2_reg_1141[49]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[49]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[4]_i_1 
       (.I0(\data_p2[4]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[4]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[4]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [4]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[4]_i_1__0 
       (.I0(trunc_ln_reg_245[4]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [4]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[4]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[4]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [4]),
        .I4(gmem_addr_2_reg_1141[4]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[50]_i_1 
       (.I0(\data_p2[50]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[50]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[50]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [50]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[50]_i_1__0 
       (.I0(trunc_ln_reg_245[50]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [50]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [50]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[50]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[50]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [50]),
        .I4(gmem_addr_2_reg_1141[50]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[50]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[51]_i_1 
       (.I0(\data_p2[51]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[51]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[51]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [51]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[51]_i_1__0 
       (.I0(trunc_ln_reg_245[51]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [51]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [51]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[51]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[51]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [51]),
        .I4(gmem_addr_2_reg_1141[51]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[51]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[52]_i_1 
       (.I0(\data_p2[52]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[52]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[52]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [52]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[52]_i_1__0 
       (.I0(trunc_ln_reg_245[52]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [52]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [52]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[52]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[52]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [52]),
        .I4(gmem_addr_2_reg_1141[52]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[52]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[53]_i_1 
       (.I0(\data_p2[53]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[53]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[53]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [53]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[53]_i_1__0 
       (.I0(trunc_ln_reg_245[53]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [53]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [53]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[53]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[53]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [53]),
        .I4(gmem_addr_2_reg_1141[53]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[53]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[54]_i_1 
       (.I0(\data_p2[54]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[54]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[54]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [54]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[54]_i_1__0 
       (.I0(trunc_ln_reg_245[54]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [54]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [54]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[54]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[54]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [54]),
        .I4(gmem_addr_2_reg_1141[54]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[54]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[55]_i_1 
       (.I0(\data_p2[55]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[55]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[55]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [55]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[55]_i_1__0 
       (.I0(trunc_ln_reg_245[55]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [55]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [55]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[55]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[55]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [55]),
        .I4(gmem_addr_2_reg_1141[55]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[55]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[56]_i_1 
       (.I0(\data_p2[56]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[56]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[56]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [56]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[56]_i_1__0 
       (.I0(trunc_ln_reg_245[56]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [56]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [56]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[56]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[56]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [56]),
        .I4(gmem_addr_2_reg_1141[56]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[56]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[57]_i_1 
       (.I0(\data_p2[57]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[57]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[57]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [57]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[57]_i_1__0 
       (.I0(trunc_ln_reg_245[57]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [57]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [57]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[57]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[57]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [57]),
        .I4(gmem_addr_2_reg_1141[57]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[57]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[58]_i_1 
       (.I0(\data_p2[58]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[58]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[58]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [58]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[58]_i_1__0 
       (.I0(trunc_ln_reg_245[58]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [58]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [58]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[58]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[58]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [58]),
        .I4(gmem_addr_2_reg_1141[58]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[58]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[59]_i_1 
       (.I0(\data_p2[59]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[59]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[59]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [59]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[59]_i_1__0 
       (.I0(trunc_ln_reg_245[59]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [59]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [59]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[59]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[59]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [59]),
        .I4(gmem_addr_2_reg_1141[59]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[59]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[5]_i_1 
       (.I0(\data_p2[5]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[5]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[5]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [5]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[5]_i_1__0 
       (.I0(trunc_ln_reg_245[5]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [5]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[5]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[5]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [5]),
        .I4(gmem_addr_2_reg_1141[5]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[60]_i_1 
       (.I0(\data_p2[60]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[60]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[60]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [60]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[60]_i_1__0 
       (.I0(trunc_ln_reg_245[60]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [60]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [60]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[60]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[60]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [60]),
        .I4(gmem_addr_2_reg_1141[60]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[60]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[61]_i_1__0 
       (.I0(trunc_ln_reg_245[61]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [61]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [61]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[61]_i_2 
       (.I0(\data_p2[61]_i_3_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[61]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[61]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [61]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[61]_i_3 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[61]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [61]),
        .I4(gmem_addr_2_reg_1141[61]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[61]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00FF01)) 
    \data_p2[61]_i_4 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(ap_block_pp0_stage4_1100114_out),
        .O(\data_p2[61]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \data_p2[61]_i_5 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(ap_block_pp0_stage4_1100114_out),
        .O(\data_p2[61]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \data_p2[61]_i_6 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(ap_block_pp0_stage4_1100114_out),
        .I4(ap_CS_fsm_pp0_stage6),
        .O(\data_p2[61]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \data_p2[61]_i_7 
       (.I0(ap_block_pp0_stage4_1100114_out),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .O(\data_p2[61]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \data_p2[61]_i_8 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_block_pp0_stage4_1100114_out),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .O(\data_p2[61]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC80808000)) 
    \data_p2[68]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(gmem_AWREADY),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .I5(\ap_CS_fsm_reg[10]_0 [1]),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[6]_i_1 
       (.I0(\data_p2[6]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[6]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[6]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [6]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[6]_i_1__0 
       (.I0(trunc_ln_reg_245[6]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [6]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[6]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[6]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [6]),
        .I4(gmem_addr_2_reg_1141[6]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[7]_i_1 
       (.I0(\data_p2[7]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[7]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[7]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [7]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[7]_i_1__0 
       (.I0(trunc_ln_reg_245[7]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [7]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[7]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[7]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [7]),
        .I4(gmem_addr_2_reg_1141[7]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[8]_i_1 
       (.I0(\data_p2[8]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[8]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[8]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [8]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[8]_i_1__0 
       (.I0(trunc_ln_reg_245[8]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [8]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[8]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[8]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [8]),
        .I4(gmem_addr_2_reg_1141[8]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_p2[9]_i_1 
       (.I0(\data_p2[9]_i_2_n_0 ),
        .I1(\data_p2[61]_i_4_n_0 ),
        .I2(gmem_addr_reg_1046[9]),
        .I3(\data_p2[61]_i_5_n_0 ),
        .I4(gmem_addr_1_reg_1096[9]),
        .O(\gmem_addr_reg_1046_reg[61]_0 [9]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \data_p2[9]_i_1__0 
       (.I0(trunc_ln_reg_245[9]),
        .I1(\ap_CS_fsm_reg[10]_0 [1]),
        .I2(\gmem_addr_3_reg_1134_reg[61]_0 [9]),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\trunc_ln_reg_245_reg[61] [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[9]_i_2 
       (.I0(\data_p2[61]_i_6_n_0 ),
        .I1(gmem_addr_4_reg_1113[9]),
        .I2(\data_p2[61]_i_7_n_0 ),
        .I3(\gmem_addr_3_reg_1134_reg[61]_0 [9]),
        .I4(gmem_addr_2_reg_1141[9]),
        .I5(\data_p2[61]_i_8_n_0 ),
        .O(\data_p2[9]_i_2_n_0 ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    empty_22_reg_1086_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_empty_22_reg_1086_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\k_fu_120_reg_n_0_[6] ,\k_fu_120_reg_n_0_[5] ,\k_fu_120_reg_n_0_[4] ,\k_fu_120_reg_n_0_[3] ,\k_fu_120_reg_n_0_[2] ,\k_fu_120_reg_n_0_[1] ,\k_fu_120_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_empty_22_reg_1086_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_empty_22_reg_1086_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_empty_22_reg_1086_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\ap_CS_fsm_reg[10]_0 [0]),
        .CEA2(ap_CS_fsm_pp0_stage0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ce35_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ce1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_empty_22_reg_1086_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_empty_22_reg_1086_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_empty_22_reg_1086_reg_P_UNCONNECTED[47:15],empty_22_reg_1086_reg_n_91,empty_22_reg_1086_reg_n_92,empty_22_reg_1086_reg_n_93,empty_22_reg_1086_reg_n_94,empty_22_reg_1086_reg_n_95,empty_22_reg_1086_reg_n_96,empty_22_reg_1086_reg_n_97,empty_22_reg_1086_reg_n_98,empty_22_reg_1086_reg_n_99,empty_22_reg_1086_reg_n_100,empty_22_reg_1086_reg_n_101,empty_22_reg_1086_reg_n_102,empty_22_reg_1086_reg_n_103,empty_22_reg_1086_reg_n_104,empty_22_reg_1086_reg_n_105}),
        .PATTERNBDETECT(NLW_empty_22_reg_1086_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_empty_22_reg_1086_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_empty_22_reg_1086_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_empty_22_reg_1086_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFF1D0000)) 
    empty_22_reg_1086_reg_i_1
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I3(gmem_ARREADY),
        .I4(\ap_CS_fsm_reg[7]_0 [0]),
        .O(ce1));
  LUT6 #(
    .INIT(64'hFFFF96FF00009600)) 
    \empty_25_reg_1052[0]_i_1 
       (.I0(\k_fu_120_reg_n_0_[0] ),
        .I1(empty_reg_1005_reg_n_105),
        .I2(empty_34_reg_251[0]),
        .I3(ce35_out),
        .I4(icmp_ln1072_3_reg_1014),
        .I5(p_cast10_fu_780_p1[3]),
        .O(\empty_25_reg_1052[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h17E8FFFF17E80000)) 
    \empty_25_reg_1052[1]_i_1 
       (.I0(empty_34_reg_251[0]),
        .I1(empty_reg_1005_reg_n_105),
        .I2(\k_fu_120_reg_n_0_[0] ),
        .I3(\empty_25_reg_1052[1]_i_2_n_0 ),
        .I4(empty_25_reg_10520),
        .I5(p_cast10_fu_780_p1[4]),
        .O(\empty_25_reg_1052[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \empty_25_reg_1052[1]_i_2 
       (.I0(\k_fu_120_reg_n_0_[1] ),
        .I1(empty_34_reg_251[1]),
        .I2(empty_reg_1005_reg_n_104),
        .O(\empty_25_reg_1052[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h008A)) 
    \empty_25_reg_1052[1]_i_3 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(gmem_WREADY),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1072_3_reg_1014),
        .O(empty_25_reg_10520));
  FDRE \empty_25_reg_1052_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_25_reg_1052[0]_i_1_n_0 ),
        .Q(p_cast10_fu_780_p1[3]),
        .R(1'b0));
  FDRE \empty_25_reg_1052_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_25_reg_1052[1]_i_1_n_0 ),
        .Q(p_cast10_fu_780_p1[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \empty_26_reg_1152[0]_i_1 
       (.I0(gmem_addr_read_reg_1147[24]),
        .I1(gmem_addr_read_reg_1147[8]),
        .I2(p_cast10_fu_780_p1[3]),
        .I3(gmem_addr_read_reg_1147[16]),
        .I4(p_cast10_fu_780_p1[4]),
        .I5(gmem_addr_read_reg_1147[0]),
        .O(empty_26_fu_784_p2[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \empty_26_reg_1152[1]_i_1 
       (.I0(gmem_addr_read_reg_1147[25]),
        .I1(gmem_addr_read_reg_1147[9]),
        .I2(p_cast10_fu_780_p1[3]),
        .I3(gmem_addr_read_reg_1147[17]),
        .I4(p_cast10_fu_780_p1[4]),
        .I5(gmem_addr_read_reg_1147[1]),
        .O(empty_26_fu_784_p2[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \empty_26_reg_1152[2]_i_1 
       (.I0(gmem_addr_read_reg_1147[26]),
        .I1(gmem_addr_read_reg_1147[10]),
        .I2(p_cast10_fu_780_p1[3]),
        .I3(gmem_addr_read_reg_1147[18]),
        .I4(p_cast10_fu_780_p1[4]),
        .I5(gmem_addr_read_reg_1147[2]),
        .O(empty_26_fu_784_p2[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \empty_26_reg_1152[3]_i_1 
       (.I0(gmem_addr_read_reg_1147[27]),
        .I1(gmem_addr_read_reg_1147[11]),
        .I2(p_cast10_fu_780_p1[3]),
        .I3(gmem_addr_read_reg_1147[19]),
        .I4(p_cast10_fu_780_p1[4]),
        .I5(gmem_addr_read_reg_1147[3]),
        .O(empty_26_fu_784_p2[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \empty_26_reg_1152[4]_i_1 
       (.I0(gmem_addr_read_reg_1147[28]),
        .I1(gmem_addr_read_reg_1147[12]),
        .I2(p_cast10_fu_780_p1[3]),
        .I3(gmem_addr_read_reg_1147[20]),
        .I4(p_cast10_fu_780_p1[4]),
        .I5(gmem_addr_read_reg_1147[4]),
        .O(empty_26_fu_784_p2[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \empty_26_reg_1152[5]_i_1 
       (.I0(gmem_addr_read_reg_1147[29]),
        .I1(gmem_addr_read_reg_1147[13]),
        .I2(p_cast10_fu_780_p1[3]),
        .I3(gmem_addr_read_reg_1147[21]),
        .I4(p_cast10_fu_780_p1[4]),
        .I5(gmem_addr_read_reg_1147[5]),
        .O(empty_26_fu_784_p2[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \empty_26_reg_1152[6]_i_1 
       (.I0(gmem_addr_read_reg_1147[30]),
        .I1(gmem_addr_read_reg_1147[14]),
        .I2(p_cast10_fu_780_p1[3]),
        .I3(gmem_addr_read_reg_1147[22]),
        .I4(p_cast10_fu_780_p1[4]),
        .I5(gmem_addr_read_reg_1147[6]),
        .O(empty_26_fu_784_p2[6]));
  LUT6 #(
    .INIT(64'h00000000FB000000)) 
    \empty_26_reg_1152[7]_i_1 
       (.I0(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(p_reg_reg),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(select_ln1072_7_reg_1068),
        .I5(icmp_ln1072_3_reg_1014),
        .O(empty_26_reg_11520));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \empty_26_reg_1152[7]_i_2 
       (.I0(gmem_addr_read_reg_1147[31]),
        .I1(gmem_addr_read_reg_1147[15]),
        .I2(p_cast10_fu_780_p1[3]),
        .I3(gmem_addr_read_reg_1147[23]),
        .I4(p_cast10_fu_780_p1[4]),
        .I5(gmem_addr_read_reg_1147[7]),
        .O(empty_26_fu_784_p2[7]));
  FDRE \empty_26_reg_1152_reg[0] 
       (.C(ap_clk),
        .CE(empty_26_reg_11520),
        .D(empty_26_fu_784_p2[0]),
        .Q(empty_26_reg_1152[0]),
        .R(1'b0));
  FDRE \empty_26_reg_1152_reg[1] 
       (.C(ap_clk),
        .CE(empty_26_reg_11520),
        .D(empty_26_fu_784_p2[1]),
        .Q(empty_26_reg_1152[1]),
        .R(1'b0));
  FDRE \empty_26_reg_1152_reg[2] 
       (.C(ap_clk),
        .CE(empty_26_reg_11520),
        .D(empty_26_fu_784_p2[2]),
        .Q(empty_26_reg_1152[2]),
        .R(1'b0));
  FDRE \empty_26_reg_1152_reg[3] 
       (.C(ap_clk),
        .CE(empty_26_reg_11520),
        .D(empty_26_fu_784_p2[3]),
        .Q(empty_26_reg_1152[3]),
        .R(1'b0));
  FDRE \empty_26_reg_1152_reg[4] 
       (.C(ap_clk),
        .CE(empty_26_reg_11520),
        .D(empty_26_fu_784_p2[4]),
        .Q(empty_26_reg_1152[4]),
        .R(1'b0));
  FDRE \empty_26_reg_1152_reg[5] 
       (.C(ap_clk),
        .CE(empty_26_reg_11520),
        .D(empty_26_fu_784_p2[5]),
        .Q(empty_26_reg_1152[5]),
        .R(1'b0));
  FDRE \empty_26_reg_1152_reg[6] 
       (.C(ap_clk),
        .CE(empty_26_reg_11520),
        .D(empty_26_fu_784_p2[6]),
        .Q(empty_26_reg_1152[6]),
        .R(1'b0));
  FDRE \empty_26_reg_1152_reg[7] 
       (.C(ap_clk),
        .CE(empty_26_reg_11520),
        .D(empty_26_fu_784_p2[7]),
        .Q(empty_26_reg_1152[7]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    empty_27_reg_1091_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_empty_27_reg_1091_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\k_fu_120_reg_n_0_[6] ,\k_fu_120_reg_n_0_[5] ,\k_fu_120_reg_n_0_[4] ,\k_fu_120_reg_n_0_[3] ,\k_fu_120_reg_n_0_[2] ,\k_fu_120_reg_n_0_[1] ,\k_fu_120_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_empty_27_reg_1091_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_empty_27_reg_1091_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_empty_27_reg_1091_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\ap_CS_fsm_reg[10]_0 [0]),
        .CEA2(ap_CS_fsm_pp0_stage0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ce35_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(empty_27_reg_10910),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_empty_27_reg_1091_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_empty_27_reg_1091_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_empty_27_reg_1091_reg_P_UNCONNECTED[47:2],empty_27_reg_1091_reg_n_104,empty_27_reg_1091_reg_n_105}),
        .PATTERNBDETECT(NLW_empty_27_reg_1091_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_empty_27_reg_1091_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_empty_27_reg_1091_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_empty_27_reg_1091_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h4444444400044404)) 
    empty_27_reg_1091_reg_i_2
       (.I0(empty_27_reg_1091_reg_i_3_n_0),
        .I1(\ap_CS_fsm_reg[7]_0 [0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I5(gmem_ARREADY),
        .O(empty_27_reg_10910));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_27_reg_1091_reg_i_3
       (.I0(icmp_ln1072_3_reg_1014),
        .I1(select_ln1072_7_reg_1068),
        .O(empty_27_reg_1091_reg_i_3_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    empty_reg_1005_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_14,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_15,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_16,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_17,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_18,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_19,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_20}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_empty_reg_1005_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({lhs_mid1_reg_1057_reg_0[0],lhs_mid1_reg_1057_reg_0[0],lhs_mid1_reg_1057_reg_0[0],lhs_mid1_reg_1057_reg_0[0],lhs_mid1_reg_1057_reg_0[0],lhs_mid1_reg_1057_reg_0[0],lhs_mid1_reg_1057_reg_0[0],empty_reg_1005_reg_0,empty_reg_1005_reg_0,empty_reg_1005_reg_0,empty_reg_1005_reg_0,B[6:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_empty_reg_1005_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_empty_reg_1005_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_empty_reg_1005_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(i_fu_12807_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[10]_0 [0]),
        .CEB2(ap_CS_fsm_pp0_stage0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ce3),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_empty_reg_1005_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_empty_reg_1005_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_empty_reg_1005_reg_P_UNCONNECTED[47:2],empty_reg_1005_reg_n_104,empty_reg_1005_reg_n_105}),
        .PATTERNBDETECT(NLW_empty_reg_1005_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_empty_reg_1005_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_empty_reg_1005_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(i_fu_1280),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_empty_reg_1005_reg_UNDERFLOW_UNCONNECTED));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(\indvar_flatten_fu_124_reg[15]_i_4_n_2 ),
        .D(D),
        .Q({ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage0}),
        .SR(SR),
        .add_ln20_reg_10260(add_ln20_reg_10260),
        .\ap_CS_fsm_reg[0] (i_fu_1280),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10]_0 [4:3]),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_loop_init_int_reg_0(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .ap_loop_init_int_reg_1(p_reg_reg),
        .ap_rst_n(ap_rst_n),
        .ce3(ce3),
        .grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .indvar_flatten_fu_124(indvar_flatten_fu_124),
        .\indvar_flatten_fu_124_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\indvar_flatten_fu_124_reg[0]_0 (\indvar_flatten_fu_124_reg_n_0_[0] ),
        .\indvar_flatten_fu_124_reg[0]_1 (\indvar_flatten_fu_124_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF1D0000)) 
    \gmem_addr_1_read_reg_1157[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I3(p_reg_reg),
        .I4(ap_CS_fsm_pp0_stage11),
        .I5(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .O(gmem_addr_1_read_reg_11570));
  FDRE \gmem_addr_1_read_reg_1157_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [0]),
        .Q(gmem_addr_1_read_reg_1157[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [10]),
        .Q(gmem_addr_1_read_reg_1157[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [11]),
        .Q(gmem_addr_1_read_reg_1157[11]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [12]),
        .Q(gmem_addr_1_read_reg_1157[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [13]),
        .Q(gmem_addr_1_read_reg_1157[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [14]),
        .Q(gmem_addr_1_read_reg_1157[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [15]),
        .Q(gmem_addr_1_read_reg_1157[15]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [16]),
        .Q(gmem_addr_1_read_reg_1157[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [17]),
        .Q(gmem_addr_1_read_reg_1157[17]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [18]),
        .Q(gmem_addr_1_read_reg_1157[18]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [19]),
        .Q(gmem_addr_1_read_reg_1157[19]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [1]),
        .Q(gmem_addr_1_read_reg_1157[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [20]),
        .Q(gmem_addr_1_read_reg_1157[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [21]),
        .Q(gmem_addr_1_read_reg_1157[21]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [22]),
        .Q(gmem_addr_1_read_reg_1157[22]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [23]),
        .Q(gmem_addr_1_read_reg_1157[23]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [24]),
        .Q(gmem_addr_1_read_reg_1157[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [25]),
        .Q(gmem_addr_1_read_reg_1157[25]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [26]),
        .Q(gmem_addr_1_read_reg_1157[26]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [27]),
        .Q(gmem_addr_1_read_reg_1157[27]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [28]),
        .Q(gmem_addr_1_read_reg_1157[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [29]),
        .Q(gmem_addr_1_read_reg_1157[29]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [2]),
        .Q(gmem_addr_1_read_reg_1157[2]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [30]),
        .Q(gmem_addr_1_read_reg_1157[30]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [31]),
        .Q(gmem_addr_1_read_reg_1157[31]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [3]),
        .Q(gmem_addr_1_read_reg_1157[3]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [4]),
        .Q(gmem_addr_1_read_reg_1157[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [5]),
        .Q(gmem_addr_1_read_reg_1157[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [6]),
        .Q(gmem_addr_1_read_reg_1157[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [7]),
        .Q(gmem_addr_1_read_reg_1157[7]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [8]),
        .Q(gmem_addr_1_read_reg_1157[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1157_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_11570),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [9]),
        .Q(gmem_addr_1_read_reg_1157[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_1_reg_1096[13]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [12]),
        .O(\gmem_addr_1_reg_1096[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[13]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [12]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [13]),
        .O(\gmem_addr_1_reg_1096[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1096[13]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [12]),
        .I1(lhs_mid1_reg_1057_reg_n_91),
        .O(\gmem_addr_1_reg_1096[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1096[13]_i_5 
       (.I0(lhs_mid1_reg_1057_reg_n_92),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [11]),
        .O(\gmem_addr_1_reg_1096[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1096[13]_i_6 
       (.I0(lhs_mid1_reg_1057_reg_n_93),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [10]),
        .O(\gmem_addr_1_reg_1096[13]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[17]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [16]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [17]),
        .O(\gmem_addr_1_reg_1096[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[17]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [15]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [16]),
        .O(\gmem_addr_1_reg_1096[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[17]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [14]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [15]),
        .O(\gmem_addr_1_reg_1096[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[17]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [13]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [14]),
        .O(\gmem_addr_1_reg_1096[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1096[1]_i_2 
       (.I0(lhs_mid1_reg_1057_reg_n_102),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [1]),
        .O(\gmem_addr_1_reg_1096[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1096[1]_i_3 
       (.I0(lhs_mid1_reg_1057_reg_n_103),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [0]),
        .O(\gmem_addr_1_reg_1096[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1096[1]_i_4 
       (.I0(lhs_mid1_reg_1057_reg_n_104),
        .I1(empty_34_reg_251[1]),
        .O(\gmem_addr_1_reg_1096[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1096[1]_i_5 
       (.I0(lhs_mid1_reg_1057_reg_n_105),
        .I1(empty_34_reg_251[0]),
        .O(\gmem_addr_1_reg_1096[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[21]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [20]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [21]),
        .O(\gmem_addr_1_reg_1096[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[21]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [19]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [20]),
        .O(\gmem_addr_1_reg_1096[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[21]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [18]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [19]),
        .O(\gmem_addr_1_reg_1096[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[21]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [17]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [18]),
        .O(\gmem_addr_1_reg_1096[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[25]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [24]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [25]),
        .O(\gmem_addr_1_reg_1096[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[25]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [23]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [24]),
        .O(\gmem_addr_1_reg_1096[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[25]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [22]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [23]),
        .O(\gmem_addr_1_reg_1096[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[25]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [21]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [22]),
        .O(\gmem_addr_1_reg_1096[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[29]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [28]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [29]),
        .O(\gmem_addr_1_reg_1096[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[29]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [27]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [28]),
        .O(\gmem_addr_1_reg_1096[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[29]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [26]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [27]),
        .O(\gmem_addr_1_reg_1096[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[29]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [25]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [26]),
        .O(\gmem_addr_1_reg_1096[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[33]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [32]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [33]),
        .O(\gmem_addr_1_reg_1096[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[33]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [31]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [32]),
        .O(\gmem_addr_1_reg_1096[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[33]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [30]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [31]),
        .O(\gmem_addr_1_reg_1096[33]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[33]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [29]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [30]),
        .O(\gmem_addr_1_reg_1096[33]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[37]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [36]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [37]),
        .O(\gmem_addr_1_reg_1096[37]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[37]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [35]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [36]),
        .O(\gmem_addr_1_reg_1096[37]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[37]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [34]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [35]),
        .O(\gmem_addr_1_reg_1096[37]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[37]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [33]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [34]),
        .O(\gmem_addr_1_reg_1096[37]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[41]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [40]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [41]),
        .O(\gmem_addr_1_reg_1096[41]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[41]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [39]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [40]),
        .O(\gmem_addr_1_reg_1096[41]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[41]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [38]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [39]),
        .O(\gmem_addr_1_reg_1096[41]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[41]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [37]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [38]),
        .O(\gmem_addr_1_reg_1096[41]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[45]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [44]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [45]),
        .O(\gmem_addr_1_reg_1096[45]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[45]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [43]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [44]),
        .O(\gmem_addr_1_reg_1096[45]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[45]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [42]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [43]),
        .O(\gmem_addr_1_reg_1096[45]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[45]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [41]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [42]),
        .O(\gmem_addr_1_reg_1096[45]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[49]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [48]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [49]),
        .O(\gmem_addr_1_reg_1096[49]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[49]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [47]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [48]),
        .O(\gmem_addr_1_reg_1096[49]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[49]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [46]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [47]),
        .O(\gmem_addr_1_reg_1096[49]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[49]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [45]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [46]),
        .O(\gmem_addr_1_reg_1096[49]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[53]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [52]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [53]),
        .O(\gmem_addr_1_reg_1096[53]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[53]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [51]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [52]),
        .O(\gmem_addr_1_reg_1096[53]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[53]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [50]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [51]),
        .O(\gmem_addr_1_reg_1096[53]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[53]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [49]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [50]),
        .O(\gmem_addr_1_reg_1096[53]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[57]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [56]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [57]),
        .O(\gmem_addr_1_reg_1096[57]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[57]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [55]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [56]),
        .O(\gmem_addr_1_reg_1096[57]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[57]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [54]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [55]),
        .O(\gmem_addr_1_reg_1096[57]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[57]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [53]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [54]),
        .O(\gmem_addr_1_reg_1096[57]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1096[5]_i_2 
       (.I0(lhs_mid1_reg_1057_reg_n_98),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [5]),
        .O(\gmem_addr_1_reg_1096[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1096[5]_i_3 
       (.I0(lhs_mid1_reg_1057_reg_n_99),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [4]),
        .O(\gmem_addr_1_reg_1096[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1096[5]_i_4 
       (.I0(lhs_mid1_reg_1057_reg_n_100),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [3]),
        .O(\gmem_addr_1_reg_1096[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1096[5]_i_5 
       (.I0(lhs_mid1_reg_1057_reg_n_101),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [2]),
        .O(\gmem_addr_1_reg_1096[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[61]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [60]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [61]),
        .O(\gmem_addr_1_reg_1096[61]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[61]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [59]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [60]),
        .O(\gmem_addr_1_reg_1096[61]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[61]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [58]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [59]),
        .O(\gmem_addr_1_reg_1096[61]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_1096[61]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [57]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [58]),
        .O(\gmem_addr_1_reg_1096[61]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1096[9]_i_2 
       (.I0(lhs_mid1_reg_1057_reg_n_94),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [9]),
        .O(\gmem_addr_1_reg_1096[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1096[9]_i_3 
       (.I0(lhs_mid1_reg_1057_reg_n_95),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [8]),
        .O(\gmem_addr_1_reg_1096[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1096[9]_i_4 
       (.I0(lhs_mid1_reg_1057_reg_n_96),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [7]),
        .O(\gmem_addr_1_reg_1096[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1096[9]_i_5 
       (.I0(lhs_mid1_reg_1057_reg_n_97),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [6]),
        .O(\gmem_addr_1_reg_1096[9]_i_5_n_0 ));
  FDRE \gmem_addr_1_reg_1096_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[0]),
        .Q(gmem_addr_1_reg_1096[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[10]),
        .Q(gmem_addr_1_reg_1096[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[11]),
        .Q(gmem_addr_1_reg_1096[11]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[12]),
        .Q(gmem_addr_1_reg_1096[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[13]),
        .Q(gmem_addr_1_reg_1096[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_1096_reg[13]_i_1 
       (.CI(\gmem_addr_1_reg_1096_reg[9]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_1096_reg[13]_i_1_n_0 ,\gmem_addr_1_reg_1096_reg[13]_i_1_n_1 ,\gmem_addr_1_reg_1096_reg[13]_i_1_n_2 ,\gmem_addr_1_reg_1096_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_reg_1046_reg[61]_1 [12],\gmem_addr_1_reg_1096[13]_i_2_n_0 ,lhs_mid1_reg_1057_reg_n_92,lhs_mid1_reg_1057_reg_n_93}),
        .O(p_cast_cast_mid164_fu_570_p1[13:10]),
        .S({\gmem_addr_1_reg_1096[13]_i_3_n_0 ,\gmem_addr_1_reg_1096[13]_i_4_n_0 ,\gmem_addr_1_reg_1096[13]_i_5_n_0 ,\gmem_addr_1_reg_1096[13]_i_6_n_0 }));
  FDRE \gmem_addr_1_reg_1096_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[14]),
        .Q(gmem_addr_1_reg_1096[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[15]),
        .Q(gmem_addr_1_reg_1096[15]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[16]),
        .Q(gmem_addr_1_reg_1096[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[17]),
        .Q(gmem_addr_1_reg_1096[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_1096_reg[17]_i_1 
       (.CI(\gmem_addr_1_reg_1096_reg[13]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_1096_reg[17]_i_1_n_0 ,\gmem_addr_1_reg_1096_reg[17]_i_1_n_1 ,\gmem_addr_1_reg_1096_reg[17]_i_1_n_2 ,\gmem_addr_1_reg_1096_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [16:13]),
        .O(p_cast_cast_mid164_fu_570_p1[17:14]),
        .S({\gmem_addr_1_reg_1096[17]_i_2_n_0 ,\gmem_addr_1_reg_1096[17]_i_3_n_0 ,\gmem_addr_1_reg_1096[17]_i_4_n_0 ,\gmem_addr_1_reg_1096[17]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_1096_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[18]),
        .Q(gmem_addr_1_reg_1096[18]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[19]),
        .Q(gmem_addr_1_reg_1096[19]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[1]),
        .Q(gmem_addr_1_reg_1096[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_1096_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_1_reg_1096_reg[1]_i_1_n_0 ,\gmem_addr_1_reg_1096_reg[1]_i_1_n_1 ,\gmem_addr_1_reg_1096_reg[1]_i_1_n_2 ,\gmem_addr_1_reg_1096_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({lhs_mid1_reg_1057_reg_n_102,lhs_mid1_reg_1057_reg_n_103,lhs_mid1_reg_1057_reg_n_104,lhs_mid1_reg_1057_reg_n_105}),
        .O({p_cast_cast_mid164_fu_570_p1[1:0],\NLW_gmem_addr_1_reg_1096_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\gmem_addr_1_reg_1096[1]_i_2_n_0 ,\gmem_addr_1_reg_1096[1]_i_3_n_0 ,\gmem_addr_1_reg_1096[1]_i_4_n_0 ,\gmem_addr_1_reg_1096[1]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_1096_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[20]),
        .Q(gmem_addr_1_reg_1096[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[21]),
        .Q(gmem_addr_1_reg_1096[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_1096_reg[21]_i_1 
       (.CI(\gmem_addr_1_reg_1096_reg[17]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_1096_reg[21]_i_1_n_0 ,\gmem_addr_1_reg_1096_reg[21]_i_1_n_1 ,\gmem_addr_1_reg_1096_reg[21]_i_1_n_2 ,\gmem_addr_1_reg_1096_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [20:17]),
        .O(p_cast_cast_mid164_fu_570_p1[21:18]),
        .S({\gmem_addr_1_reg_1096[21]_i_2_n_0 ,\gmem_addr_1_reg_1096[21]_i_3_n_0 ,\gmem_addr_1_reg_1096[21]_i_4_n_0 ,\gmem_addr_1_reg_1096[21]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_1096_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[22]),
        .Q(gmem_addr_1_reg_1096[22]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[23]),
        .Q(gmem_addr_1_reg_1096[23]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[24]),
        .Q(gmem_addr_1_reg_1096[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[25]),
        .Q(gmem_addr_1_reg_1096[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_1096_reg[25]_i_1 
       (.CI(\gmem_addr_1_reg_1096_reg[21]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_1096_reg[25]_i_1_n_0 ,\gmem_addr_1_reg_1096_reg[25]_i_1_n_1 ,\gmem_addr_1_reg_1096_reg[25]_i_1_n_2 ,\gmem_addr_1_reg_1096_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [24:21]),
        .O(p_cast_cast_mid164_fu_570_p1[25:22]),
        .S({\gmem_addr_1_reg_1096[25]_i_2_n_0 ,\gmem_addr_1_reg_1096[25]_i_3_n_0 ,\gmem_addr_1_reg_1096[25]_i_4_n_0 ,\gmem_addr_1_reg_1096[25]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_1096_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[26]),
        .Q(gmem_addr_1_reg_1096[26]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[27]),
        .Q(gmem_addr_1_reg_1096[27]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[28]),
        .Q(gmem_addr_1_reg_1096[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[29]),
        .Q(gmem_addr_1_reg_1096[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_1096_reg[29]_i_1 
       (.CI(\gmem_addr_1_reg_1096_reg[25]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_1096_reg[29]_i_1_n_0 ,\gmem_addr_1_reg_1096_reg[29]_i_1_n_1 ,\gmem_addr_1_reg_1096_reg[29]_i_1_n_2 ,\gmem_addr_1_reg_1096_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [28:25]),
        .O(p_cast_cast_mid164_fu_570_p1[29:26]),
        .S({\gmem_addr_1_reg_1096[29]_i_2_n_0 ,\gmem_addr_1_reg_1096[29]_i_3_n_0 ,\gmem_addr_1_reg_1096[29]_i_4_n_0 ,\gmem_addr_1_reg_1096[29]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_1096_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[2]),
        .Q(gmem_addr_1_reg_1096[2]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[30]),
        .Q(gmem_addr_1_reg_1096[30]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[31]),
        .Q(gmem_addr_1_reg_1096[31]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[32]),
        .Q(gmem_addr_1_reg_1096[32]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[33]),
        .Q(gmem_addr_1_reg_1096[33]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_1096_reg[33]_i_1 
       (.CI(\gmem_addr_1_reg_1096_reg[29]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_1096_reg[33]_i_1_n_0 ,\gmem_addr_1_reg_1096_reg[33]_i_1_n_1 ,\gmem_addr_1_reg_1096_reg[33]_i_1_n_2 ,\gmem_addr_1_reg_1096_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [32:29]),
        .O(p_cast_cast_mid164_fu_570_p1[33:30]),
        .S({\gmem_addr_1_reg_1096[33]_i_2_n_0 ,\gmem_addr_1_reg_1096[33]_i_3_n_0 ,\gmem_addr_1_reg_1096[33]_i_4_n_0 ,\gmem_addr_1_reg_1096[33]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_1096_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[34]),
        .Q(gmem_addr_1_reg_1096[34]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[35]),
        .Q(gmem_addr_1_reg_1096[35]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[36]),
        .Q(gmem_addr_1_reg_1096[36]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[37]),
        .Q(gmem_addr_1_reg_1096[37]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_1096_reg[37]_i_1 
       (.CI(\gmem_addr_1_reg_1096_reg[33]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_1096_reg[37]_i_1_n_0 ,\gmem_addr_1_reg_1096_reg[37]_i_1_n_1 ,\gmem_addr_1_reg_1096_reg[37]_i_1_n_2 ,\gmem_addr_1_reg_1096_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [36:33]),
        .O(p_cast_cast_mid164_fu_570_p1[37:34]),
        .S({\gmem_addr_1_reg_1096[37]_i_2_n_0 ,\gmem_addr_1_reg_1096[37]_i_3_n_0 ,\gmem_addr_1_reg_1096[37]_i_4_n_0 ,\gmem_addr_1_reg_1096[37]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_1096_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[38]),
        .Q(gmem_addr_1_reg_1096[38]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[39]),
        .Q(gmem_addr_1_reg_1096[39]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[3]),
        .Q(gmem_addr_1_reg_1096[3]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[40]),
        .Q(gmem_addr_1_reg_1096[40]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[41]),
        .Q(gmem_addr_1_reg_1096[41]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_1096_reg[41]_i_1 
       (.CI(\gmem_addr_1_reg_1096_reg[37]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_1096_reg[41]_i_1_n_0 ,\gmem_addr_1_reg_1096_reg[41]_i_1_n_1 ,\gmem_addr_1_reg_1096_reg[41]_i_1_n_2 ,\gmem_addr_1_reg_1096_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [40:37]),
        .O(p_cast_cast_mid164_fu_570_p1[41:38]),
        .S({\gmem_addr_1_reg_1096[41]_i_2_n_0 ,\gmem_addr_1_reg_1096[41]_i_3_n_0 ,\gmem_addr_1_reg_1096[41]_i_4_n_0 ,\gmem_addr_1_reg_1096[41]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_1096_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[42]),
        .Q(gmem_addr_1_reg_1096[42]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[43]),
        .Q(gmem_addr_1_reg_1096[43]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[44]),
        .Q(gmem_addr_1_reg_1096[44]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[45]),
        .Q(gmem_addr_1_reg_1096[45]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_1096_reg[45]_i_1 
       (.CI(\gmem_addr_1_reg_1096_reg[41]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_1096_reg[45]_i_1_n_0 ,\gmem_addr_1_reg_1096_reg[45]_i_1_n_1 ,\gmem_addr_1_reg_1096_reg[45]_i_1_n_2 ,\gmem_addr_1_reg_1096_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [44:41]),
        .O(p_cast_cast_mid164_fu_570_p1[45:42]),
        .S({\gmem_addr_1_reg_1096[45]_i_2_n_0 ,\gmem_addr_1_reg_1096[45]_i_3_n_0 ,\gmem_addr_1_reg_1096[45]_i_4_n_0 ,\gmem_addr_1_reg_1096[45]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_1096_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[46]),
        .Q(gmem_addr_1_reg_1096[46]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[47]),
        .Q(gmem_addr_1_reg_1096[47]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[48]),
        .Q(gmem_addr_1_reg_1096[48]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[49]),
        .Q(gmem_addr_1_reg_1096[49]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_1096_reg[49]_i_1 
       (.CI(\gmem_addr_1_reg_1096_reg[45]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_1096_reg[49]_i_1_n_0 ,\gmem_addr_1_reg_1096_reg[49]_i_1_n_1 ,\gmem_addr_1_reg_1096_reg[49]_i_1_n_2 ,\gmem_addr_1_reg_1096_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [48:45]),
        .O(p_cast_cast_mid164_fu_570_p1[49:46]),
        .S({\gmem_addr_1_reg_1096[49]_i_2_n_0 ,\gmem_addr_1_reg_1096[49]_i_3_n_0 ,\gmem_addr_1_reg_1096[49]_i_4_n_0 ,\gmem_addr_1_reg_1096[49]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_1096_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[4]),
        .Q(gmem_addr_1_reg_1096[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[50]),
        .Q(gmem_addr_1_reg_1096[50]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[51]),
        .Q(gmem_addr_1_reg_1096[51]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[52]),
        .Q(gmem_addr_1_reg_1096[52]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[53]),
        .Q(gmem_addr_1_reg_1096[53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_1096_reg[53]_i_1 
       (.CI(\gmem_addr_1_reg_1096_reg[49]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_1096_reg[53]_i_1_n_0 ,\gmem_addr_1_reg_1096_reg[53]_i_1_n_1 ,\gmem_addr_1_reg_1096_reg[53]_i_1_n_2 ,\gmem_addr_1_reg_1096_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [52:49]),
        .O(p_cast_cast_mid164_fu_570_p1[53:50]),
        .S({\gmem_addr_1_reg_1096[53]_i_2_n_0 ,\gmem_addr_1_reg_1096[53]_i_3_n_0 ,\gmem_addr_1_reg_1096[53]_i_4_n_0 ,\gmem_addr_1_reg_1096[53]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_1096_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[54]),
        .Q(gmem_addr_1_reg_1096[54]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[55]),
        .Q(gmem_addr_1_reg_1096[55]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[56]),
        .Q(gmem_addr_1_reg_1096[56]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[57]),
        .Q(gmem_addr_1_reg_1096[57]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_1096_reg[57]_i_1 
       (.CI(\gmem_addr_1_reg_1096_reg[53]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_1096_reg[57]_i_1_n_0 ,\gmem_addr_1_reg_1096_reg[57]_i_1_n_1 ,\gmem_addr_1_reg_1096_reg[57]_i_1_n_2 ,\gmem_addr_1_reg_1096_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [56:53]),
        .O(p_cast_cast_mid164_fu_570_p1[57:54]),
        .S({\gmem_addr_1_reg_1096[57]_i_2_n_0 ,\gmem_addr_1_reg_1096[57]_i_3_n_0 ,\gmem_addr_1_reg_1096[57]_i_4_n_0 ,\gmem_addr_1_reg_1096[57]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_1096_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[58]),
        .Q(gmem_addr_1_reg_1096[58]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[59]),
        .Q(gmem_addr_1_reg_1096[59]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[5]),
        .Q(gmem_addr_1_reg_1096[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_1096_reg[5]_i_1 
       (.CI(\gmem_addr_1_reg_1096_reg[1]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_1096_reg[5]_i_1_n_0 ,\gmem_addr_1_reg_1096_reg[5]_i_1_n_1 ,\gmem_addr_1_reg_1096_reg[5]_i_1_n_2 ,\gmem_addr_1_reg_1096_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({lhs_mid1_reg_1057_reg_n_98,lhs_mid1_reg_1057_reg_n_99,lhs_mid1_reg_1057_reg_n_100,lhs_mid1_reg_1057_reg_n_101}),
        .O(p_cast_cast_mid164_fu_570_p1[5:2]),
        .S({\gmem_addr_1_reg_1096[5]_i_2_n_0 ,\gmem_addr_1_reg_1096[5]_i_3_n_0 ,\gmem_addr_1_reg_1096[5]_i_4_n_0 ,\gmem_addr_1_reg_1096[5]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_1096_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[60]),
        .Q(gmem_addr_1_reg_1096[60]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[61]),
        .Q(gmem_addr_1_reg_1096[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_1096_reg[61]_i_1 
       (.CI(\gmem_addr_1_reg_1096_reg[57]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_1_reg_1096_reg[61]_i_1_CO_UNCONNECTED [3],\gmem_addr_1_reg_1096_reg[61]_i_1_n_1 ,\gmem_addr_1_reg_1096_reg[61]_i_1_n_2 ,\gmem_addr_1_reg_1096_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gmem_addr_reg_1046_reg[61]_1 [59:57]}),
        .O(p_cast_cast_mid164_fu_570_p1[61:58]),
        .S({\gmem_addr_1_reg_1096[61]_i_2_n_0 ,\gmem_addr_1_reg_1096[61]_i_3_n_0 ,\gmem_addr_1_reg_1096[61]_i_4_n_0 ,\gmem_addr_1_reg_1096[61]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_1096_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[6]),
        .Q(gmem_addr_1_reg_1096[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[7]),
        .Q(gmem_addr_1_reg_1096[7]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[8]),
        .Q(gmem_addr_1_reg_1096[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1096_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid164_fu_570_p1[9]),
        .Q(gmem_addr_1_reg_1096[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_1096_reg[9]_i_1 
       (.CI(\gmem_addr_1_reg_1096_reg[5]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_1096_reg[9]_i_1_n_0 ,\gmem_addr_1_reg_1096_reg[9]_i_1_n_1 ,\gmem_addr_1_reg_1096_reg[9]_i_1_n_2 ,\gmem_addr_1_reg_1096_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({lhs_mid1_reg_1057_reg_n_94,lhs_mid1_reg_1057_reg_n_95,lhs_mid1_reg_1057_reg_n_96,lhs_mid1_reg_1057_reg_n_97}),
        .O(p_cast_cast_mid164_fu_570_p1[9:6]),
        .S({\gmem_addr_1_reg_1096[9]_i_2_n_0 ,\gmem_addr_1_reg_1096[9]_i_3_n_0 ,\gmem_addr_1_reg_1096[9]_i_4_n_0 ,\gmem_addr_1_reg_1096[9]_i_5_n_0 }));
  FDRE \gmem_addr_2_read_reg_1177_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [0]),
        .Q(gmem_addr_2_read_reg_1177[0]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [10]),
        .Q(gmem_addr_2_read_reg_1177[10]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [11]),
        .Q(gmem_addr_2_read_reg_1177[11]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [12]),
        .Q(gmem_addr_2_read_reg_1177[12]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [13]),
        .Q(gmem_addr_2_read_reg_1177[13]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [14]),
        .Q(gmem_addr_2_read_reg_1177[14]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [15]),
        .Q(gmem_addr_2_read_reg_1177[15]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [16]),
        .Q(gmem_addr_2_read_reg_1177[16]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [17]),
        .Q(gmem_addr_2_read_reg_1177[17]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [18]),
        .Q(gmem_addr_2_read_reg_1177[18]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [19]),
        .Q(gmem_addr_2_read_reg_1177[19]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [1]),
        .Q(gmem_addr_2_read_reg_1177[1]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [20]),
        .Q(gmem_addr_2_read_reg_1177[20]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [21]),
        .Q(gmem_addr_2_read_reg_1177[21]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [22]),
        .Q(gmem_addr_2_read_reg_1177[22]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [23]),
        .Q(gmem_addr_2_read_reg_1177[23]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [24]),
        .Q(gmem_addr_2_read_reg_1177[24]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [25]),
        .Q(gmem_addr_2_read_reg_1177[25]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [26]),
        .Q(gmem_addr_2_read_reg_1177[26]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [27]),
        .Q(gmem_addr_2_read_reg_1177[27]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [28]),
        .Q(gmem_addr_2_read_reg_1177[28]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [29]),
        .Q(gmem_addr_2_read_reg_1177[29]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [2]),
        .Q(gmem_addr_2_read_reg_1177[2]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [30]),
        .Q(gmem_addr_2_read_reg_1177[30]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [31]),
        .Q(gmem_addr_2_read_reg_1177[31]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [3]),
        .Q(gmem_addr_2_read_reg_1177[3]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [4]),
        .Q(gmem_addr_2_read_reg_1177[4]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [5]),
        .Q(gmem_addr_2_read_reg_1177[5]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [6]),
        .Q(gmem_addr_2_read_reg_1177[6]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [7]),
        .Q(gmem_addr_2_read_reg_1177[7]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [8]),
        .Q(gmem_addr_2_read_reg_1177[8]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1177_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_11770),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [9]),
        .Q(gmem_addr_2_read_reg_1177[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'h9A559AAA)) 
    \gmem_addr_2_reg_1141[13]_i_10 
       (.I0(\gmem_addr_2_reg_1141_reg[61]_0 [12]),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(empty_22_reg_1086_reg_n_91),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_mid114_reg_1124[14]),
        .O(\gmem_addr_2_reg_1141[13]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h9A559AAA)) 
    \gmem_addr_2_reg_1141[13]_i_11 
       (.I0(\gmem_addr_2_reg_1141_reg[61]_0 [11]),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(empty_22_reg_1086_reg_n_92),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_mid114_reg_1124[13]),
        .O(\gmem_addr_2_reg_1141[13]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h9A559AAA)) 
    \gmem_addr_2_reg_1141[13]_i_12 
       (.I0(\gmem_addr_2_reg_1141_reg[61]_0 [10]),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(empty_22_reg_1086_reg_n_93),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_mid114_reg_1124[12]),
        .O(\gmem_addr_2_reg_1141[13]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'h9A559AAA)) 
    \gmem_addr_2_reg_1141[13]_i_13 
       (.I0(\gmem_addr_2_reg_1141_reg[61]_0 [9]),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(empty_22_reg_1086_reg_n_94),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_mid114_reg_1124[11]),
        .O(\gmem_addr_2_reg_1141[13]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h22E20000)) 
    \gmem_addr_2_reg_1141[13]_i_14 
       (.I0(p_mid114_reg_1124[13]),
        .I1(select_ln1072_7_reg_1068),
        .I2(empty_22_reg_1086_reg_n_92),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(\gmem_addr_2_reg_1141_reg[61]_0 [11]),
        .O(\gmem_addr_2_reg_1141[13]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hF355)) 
    \gmem_addr_2_reg_1141[13]_i_15 
       (.I0(p_mid114_reg_1124[14]),
        .I1(empty_22_reg_1086_reg_n_91),
        .I2(icmp_ln1072_3_reg_1014),
        .I3(select_ln1072_7_reg_1068),
        .O(\gmem_addr_2_reg_1141[13]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h22E20000)) 
    \gmem_addr_2_reg_1141[13]_i_16 
       (.I0(p_mid114_reg_1124[12]),
        .I1(select_ln1072_7_reg_1068),
        .I2(empty_22_reg_1086_reg_n_93),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(\gmem_addr_2_reg_1141_reg[61]_0 [10]),
        .O(\gmem_addr_2_reg_1141[13]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'hF355)) 
    \gmem_addr_2_reg_1141[13]_i_17 
       (.I0(p_mid114_reg_1124[13]),
        .I1(empty_22_reg_1086_reg_n_92),
        .I2(icmp_ln1072_3_reg_1014),
        .I3(select_ln1072_7_reg_1068),
        .O(\gmem_addr_2_reg_1141[13]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    \gmem_addr_2_reg_1141[13]_i_18 
       (.I0(icmp_ln1072_3_reg_1014),
        .I1(empty_22_reg_1086_reg_n_92),
        .I2(select_ln1072_7_reg_1068),
        .I3(p_mid114_reg_1124[13]),
        .O(\gmem_addr_2_reg_1141[13]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'h22E20000)) 
    \gmem_addr_2_reg_1141[13]_i_19 
       (.I0(p_mid114_reg_1124[11]),
        .I1(select_ln1072_7_reg_1068),
        .I2(empty_22_reg_1086_reg_n_94),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(\gmem_addr_2_reg_1141_reg[61]_0 [9]),
        .O(\gmem_addr_2_reg_1141[13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h20AA200000000000)) 
    \gmem_addr_2_reg_1141[13]_i_2 
       (.I0(\gmem_addr_2_reg_1141_reg[61]_0 [11]),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(empty_22_reg_1086_reg_n_92),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_mid114_reg_1124[13]),
        .I5(\gmem_addr_2_reg_1141[13]_i_10_n_0 ),
        .O(\gmem_addr_2_reg_1141[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'hF355)) 
    \gmem_addr_2_reg_1141[13]_i_20 
       (.I0(p_mid114_reg_1124[12]),
        .I1(empty_22_reg_1086_reg_n_93),
        .I2(icmp_ln1072_3_reg_1014),
        .I3(select_ln1072_7_reg_1068),
        .O(\gmem_addr_2_reg_1141[13]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    \gmem_addr_2_reg_1141[13]_i_21 
       (.I0(icmp_ln1072_3_reg_1014),
        .I1(empty_22_reg_1086_reg_n_93),
        .I2(select_ln1072_7_reg_1068),
        .I3(p_mid114_reg_1124[12]),
        .O(\gmem_addr_2_reg_1141[13]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h22E20000)) 
    \gmem_addr_2_reg_1141[13]_i_22 
       (.I0(p_mid114_reg_1124[10]),
        .I1(select_ln1072_7_reg_1068),
        .I2(empty_22_reg_1086_reg_n_95),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(\gmem_addr_2_reg_1141_reg[61]_0 [8]),
        .O(\gmem_addr_2_reg_1141[13]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hF355)) 
    \gmem_addr_2_reg_1141[13]_i_23 
       (.I0(p_mid114_reg_1124[11]),
        .I1(empty_22_reg_1086_reg_n_94),
        .I2(icmp_ln1072_3_reg_1014),
        .I3(select_ln1072_7_reg_1068),
        .O(\gmem_addr_2_reg_1141[13]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    \gmem_addr_2_reg_1141[13]_i_24 
       (.I0(icmp_ln1072_3_reg_1014),
        .I1(empty_22_reg_1086_reg_n_94),
        .I2(select_ln1072_7_reg_1068),
        .I3(p_mid114_reg_1124[11]),
        .O(\gmem_addr_2_reg_1141[13]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h20AA200000000000)) 
    \gmem_addr_2_reg_1141[13]_i_3 
       (.I0(\gmem_addr_2_reg_1141_reg[61]_0 [10]),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(empty_22_reg_1086_reg_n_93),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_mid114_reg_1124[12]),
        .I5(\gmem_addr_2_reg_1141[13]_i_11_n_0 ),
        .O(\gmem_addr_2_reg_1141[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h20AA200000000000)) 
    \gmem_addr_2_reg_1141[13]_i_4 
       (.I0(\gmem_addr_2_reg_1141_reg[61]_0 [9]),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(empty_22_reg_1086_reg_n_94),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_mid114_reg_1124[11]),
        .I5(\gmem_addr_2_reg_1141[13]_i_12_n_0 ),
        .O(\gmem_addr_2_reg_1141[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h20AA200000000000)) 
    \gmem_addr_2_reg_1141[13]_i_5 
       (.I0(\gmem_addr_2_reg_1141_reg[61]_0 [8]),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(empty_22_reg_1086_reg_n_95),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_mid114_reg_1124[10]),
        .I5(\gmem_addr_2_reg_1141[13]_i_13_n_0 ),
        .O(\gmem_addr_2_reg_1141[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h47485AF0)) 
    \gmem_addr_2_reg_1141[13]_i_6 
       (.I0(\gmem_addr_2_reg_1141[13]_i_14_n_0 ),
        .I1(\gmem_addr_2_reg_1141[13]_i_15_n_0 ),
        .I2(\gmem_addr_2_reg_1141_reg[61]_0 [13]),
        .I3(\gmem_addr_2_reg_1141[17]_i_3_n_0 ),
        .I4(\gmem_addr_2_reg_1141_reg[61]_0 [12]),
        .O(\gmem_addr_2_reg_1141[13]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h47485AF0)) 
    \gmem_addr_2_reg_1141[13]_i_7 
       (.I0(\gmem_addr_2_reg_1141[13]_i_16_n_0 ),
        .I1(\gmem_addr_2_reg_1141[13]_i_17_n_0 ),
        .I2(\gmem_addr_2_reg_1141[13]_i_10_n_0 ),
        .I3(\gmem_addr_2_reg_1141[13]_i_18_n_0 ),
        .I4(\gmem_addr_2_reg_1141_reg[61]_0 [11]),
        .O(\gmem_addr_2_reg_1141[13]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h47485AF0)) 
    \gmem_addr_2_reg_1141[13]_i_8 
       (.I0(\gmem_addr_2_reg_1141[13]_i_19_n_0 ),
        .I1(\gmem_addr_2_reg_1141[13]_i_20_n_0 ),
        .I2(\gmem_addr_2_reg_1141[13]_i_11_n_0 ),
        .I3(\gmem_addr_2_reg_1141[13]_i_21_n_0 ),
        .I4(\gmem_addr_2_reg_1141_reg[61]_0 [10]),
        .O(\gmem_addr_2_reg_1141[13]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h47485AF0)) 
    \gmem_addr_2_reg_1141[13]_i_9 
       (.I0(\gmem_addr_2_reg_1141[13]_i_22_n_0 ),
        .I1(\gmem_addr_2_reg_1141[13]_i_23_n_0 ),
        .I2(\gmem_addr_2_reg_1141[13]_i_12_n_0 ),
        .I3(\gmem_addr_2_reg_1141[13]_i_24_n_0 ),
        .I4(\gmem_addr_2_reg_1141_reg[61]_0 [9]),
        .O(\gmem_addr_2_reg_1141[13]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \gmem_addr_2_reg_1141[17]_i_2 
       (.I0(\gmem_addr_2_reg_1141[17]_i_3_n_0 ),
        .I1(\gmem_addr_2_reg_1141_reg[61]_0 [12]),
        .I2(\gmem_addr_2_reg_1141_reg[61]_0 [13]),
        .I3(\gmem_addr_2_reg_1141_reg[61]_0 [14]),
        .O(\gmem_addr_2_reg_1141[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    \gmem_addr_2_reg_1141[17]_i_3 
       (.I0(icmp_ln1072_3_reg_1014),
        .I1(empty_22_reg_1086_reg_n_91),
        .I2(select_ln1072_7_reg_1068),
        .I3(p_mid114_reg_1124[14]),
        .O(\gmem_addr_2_reg_1141[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gmem_addr_2_reg_1141[1]_i_10 
       (.I0(p_mid114_reg_1124[2]),
        .I1(select_ln1072_7_reg_1068),
        .I2(\gmem_addr_2_reg_1141_reg[61]_0 [0]),
        .I3(\select_ln1072_8_reg_1102_reg_n_0_[2] ),
        .O(\gmem_addr_2_reg_1141[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \gmem_addr_2_reg_1141[1]_i_11 
       (.I0(select_ln1072_7_reg_1068),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(empty_22_reg_1086_reg_n_103),
        .O(\gmem_addr_2_reg_1141[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h6966)) 
    \gmem_addr_2_reg_1141[1]_i_12 
       (.I0(\select_ln1072_8_reg_1102_reg_n_0_[1] ),
        .I1(empty_35_reg_256[1]),
        .I2(select_ln1072_7_reg_1068),
        .I3(p_mid114_reg_1124[1]),
        .O(\gmem_addr_2_reg_1141[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FF20F020F000F0)) 
    \gmem_addr_2_reg_1141[1]_i_2 
       (.I0(p_mid114_reg_1124[1]),
        .I1(select_ln1072_7_reg_1068),
        .I2(\gmem_addr_2_reg_1141[1]_i_10_n_0 ),
        .I3(\gmem_addr_2_reg_1141[1]_i_11_n_0 ),
        .I4(\select_ln1072_8_reg_1102_reg_n_0_[1] ),
        .I5(empty_35_reg_256[1]),
        .O(\gmem_addr_2_reg_1141[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h771788E888E87717)) 
    \gmem_addr_2_reg_1141[1]_i_3 
       (.I0(\select_ln1072_8_reg_1102_reg_n_0_[1] ),
        .I1(empty_35_reg_256[1]),
        .I2(p_mid114_reg_1124[1]),
        .I3(select_ln1072_7_reg_1068),
        .I4(\gmem_addr_2_reg_1141[1]_i_10_n_0 ),
        .I5(\gmem_addr_2_reg_1141[1]_i_11_n_0 ),
        .O(\gmem_addr_2_reg_1141[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3CC396963C3C9696)) 
    \gmem_addr_2_reg_1141[1]_i_4 
       (.I0(p_mid114_reg_1124[1]),
        .I1(empty_35_reg_256[1]),
        .I2(\select_ln1072_8_reg_1102_reg_n_0_[1] ),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(select_ln1072_7_reg_1068),
        .I5(empty_22_reg_1086_reg_n_104),
        .O(\gmem_addr_2_reg_1141[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \gmem_addr_2_reg_1141[1]_i_5 
       (.I0(\select_ln1072_8_reg_1102_reg_n_0_[0] ),
        .I1(empty_35_reg_256[0]),
        .I2(select_ln1072_7_reg_1068),
        .I3(p_mid114_reg_1124[0]),
        .O(\gmem_addr_2_reg_1141[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9696699696969696)) 
    \gmem_addr_2_reg_1141[1]_i_6 
       (.I0(\gmem_addr_2_reg_1141[1]_i_2_n_0 ),
        .I1(\gmem_addr_2_reg_1141[5]_i_16_n_0 ),
        .I2(\gmem_addr_2_reg_1141[5]_i_17_n_0 ),
        .I3(select_ln1072_7_reg_1068),
        .I4(icmp_ln1072_3_reg_1014),
        .I5(empty_22_reg_1086_reg_n_102),
        .O(\gmem_addr_2_reg_1141[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \gmem_addr_2_reg_1141[1]_i_7 
       (.I0(\gmem_addr_2_reg_1141[1]_i_3_n_0 ),
        .I1(\gmem_addr_2_reg_1141[1]_i_12_n_0 ),
        .I2(empty_22_reg_1086_reg_n_104),
        .I3(select_ln1072_7_reg_1068),
        .I4(icmp_ln1072_3_reg_1014),
        .O(\gmem_addr_2_reg_1141[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h6A6A566A)) 
    \gmem_addr_2_reg_1141[1]_i_8 
       (.I0(\gmem_addr_2_reg_1141[1]_i_4_n_0 ),
        .I1(\select_ln1072_8_reg_1102_reg_n_0_[0] ),
        .I2(empty_35_reg_256[0]),
        .I3(p_mid114_reg_1124[0]),
        .I4(select_ln1072_7_reg_1068),
        .O(\gmem_addr_2_reg_1141[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h3CC396963C3C9696)) 
    \gmem_addr_2_reg_1141[1]_i_9 
       (.I0(p_mid114_reg_1124[0]),
        .I1(empty_35_reg_256[0]),
        .I2(\select_ln1072_8_reg_1102_reg_n_0_[0] ),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(select_ln1072_7_reg_1068),
        .I5(empty_22_reg_1086_reg_n_105),
        .O(\gmem_addr_2_reg_1141[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hBA20)) 
    \gmem_addr_2_reg_1141[5]_i_10 
       (.I0(\select_ln1072_8_reg_1102_reg_n_0_[5] ),
        .I1(select_ln1072_7_reg_1068),
        .I2(p_mid114_reg_1124[5]),
        .I3(\gmem_addr_2_reg_1141_reg[61]_0 [3]),
        .O(\gmem_addr_2_reg_1141[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gmem_addr_2_reg_1141[5]_i_11 
       (.I0(select_ln1072_7_reg_1068),
        .I1(p_mid114_reg_1124[6]),
        .O(\gmem_addr_2_reg_1141[5]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'hBA20)) 
    \gmem_addr_2_reg_1141[5]_i_12 
       (.I0(\select_ln1072_8_reg_1102_reg_n_0_[4] ),
        .I1(select_ln1072_7_reg_1068),
        .I2(p_mid114_reg_1124[4]),
        .I3(\gmem_addr_2_reg_1141_reg[61]_0 [2]),
        .O(\gmem_addr_2_reg_1141[5]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gmem_addr_2_reg_1141[5]_i_13 
       (.I0(p_mid114_reg_1124[5]),
        .I1(select_ln1072_7_reg_1068),
        .I2(\gmem_addr_2_reg_1141_reg[61]_0 [3]),
        .I3(\select_ln1072_8_reg_1102_reg_n_0_[5] ),
        .O(\gmem_addr_2_reg_1141[5]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'hBA20)) 
    \gmem_addr_2_reg_1141[5]_i_14 
       (.I0(\select_ln1072_8_reg_1102_reg_n_0_[3] ),
        .I1(select_ln1072_7_reg_1068),
        .I2(p_mid114_reg_1124[3]),
        .I3(\gmem_addr_2_reg_1141_reg[61]_0 [1]),
        .O(\gmem_addr_2_reg_1141[5]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gmem_addr_2_reg_1141[5]_i_15 
       (.I0(p_mid114_reg_1124[4]),
        .I1(select_ln1072_7_reg_1068),
        .I2(\gmem_addr_2_reg_1141_reg[61]_0 [2]),
        .I3(\select_ln1072_8_reg_1102_reg_n_0_[4] ),
        .O(\gmem_addr_2_reg_1141[5]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hBA20)) 
    \gmem_addr_2_reg_1141[5]_i_16 
       (.I0(\select_ln1072_8_reg_1102_reg_n_0_[2] ),
        .I1(select_ln1072_7_reg_1068),
        .I2(p_mid114_reg_1124[2]),
        .I3(\gmem_addr_2_reg_1141_reg[61]_0 [0]),
        .O(\gmem_addr_2_reg_1141[5]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gmem_addr_2_reg_1141[5]_i_17 
       (.I0(p_mid114_reg_1124[3]),
        .I1(select_ln1072_7_reg_1068),
        .I2(\gmem_addr_2_reg_1141_reg[61]_0 [1]),
        .I3(\select_ln1072_8_reg_1102_reg_n_0_[3] ),
        .O(\gmem_addr_2_reg_1141[5]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h6696)) 
    \gmem_addr_2_reg_1141[5]_i_18 
       (.I0(\gmem_addr_2_reg_1141_reg[61]_0 [4]),
        .I1(\select_ln1072_8_reg_1102_reg_n_0_[6] ),
        .I2(p_mid114_reg_1124[6]),
        .I3(select_ln1072_7_reg_1068),
        .O(\gmem_addr_2_reg_1141[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h20BABA20BA2020BA)) 
    \gmem_addr_2_reg_1141[5]_i_2 
       (.I0(\gmem_addr_2_reg_1141[5]_i_10_n_0 ),
        .I1(empty_27_reg_1091_reg_i_3_n_0),
        .I2(empty_22_reg_1086_reg_n_99),
        .I3(\gmem_addr_2_reg_1141_reg[61]_0 [4]),
        .I4(\select_ln1072_8_reg_1102_reg_n_0_[6] ),
        .I5(\gmem_addr_2_reg_1141[5]_i_11_n_0 ),
        .O(\gmem_addr_2_reg_1141[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEAA0800)) 
    \gmem_addr_2_reg_1141[5]_i_3 
       (.I0(\gmem_addr_2_reg_1141[5]_i_12_n_0 ),
        .I1(select_ln1072_7_reg_1068),
        .I2(icmp_ln1072_3_reg_1014),
        .I3(empty_22_reg_1086_reg_n_100),
        .I4(\gmem_addr_2_reg_1141[5]_i_13_n_0 ),
        .O(\gmem_addr_2_reg_1141[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAA0800)) 
    \gmem_addr_2_reg_1141[5]_i_4 
       (.I0(\gmem_addr_2_reg_1141[5]_i_14_n_0 ),
        .I1(select_ln1072_7_reg_1068),
        .I2(icmp_ln1072_3_reg_1014),
        .I3(empty_22_reg_1086_reg_n_101),
        .I4(\gmem_addr_2_reg_1141[5]_i_15_n_0 ),
        .O(\gmem_addr_2_reg_1141[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAEAA0800)) 
    \gmem_addr_2_reg_1141[5]_i_5 
       (.I0(\gmem_addr_2_reg_1141[5]_i_16_n_0 ),
        .I1(select_ln1072_7_reg_1068),
        .I2(icmp_ln1072_3_reg_1014),
        .I3(empty_22_reg_1086_reg_n_102),
        .I4(\gmem_addr_2_reg_1141[5]_i_17_n_0 ),
        .O(\gmem_addr_2_reg_1141[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9666999696669666)) 
    \gmem_addr_2_reg_1141[5]_i_6 
       (.I0(\gmem_addr_2_reg_1141[5]_i_2_n_0 ),
        .I1(\gmem_addr_2_reg_1141[9]_i_13_n_0 ),
        .I2(\gmem_addr_2_reg_1141_reg[61]_0 [4]),
        .I3(\select_ln1072_8_reg_1102_reg_n_0_[6] ),
        .I4(select_ln1072_7_reg_1068),
        .I5(p_mid114_reg_1124[6]),
        .O(\gmem_addr_2_reg_1141[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9696699696969696)) 
    \gmem_addr_2_reg_1141[5]_i_7 
       (.I0(\gmem_addr_2_reg_1141[5]_i_3_n_0 ),
        .I1(\gmem_addr_2_reg_1141[5]_i_10_n_0 ),
        .I2(\gmem_addr_2_reg_1141[5]_i_18_n_0 ),
        .I3(select_ln1072_7_reg_1068),
        .I4(icmp_ln1072_3_reg_1014),
        .I5(empty_22_reg_1086_reg_n_99),
        .O(\gmem_addr_2_reg_1141[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9696699696969696)) 
    \gmem_addr_2_reg_1141[5]_i_8 
       (.I0(\gmem_addr_2_reg_1141[5]_i_4_n_0 ),
        .I1(\gmem_addr_2_reg_1141[5]_i_12_n_0 ),
        .I2(\gmem_addr_2_reg_1141[5]_i_13_n_0 ),
        .I3(select_ln1072_7_reg_1068),
        .I4(icmp_ln1072_3_reg_1014),
        .I5(empty_22_reg_1086_reg_n_100),
        .O(\gmem_addr_2_reg_1141[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9696699696969696)) 
    \gmem_addr_2_reg_1141[5]_i_9 
       (.I0(\gmem_addr_2_reg_1141[5]_i_5_n_0 ),
        .I1(\gmem_addr_2_reg_1141[5]_i_14_n_0 ),
        .I2(\gmem_addr_2_reg_1141[5]_i_15_n_0 ),
        .I3(select_ln1072_7_reg_1068),
        .I4(icmp_ln1072_3_reg_1014),
        .I5(empty_22_reg_1086_reg_n_101),
        .O(\gmem_addr_2_reg_1141[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h2022202020222222)) 
    \gmem_addr_2_reg_1141[61]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .I2(gmem_ARREADY),
        .I3(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ap_condition_422));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h9A559AAA)) 
    \gmem_addr_2_reg_1141[9]_i_10 
       (.I0(\gmem_addr_2_reg_1141_reg[61]_0 [8]),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(empty_22_reg_1086_reg_n_95),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_mid114_reg_1124[10]),
        .O(\gmem_addr_2_reg_1141[9]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h9A559AAA)) 
    \gmem_addr_2_reg_1141[9]_i_11 
       (.I0(\gmem_addr_2_reg_1141_reg[61]_0 [7]),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(empty_22_reg_1086_reg_n_96),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_mid114_reg_1124[9]),
        .O(\gmem_addr_2_reg_1141[9]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h9A559AAA)) 
    \gmem_addr_2_reg_1141[9]_i_12 
       (.I0(\gmem_addr_2_reg_1141_reg[61]_0 [6]),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(empty_22_reg_1086_reg_n_97),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_mid114_reg_1124[8]),
        .O(\gmem_addr_2_reg_1141[9]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h9A559AAA)) 
    \gmem_addr_2_reg_1141[9]_i_13 
       (.I0(\gmem_addr_2_reg_1141_reg[61]_0 [5]),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(empty_22_reg_1086_reg_n_98),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_mid114_reg_1124[7]),
        .O(\gmem_addr_2_reg_1141[9]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h22E20000)) 
    \gmem_addr_2_reg_1141[9]_i_14 
       (.I0(p_mid114_reg_1124[9]),
        .I1(select_ln1072_7_reg_1068),
        .I2(empty_22_reg_1086_reg_n_96),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(\gmem_addr_2_reg_1141_reg[61]_0 [7]),
        .O(\gmem_addr_2_reg_1141[9]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hF355)) 
    \gmem_addr_2_reg_1141[9]_i_15 
       (.I0(p_mid114_reg_1124[10]),
        .I1(empty_22_reg_1086_reg_n_95),
        .I2(icmp_ln1072_3_reg_1014),
        .I3(select_ln1072_7_reg_1068),
        .O(\gmem_addr_2_reg_1141[9]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    \gmem_addr_2_reg_1141[9]_i_16 
       (.I0(icmp_ln1072_3_reg_1014),
        .I1(empty_22_reg_1086_reg_n_95),
        .I2(select_ln1072_7_reg_1068),
        .I3(p_mid114_reg_1124[10]),
        .O(\gmem_addr_2_reg_1141[9]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h22E20000)) 
    \gmem_addr_2_reg_1141[9]_i_17 
       (.I0(p_mid114_reg_1124[8]),
        .I1(select_ln1072_7_reg_1068),
        .I2(empty_22_reg_1086_reg_n_97),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(\gmem_addr_2_reg_1141_reg[61]_0 [6]),
        .O(\gmem_addr_2_reg_1141[9]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hF355)) 
    \gmem_addr_2_reg_1141[9]_i_18 
       (.I0(p_mid114_reg_1124[9]),
        .I1(empty_22_reg_1086_reg_n_96),
        .I2(icmp_ln1072_3_reg_1014),
        .I3(select_ln1072_7_reg_1068),
        .O(\gmem_addr_2_reg_1141[9]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    \gmem_addr_2_reg_1141[9]_i_19 
       (.I0(icmp_ln1072_3_reg_1014),
        .I1(empty_22_reg_1086_reg_n_96),
        .I2(select_ln1072_7_reg_1068),
        .I3(p_mid114_reg_1124[9]),
        .O(\gmem_addr_2_reg_1141[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h20AA200000000000)) 
    \gmem_addr_2_reg_1141[9]_i_2 
       (.I0(\gmem_addr_2_reg_1141_reg[61]_0 [7]),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(empty_22_reg_1086_reg_n_96),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_mid114_reg_1124[9]),
        .I5(\gmem_addr_2_reg_1141[9]_i_10_n_0 ),
        .O(\gmem_addr_2_reg_1141[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h22E20000)) 
    \gmem_addr_2_reg_1141[9]_i_20 
       (.I0(p_mid114_reg_1124[7]),
        .I1(select_ln1072_7_reg_1068),
        .I2(empty_22_reg_1086_reg_n_98),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(\gmem_addr_2_reg_1141_reg[61]_0 [5]),
        .O(\gmem_addr_2_reg_1141[9]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'hF355)) 
    \gmem_addr_2_reg_1141[9]_i_21 
       (.I0(p_mid114_reg_1124[8]),
        .I1(empty_22_reg_1086_reg_n_97),
        .I2(icmp_ln1072_3_reg_1014),
        .I3(select_ln1072_7_reg_1068),
        .O(\gmem_addr_2_reg_1141[9]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    \gmem_addr_2_reg_1141[9]_i_22 
       (.I0(icmp_ln1072_3_reg_1014),
        .I1(empty_22_reg_1086_reg_n_97),
        .I2(select_ln1072_7_reg_1068),
        .I3(p_mid114_reg_1124[8]),
        .O(\gmem_addr_2_reg_1141[9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC66CC6C6C6C6C)) 
    \gmem_addr_2_reg_1141[9]_i_23 
       (.I0(\gmem_addr_2_reg_1141_reg[61]_0 [5]),
        .I1(\gmem_addr_2_reg_1141[9]_i_12_n_0 ),
        .I2(p_mid114_reg_1124[7]),
        .I3(empty_22_reg_1086_reg_n_98),
        .I4(icmp_ln1072_3_reg_1014),
        .I5(select_ln1072_7_reg_1068),
        .O(\gmem_addr_2_reg_1141[9]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h20AA200000000000)) 
    \gmem_addr_2_reg_1141[9]_i_3 
       (.I0(\gmem_addr_2_reg_1141_reg[61]_0 [6]),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(empty_22_reg_1086_reg_n_97),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_mid114_reg_1124[8]),
        .I5(\gmem_addr_2_reg_1141[9]_i_11_n_0 ),
        .O(\gmem_addr_2_reg_1141[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h20AA200000000000)) 
    \gmem_addr_2_reg_1141[9]_i_4 
       (.I0(\gmem_addr_2_reg_1141_reg[61]_0 [5]),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(empty_22_reg_1086_reg_n_98),
        .I3(select_ln1072_7_reg_1068),
        .I4(p_mid114_reg_1124[7]),
        .I5(\gmem_addr_2_reg_1141[9]_i_12_n_0 ),
        .O(\gmem_addr_2_reg_1141[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h88E80000)) 
    \gmem_addr_2_reg_1141[9]_i_5 
       (.I0(\select_ln1072_8_reg_1102_reg_n_0_[6] ),
        .I1(\gmem_addr_2_reg_1141_reg[61]_0 [4]),
        .I2(p_mid114_reg_1124[6]),
        .I3(select_ln1072_7_reg_1068),
        .I4(\gmem_addr_2_reg_1141[9]_i_13_n_0 ),
        .O(\gmem_addr_2_reg_1141[9]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h47485AF0)) 
    \gmem_addr_2_reg_1141[9]_i_6 
       (.I0(\gmem_addr_2_reg_1141[9]_i_14_n_0 ),
        .I1(\gmem_addr_2_reg_1141[9]_i_15_n_0 ),
        .I2(\gmem_addr_2_reg_1141[13]_i_13_n_0 ),
        .I3(\gmem_addr_2_reg_1141[9]_i_16_n_0 ),
        .I4(\gmem_addr_2_reg_1141_reg[61]_0 [8]),
        .O(\gmem_addr_2_reg_1141[9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h47485AF0)) 
    \gmem_addr_2_reg_1141[9]_i_7 
       (.I0(\gmem_addr_2_reg_1141[9]_i_17_n_0 ),
        .I1(\gmem_addr_2_reg_1141[9]_i_18_n_0 ),
        .I2(\gmem_addr_2_reg_1141[9]_i_10_n_0 ),
        .I3(\gmem_addr_2_reg_1141[9]_i_19_n_0 ),
        .I4(\gmem_addr_2_reg_1141_reg[61]_0 [7]),
        .O(\gmem_addr_2_reg_1141[9]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h47485AF0)) 
    \gmem_addr_2_reg_1141[9]_i_8 
       (.I0(\gmem_addr_2_reg_1141[9]_i_20_n_0 ),
        .I1(\gmem_addr_2_reg_1141[9]_i_21_n_0 ),
        .I2(\gmem_addr_2_reg_1141[9]_i_11_n_0 ),
        .I3(\gmem_addr_2_reg_1141[9]_i_22_n_0 ),
        .I4(\gmem_addr_2_reg_1141_reg[61]_0 [6]),
        .O(\gmem_addr_2_reg_1141[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h55DFDFFFAA202000)) 
    \gmem_addr_2_reg_1141[9]_i_9 
       (.I0(\gmem_addr_2_reg_1141[9]_i_13_n_0 ),
        .I1(select_ln1072_7_reg_1068),
        .I2(p_mid114_reg_1124[6]),
        .I3(\gmem_addr_2_reg_1141_reg[61]_0 [4]),
        .I4(\select_ln1072_8_reg_1102_reg_n_0_[6] ),
        .I5(\gmem_addr_2_reg_1141[9]_i_23_n_0 ),
        .O(\gmem_addr_2_reg_1141[9]_i_9_n_0 ));
  FDRE \gmem_addr_2_reg_1141_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[0]),
        .Q(gmem_addr_2_reg_1141[0]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[10]),
        .Q(gmem_addr_2_reg_1141[10]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[11]),
        .Q(gmem_addr_2_reg_1141[11]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[12]),
        .Q(gmem_addr_2_reg_1141[12]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[13]),
        .Q(gmem_addr_2_reg_1141[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_1141_reg[13]_i_1 
       (.CI(\gmem_addr_2_reg_1141_reg[9]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_1141_reg[13]_i_1_n_0 ,\gmem_addr_2_reg_1141_reg[13]_i_1_n_1 ,\gmem_addr_2_reg_1141_reg[13]_i_1_n_2 ,\gmem_addr_2_reg_1141_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_2_reg_1141[13]_i_2_n_0 ,\gmem_addr_2_reg_1141[13]_i_3_n_0 ,\gmem_addr_2_reg_1141[13]_i_4_n_0 ,\gmem_addr_2_reg_1141[13]_i_5_n_0 }),
        .O(sext_ln232_fu_763_p1[13:10]),
        .S({\gmem_addr_2_reg_1141[13]_i_6_n_0 ,\gmem_addr_2_reg_1141[13]_i_7_n_0 ,\gmem_addr_2_reg_1141[13]_i_8_n_0 ,\gmem_addr_2_reg_1141[13]_i_9_n_0 }));
  FDRE \gmem_addr_2_reg_1141_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[14]),
        .Q(gmem_addr_2_reg_1141[14]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[15]),
        .Q(gmem_addr_2_reg_1141[15]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[16]),
        .Q(gmem_addr_2_reg_1141[16]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[17]),
        .Q(gmem_addr_2_reg_1141[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_1141_reg[17]_i_1 
       (.CI(\gmem_addr_2_reg_1141_reg[13]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_1141_reg[17]_i_1_n_0 ,\gmem_addr_2_reg_1141_reg[17]_i_1_n_1 ,\gmem_addr_2_reg_1141_reg[17]_i_1_n_2 ,\gmem_addr_2_reg_1141_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gmem_addr_2_reg_1141_reg[61]_0 [14]}),
        .O(sext_ln232_fu_763_p1[17:14]),
        .S({\gmem_addr_2_reg_1141_reg[61]_0 [17:15],\gmem_addr_2_reg_1141[17]_i_2_n_0 }));
  FDRE \gmem_addr_2_reg_1141_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[18]),
        .Q(gmem_addr_2_reg_1141[18]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[19]),
        .Q(gmem_addr_2_reg_1141[19]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[1]),
        .Q(gmem_addr_2_reg_1141[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_1141_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_2_reg_1141_reg[1]_i_1_n_0 ,\gmem_addr_2_reg_1141_reg[1]_i_1_n_1 ,\gmem_addr_2_reg_1141_reg[1]_i_1_n_2 ,\gmem_addr_2_reg_1141_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_2_reg_1141[1]_i_2_n_0 ,\gmem_addr_2_reg_1141[1]_i_3_n_0 ,\gmem_addr_2_reg_1141[1]_i_4_n_0 ,\gmem_addr_2_reg_1141[1]_i_5_n_0 }),
        .O({sext_ln232_fu_763_p1[1:0],\NLW_gmem_addr_2_reg_1141_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\gmem_addr_2_reg_1141[1]_i_6_n_0 ,\gmem_addr_2_reg_1141[1]_i_7_n_0 ,\gmem_addr_2_reg_1141[1]_i_8_n_0 ,\gmem_addr_2_reg_1141[1]_i_9_n_0 }));
  FDRE \gmem_addr_2_reg_1141_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[20]),
        .Q(gmem_addr_2_reg_1141[20]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[21]),
        .Q(gmem_addr_2_reg_1141[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_1141_reg[21]_i_1 
       (.CI(\gmem_addr_2_reg_1141_reg[17]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_1141_reg[21]_i_1_n_0 ,\gmem_addr_2_reg_1141_reg[21]_i_1_n_1 ,\gmem_addr_2_reg_1141_reg[21]_i_1_n_2 ,\gmem_addr_2_reg_1141_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln232_fu_763_p1[21:18]),
        .S(\gmem_addr_2_reg_1141_reg[61]_0 [21:18]));
  FDRE \gmem_addr_2_reg_1141_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[22]),
        .Q(gmem_addr_2_reg_1141[22]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[23]),
        .Q(gmem_addr_2_reg_1141[23]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[24]),
        .Q(gmem_addr_2_reg_1141[24]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[25]),
        .Q(gmem_addr_2_reg_1141[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_1141_reg[25]_i_1 
       (.CI(\gmem_addr_2_reg_1141_reg[21]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_1141_reg[25]_i_1_n_0 ,\gmem_addr_2_reg_1141_reg[25]_i_1_n_1 ,\gmem_addr_2_reg_1141_reg[25]_i_1_n_2 ,\gmem_addr_2_reg_1141_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln232_fu_763_p1[25:22]),
        .S(\gmem_addr_2_reg_1141_reg[61]_0 [25:22]));
  FDRE \gmem_addr_2_reg_1141_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[26]),
        .Q(gmem_addr_2_reg_1141[26]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[27]),
        .Q(gmem_addr_2_reg_1141[27]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[28]),
        .Q(gmem_addr_2_reg_1141[28]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[29]),
        .Q(gmem_addr_2_reg_1141[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_1141_reg[29]_i_1 
       (.CI(\gmem_addr_2_reg_1141_reg[25]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_1141_reg[29]_i_1_n_0 ,\gmem_addr_2_reg_1141_reg[29]_i_1_n_1 ,\gmem_addr_2_reg_1141_reg[29]_i_1_n_2 ,\gmem_addr_2_reg_1141_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln232_fu_763_p1[29:26]),
        .S(\gmem_addr_2_reg_1141_reg[61]_0 [29:26]));
  FDRE \gmem_addr_2_reg_1141_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[2]),
        .Q(gmem_addr_2_reg_1141[2]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[30]),
        .Q(gmem_addr_2_reg_1141[30]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[31]),
        .Q(gmem_addr_2_reg_1141[31]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[32] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[32]),
        .Q(gmem_addr_2_reg_1141[32]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[33] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[33]),
        .Q(gmem_addr_2_reg_1141[33]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_1141_reg[33]_i_1 
       (.CI(\gmem_addr_2_reg_1141_reg[29]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_1141_reg[33]_i_1_n_0 ,\gmem_addr_2_reg_1141_reg[33]_i_1_n_1 ,\gmem_addr_2_reg_1141_reg[33]_i_1_n_2 ,\gmem_addr_2_reg_1141_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln232_fu_763_p1[33:30]),
        .S(\gmem_addr_2_reg_1141_reg[61]_0 [33:30]));
  FDRE \gmem_addr_2_reg_1141_reg[34] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[34]),
        .Q(gmem_addr_2_reg_1141[34]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[35] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[35]),
        .Q(gmem_addr_2_reg_1141[35]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[36] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[36]),
        .Q(gmem_addr_2_reg_1141[36]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[37] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[37]),
        .Q(gmem_addr_2_reg_1141[37]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_1141_reg[37]_i_1 
       (.CI(\gmem_addr_2_reg_1141_reg[33]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_1141_reg[37]_i_1_n_0 ,\gmem_addr_2_reg_1141_reg[37]_i_1_n_1 ,\gmem_addr_2_reg_1141_reg[37]_i_1_n_2 ,\gmem_addr_2_reg_1141_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln232_fu_763_p1[37:34]),
        .S(\gmem_addr_2_reg_1141_reg[61]_0 [37:34]));
  FDRE \gmem_addr_2_reg_1141_reg[38] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[38]),
        .Q(gmem_addr_2_reg_1141[38]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[39] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[39]),
        .Q(gmem_addr_2_reg_1141[39]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[3]),
        .Q(gmem_addr_2_reg_1141[3]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[40] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[40]),
        .Q(gmem_addr_2_reg_1141[40]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[41] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[41]),
        .Q(gmem_addr_2_reg_1141[41]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_1141_reg[41]_i_1 
       (.CI(\gmem_addr_2_reg_1141_reg[37]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_1141_reg[41]_i_1_n_0 ,\gmem_addr_2_reg_1141_reg[41]_i_1_n_1 ,\gmem_addr_2_reg_1141_reg[41]_i_1_n_2 ,\gmem_addr_2_reg_1141_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln232_fu_763_p1[41:38]),
        .S(\gmem_addr_2_reg_1141_reg[61]_0 [41:38]));
  FDRE \gmem_addr_2_reg_1141_reg[42] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[42]),
        .Q(gmem_addr_2_reg_1141[42]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[43] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[43]),
        .Q(gmem_addr_2_reg_1141[43]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[44] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[44]),
        .Q(gmem_addr_2_reg_1141[44]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[45] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[45]),
        .Q(gmem_addr_2_reg_1141[45]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_1141_reg[45]_i_1 
       (.CI(\gmem_addr_2_reg_1141_reg[41]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_1141_reg[45]_i_1_n_0 ,\gmem_addr_2_reg_1141_reg[45]_i_1_n_1 ,\gmem_addr_2_reg_1141_reg[45]_i_1_n_2 ,\gmem_addr_2_reg_1141_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln232_fu_763_p1[45:42]),
        .S(\gmem_addr_2_reg_1141_reg[61]_0 [45:42]));
  FDRE \gmem_addr_2_reg_1141_reg[46] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[46]),
        .Q(gmem_addr_2_reg_1141[46]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[47] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[47]),
        .Q(gmem_addr_2_reg_1141[47]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[48] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[48]),
        .Q(gmem_addr_2_reg_1141[48]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[49] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[49]),
        .Q(gmem_addr_2_reg_1141[49]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_1141_reg[49]_i_1 
       (.CI(\gmem_addr_2_reg_1141_reg[45]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_1141_reg[49]_i_1_n_0 ,\gmem_addr_2_reg_1141_reg[49]_i_1_n_1 ,\gmem_addr_2_reg_1141_reg[49]_i_1_n_2 ,\gmem_addr_2_reg_1141_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln232_fu_763_p1[49:46]),
        .S(\gmem_addr_2_reg_1141_reg[61]_0 [49:46]));
  FDRE \gmem_addr_2_reg_1141_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[4]),
        .Q(gmem_addr_2_reg_1141[4]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[50] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[50]),
        .Q(gmem_addr_2_reg_1141[50]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[51] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[51]),
        .Q(gmem_addr_2_reg_1141[51]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[52] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[52]),
        .Q(gmem_addr_2_reg_1141[52]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[53] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[53]),
        .Q(gmem_addr_2_reg_1141[53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_1141_reg[53]_i_1 
       (.CI(\gmem_addr_2_reg_1141_reg[49]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_1141_reg[53]_i_1_n_0 ,\gmem_addr_2_reg_1141_reg[53]_i_1_n_1 ,\gmem_addr_2_reg_1141_reg[53]_i_1_n_2 ,\gmem_addr_2_reg_1141_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln232_fu_763_p1[53:50]),
        .S(\gmem_addr_2_reg_1141_reg[61]_0 [53:50]));
  FDRE \gmem_addr_2_reg_1141_reg[54] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[54]),
        .Q(gmem_addr_2_reg_1141[54]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[55] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[55]),
        .Q(gmem_addr_2_reg_1141[55]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[56] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[56]),
        .Q(gmem_addr_2_reg_1141[56]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[57] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[57]),
        .Q(gmem_addr_2_reg_1141[57]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_1141_reg[57]_i_1 
       (.CI(\gmem_addr_2_reg_1141_reg[53]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_1141_reg[57]_i_1_n_0 ,\gmem_addr_2_reg_1141_reg[57]_i_1_n_1 ,\gmem_addr_2_reg_1141_reg[57]_i_1_n_2 ,\gmem_addr_2_reg_1141_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln232_fu_763_p1[57:54]),
        .S(\gmem_addr_2_reg_1141_reg[61]_0 [57:54]));
  FDRE \gmem_addr_2_reg_1141_reg[58] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[58]),
        .Q(gmem_addr_2_reg_1141[58]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[59] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[59]),
        .Q(gmem_addr_2_reg_1141[59]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[5]),
        .Q(gmem_addr_2_reg_1141[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_1141_reg[5]_i_1 
       (.CI(\gmem_addr_2_reg_1141_reg[1]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_1141_reg[5]_i_1_n_0 ,\gmem_addr_2_reg_1141_reg[5]_i_1_n_1 ,\gmem_addr_2_reg_1141_reg[5]_i_1_n_2 ,\gmem_addr_2_reg_1141_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_2_reg_1141[5]_i_2_n_0 ,\gmem_addr_2_reg_1141[5]_i_3_n_0 ,\gmem_addr_2_reg_1141[5]_i_4_n_0 ,\gmem_addr_2_reg_1141[5]_i_5_n_0 }),
        .O(sext_ln232_fu_763_p1[5:2]),
        .S({\gmem_addr_2_reg_1141[5]_i_6_n_0 ,\gmem_addr_2_reg_1141[5]_i_7_n_0 ,\gmem_addr_2_reg_1141[5]_i_8_n_0 ,\gmem_addr_2_reg_1141[5]_i_9_n_0 }));
  FDRE \gmem_addr_2_reg_1141_reg[60] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[60]),
        .Q(gmem_addr_2_reg_1141[60]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[61] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[61]),
        .Q(gmem_addr_2_reg_1141[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_1141_reg[61]_i_2 
       (.CI(\gmem_addr_2_reg_1141_reg[57]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_2_reg_1141_reg[61]_i_2_CO_UNCONNECTED [3],\gmem_addr_2_reg_1141_reg[61]_i_2_n_1 ,\gmem_addr_2_reg_1141_reg[61]_i_2_n_2 ,\gmem_addr_2_reg_1141_reg[61]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln232_fu_763_p1[61:58]),
        .S(\gmem_addr_2_reg_1141_reg[61]_0 [61:58]));
  FDRE \gmem_addr_2_reg_1141_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[6]),
        .Q(gmem_addr_2_reg_1141[6]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[7]),
        .Q(gmem_addr_2_reg_1141[7]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[8]),
        .Q(gmem_addr_2_reg_1141[8]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_422),
        .D(sext_ln232_fu_763_p1[9]),
        .Q(gmem_addr_2_reg_1141[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_1141_reg[9]_i_1 
       (.CI(\gmem_addr_2_reg_1141_reg[5]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_1141_reg[9]_i_1_n_0 ,\gmem_addr_2_reg_1141_reg[9]_i_1_n_1 ,\gmem_addr_2_reg_1141_reg[9]_i_1_n_2 ,\gmem_addr_2_reg_1141_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_2_reg_1141[9]_i_2_n_0 ,\gmem_addr_2_reg_1141[9]_i_3_n_0 ,\gmem_addr_2_reg_1141[9]_i_4_n_0 ,\gmem_addr_2_reg_1141[9]_i_5_n_0 }),
        .O(sext_ln232_fu_763_p1[9:6]),
        .S({\gmem_addr_2_reg_1141[9]_i_6_n_0 ,\gmem_addr_2_reg_1141[9]_i_7_n_0 ,\gmem_addr_2_reg_1141[9]_i_8_n_0 ,\gmem_addr_2_reg_1141[9]_i_9_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1134[10]_i_2 
       (.I0(sext_ln885_2_fu_686_p1[12]),
        .I1(trunc_ln_reg_245[10]),
        .O(\gmem_addr_3_reg_1134[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1134[10]_i_3 
       (.I0(sext_ln885_2_fu_686_p1[11]),
        .I1(trunc_ln_reg_245[9]),
        .O(\gmem_addr_3_reg_1134[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1134[10]_i_4 
       (.I0(sext_ln885_2_fu_686_p1[10]),
        .I1(trunc_ln_reg_245[8]),
        .O(\gmem_addr_3_reg_1134[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1134[10]_i_5 
       (.I0(sext_ln885_2_fu_686_p1[9]),
        .I1(trunc_ln_reg_245[7]),
        .O(\gmem_addr_3_reg_1134[10]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_3_reg_1134[14]_i_2 
       (.I0(trunc_ln_reg_245[14]),
        .O(\gmem_addr_3_reg_1134[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1134[14]_i_4 
       (.I0(sext_ln885_2_fu_686_p1[15]),
        .I1(trunc_ln_reg_245[13]),
        .O(\gmem_addr_3_reg_1134[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1134[14]_i_5 
       (.I0(sext_ln885_2_fu_686_p1[14]),
        .I1(trunc_ln_reg_245[12]),
        .O(\gmem_addr_3_reg_1134[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1134[14]_i_6 
       (.I0(sext_ln885_2_fu_686_p1[13]),
        .I1(trunc_ln_reg_245[11]),
        .O(\gmem_addr_3_reg_1134[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[18]_i_2 
       (.I0(trunc_ln_reg_245[17]),
        .I1(trunc_ln_reg_245[18]),
        .O(\gmem_addr_3_reg_1134[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[18]_i_3 
       (.I0(trunc_ln_reg_245[16]),
        .I1(trunc_ln_reg_245[17]),
        .O(\gmem_addr_3_reg_1134[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[18]_i_4 
       (.I0(trunc_ln_reg_245[15]),
        .I1(trunc_ln_reg_245[16]),
        .O(\gmem_addr_3_reg_1134[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[18]_i_5 
       (.I0(trunc_ln_reg_245[14]),
        .I1(trunc_ln_reg_245[15]),
        .O(\gmem_addr_3_reg_1134[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[22]_i_2 
       (.I0(trunc_ln_reg_245[21]),
        .I1(trunc_ln_reg_245[22]),
        .O(\gmem_addr_3_reg_1134[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[22]_i_3 
       (.I0(trunc_ln_reg_245[20]),
        .I1(trunc_ln_reg_245[21]),
        .O(\gmem_addr_3_reg_1134[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[22]_i_4 
       (.I0(trunc_ln_reg_245[19]),
        .I1(trunc_ln_reg_245[20]),
        .O(\gmem_addr_3_reg_1134[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[22]_i_5 
       (.I0(trunc_ln_reg_245[18]),
        .I1(trunc_ln_reg_245[19]),
        .O(\gmem_addr_3_reg_1134[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[26]_i_2 
       (.I0(trunc_ln_reg_245[25]),
        .I1(trunc_ln_reg_245[26]),
        .O(\gmem_addr_3_reg_1134[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[26]_i_3 
       (.I0(trunc_ln_reg_245[24]),
        .I1(trunc_ln_reg_245[25]),
        .O(\gmem_addr_3_reg_1134[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[26]_i_4 
       (.I0(trunc_ln_reg_245[23]),
        .I1(trunc_ln_reg_245[24]),
        .O(\gmem_addr_3_reg_1134[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[26]_i_5 
       (.I0(trunc_ln_reg_245[22]),
        .I1(trunc_ln_reg_245[23]),
        .O(\gmem_addr_3_reg_1134[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1134[2]_i_2 
       (.I0(sext_ln885_2_fu_686_p1[4]),
        .I1(trunc_ln_reg_245[2]),
        .O(\gmem_addr_3_reg_1134[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1134[2]_i_3 
       (.I0(sext_ln885_2_fu_686_p1[3]),
        .I1(trunc_ln_reg_245[1]),
        .O(\gmem_addr_3_reg_1134[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1134[2]_i_4 
       (.I0(sext_ln885_2_fu_686_p1[2]),
        .I1(trunc_ln_reg_245[0]),
        .O(\gmem_addr_3_reg_1134[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[30]_i_2 
       (.I0(trunc_ln_reg_245[29]),
        .I1(trunc_ln_reg_245[30]),
        .O(\gmem_addr_3_reg_1134[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[30]_i_3 
       (.I0(trunc_ln_reg_245[28]),
        .I1(trunc_ln_reg_245[29]),
        .O(\gmem_addr_3_reg_1134[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[30]_i_4 
       (.I0(trunc_ln_reg_245[27]),
        .I1(trunc_ln_reg_245[28]),
        .O(\gmem_addr_3_reg_1134[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[30]_i_5 
       (.I0(trunc_ln_reg_245[26]),
        .I1(trunc_ln_reg_245[27]),
        .O(\gmem_addr_3_reg_1134[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[34]_i_2 
       (.I0(trunc_ln_reg_245[33]),
        .I1(trunc_ln_reg_245[34]),
        .O(\gmem_addr_3_reg_1134[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[34]_i_3 
       (.I0(trunc_ln_reg_245[32]),
        .I1(trunc_ln_reg_245[33]),
        .O(\gmem_addr_3_reg_1134[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[34]_i_4 
       (.I0(trunc_ln_reg_245[31]),
        .I1(trunc_ln_reg_245[32]),
        .O(\gmem_addr_3_reg_1134[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[34]_i_5 
       (.I0(trunc_ln_reg_245[30]),
        .I1(trunc_ln_reg_245[31]),
        .O(\gmem_addr_3_reg_1134[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[38]_i_2 
       (.I0(trunc_ln_reg_245[37]),
        .I1(trunc_ln_reg_245[38]),
        .O(\gmem_addr_3_reg_1134[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[38]_i_3 
       (.I0(trunc_ln_reg_245[36]),
        .I1(trunc_ln_reg_245[37]),
        .O(\gmem_addr_3_reg_1134[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[38]_i_4 
       (.I0(trunc_ln_reg_245[35]),
        .I1(trunc_ln_reg_245[36]),
        .O(\gmem_addr_3_reg_1134[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[38]_i_5 
       (.I0(trunc_ln_reg_245[34]),
        .I1(trunc_ln_reg_245[35]),
        .O(\gmem_addr_3_reg_1134[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[42]_i_2 
       (.I0(trunc_ln_reg_245[41]),
        .I1(trunc_ln_reg_245[42]),
        .O(\gmem_addr_3_reg_1134[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[42]_i_3 
       (.I0(trunc_ln_reg_245[40]),
        .I1(trunc_ln_reg_245[41]),
        .O(\gmem_addr_3_reg_1134[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[42]_i_4 
       (.I0(trunc_ln_reg_245[39]),
        .I1(trunc_ln_reg_245[40]),
        .O(\gmem_addr_3_reg_1134[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[42]_i_5 
       (.I0(trunc_ln_reg_245[38]),
        .I1(trunc_ln_reg_245[39]),
        .O(\gmem_addr_3_reg_1134[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[46]_i_2 
       (.I0(trunc_ln_reg_245[45]),
        .I1(trunc_ln_reg_245[46]),
        .O(\gmem_addr_3_reg_1134[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[46]_i_3 
       (.I0(trunc_ln_reg_245[44]),
        .I1(trunc_ln_reg_245[45]),
        .O(\gmem_addr_3_reg_1134[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[46]_i_4 
       (.I0(trunc_ln_reg_245[43]),
        .I1(trunc_ln_reg_245[44]),
        .O(\gmem_addr_3_reg_1134[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[46]_i_5 
       (.I0(trunc_ln_reg_245[42]),
        .I1(trunc_ln_reg_245[43]),
        .O(\gmem_addr_3_reg_1134[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[50]_i_2 
       (.I0(trunc_ln_reg_245[49]),
        .I1(trunc_ln_reg_245[50]),
        .O(\gmem_addr_3_reg_1134[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[50]_i_3 
       (.I0(trunc_ln_reg_245[48]),
        .I1(trunc_ln_reg_245[49]),
        .O(\gmem_addr_3_reg_1134[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[50]_i_4 
       (.I0(trunc_ln_reg_245[47]),
        .I1(trunc_ln_reg_245[48]),
        .O(\gmem_addr_3_reg_1134[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[50]_i_5 
       (.I0(trunc_ln_reg_245[46]),
        .I1(trunc_ln_reg_245[47]),
        .O(\gmem_addr_3_reg_1134[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[54]_i_2 
       (.I0(trunc_ln_reg_245[53]),
        .I1(trunc_ln_reg_245[54]),
        .O(\gmem_addr_3_reg_1134[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[54]_i_3 
       (.I0(trunc_ln_reg_245[52]),
        .I1(trunc_ln_reg_245[53]),
        .O(\gmem_addr_3_reg_1134[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[54]_i_4 
       (.I0(trunc_ln_reg_245[51]),
        .I1(trunc_ln_reg_245[52]),
        .O(\gmem_addr_3_reg_1134[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[54]_i_5 
       (.I0(trunc_ln_reg_245[50]),
        .I1(trunc_ln_reg_245[51]),
        .O(\gmem_addr_3_reg_1134[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[58]_i_2 
       (.I0(trunc_ln_reg_245[57]),
        .I1(trunc_ln_reg_245[58]),
        .O(\gmem_addr_3_reg_1134[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[58]_i_3 
       (.I0(trunc_ln_reg_245[56]),
        .I1(trunc_ln_reg_245[57]),
        .O(\gmem_addr_3_reg_1134[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[58]_i_4 
       (.I0(trunc_ln_reg_245[55]),
        .I1(trunc_ln_reg_245[56]),
        .O(\gmem_addr_3_reg_1134[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[58]_i_5 
       (.I0(trunc_ln_reg_245[54]),
        .I1(trunc_ln_reg_245[55]),
        .O(\gmem_addr_3_reg_1134[58]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF1D0000)) 
    \gmem_addr_3_reg_1134[61]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I3(gmem_ARREADY),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .O(ap_condition_404));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[61]_i_3 
       (.I0(trunc_ln_reg_245[60]),
        .I1(trunc_ln_reg_245[61]),
        .O(\gmem_addr_3_reg_1134[61]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[61]_i_4 
       (.I0(trunc_ln_reg_245[59]),
        .I1(trunc_ln_reg_245[60]),
        .O(\gmem_addr_3_reg_1134[61]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_1134[61]_i_5 
       (.I0(trunc_ln_reg_245[58]),
        .I1(trunc_ln_reg_245[59]),
        .O(\gmem_addr_3_reg_1134[61]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1134[6]_i_2 
       (.I0(sext_ln885_2_fu_686_p1[8]),
        .I1(trunc_ln_reg_245[6]),
        .O(\gmem_addr_3_reg_1134[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1134[6]_i_3 
       (.I0(sext_ln885_2_fu_686_p1[7]),
        .I1(trunc_ln_reg_245[5]),
        .O(\gmem_addr_3_reg_1134[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1134[6]_i_4 
       (.I0(sext_ln885_2_fu_686_p1[6]),
        .I1(trunc_ln_reg_245[4]),
        .O(\gmem_addr_3_reg_1134[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1134[6]_i_5 
       (.I0(sext_ln885_2_fu_686_p1[5]),
        .I1(trunc_ln_reg_245[3]),
        .O(\gmem_addr_3_reg_1134[6]_i_5_n_0 ));
  FDRE \gmem_addr_3_reg_1134_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[0]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [0]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[10]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_1134_reg[10]_i_1 
       (.CI(\gmem_addr_3_reg_1134_reg[6]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1134_reg[10]_i_1_n_0 ,\gmem_addr_3_reg_1134_reg[10]_i_1_n_1 ,\gmem_addr_3_reg_1134_reg[10]_i_1_n_2 ,\gmem_addr_3_reg_1134_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln885_2_fu_686_p1[12:9]),
        .O(sext_ln885_1_fu_705_p1[10:7]),
        .S({\gmem_addr_3_reg_1134[10]_i_2_n_0 ,\gmem_addr_3_reg_1134[10]_i_3_n_0 ,\gmem_addr_3_reg_1134[10]_i_4_n_0 ,\gmem_addr_3_reg_1134[10]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_1134_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[11]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [11]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[12]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [12]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[13]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [13]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[14]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_1134_reg[14]_i_1 
       (.CI(\gmem_addr_3_reg_1134_reg[10]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1134_reg[14]_i_1_n_0 ,\gmem_addr_3_reg_1134_reg[14]_i_1_n_1 ,\gmem_addr_3_reg_1134_reg[14]_i_1_n_2 ,\gmem_addr_3_reg_1134_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_3_reg_1134[14]_i_2_n_0 ,sext_ln885_2_fu_686_p1[15:13]}),
        .O(sext_ln885_1_fu_705_p1[14:11]),
        .S({mac_muladd_7ns_8s_7ns_15_4_1_U7_n_28,\gmem_addr_3_reg_1134[14]_i_4_n_0 ,\gmem_addr_3_reg_1134[14]_i_5_n_0 ,\gmem_addr_3_reg_1134[14]_i_6_n_0 }));
  FDRE \gmem_addr_3_reg_1134_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[15]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [15]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[16]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [16]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[17]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [17]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[18]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_1134_reg[18]_i_1 
       (.CI(\gmem_addr_3_reg_1134_reg[14]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1134_reg[18]_i_1_n_0 ,\gmem_addr_3_reg_1134_reg[18]_i_1_n_1 ,\gmem_addr_3_reg_1134_reg[18]_i_1_n_2 ,\gmem_addr_3_reg_1134_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln_reg_245[17:14]),
        .O(sext_ln885_1_fu_705_p1[18:15]),
        .S({\gmem_addr_3_reg_1134[18]_i_2_n_0 ,\gmem_addr_3_reg_1134[18]_i_3_n_0 ,\gmem_addr_3_reg_1134[18]_i_4_n_0 ,\gmem_addr_3_reg_1134[18]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_1134_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[19]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [19]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[1]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [1]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[20]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [20]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[21]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [21]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[22]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_1134_reg[22]_i_1 
       (.CI(\gmem_addr_3_reg_1134_reg[18]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1134_reg[22]_i_1_n_0 ,\gmem_addr_3_reg_1134_reg[22]_i_1_n_1 ,\gmem_addr_3_reg_1134_reg[22]_i_1_n_2 ,\gmem_addr_3_reg_1134_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln_reg_245[21:18]),
        .O(sext_ln885_1_fu_705_p1[22:19]),
        .S({\gmem_addr_3_reg_1134[22]_i_2_n_0 ,\gmem_addr_3_reg_1134[22]_i_3_n_0 ,\gmem_addr_3_reg_1134[22]_i_4_n_0 ,\gmem_addr_3_reg_1134[22]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_1134_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[23]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [23]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[24]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [24]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[25]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [25]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[26]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_1134_reg[26]_i_1 
       (.CI(\gmem_addr_3_reg_1134_reg[22]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1134_reg[26]_i_1_n_0 ,\gmem_addr_3_reg_1134_reg[26]_i_1_n_1 ,\gmem_addr_3_reg_1134_reg[26]_i_1_n_2 ,\gmem_addr_3_reg_1134_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln_reg_245[25:22]),
        .O(sext_ln885_1_fu_705_p1[26:23]),
        .S({\gmem_addr_3_reg_1134[26]_i_2_n_0 ,\gmem_addr_3_reg_1134[26]_i_3_n_0 ,\gmem_addr_3_reg_1134[26]_i_4_n_0 ,\gmem_addr_3_reg_1134[26]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_1134_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[27]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [27]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[28]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [28]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[29]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [29]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[2]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_1134_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_3_reg_1134_reg[2]_i_1_n_0 ,\gmem_addr_3_reg_1134_reg[2]_i_1_n_1 ,\gmem_addr_3_reg_1134_reg[2]_i_1_n_2 ,\gmem_addr_3_reg_1134_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sext_ln885_2_fu_686_p1[4:2],1'b0}),
        .O({sext_ln885_1_fu_705_p1[2:0],\NLW_gmem_addr_3_reg_1134_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_3_reg_1134[2]_i_2_n_0 ,\gmem_addr_3_reg_1134[2]_i_3_n_0 ,\gmem_addr_3_reg_1134[2]_i_4_n_0 ,mat_C}));
  FDRE \gmem_addr_3_reg_1134_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[30]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_1134_reg[30]_i_1 
       (.CI(\gmem_addr_3_reg_1134_reg[26]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1134_reg[30]_i_1_n_0 ,\gmem_addr_3_reg_1134_reg[30]_i_1_n_1 ,\gmem_addr_3_reg_1134_reg[30]_i_1_n_2 ,\gmem_addr_3_reg_1134_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln_reg_245[29:26]),
        .O(sext_ln885_1_fu_705_p1[30:27]),
        .S({\gmem_addr_3_reg_1134[30]_i_2_n_0 ,\gmem_addr_3_reg_1134[30]_i_3_n_0 ,\gmem_addr_3_reg_1134[30]_i_4_n_0 ,\gmem_addr_3_reg_1134[30]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_1134_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[31]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [31]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[32] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[32]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [32]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[33] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[33]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [33]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[34] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[34]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_1134_reg[34]_i_1 
       (.CI(\gmem_addr_3_reg_1134_reg[30]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1134_reg[34]_i_1_n_0 ,\gmem_addr_3_reg_1134_reg[34]_i_1_n_1 ,\gmem_addr_3_reg_1134_reg[34]_i_1_n_2 ,\gmem_addr_3_reg_1134_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln_reg_245[33:30]),
        .O(sext_ln885_1_fu_705_p1[34:31]),
        .S({\gmem_addr_3_reg_1134[34]_i_2_n_0 ,\gmem_addr_3_reg_1134[34]_i_3_n_0 ,\gmem_addr_3_reg_1134[34]_i_4_n_0 ,\gmem_addr_3_reg_1134[34]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_1134_reg[35] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[35]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [35]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[36] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[36]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [36]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[37] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[37]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [37]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[38] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[38]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_1134_reg[38]_i_1 
       (.CI(\gmem_addr_3_reg_1134_reg[34]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1134_reg[38]_i_1_n_0 ,\gmem_addr_3_reg_1134_reg[38]_i_1_n_1 ,\gmem_addr_3_reg_1134_reg[38]_i_1_n_2 ,\gmem_addr_3_reg_1134_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln_reg_245[37:34]),
        .O(sext_ln885_1_fu_705_p1[38:35]),
        .S({\gmem_addr_3_reg_1134[38]_i_2_n_0 ,\gmem_addr_3_reg_1134[38]_i_3_n_0 ,\gmem_addr_3_reg_1134[38]_i_4_n_0 ,\gmem_addr_3_reg_1134[38]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_1134_reg[39] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[39]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [39]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[3]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [3]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[40] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[40]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [40]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[41] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[41]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [41]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[42] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[42]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_1134_reg[42]_i_1 
       (.CI(\gmem_addr_3_reg_1134_reg[38]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1134_reg[42]_i_1_n_0 ,\gmem_addr_3_reg_1134_reg[42]_i_1_n_1 ,\gmem_addr_3_reg_1134_reg[42]_i_1_n_2 ,\gmem_addr_3_reg_1134_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln_reg_245[41:38]),
        .O(sext_ln885_1_fu_705_p1[42:39]),
        .S({\gmem_addr_3_reg_1134[42]_i_2_n_0 ,\gmem_addr_3_reg_1134[42]_i_3_n_0 ,\gmem_addr_3_reg_1134[42]_i_4_n_0 ,\gmem_addr_3_reg_1134[42]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_1134_reg[43] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[43]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [43]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[44] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[44]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [44]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[45] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[45]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [45]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[46] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[46]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_1134_reg[46]_i_1 
       (.CI(\gmem_addr_3_reg_1134_reg[42]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1134_reg[46]_i_1_n_0 ,\gmem_addr_3_reg_1134_reg[46]_i_1_n_1 ,\gmem_addr_3_reg_1134_reg[46]_i_1_n_2 ,\gmem_addr_3_reg_1134_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln_reg_245[45:42]),
        .O(sext_ln885_1_fu_705_p1[46:43]),
        .S({\gmem_addr_3_reg_1134[46]_i_2_n_0 ,\gmem_addr_3_reg_1134[46]_i_3_n_0 ,\gmem_addr_3_reg_1134[46]_i_4_n_0 ,\gmem_addr_3_reg_1134[46]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_1134_reg[47] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[47]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [47]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[48] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[48]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [48]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[49] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[49]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [49]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[4]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [4]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[50] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[50]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_1134_reg[50]_i_1 
       (.CI(\gmem_addr_3_reg_1134_reg[46]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1134_reg[50]_i_1_n_0 ,\gmem_addr_3_reg_1134_reg[50]_i_1_n_1 ,\gmem_addr_3_reg_1134_reg[50]_i_1_n_2 ,\gmem_addr_3_reg_1134_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln_reg_245[49:46]),
        .O(sext_ln885_1_fu_705_p1[50:47]),
        .S({\gmem_addr_3_reg_1134[50]_i_2_n_0 ,\gmem_addr_3_reg_1134[50]_i_3_n_0 ,\gmem_addr_3_reg_1134[50]_i_4_n_0 ,\gmem_addr_3_reg_1134[50]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_1134_reg[51] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[51]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [51]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[52] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[52]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [52]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[53] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[53]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [53]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[54] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[54]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_1134_reg[54]_i_1 
       (.CI(\gmem_addr_3_reg_1134_reg[50]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1134_reg[54]_i_1_n_0 ,\gmem_addr_3_reg_1134_reg[54]_i_1_n_1 ,\gmem_addr_3_reg_1134_reg[54]_i_1_n_2 ,\gmem_addr_3_reg_1134_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln_reg_245[53:50]),
        .O(sext_ln885_1_fu_705_p1[54:51]),
        .S({\gmem_addr_3_reg_1134[54]_i_2_n_0 ,\gmem_addr_3_reg_1134[54]_i_3_n_0 ,\gmem_addr_3_reg_1134[54]_i_4_n_0 ,\gmem_addr_3_reg_1134[54]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_1134_reg[55] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[55]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [55]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[56] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[56]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [56]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[57] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[57]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [57]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[58] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[58]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_1134_reg[58]_i_1 
       (.CI(\gmem_addr_3_reg_1134_reg[54]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1134_reg[58]_i_1_n_0 ,\gmem_addr_3_reg_1134_reg[58]_i_1_n_1 ,\gmem_addr_3_reg_1134_reg[58]_i_1_n_2 ,\gmem_addr_3_reg_1134_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln_reg_245[57:54]),
        .O(sext_ln885_1_fu_705_p1[58:55]),
        .S({\gmem_addr_3_reg_1134[58]_i_2_n_0 ,\gmem_addr_3_reg_1134[58]_i_3_n_0 ,\gmem_addr_3_reg_1134[58]_i_4_n_0 ,\gmem_addr_3_reg_1134[58]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_1134_reg[59] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[59]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [59]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[5]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [5]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[60] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[60]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [60]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[61] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[61]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_1134_reg[61]_i_2 
       (.CI(\gmem_addr_3_reg_1134_reg[58]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_3_reg_1134_reg[61]_i_2_CO_UNCONNECTED [3:2],\gmem_addr_3_reg_1134_reg[61]_i_2_n_2 ,\gmem_addr_3_reg_1134_reg[61]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,trunc_ln_reg_245[59:58]}),
        .O({\NLW_gmem_addr_3_reg_1134_reg[61]_i_2_O_UNCONNECTED [3],sext_ln885_1_fu_705_p1[61:59]}),
        .S({1'b0,\gmem_addr_3_reg_1134[61]_i_3_n_0 ,\gmem_addr_3_reg_1134[61]_i_4_n_0 ,\gmem_addr_3_reg_1134[61]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_1134_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[6]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_1134_reg[6]_i_1 
       (.CI(\gmem_addr_3_reg_1134_reg[2]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1134_reg[6]_i_1_n_0 ,\gmem_addr_3_reg_1134_reg[6]_i_1_n_1 ,\gmem_addr_3_reg_1134_reg[6]_i_1_n_2 ,\gmem_addr_3_reg_1134_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln885_2_fu_686_p1[8:5]),
        .O(sext_ln885_1_fu_705_p1[6:3]),
        .S({\gmem_addr_3_reg_1134[6]_i_2_n_0 ,\gmem_addr_3_reg_1134[6]_i_3_n_0 ,\gmem_addr_3_reg_1134[6]_i_4_n_0 ,\gmem_addr_3_reg_1134[6]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_1134_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[7]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [7]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[8]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [8]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1134_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(sext_ln885_1_fu_705_p1[9]),
        .Q(\gmem_addr_3_reg_1134_reg[61]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FF1D0000)) 
    \gmem_addr_4_read_reg_1162[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I3(p_reg_reg),
        .I4(ap_CS_fsm_pp0_stage12),
        .I5(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .O(gmem_addr_4_read_reg_11620));
  FDRE \gmem_addr_4_read_reg_1162_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [0]),
        .Q(gmem_addr_4_read_reg_1162[0]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [10]),
        .Q(gmem_addr_4_read_reg_1162[10]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [11]),
        .Q(gmem_addr_4_read_reg_1162[11]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [12]),
        .Q(gmem_addr_4_read_reg_1162[12]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [13]),
        .Q(gmem_addr_4_read_reg_1162[13]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [14]),
        .Q(gmem_addr_4_read_reg_1162[14]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [15]),
        .Q(gmem_addr_4_read_reg_1162[15]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [16]),
        .Q(gmem_addr_4_read_reg_1162[16]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [17]),
        .Q(gmem_addr_4_read_reg_1162[17]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [18]),
        .Q(gmem_addr_4_read_reg_1162[18]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [19]),
        .Q(gmem_addr_4_read_reg_1162[19]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [1]),
        .Q(gmem_addr_4_read_reg_1162[1]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [20]),
        .Q(gmem_addr_4_read_reg_1162[20]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [21]),
        .Q(gmem_addr_4_read_reg_1162[21]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [22]),
        .Q(gmem_addr_4_read_reg_1162[22]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [23]),
        .Q(gmem_addr_4_read_reg_1162[23]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [24]),
        .Q(gmem_addr_4_read_reg_1162[24]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [25]),
        .Q(gmem_addr_4_read_reg_1162[25]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [26]),
        .Q(gmem_addr_4_read_reg_1162[26]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [27]),
        .Q(gmem_addr_4_read_reg_1162[27]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [28]),
        .Q(gmem_addr_4_read_reg_1162[28]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [29]),
        .Q(gmem_addr_4_read_reg_1162[29]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [2]),
        .Q(gmem_addr_4_read_reg_1162[2]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [30]),
        .Q(gmem_addr_4_read_reg_1162[30]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [31]),
        .Q(gmem_addr_4_read_reg_1162[31]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [3]),
        .Q(gmem_addr_4_read_reg_1162[3]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [4]),
        .Q(gmem_addr_4_read_reg_1162[4]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [5]),
        .Q(gmem_addr_4_read_reg_1162[5]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [6]),
        .Q(gmem_addr_4_read_reg_1162[6]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [7]),
        .Q(gmem_addr_4_read_reg_1162[7]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [8]),
        .Q(gmem_addr_4_read_reg_1162[8]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_1162_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_4_read_reg_11620),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [9]),
        .Q(gmem_addr_4_read_reg_1162[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \gmem_addr_4_reg_1113[13]_i_10 
       (.I0(lhs_mid1_reg_1057_reg_n_93),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(lhs_reg_999_reg_n_93),
        .O(select_ln1072_2_fu_547_p3[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_4_reg_1113[13]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [12]),
        .O(\gmem_addr_4_reg_1113[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[13]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [12]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [13]),
        .O(\gmem_addr_4_reg_1113[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_1113[13]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [12]),
        .I1(conv_i60_mid1_fu_596_p1[14]),
        .O(\gmem_addr_4_reg_1113[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_1113[13]_i_6 
       (.I0(conv_i60_mid1_fu_596_p1[13]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [11]),
        .O(\gmem_addr_4_reg_1113[13]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_1113[13]_i_7 
       (.I0(conv_i60_mid1_fu_596_p1[12]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [10]),
        .O(\gmem_addr_4_reg_1113[13]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gmem_addr_4_reg_1113[13]_i_8 
       (.I0(lhs_mid1_reg_1057_reg_n_91),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(lhs_reg_999_reg_n_91),
        .O(select_ln1072_2_fu_547_p3[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gmem_addr_4_reg_1113[13]_i_9 
       (.I0(lhs_mid1_reg_1057_reg_n_92),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(lhs_reg_999_reg_n_92),
        .O(select_ln1072_2_fu_547_p3[13]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[17]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [16]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [17]),
        .O(\gmem_addr_4_reg_1113[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[17]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [15]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [16]),
        .O(\gmem_addr_4_reg_1113[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[17]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [14]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [15]),
        .O(\gmem_addr_4_reg_1113[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[17]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [13]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [14]),
        .O(\gmem_addr_4_reg_1113[17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \gmem_addr_4_reg_1113[1]_i_10 
       (.I0(lhs_reg_999_reg_n_105),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(lhs_mid1_reg_1057_reg_n_105),
        .I3(k_4_reg_1076[0]),
        .O(\gmem_addr_4_reg_1113[1]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_1113[1]_i_3 
       (.I0(conv_i60_mid1_fu_596_p1[3]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [1]),
        .O(\gmem_addr_4_reg_1113[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_1113[1]_i_4 
       (.I0(conv_i60_mid1_fu_596_p1[2]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [0]),
        .O(\gmem_addr_4_reg_1113[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_1113[1]_i_5 
       (.I0(conv_i60_mid1_fu_596_p1[1]),
        .I1(empty_34_reg_251[1]),
        .O(\gmem_addr_4_reg_1113[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_1113[1]_i_6 
       (.I0(conv_i60_mid1_fu_596_p1[0]),
        .I1(empty_34_reg_251[0]),
        .O(\gmem_addr_4_reg_1113[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \gmem_addr_4_reg_1113[1]_i_7 
       (.I0(lhs_reg_999_reg_n_102),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(lhs_mid1_reg_1057_reg_n_102),
        .I3(k_4_reg_1076[3]),
        .O(\gmem_addr_4_reg_1113[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \gmem_addr_4_reg_1113[1]_i_8 
       (.I0(lhs_reg_999_reg_n_103),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(lhs_mid1_reg_1057_reg_n_103),
        .I3(k_4_reg_1076[2]),
        .O(\gmem_addr_4_reg_1113[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \gmem_addr_4_reg_1113[1]_i_9 
       (.I0(lhs_reg_999_reg_n_104),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(lhs_mid1_reg_1057_reg_n_104),
        .I3(k_4_reg_1076[1]),
        .O(\gmem_addr_4_reg_1113[1]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[21]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [20]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [21]),
        .O(\gmem_addr_4_reg_1113[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[21]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [19]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [20]),
        .O(\gmem_addr_4_reg_1113[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[21]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [18]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [19]),
        .O(\gmem_addr_4_reg_1113[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[21]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [17]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [18]),
        .O(\gmem_addr_4_reg_1113[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[25]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [24]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [25]),
        .O(\gmem_addr_4_reg_1113[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[25]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [23]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [24]),
        .O(\gmem_addr_4_reg_1113[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[25]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [22]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [23]),
        .O(\gmem_addr_4_reg_1113[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[25]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [21]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [22]),
        .O(\gmem_addr_4_reg_1113[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[29]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [28]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [29]),
        .O(\gmem_addr_4_reg_1113[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[29]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [27]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [28]),
        .O(\gmem_addr_4_reg_1113[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[29]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [26]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [27]),
        .O(\gmem_addr_4_reg_1113[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[29]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [25]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [26]),
        .O(\gmem_addr_4_reg_1113[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[33]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [32]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [33]),
        .O(\gmem_addr_4_reg_1113[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[33]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [31]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [32]),
        .O(\gmem_addr_4_reg_1113[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[33]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [30]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [31]),
        .O(\gmem_addr_4_reg_1113[33]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[33]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [29]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [30]),
        .O(\gmem_addr_4_reg_1113[33]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[37]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [36]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [37]),
        .O(\gmem_addr_4_reg_1113[37]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[37]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [35]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [36]),
        .O(\gmem_addr_4_reg_1113[37]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[37]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [34]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [35]),
        .O(\gmem_addr_4_reg_1113[37]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[37]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [33]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [34]),
        .O(\gmem_addr_4_reg_1113[37]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[41]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [40]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [41]),
        .O(\gmem_addr_4_reg_1113[41]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[41]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [39]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [40]),
        .O(\gmem_addr_4_reg_1113[41]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[41]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [38]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [39]),
        .O(\gmem_addr_4_reg_1113[41]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[41]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [37]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [38]),
        .O(\gmem_addr_4_reg_1113[41]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[45]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [44]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [45]),
        .O(\gmem_addr_4_reg_1113[45]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[45]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [43]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [44]),
        .O(\gmem_addr_4_reg_1113[45]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[45]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [42]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [43]),
        .O(\gmem_addr_4_reg_1113[45]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[45]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [41]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [42]),
        .O(\gmem_addr_4_reg_1113[45]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[49]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [48]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [49]),
        .O(\gmem_addr_4_reg_1113[49]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[49]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [47]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [48]),
        .O(\gmem_addr_4_reg_1113[49]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[49]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [46]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [47]),
        .O(\gmem_addr_4_reg_1113[49]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[49]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [45]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [46]),
        .O(\gmem_addr_4_reg_1113[49]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[53]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [52]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [53]),
        .O(\gmem_addr_4_reg_1113[53]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[53]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [51]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [52]),
        .O(\gmem_addr_4_reg_1113[53]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[53]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [50]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [51]),
        .O(\gmem_addr_4_reg_1113[53]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[53]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [49]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [50]),
        .O(\gmem_addr_4_reg_1113[53]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[57]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [56]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [57]),
        .O(\gmem_addr_4_reg_1113[57]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[57]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [55]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [56]),
        .O(\gmem_addr_4_reg_1113[57]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[57]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [54]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [55]),
        .O(\gmem_addr_4_reg_1113[57]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[57]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [53]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [54]),
        .O(\gmem_addr_4_reg_1113[57]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \gmem_addr_4_reg_1113[5]_i_10 
       (.I0(lhs_reg_999_reg_n_101),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(lhs_mid1_reg_1057_reg_n_101),
        .I3(k_4_reg_1076[4]),
        .O(\gmem_addr_4_reg_1113[5]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_1113[5]_i_3 
       (.I0(conv_i60_mid1_fu_596_p1[7]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [5]),
        .O(\gmem_addr_4_reg_1113[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_1113[5]_i_4 
       (.I0(conv_i60_mid1_fu_596_p1[6]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [4]),
        .O(\gmem_addr_4_reg_1113[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_1113[5]_i_5 
       (.I0(conv_i60_mid1_fu_596_p1[5]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [3]),
        .O(\gmem_addr_4_reg_1113[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_1113[5]_i_6 
       (.I0(conv_i60_mid1_fu_596_p1[4]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [2]),
        .O(\gmem_addr_4_reg_1113[5]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gmem_addr_4_reg_1113[5]_i_7 
       (.I0(lhs_mid1_reg_1057_reg_n_98),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(lhs_reg_999_reg_n_98),
        .O(select_ln1072_2_fu_547_p3[7]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \gmem_addr_4_reg_1113[5]_i_8 
       (.I0(lhs_reg_999_reg_n_99),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(lhs_mid1_reg_1057_reg_n_99),
        .I3(k_4_reg_1076[6]),
        .O(\gmem_addr_4_reg_1113[5]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \gmem_addr_4_reg_1113[5]_i_9 
       (.I0(lhs_reg_999_reg_n_100),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(lhs_mid1_reg_1057_reg_n_100),
        .I3(k_4_reg_1076[5]),
        .O(\gmem_addr_4_reg_1113[5]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[61]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [60]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [61]),
        .O(\gmem_addr_4_reg_1113[61]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[61]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [59]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [60]),
        .O(\gmem_addr_4_reg_1113[61]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[61]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [58]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [59]),
        .O(\gmem_addr_4_reg_1113[61]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_1113[61]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [57]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [58]),
        .O(\gmem_addr_4_reg_1113[61]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gmem_addr_4_reg_1113[9]_i_10 
       (.I0(lhs_mid1_reg_1057_reg_n_97),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(lhs_reg_999_reg_n_97),
        .O(select_ln1072_2_fu_547_p3[8]));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_1113[9]_i_3 
       (.I0(conv_i60_mid1_fu_596_p1[11]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [9]),
        .O(\gmem_addr_4_reg_1113[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_1113[9]_i_4 
       (.I0(conv_i60_mid1_fu_596_p1[10]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [8]),
        .O(\gmem_addr_4_reg_1113[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_1113[9]_i_5 
       (.I0(conv_i60_mid1_fu_596_p1[9]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [7]),
        .O(\gmem_addr_4_reg_1113[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_1113[9]_i_6 
       (.I0(conv_i60_mid1_fu_596_p1[8]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [6]),
        .O(\gmem_addr_4_reg_1113[9]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gmem_addr_4_reg_1113[9]_i_7 
       (.I0(lhs_mid1_reg_1057_reg_n_94),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(lhs_reg_999_reg_n_94),
        .O(select_ln1072_2_fu_547_p3[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gmem_addr_4_reg_1113[9]_i_8 
       (.I0(lhs_mid1_reg_1057_reg_n_95),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(lhs_reg_999_reg_n_95),
        .O(select_ln1072_2_fu_547_p3[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gmem_addr_4_reg_1113[9]_i_9 
       (.I0(lhs_mid1_reg_1057_reg_n_96),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(lhs_reg_999_reg_n_96),
        .O(select_ln1072_2_fu_547_p3[9]));
  FDRE \gmem_addr_4_reg_1113_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[0]),
        .Q(gmem_addr_4_reg_1113[0]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[10]),
        .Q(gmem_addr_4_reg_1113[10]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[11]),
        .Q(gmem_addr_4_reg_1113[11]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[12]),
        .Q(gmem_addr_4_reg_1113[12]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[13]),
        .Q(gmem_addr_4_reg_1113[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_1113_reg[13]_i_1 
       (.CI(\gmem_addr_4_reg_1113_reg[9]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_1113_reg[13]_i_1_n_0 ,\gmem_addr_4_reg_1113_reg[13]_i_1_n_1 ,\gmem_addr_4_reg_1113_reg[13]_i_1_n_2 ,\gmem_addr_4_reg_1113_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_reg_1046_reg[61]_1 [12],\gmem_addr_4_reg_1113[13]_i_2_n_0 ,conv_i60_mid1_fu_596_p1[13:12]}),
        .O(p_cast_cast_mid1_fu_615_p1[13:10]),
        .S({\gmem_addr_4_reg_1113[13]_i_4_n_0 ,\gmem_addr_4_reg_1113[13]_i_5_n_0 ,\gmem_addr_4_reg_1113[13]_i_6_n_0 ,\gmem_addr_4_reg_1113[13]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_1113_reg[13]_i_3 
       (.CI(\gmem_addr_4_reg_1113_reg[9]_i_2_n_0 ),
        .CO({\NLW_gmem_addr_4_reg_1113_reg[13]_i_3_CO_UNCONNECTED [3:2],\gmem_addr_4_reg_1113_reg[13]_i_3_n_2 ,\gmem_addr_4_reg_1113_reg[13]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_4_reg_1113_reg[13]_i_3_O_UNCONNECTED [3],conv_i60_mid1_fu_596_p1[14:12]}),
        .S({1'b0,select_ln1072_2_fu_547_p3[14:12]}));
  FDRE \gmem_addr_4_reg_1113_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[14]),
        .Q(gmem_addr_4_reg_1113[14]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[15]),
        .Q(gmem_addr_4_reg_1113[15]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[16]),
        .Q(gmem_addr_4_reg_1113[16]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[17]),
        .Q(gmem_addr_4_reg_1113[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_1113_reg[17]_i_1 
       (.CI(\gmem_addr_4_reg_1113_reg[13]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_1113_reg[17]_i_1_n_0 ,\gmem_addr_4_reg_1113_reg[17]_i_1_n_1 ,\gmem_addr_4_reg_1113_reg[17]_i_1_n_2 ,\gmem_addr_4_reg_1113_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [16:13]),
        .O(p_cast_cast_mid1_fu_615_p1[17:14]),
        .S({\gmem_addr_4_reg_1113[17]_i_2_n_0 ,\gmem_addr_4_reg_1113[17]_i_3_n_0 ,\gmem_addr_4_reg_1113[17]_i_4_n_0 ,\gmem_addr_4_reg_1113[17]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_1113_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[18]),
        .Q(gmem_addr_4_reg_1113[18]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[19]),
        .Q(gmem_addr_4_reg_1113[19]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[1]),
        .Q(gmem_addr_4_reg_1113[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_1113_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_4_reg_1113_reg[1]_i_1_n_0 ,\gmem_addr_4_reg_1113_reg[1]_i_1_n_1 ,\gmem_addr_4_reg_1113_reg[1]_i_1_n_2 ,\gmem_addr_4_reg_1113_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(conv_i60_mid1_fu_596_p1[3:0]),
        .O({p_cast_cast_mid1_fu_615_p1[1:0],\NLW_gmem_addr_4_reg_1113_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\gmem_addr_4_reg_1113[1]_i_3_n_0 ,\gmem_addr_4_reg_1113[1]_i_4_n_0 ,\gmem_addr_4_reg_1113[1]_i_5_n_0 ,\gmem_addr_4_reg_1113[1]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_1113_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\gmem_addr_4_reg_1113_reg[1]_i_2_n_0 ,\gmem_addr_4_reg_1113_reg[1]_i_2_n_1 ,\gmem_addr_4_reg_1113_reg[1]_i_2_n_2 ,\gmem_addr_4_reg_1113_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(k_4_reg_1076[3:0]),
        .O(conv_i60_mid1_fu_596_p1[3:0]),
        .S({\gmem_addr_4_reg_1113[1]_i_7_n_0 ,\gmem_addr_4_reg_1113[1]_i_8_n_0 ,\gmem_addr_4_reg_1113[1]_i_9_n_0 ,\gmem_addr_4_reg_1113[1]_i_10_n_0 }));
  FDRE \gmem_addr_4_reg_1113_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[20]),
        .Q(gmem_addr_4_reg_1113[20]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[21]),
        .Q(gmem_addr_4_reg_1113[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_1113_reg[21]_i_1 
       (.CI(\gmem_addr_4_reg_1113_reg[17]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_1113_reg[21]_i_1_n_0 ,\gmem_addr_4_reg_1113_reg[21]_i_1_n_1 ,\gmem_addr_4_reg_1113_reg[21]_i_1_n_2 ,\gmem_addr_4_reg_1113_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [20:17]),
        .O(p_cast_cast_mid1_fu_615_p1[21:18]),
        .S({\gmem_addr_4_reg_1113[21]_i_2_n_0 ,\gmem_addr_4_reg_1113[21]_i_3_n_0 ,\gmem_addr_4_reg_1113[21]_i_4_n_0 ,\gmem_addr_4_reg_1113[21]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_1113_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[22]),
        .Q(gmem_addr_4_reg_1113[22]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[23]),
        .Q(gmem_addr_4_reg_1113[23]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[24]),
        .Q(gmem_addr_4_reg_1113[24]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[25]),
        .Q(gmem_addr_4_reg_1113[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_1113_reg[25]_i_1 
       (.CI(\gmem_addr_4_reg_1113_reg[21]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_1113_reg[25]_i_1_n_0 ,\gmem_addr_4_reg_1113_reg[25]_i_1_n_1 ,\gmem_addr_4_reg_1113_reg[25]_i_1_n_2 ,\gmem_addr_4_reg_1113_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [24:21]),
        .O(p_cast_cast_mid1_fu_615_p1[25:22]),
        .S({\gmem_addr_4_reg_1113[25]_i_2_n_0 ,\gmem_addr_4_reg_1113[25]_i_3_n_0 ,\gmem_addr_4_reg_1113[25]_i_4_n_0 ,\gmem_addr_4_reg_1113[25]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_1113_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[26]),
        .Q(gmem_addr_4_reg_1113[26]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[27]),
        .Q(gmem_addr_4_reg_1113[27]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[28]),
        .Q(gmem_addr_4_reg_1113[28]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[29]),
        .Q(gmem_addr_4_reg_1113[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_1113_reg[29]_i_1 
       (.CI(\gmem_addr_4_reg_1113_reg[25]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_1113_reg[29]_i_1_n_0 ,\gmem_addr_4_reg_1113_reg[29]_i_1_n_1 ,\gmem_addr_4_reg_1113_reg[29]_i_1_n_2 ,\gmem_addr_4_reg_1113_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [28:25]),
        .O(p_cast_cast_mid1_fu_615_p1[29:26]),
        .S({\gmem_addr_4_reg_1113[29]_i_2_n_0 ,\gmem_addr_4_reg_1113[29]_i_3_n_0 ,\gmem_addr_4_reg_1113[29]_i_4_n_0 ,\gmem_addr_4_reg_1113[29]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_1113_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[2]),
        .Q(gmem_addr_4_reg_1113[2]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[30]),
        .Q(gmem_addr_4_reg_1113[30]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[31]),
        .Q(gmem_addr_4_reg_1113[31]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[32]),
        .Q(gmem_addr_4_reg_1113[32]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[33]),
        .Q(gmem_addr_4_reg_1113[33]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_1113_reg[33]_i_1 
       (.CI(\gmem_addr_4_reg_1113_reg[29]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_1113_reg[33]_i_1_n_0 ,\gmem_addr_4_reg_1113_reg[33]_i_1_n_1 ,\gmem_addr_4_reg_1113_reg[33]_i_1_n_2 ,\gmem_addr_4_reg_1113_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [32:29]),
        .O(p_cast_cast_mid1_fu_615_p1[33:30]),
        .S({\gmem_addr_4_reg_1113[33]_i_2_n_0 ,\gmem_addr_4_reg_1113[33]_i_3_n_0 ,\gmem_addr_4_reg_1113[33]_i_4_n_0 ,\gmem_addr_4_reg_1113[33]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_1113_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[34]),
        .Q(gmem_addr_4_reg_1113[34]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[35]),
        .Q(gmem_addr_4_reg_1113[35]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[36]),
        .Q(gmem_addr_4_reg_1113[36]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[37]),
        .Q(gmem_addr_4_reg_1113[37]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_1113_reg[37]_i_1 
       (.CI(\gmem_addr_4_reg_1113_reg[33]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_1113_reg[37]_i_1_n_0 ,\gmem_addr_4_reg_1113_reg[37]_i_1_n_1 ,\gmem_addr_4_reg_1113_reg[37]_i_1_n_2 ,\gmem_addr_4_reg_1113_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [36:33]),
        .O(p_cast_cast_mid1_fu_615_p1[37:34]),
        .S({\gmem_addr_4_reg_1113[37]_i_2_n_0 ,\gmem_addr_4_reg_1113[37]_i_3_n_0 ,\gmem_addr_4_reg_1113[37]_i_4_n_0 ,\gmem_addr_4_reg_1113[37]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_1113_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[38]),
        .Q(gmem_addr_4_reg_1113[38]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[39]),
        .Q(gmem_addr_4_reg_1113[39]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[3]),
        .Q(gmem_addr_4_reg_1113[3]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[40]),
        .Q(gmem_addr_4_reg_1113[40]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[41]),
        .Q(gmem_addr_4_reg_1113[41]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_1113_reg[41]_i_1 
       (.CI(\gmem_addr_4_reg_1113_reg[37]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_1113_reg[41]_i_1_n_0 ,\gmem_addr_4_reg_1113_reg[41]_i_1_n_1 ,\gmem_addr_4_reg_1113_reg[41]_i_1_n_2 ,\gmem_addr_4_reg_1113_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [40:37]),
        .O(p_cast_cast_mid1_fu_615_p1[41:38]),
        .S({\gmem_addr_4_reg_1113[41]_i_2_n_0 ,\gmem_addr_4_reg_1113[41]_i_3_n_0 ,\gmem_addr_4_reg_1113[41]_i_4_n_0 ,\gmem_addr_4_reg_1113[41]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_1113_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[42]),
        .Q(gmem_addr_4_reg_1113[42]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[43]),
        .Q(gmem_addr_4_reg_1113[43]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[44]),
        .Q(gmem_addr_4_reg_1113[44]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[45]),
        .Q(gmem_addr_4_reg_1113[45]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_1113_reg[45]_i_1 
       (.CI(\gmem_addr_4_reg_1113_reg[41]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_1113_reg[45]_i_1_n_0 ,\gmem_addr_4_reg_1113_reg[45]_i_1_n_1 ,\gmem_addr_4_reg_1113_reg[45]_i_1_n_2 ,\gmem_addr_4_reg_1113_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [44:41]),
        .O(p_cast_cast_mid1_fu_615_p1[45:42]),
        .S({\gmem_addr_4_reg_1113[45]_i_2_n_0 ,\gmem_addr_4_reg_1113[45]_i_3_n_0 ,\gmem_addr_4_reg_1113[45]_i_4_n_0 ,\gmem_addr_4_reg_1113[45]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_1113_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[46]),
        .Q(gmem_addr_4_reg_1113[46]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[47]),
        .Q(gmem_addr_4_reg_1113[47]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[48]),
        .Q(gmem_addr_4_reg_1113[48]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[49]),
        .Q(gmem_addr_4_reg_1113[49]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_1113_reg[49]_i_1 
       (.CI(\gmem_addr_4_reg_1113_reg[45]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_1113_reg[49]_i_1_n_0 ,\gmem_addr_4_reg_1113_reg[49]_i_1_n_1 ,\gmem_addr_4_reg_1113_reg[49]_i_1_n_2 ,\gmem_addr_4_reg_1113_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [48:45]),
        .O(p_cast_cast_mid1_fu_615_p1[49:46]),
        .S({\gmem_addr_4_reg_1113[49]_i_2_n_0 ,\gmem_addr_4_reg_1113[49]_i_3_n_0 ,\gmem_addr_4_reg_1113[49]_i_4_n_0 ,\gmem_addr_4_reg_1113[49]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_1113_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[4]),
        .Q(gmem_addr_4_reg_1113[4]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[50]),
        .Q(gmem_addr_4_reg_1113[50]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[51]),
        .Q(gmem_addr_4_reg_1113[51]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[52]),
        .Q(gmem_addr_4_reg_1113[52]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[53]),
        .Q(gmem_addr_4_reg_1113[53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_1113_reg[53]_i_1 
       (.CI(\gmem_addr_4_reg_1113_reg[49]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_1113_reg[53]_i_1_n_0 ,\gmem_addr_4_reg_1113_reg[53]_i_1_n_1 ,\gmem_addr_4_reg_1113_reg[53]_i_1_n_2 ,\gmem_addr_4_reg_1113_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [52:49]),
        .O(p_cast_cast_mid1_fu_615_p1[53:50]),
        .S({\gmem_addr_4_reg_1113[53]_i_2_n_0 ,\gmem_addr_4_reg_1113[53]_i_3_n_0 ,\gmem_addr_4_reg_1113[53]_i_4_n_0 ,\gmem_addr_4_reg_1113[53]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_1113_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[54]),
        .Q(gmem_addr_4_reg_1113[54]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[55]),
        .Q(gmem_addr_4_reg_1113[55]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[56]),
        .Q(gmem_addr_4_reg_1113[56]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[57]),
        .Q(gmem_addr_4_reg_1113[57]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_1113_reg[57]_i_1 
       (.CI(\gmem_addr_4_reg_1113_reg[53]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_1113_reg[57]_i_1_n_0 ,\gmem_addr_4_reg_1113_reg[57]_i_1_n_1 ,\gmem_addr_4_reg_1113_reg[57]_i_1_n_2 ,\gmem_addr_4_reg_1113_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [56:53]),
        .O(p_cast_cast_mid1_fu_615_p1[57:54]),
        .S({\gmem_addr_4_reg_1113[57]_i_2_n_0 ,\gmem_addr_4_reg_1113[57]_i_3_n_0 ,\gmem_addr_4_reg_1113[57]_i_4_n_0 ,\gmem_addr_4_reg_1113[57]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_1113_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[58]),
        .Q(gmem_addr_4_reg_1113[58]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[59]),
        .Q(gmem_addr_4_reg_1113[59]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[5]),
        .Q(gmem_addr_4_reg_1113[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_1113_reg[5]_i_1 
       (.CI(\gmem_addr_4_reg_1113_reg[1]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_1113_reg[5]_i_1_n_0 ,\gmem_addr_4_reg_1113_reg[5]_i_1_n_1 ,\gmem_addr_4_reg_1113_reg[5]_i_1_n_2 ,\gmem_addr_4_reg_1113_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(conv_i60_mid1_fu_596_p1[7:4]),
        .O(p_cast_cast_mid1_fu_615_p1[5:2]),
        .S({\gmem_addr_4_reg_1113[5]_i_3_n_0 ,\gmem_addr_4_reg_1113[5]_i_4_n_0 ,\gmem_addr_4_reg_1113[5]_i_5_n_0 ,\gmem_addr_4_reg_1113[5]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_1113_reg[5]_i_2 
       (.CI(\gmem_addr_4_reg_1113_reg[1]_i_2_n_0 ),
        .CO({\gmem_addr_4_reg_1113_reg[5]_i_2_n_0 ,\gmem_addr_4_reg_1113_reg[5]_i_2_n_1 ,\gmem_addr_4_reg_1113_reg[5]_i_2_n_2 ,\gmem_addr_4_reg_1113_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,k_4_reg_1076[6:4]}),
        .O(conv_i60_mid1_fu_596_p1[7:4]),
        .S({select_ln1072_2_fu_547_p3[7],\gmem_addr_4_reg_1113[5]_i_8_n_0 ,\gmem_addr_4_reg_1113[5]_i_9_n_0 ,\gmem_addr_4_reg_1113[5]_i_10_n_0 }));
  FDRE \gmem_addr_4_reg_1113_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[60]),
        .Q(gmem_addr_4_reg_1113[60]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[61]),
        .Q(gmem_addr_4_reg_1113[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_1113_reg[61]_i_1 
       (.CI(\gmem_addr_4_reg_1113_reg[57]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_4_reg_1113_reg[61]_i_1_CO_UNCONNECTED [3],\gmem_addr_4_reg_1113_reg[61]_i_1_n_1 ,\gmem_addr_4_reg_1113_reg[61]_i_1_n_2 ,\gmem_addr_4_reg_1113_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gmem_addr_reg_1046_reg[61]_1 [59:57]}),
        .O(p_cast_cast_mid1_fu_615_p1[61:58]),
        .S({\gmem_addr_4_reg_1113[61]_i_2_n_0 ,\gmem_addr_4_reg_1113[61]_i_3_n_0 ,\gmem_addr_4_reg_1113[61]_i_4_n_0 ,\gmem_addr_4_reg_1113[61]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_1113_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[6]),
        .Q(gmem_addr_4_reg_1113[6]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[7]),
        .Q(gmem_addr_4_reg_1113[7]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[8]),
        .Q(gmem_addr_4_reg_1113[8]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_1113_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(p_cast_cast_mid1_fu_615_p1[9]),
        .Q(gmem_addr_4_reg_1113[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_1113_reg[9]_i_1 
       (.CI(\gmem_addr_4_reg_1113_reg[5]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_1113_reg[9]_i_1_n_0 ,\gmem_addr_4_reg_1113_reg[9]_i_1_n_1 ,\gmem_addr_4_reg_1113_reg[9]_i_1_n_2 ,\gmem_addr_4_reg_1113_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(conv_i60_mid1_fu_596_p1[11:8]),
        .O(p_cast_cast_mid1_fu_615_p1[9:6]),
        .S({\gmem_addr_4_reg_1113[9]_i_3_n_0 ,\gmem_addr_4_reg_1113[9]_i_4_n_0 ,\gmem_addr_4_reg_1113[9]_i_5_n_0 ,\gmem_addr_4_reg_1113[9]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_1113_reg[9]_i_2 
       (.CI(\gmem_addr_4_reg_1113_reg[5]_i_2_n_0 ),
        .CO({\gmem_addr_4_reg_1113_reg[9]_i_2_n_0 ,\gmem_addr_4_reg_1113_reg[9]_i_2_n_1 ,\gmem_addr_4_reg_1113_reg[9]_i_2_n_2 ,\gmem_addr_4_reg_1113_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(conv_i60_mid1_fu_596_p1[11:8]),
        .S(select_ln1072_2_fu_547_p3[11:8]));
  LUT5 #(
    .INIT(32'hFF1D0000)) 
    \gmem_addr_read_reg_1147[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I3(p_reg_reg),
        .I4(ap_CS_fsm_pp0_stage10),
        .O(gmem_addr_read_reg_11470));
  FDRE \gmem_addr_read_reg_1147_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [0]),
        .Q(gmem_addr_read_reg_1147[0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [10]),
        .Q(gmem_addr_read_reg_1147[10]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [11]),
        .Q(gmem_addr_read_reg_1147[11]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [12]),
        .Q(gmem_addr_read_reg_1147[12]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [13]),
        .Q(gmem_addr_read_reg_1147[13]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [14]),
        .Q(gmem_addr_read_reg_1147[14]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [15]),
        .Q(gmem_addr_read_reg_1147[15]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [16]),
        .Q(gmem_addr_read_reg_1147[16]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [17]),
        .Q(gmem_addr_read_reg_1147[17]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [18]),
        .Q(gmem_addr_read_reg_1147[18]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [19]),
        .Q(gmem_addr_read_reg_1147[19]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [1]),
        .Q(gmem_addr_read_reg_1147[1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [20]),
        .Q(gmem_addr_read_reg_1147[20]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [21]),
        .Q(gmem_addr_read_reg_1147[21]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [22]),
        .Q(gmem_addr_read_reg_1147[22]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [23]),
        .Q(gmem_addr_read_reg_1147[23]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [24]),
        .Q(gmem_addr_read_reg_1147[24]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [25]),
        .Q(gmem_addr_read_reg_1147[25]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [26]),
        .Q(gmem_addr_read_reg_1147[26]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [27]),
        .Q(gmem_addr_read_reg_1147[27]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [28]),
        .Q(gmem_addr_read_reg_1147[28]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [29]),
        .Q(gmem_addr_read_reg_1147[29]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [2]),
        .Q(gmem_addr_read_reg_1147[2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [30]),
        .Q(gmem_addr_read_reg_1147[30]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [31]),
        .Q(gmem_addr_read_reg_1147[31]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [3]),
        .Q(gmem_addr_read_reg_1147[3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [4]),
        .Q(gmem_addr_read_reg_1147[4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [5]),
        .Q(gmem_addr_read_reg_1147[5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [6]),
        .Q(gmem_addr_read_reg_1147[6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [7]),
        .Q(gmem_addr_read_reg_1147[7]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [8]),
        .Q(gmem_addr_read_reg_1147[8]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1147_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_11470),
        .D(\gmem_addr_read_reg_1147_reg[31]_0 [9]),
        .Q(gmem_addr_read_reg_1147[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_reg_1046[13]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [12]),
        .O(\gmem_addr_reg_1046[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[13]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [12]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [13]),
        .O(\gmem_addr_reg_1046[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1046[13]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [12]),
        .I1(ret_fu_418_p2_n_91),
        .O(\gmem_addr_reg_1046[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1046[13]_i_5 
       (.I0(ret_fu_418_p2_n_92),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [11]),
        .O(\gmem_addr_reg_1046[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1046[13]_i_6 
       (.I0(ret_fu_418_p2_n_93),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [10]),
        .O(\gmem_addr_reg_1046[13]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[17]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [16]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [17]),
        .O(\gmem_addr_reg_1046[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[17]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [15]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [16]),
        .O(\gmem_addr_reg_1046[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[17]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [14]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [15]),
        .O(\gmem_addr_reg_1046[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[17]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [13]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [14]),
        .O(\gmem_addr_reg_1046[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1046[1]_i_2 
       (.I0(ret_fu_418_p2_n_102),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [1]),
        .O(\gmem_addr_reg_1046[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1046[1]_i_3 
       (.I0(ret_fu_418_p2_n_103),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [0]),
        .O(\gmem_addr_reg_1046[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1046[1]_i_4 
       (.I0(ret_fu_418_p2_n_104),
        .I1(empty_34_reg_251[1]),
        .O(\gmem_addr_reg_1046[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1046[1]_i_5 
       (.I0(ret_fu_418_p2_n_105),
        .I1(empty_34_reg_251[0]),
        .O(\gmem_addr_reg_1046[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[21]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [20]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [21]),
        .O(\gmem_addr_reg_1046[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[21]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [19]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [20]),
        .O(\gmem_addr_reg_1046[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[21]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [18]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [19]),
        .O(\gmem_addr_reg_1046[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[21]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [17]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [18]),
        .O(\gmem_addr_reg_1046[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[25]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [24]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [25]),
        .O(\gmem_addr_reg_1046[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[25]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [23]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [24]),
        .O(\gmem_addr_reg_1046[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[25]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [22]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [23]),
        .O(\gmem_addr_reg_1046[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[25]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [21]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [22]),
        .O(\gmem_addr_reg_1046[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[29]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [28]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [29]),
        .O(\gmem_addr_reg_1046[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[29]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [27]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [28]),
        .O(\gmem_addr_reg_1046[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[29]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [26]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [27]),
        .O(\gmem_addr_reg_1046[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[29]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [25]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [26]),
        .O(\gmem_addr_reg_1046[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[33]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [32]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [33]),
        .O(\gmem_addr_reg_1046[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[33]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [31]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [32]),
        .O(\gmem_addr_reg_1046[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[33]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [30]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [31]),
        .O(\gmem_addr_reg_1046[33]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[33]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [29]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [30]),
        .O(\gmem_addr_reg_1046[33]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[37]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [36]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [37]),
        .O(\gmem_addr_reg_1046[37]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[37]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [35]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [36]),
        .O(\gmem_addr_reg_1046[37]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[37]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [34]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [35]),
        .O(\gmem_addr_reg_1046[37]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[37]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [33]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [34]),
        .O(\gmem_addr_reg_1046[37]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[41]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [40]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [41]),
        .O(\gmem_addr_reg_1046[41]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[41]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [39]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [40]),
        .O(\gmem_addr_reg_1046[41]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[41]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [38]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [39]),
        .O(\gmem_addr_reg_1046[41]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[41]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [37]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [38]),
        .O(\gmem_addr_reg_1046[41]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[45]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [44]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [45]),
        .O(\gmem_addr_reg_1046[45]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[45]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [43]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [44]),
        .O(\gmem_addr_reg_1046[45]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[45]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [42]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [43]),
        .O(\gmem_addr_reg_1046[45]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[45]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [41]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [42]),
        .O(\gmem_addr_reg_1046[45]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[49]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [48]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [49]),
        .O(\gmem_addr_reg_1046[49]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[49]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [47]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [48]),
        .O(\gmem_addr_reg_1046[49]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[49]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [46]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [47]),
        .O(\gmem_addr_reg_1046[49]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[49]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [45]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [46]),
        .O(\gmem_addr_reg_1046[49]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[53]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [52]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [53]),
        .O(\gmem_addr_reg_1046[53]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[53]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [51]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [52]),
        .O(\gmem_addr_reg_1046[53]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[53]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [50]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [51]),
        .O(\gmem_addr_reg_1046[53]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[53]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [49]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [50]),
        .O(\gmem_addr_reg_1046[53]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[57]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [56]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [57]),
        .O(\gmem_addr_reg_1046[57]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[57]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [55]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [56]),
        .O(\gmem_addr_reg_1046[57]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[57]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [54]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [55]),
        .O(\gmem_addr_reg_1046[57]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[57]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [53]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [54]),
        .O(\gmem_addr_reg_1046[57]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1046[5]_i_2 
       (.I0(ret_fu_418_p2_n_98),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [5]),
        .O(\gmem_addr_reg_1046[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1046[5]_i_3 
       (.I0(ret_fu_418_p2_n_99),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [4]),
        .O(\gmem_addr_reg_1046[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1046[5]_i_4 
       (.I0(ret_fu_418_p2_n_100),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [3]),
        .O(\gmem_addr_reg_1046[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1046[5]_i_5 
       (.I0(ret_fu_418_p2_n_101),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [2]),
        .O(\gmem_addr_reg_1046[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[61]_i_2 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [60]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [61]),
        .O(\gmem_addr_reg_1046[61]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[61]_i_3 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [59]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [60]),
        .O(\gmem_addr_reg_1046[61]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[61]_i_4 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [58]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [59]),
        .O(\gmem_addr_reg_1046[61]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1046[61]_i_5 
       (.I0(\gmem_addr_reg_1046_reg[61]_1 [57]),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [58]),
        .O(\gmem_addr_reg_1046[61]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1046[9]_i_2 
       (.I0(ret_fu_418_p2_n_94),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [9]),
        .O(\gmem_addr_reg_1046[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1046[9]_i_3 
       (.I0(ret_fu_418_p2_n_95),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [8]),
        .O(\gmem_addr_reg_1046[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1046[9]_i_4 
       (.I0(ret_fu_418_p2_n_96),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [7]),
        .O(\gmem_addr_reg_1046[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1046[9]_i_5 
       (.I0(ret_fu_418_p2_n_97),
        .I1(\gmem_addr_reg_1046_reg[61]_1 [6]),
        .O(\gmem_addr_reg_1046[9]_i_5_n_0 ));
  FDRE \gmem_addr_reg_1046_reg[0] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[0]),
        .Q(gmem_addr_reg_1046[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[10] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[10]),
        .Q(gmem_addr_reg_1046[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[11] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[11]),
        .Q(gmem_addr_reg_1046[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[12] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[12]),
        .Q(gmem_addr_reg_1046[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[13] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[13]),
        .Q(gmem_addr_reg_1046[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_1046_reg[13]_i_1 
       (.CI(\gmem_addr_reg_1046_reg[9]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1046_reg[13]_i_1_n_0 ,\gmem_addr_reg_1046_reg[13]_i_1_n_1 ,\gmem_addr_reg_1046_reg[13]_i_1_n_2 ,\gmem_addr_reg_1046_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_reg_1046_reg[61]_1 [12],\gmem_addr_reg_1046[13]_i_2_n_0 ,ret_fu_418_p2_n_92,ret_fu_418_p2_n_93}),
        .O(p_cast_cast_fu_442_p1[13:10]),
        .S({\gmem_addr_reg_1046[13]_i_3_n_0 ,\gmem_addr_reg_1046[13]_i_4_n_0 ,\gmem_addr_reg_1046[13]_i_5_n_0 ,\gmem_addr_reg_1046[13]_i_6_n_0 }));
  FDRE \gmem_addr_reg_1046_reg[14] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[14]),
        .Q(gmem_addr_reg_1046[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[15] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[15]),
        .Q(gmem_addr_reg_1046[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[16] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[16]),
        .Q(gmem_addr_reg_1046[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[17] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[17]),
        .Q(gmem_addr_reg_1046[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_1046_reg[17]_i_1 
       (.CI(\gmem_addr_reg_1046_reg[13]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1046_reg[17]_i_1_n_0 ,\gmem_addr_reg_1046_reg[17]_i_1_n_1 ,\gmem_addr_reg_1046_reg[17]_i_1_n_2 ,\gmem_addr_reg_1046_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [16:13]),
        .O(p_cast_cast_fu_442_p1[17:14]),
        .S({\gmem_addr_reg_1046[17]_i_2_n_0 ,\gmem_addr_reg_1046[17]_i_3_n_0 ,\gmem_addr_reg_1046[17]_i_4_n_0 ,\gmem_addr_reg_1046[17]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1046_reg[18] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[18]),
        .Q(gmem_addr_reg_1046[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[19] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[19]),
        .Q(gmem_addr_reg_1046[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[1] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[1]),
        .Q(gmem_addr_reg_1046[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_1046_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_1046_reg[1]_i_1_n_0 ,\gmem_addr_reg_1046_reg[1]_i_1_n_1 ,\gmem_addr_reg_1046_reg[1]_i_1_n_2 ,\gmem_addr_reg_1046_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ret_fu_418_p2_n_102,ret_fu_418_p2_n_103,ret_fu_418_p2_n_104,ret_fu_418_p2_n_105}),
        .O({p_cast_cast_fu_442_p1[1:0],\NLW_gmem_addr_reg_1046_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\gmem_addr_reg_1046[1]_i_2_n_0 ,\gmem_addr_reg_1046[1]_i_3_n_0 ,\gmem_addr_reg_1046[1]_i_4_n_0 ,\gmem_addr_reg_1046[1]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1046_reg[20] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[20]),
        .Q(gmem_addr_reg_1046[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[21] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[21]),
        .Q(gmem_addr_reg_1046[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_1046_reg[21]_i_1 
       (.CI(\gmem_addr_reg_1046_reg[17]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1046_reg[21]_i_1_n_0 ,\gmem_addr_reg_1046_reg[21]_i_1_n_1 ,\gmem_addr_reg_1046_reg[21]_i_1_n_2 ,\gmem_addr_reg_1046_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [20:17]),
        .O(p_cast_cast_fu_442_p1[21:18]),
        .S({\gmem_addr_reg_1046[21]_i_2_n_0 ,\gmem_addr_reg_1046[21]_i_3_n_0 ,\gmem_addr_reg_1046[21]_i_4_n_0 ,\gmem_addr_reg_1046[21]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1046_reg[22] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[22]),
        .Q(gmem_addr_reg_1046[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[23] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[23]),
        .Q(gmem_addr_reg_1046[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[24] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[24]),
        .Q(gmem_addr_reg_1046[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[25] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[25]),
        .Q(gmem_addr_reg_1046[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_1046_reg[25]_i_1 
       (.CI(\gmem_addr_reg_1046_reg[21]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1046_reg[25]_i_1_n_0 ,\gmem_addr_reg_1046_reg[25]_i_1_n_1 ,\gmem_addr_reg_1046_reg[25]_i_1_n_2 ,\gmem_addr_reg_1046_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [24:21]),
        .O(p_cast_cast_fu_442_p1[25:22]),
        .S({\gmem_addr_reg_1046[25]_i_2_n_0 ,\gmem_addr_reg_1046[25]_i_3_n_0 ,\gmem_addr_reg_1046[25]_i_4_n_0 ,\gmem_addr_reg_1046[25]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1046_reg[26] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[26]),
        .Q(gmem_addr_reg_1046[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[27] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[27]),
        .Q(gmem_addr_reg_1046[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[28] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[28]),
        .Q(gmem_addr_reg_1046[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[29] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[29]),
        .Q(gmem_addr_reg_1046[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_1046_reg[29]_i_1 
       (.CI(\gmem_addr_reg_1046_reg[25]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1046_reg[29]_i_1_n_0 ,\gmem_addr_reg_1046_reg[29]_i_1_n_1 ,\gmem_addr_reg_1046_reg[29]_i_1_n_2 ,\gmem_addr_reg_1046_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [28:25]),
        .O(p_cast_cast_fu_442_p1[29:26]),
        .S({\gmem_addr_reg_1046[29]_i_2_n_0 ,\gmem_addr_reg_1046[29]_i_3_n_0 ,\gmem_addr_reg_1046[29]_i_4_n_0 ,\gmem_addr_reg_1046[29]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1046_reg[2] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[2]),
        .Q(gmem_addr_reg_1046[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[30] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[30]),
        .Q(gmem_addr_reg_1046[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[31] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[31]),
        .Q(gmem_addr_reg_1046[31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[32] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[32]),
        .Q(gmem_addr_reg_1046[32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[33] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[33]),
        .Q(gmem_addr_reg_1046[33]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_1046_reg[33]_i_1 
       (.CI(\gmem_addr_reg_1046_reg[29]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1046_reg[33]_i_1_n_0 ,\gmem_addr_reg_1046_reg[33]_i_1_n_1 ,\gmem_addr_reg_1046_reg[33]_i_1_n_2 ,\gmem_addr_reg_1046_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [32:29]),
        .O(p_cast_cast_fu_442_p1[33:30]),
        .S({\gmem_addr_reg_1046[33]_i_2_n_0 ,\gmem_addr_reg_1046[33]_i_3_n_0 ,\gmem_addr_reg_1046[33]_i_4_n_0 ,\gmem_addr_reg_1046[33]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1046_reg[34] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[34]),
        .Q(gmem_addr_reg_1046[34]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[35] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[35]),
        .Q(gmem_addr_reg_1046[35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[36] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[36]),
        .Q(gmem_addr_reg_1046[36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[37] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[37]),
        .Q(gmem_addr_reg_1046[37]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_1046_reg[37]_i_1 
       (.CI(\gmem_addr_reg_1046_reg[33]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1046_reg[37]_i_1_n_0 ,\gmem_addr_reg_1046_reg[37]_i_1_n_1 ,\gmem_addr_reg_1046_reg[37]_i_1_n_2 ,\gmem_addr_reg_1046_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [36:33]),
        .O(p_cast_cast_fu_442_p1[37:34]),
        .S({\gmem_addr_reg_1046[37]_i_2_n_0 ,\gmem_addr_reg_1046[37]_i_3_n_0 ,\gmem_addr_reg_1046[37]_i_4_n_0 ,\gmem_addr_reg_1046[37]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1046_reg[38] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[38]),
        .Q(gmem_addr_reg_1046[38]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[39] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[39]),
        .Q(gmem_addr_reg_1046[39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[3] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[3]),
        .Q(gmem_addr_reg_1046[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[40] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[40]),
        .Q(gmem_addr_reg_1046[40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[41] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[41]),
        .Q(gmem_addr_reg_1046[41]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_1046_reg[41]_i_1 
       (.CI(\gmem_addr_reg_1046_reg[37]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1046_reg[41]_i_1_n_0 ,\gmem_addr_reg_1046_reg[41]_i_1_n_1 ,\gmem_addr_reg_1046_reg[41]_i_1_n_2 ,\gmem_addr_reg_1046_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [40:37]),
        .O(p_cast_cast_fu_442_p1[41:38]),
        .S({\gmem_addr_reg_1046[41]_i_2_n_0 ,\gmem_addr_reg_1046[41]_i_3_n_0 ,\gmem_addr_reg_1046[41]_i_4_n_0 ,\gmem_addr_reg_1046[41]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1046_reg[42] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[42]),
        .Q(gmem_addr_reg_1046[42]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[43] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[43]),
        .Q(gmem_addr_reg_1046[43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[44] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[44]),
        .Q(gmem_addr_reg_1046[44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[45] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[45]),
        .Q(gmem_addr_reg_1046[45]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_1046_reg[45]_i_1 
       (.CI(\gmem_addr_reg_1046_reg[41]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1046_reg[45]_i_1_n_0 ,\gmem_addr_reg_1046_reg[45]_i_1_n_1 ,\gmem_addr_reg_1046_reg[45]_i_1_n_2 ,\gmem_addr_reg_1046_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [44:41]),
        .O(p_cast_cast_fu_442_p1[45:42]),
        .S({\gmem_addr_reg_1046[45]_i_2_n_0 ,\gmem_addr_reg_1046[45]_i_3_n_0 ,\gmem_addr_reg_1046[45]_i_4_n_0 ,\gmem_addr_reg_1046[45]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1046_reg[46] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[46]),
        .Q(gmem_addr_reg_1046[46]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[47] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[47]),
        .Q(gmem_addr_reg_1046[47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[48] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[48]),
        .Q(gmem_addr_reg_1046[48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[49] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[49]),
        .Q(gmem_addr_reg_1046[49]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_1046_reg[49]_i_1 
       (.CI(\gmem_addr_reg_1046_reg[45]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1046_reg[49]_i_1_n_0 ,\gmem_addr_reg_1046_reg[49]_i_1_n_1 ,\gmem_addr_reg_1046_reg[49]_i_1_n_2 ,\gmem_addr_reg_1046_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [48:45]),
        .O(p_cast_cast_fu_442_p1[49:46]),
        .S({\gmem_addr_reg_1046[49]_i_2_n_0 ,\gmem_addr_reg_1046[49]_i_3_n_0 ,\gmem_addr_reg_1046[49]_i_4_n_0 ,\gmem_addr_reg_1046[49]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1046_reg[4] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[4]),
        .Q(gmem_addr_reg_1046[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[50] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[50]),
        .Q(gmem_addr_reg_1046[50]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[51] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[51]),
        .Q(gmem_addr_reg_1046[51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[52] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[52]),
        .Q(gmem_addr_reg_1046[52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[53] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[53]),
        .Q(gmem_addr_reg_1046[53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_1046_reg[53]_i_1 
       (.CI(\gmem_addr_reg_1046_reg[49]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1046_reg[53]_i_1_n_0 ,\gmem_addr_reg_1046_reg[53]_i_1_n_1 ,\gmem_addr_reg_1046_reg[53]_i_1_n_2 ,\gmem_addr_reg_1046_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [52:49]),
        .O(p_cast_cast_fu_442_p1[53:50]),
        .S({\gmem_addr_reg_1046[53]_i_2_n_0 ,\gmem_addr_reg_1046[53]_i_3_n_0 ,\gmem_addr_reg_1046[53]_i_4_n_0 ,\gmem_addr_reg_1046[53]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1046_reg[54] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[54]),
        .Q(gmem_addr_reg_1046[54]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[55] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[55]),
        .Q(gmem_addr_reg_1046[55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[56] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[56]),
        .Q(gmem_addr_reg_1046[56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[57] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[57]),
        .Q(gmem_addr_reg_1046[57]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_1046_reg[57]_i_1 
       (.CI(\gmem_addr_reg_1046_reg[53]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1046_reg[57]_i_1_n_0 ,\gmem_addr_reg_1046_reg[57]_i_1_n_1 ,\gmem_addr_reg_1046_reg[57]_i_1_n_2 ,\gmem_addr_reg_1046_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_1046_reg[61]_1 [56:53]),
        .O(p_cast_cast_fu_442_p1[57:54]),
        .S({\gmem_addr_reg_1046[57]_i_2_n_0 ,\gmem_addr_reg_1046[57]_i_3_n_0 ,\gmem_addr_reg_1046[57]_i_4_n_0 ,\gmem_addr_reg_1046[57]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1046_reg[58] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[58]),
        .Q(gmem_addr_reg_1046[58]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[59] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[59]),
        .Q(gmem_addr_reg_1046[59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[5] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[5]),
        .Q(gmem_addr_reg_1046[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_1046_reg[5]_i_1 
       (.CI(\gmem_addr_reg_1046_reg[1]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1046_reg[5]_i_1_n_0 ,\gmem_addr_reg_1046_reg[5]_i_1_n_1 ,\gmem_addr_reg_1046_reg[5]_i_1_n_2 ,\gmem_addr_reg_1046_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ret_fu_418_p2_n_98,ret_fu_418_p2_n_99,ret_fu_418_p2_n_100,ret_fu_418_p2_n_101}),
        .O(p_cast_cast_fu_442_p1[5:2]),
        .S({\gmem_addr_reg_1046[5]_i_2_n_0 ,\gmem_addr_reg_1046[5]_i_3_n_0 ,\gmem_addr_reg_1046[5]_i_4_n_0 ,\gmem_addr_reg_1046[5]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1046_reg[60] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[60]),
        .Q(gmem_addr_reg_1046[60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[61] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[61]),
        .Q(gmem_addr_reg_1046[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_1046_reg[61]_i_1 
       (.CI(\gmem_addr_reg_1046_reg[57]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_reg_1046_reg[61]_i_1_CO_UNCONNECTED [3],\gmem_addr_reg_1046_reg[61]_i_1_n_1 ,\gmem_addr_reg_1046_reg[61]_i_1_n_2 ,\gmem_addr_reg_1046_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gmem_addr_reg_1046_reg[61]_1 [59:57]}),
        .O(p_cast_cast_fu_442_p1[61:58]),
        .S({\gmem_addr_reg_1046[61]_i_2_n_0 ,\gmem_addr_reg_1046[61]_i_3_n_0 ,\gmem_addr_reg_1046[61]_i_4_n_0 ,\gmem_addr_reg_1046[61]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1046_reg[6] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[6]),
        .Q(gmem_addr_reg_1046[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[7] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[7]),
        .Q(gmem_addr_reg_1046[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[8] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[8]),
        .Q(gmem_addr_reg_1046[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1046_reg[9] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(p_cast_cast_fu_442_p1[9]),
        .Q(gmem_addr_reg_1046[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_1046_reg[9]_i_1 
       (.CI(\gmem_addr_reg_1046_reg[5]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1046_reg[9]_i_1_n_0 ,\gmem_addr_reg_1046_reg[9]_i_1_n_1 ,\gmem_addr_reg_1046_reg[9]_i_1_n_2 ,\gmem_addr_reg_1046_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ret_fu_418_p2_n_94,ret_fu_418_p2_n_95,ret_fu_418_p2_n_96,ret_fu_418_p2_n_97}),
        .O(p_cast_cast_fu_442_p1[9:6]),
        .S({\gmem_addr_reg_1046[9]_i_2_n_0 ,\gmem_addr_reg_1046[9]_i_3_n_0 ,\gmem_addr_reg_1046[9]_i_4_n_0 ,\gmem_addr_reg_1046[9]_i_5_n_0 }));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[10]_0 [3]),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .I4(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .O(\ap_CS_fsm_reg[9]_0 ));
  FDRE \i_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(mac_muladd_7ns_8s_7ns_15_4_1_U7_n_20),
        .Q(i_fu_128_reg[0]),
        .R(i_fu_1280));
  FDRE \i_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(mac_muladd_7ns_8s_7ns_15_4_1_U7_n_19),
        .Q(i_fu_128_reg[1]),
        .R(i_fu_1280));
  FDRE \i_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(mac_muladd_7ns_8s_7ns_15_4_1_U7_n_18),
        .Q(i_fu_128_reg[2]),
        .R(i_fu_1280));
  FDRE \i_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(mac_muladd_7ns_8s_7ns_15_4_1_U7_n_17),
        .Q(i_fu_128_reg[3]),
        .R(i_fu_1280));
  FDRE \i_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(mac_muladd_7ns_8s_7ns_15_4_1_U7_n_16),
        .Q(i_fu_128_reg[4]),
        .R(i_fu_1280));
  FDRE \i_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(mac_muladd_7ns_8s_7ns_15_4_1_U7_n_15),
        .Q(i_fu_128_reg[5]),
        .R(i_fu_1280));
  FDRE \i_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(mac_muladd_7ns_8s_7ns_15_4_1_U7_n_14),
        .Q(i_fu_128_reg[6]),
        .R(i_fu_1280));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \icmp_ln1072_2_reg_1010[0]_i_1 
       (.I0(\indvar_flatten_fu_124_reg[15]_i_5_n_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(gmem_AWREADY),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .O(\icmp_ln1072_2_reg_1010[0]_i_1_n_0 ));
  FDRE \icmp_ln1072_2_reg_1010_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1072_2_reg_1010[0]_i_1_n_0 ),
        .Q(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFBB00008088)) 
    \icmp_ln1072_3_reg_1014[0]_i_1 
       (.I0(\indvar_flatten_fu_124_reg[15]_i_4_n_2 ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(gmem_AWREADY),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\indvar_flatten_fu_124_reg[15]_i_5_n_0 ),
        .I5(icmp_ln1072_3_reg_1014),
        .O(\icmp_ln1072_3_reg_1014[0]_i_1_n_0 ));
  FDRE \icmp_ln1072_3_reg_1014_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1072_3_reg_1014[0]_i_1_n_0 ),
        .Q(icmp_ln1072_3_reg_1014),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten93_fu_132[0]_i_2 
       (.I0(indvar_flatten93_fu_132_reg[0]),
        .O(\indvar_flatten93_fu_132[0]_i_2_n_0 ));
  FDRE \indvar_flatten93_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten93_fu_132_reg[0]),
        .R(i_fu_1280));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten93_fu_132_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten93_fu_132_reg[0]_i_1_n_0 ,\indvar_flatten93_fu_132_reg[0]_i_1_n_1 ,\indvar_flatten93_fu_132_reg[0]_i_1_n_2 ,\indvar_flatten93_fu_132_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten93_fu_132_reg[0]_i_1_n_4 ,\indvar_flatten93_fu_132_reg[0]_i_1_n_5 ,\indvar_flatten93_fu_132_reg[0]_i_1_n_6 ,\indvar_flatten93_fu_132_reg[0]_i_1_n_7 }),
        .S({indvar_flatten93_fu_132_reg[3:1],\indvar_flatten93_fu_132[0]_i_2_n_0 }));
  FDRE \indvar_flatten93_fu_132_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[8]_i_1_n_5 ),
        .Q(indvar_flatten93_fu_132_reg[10]),
        .R(i_fu_1280));
  FDRE \indvar_flatten93_fu_132_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[8]_i_1_n_4 ),
        .Q(indvar_flatten93_fu_132_reg[11]),
        .R(i_fu_1280));
  FDRE \indvar_flatten93_fu_132_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten93_fu_132_reg[12]),
        .R(i_fu_1280));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten93_fu_132_reg[12]_i_1 
       (.CI(\indvar_flatten93_fu_132_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten93_fu_132_reg[12]_i_1_n_0 ,\indvar_flatten93_fu_132_reg[12]_i_1_n_1 ,\indvar_flatten93_fu_132_reg[12]_i_1_n_2 ,\indvar_flatten93_fu_132_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten93_fu_132_reg[12]_i_1_n_4 ,\indvar_flatten93_fu_132_reg[12]_i_1_n_5 ,\indvar_flatten93_fu_132_reg[12]_i_1_n_6 ,\indvar_flatten93_fu_132_reg[12]_i_1_n_7 }),
        .S(indvar_flatten93_fu_132_reg[15:12]));
  FDRE \indvar_flatten93_fu_132_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[12]_i_1_n_6 ),
        .Q(indvar_flatten93_fu_132_reg[13]),
        .R(i_fu_1280));
  FDRE \indvar_flatten93_fu_132_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[12]_i_1_n_5 ),
        .Q(indvar_flatten93_fu_132_reg[14]),
        .R(i_fu_1280));
  FDRE \indvar_flatten93_fu_132_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[12]_i_1_n_4 ),
        .Q(indvar_flatten93_fu_132_reg[15]),
        .R(i_fu_1280));
  FDRE \indvar_flatten93_fu_132_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten93_fu_132_reg[16]),
        .R(i_fu_1280));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten93_fu_132_reg[16]_i_1 
       (.CI(\indvar_flatten93_fu_132_reg[12]_i_1_n_0 ),
        .CO({\indvar_flatten93_fu_132_reg[16]_i_1_n_0 ,\indvar_flatten93_fu_132_reg[16]_i_1_n_1 ,\indvar_flatten93_fu_132_reg[16]_i_1_n_2 ,\indvar_flatten93_fu_132_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten93_fu_132_reg[16]_i_1_n_4 ,\indvar_flatten93_fu_132_reg[16]_i_1_n_5 ,\indvar_flatten93_fu_132_reg[16]_i_1_n_6 ,\indvar_flatten93_fu_132_reg[16]_i_1_n_7 }),
        .S(indvar_flatten93_fu_132_reg[19:16]));
  FDRE \indvar_flatten93_fu_132_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[16]_i_1_n_6 ),
        .Q(indvar_flatten93_fu_132_reg[17]),
        .R(i_fu_1280));
  FDRE \indvar_flatten93_fu_132_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[16]_i_1_n_5 ),
        .Q(indvar_flatten93_fu_132_reg[18]),
        .R(i_fu_1280));
  FDRE \indvar_flatten93_fu_132_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[16]_i_1_n_4 ),
        .Q(indvar_flatten93_fu_132_reg[19]),
        .R(i_fu_1280));
  FDRE \indvar_flatten93_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[0]_i_1_n_6 ),
        .Q(indvar_flatten93_fu_132_reg[1]),
        .R(i_fu_1280));
  FDRE \indvar_flatten93_fu_132_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten93_fu_132_reg[20]),
        .R(i_fu_1280));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten93_fu_132_reg[20]_i_1 
       (.CI(\indvar_flatten93_fu_132_reg[16]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten93_fu_132_reg[20]_i_1_CO_UNCONNECTED [3],\indvar_flatten93_fu_132_reg[20]_i_1_n_1 ,\indvar_flatten93_fu_132_reg[20]_i_1_n_2 ,\indvar_flatten93_fu_132_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten93_fu_132_reg[20]_i_1_n_4 ,\indvar_flatten93_fu_132_reg[20]_i_1_n_5 ,\indvar_flatten93_fu_132_reg[20]_i_1_n_6 ,\indvar_flatten93_fu_132_reg[20]_i_1_n_7 }),
        .S(indvar_flatten93_fu_132_reg[23:20]));
  FDRE \indvar_flatten93_fu_132_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[20]_i_1_n_6 ),
        .Q(indvar_flatten93_fu_132_reg[21]),
        .R(i_fu_1280));
  FDRE \indvar_flatten93_fu_132_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[20]_i_1_n_5 ),
        .Q(indvar_flatten93_fu_132_reg[22]),
        .R(i_fu_1280));
  FDRE \indvar_flatten93_fu_132_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[20]_i_1_n_4 ),
        .Q(indvar_flatten93_fu_132_reg[23]),
        .R(i_fu_1280));
  FDRE \indvar_flatten93_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[0]_i_1_n_5 ),
        .Q(indvar_flatten93_fu_132_reg[2]),
        .R(i_fu_1280));
  FDRE \indvar_flatten93_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[0]_i_1_n_4 ),
        .Q(indvar_flatten93_fu_132_reg[3]),
        .R(i_fu_1280));
  FDRE \indvar_flatten93_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten93_fu_132_reg[4]),
        .R(i_fu_1280));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten93_fu_132_reg[4]_i_1 
       (.CI(\indvar_flatten93_fu_132_reg[0]_i_1_n_0 ),
        .CO({\indvar_flatten93_fu_132_reg[4]_i_1_n_0 ,\indvar_flatten93_fu_132_reg[4]_i_1_n_1 ,\indvar_flatten93_fu_132_reg[4]_i_1_n_2 ,\indvar_flatten93_fu_132_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten93_fu_132_reg[4]_i_1_n_4 ,\indvar_flatten93_fu_132_reg[4]_i_1_n_5 ,\indvar_flatten93_fu_132_reg[4]_i_1_n_6 ,\indvar_flatten93_fu_132_reg[4]_i_1_n_7 }),
        .S(indvar_flatten93_fu_132_reg[7:4]));
  FDRE \indvar_flatten93_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[4]_i_1_n_6 ),
        .Q(indvar_flatten93_fu_132_reg[5]),
        .R(i_fu_1280));
  FDRE \indvar_flatten93_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[4]_i_1_n_5 ),
        .Q(indvar_flatten93_fu_132_reg[6]),
        .R(i_fu_1280));
  FDRE \indvar_flatten93_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[4]_i_1_n_4 ),
        .Q(indvar_flatten93_fu_132_reg[7]),
        .R(i_fu_1280));
  FDRE \indvar_flatten93_fu_132_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten93_fu_132_reg[8]),
        .R(i_fu_1280));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten93_fu_132_reg[8]_i_1 
       (.CI(\indvar_flatten93_fu_132_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten93_fu_132_reg[8]_i_1_n_0 ,\indvar_flatten93_fu_132_reg[8]_i_1_n_1 ,\indvar_flatten93_fu_132_reg[8]_i_1_n_2 ,\indvar_flatten93_fu_132_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten93_fu_132_reg[8]_i_1_n_4 ,\indvar_flatten93_fu_132_reg[8]_i_1_n_5 ,\indvar_flatten93_fu_132_reg[8]_i_1_n_6 ,\indvar_flatten93_fu_132_reg[8]_i_1_n_7 }),
        .S(indvar_flatten93_fu_132_reg[11:8]));
  FDRE \indvar_flatten93_fu_132_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(\indvar_flatten93_fu_132_reg[8]_i_1_n_6 ),
        .Q(indvar_flatten93_fu_132_reg[9]),
        .R(i_fu_1280));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_fu_124[15]_i_10 
       (.I0(indvar_flatten93_fu_132_reg[21]),
        .I1(\indvar_flatten_fu_124_reg[15]_i_5_0 [21]),
        .I2(indvar_flatten93_fu_132_reg[22]),
        .I3(\indvar_flatten_fu_124_reg[15]_i_5_0 [22]),
        .I4(\indvar_flatten_fu_124_reg[15]_i_5_0 [23]),
        .I5(indvar_flatten93_fu_132_reg[23]),
        .O(\indvar_flatten_fu_124[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_fu_124[15]_i_11 
       (.I0(indvar_flatten93_fu_132_reg[18]),
        .I1(\indvar_flatten_fu_124_reg[15]_i_5_0 [18]),
        .I2(indvar_flatten93_fu_132_reg[19]),
        .I3(\indvar_flatten_fu_124_reg[15]_i_5_0 [19]),
        .I4(\indvar_flatten_fu_124_reg[15]_i_5_0 [20]),
        .I5(indvar_flatten93_fu_132_reg[20]),
        .O(\indvar_flatten_fu_124[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_fu_124[15]_i_12 
       (.I0(indvar_flatten93_fu_132_reg[15]),
        .I1(\indvar_flatten_fu_124_reg[15]_i_5_0 [15]),
        .I2(indvar_flatten93_fu_132_reg[16]),
        .I3(\indvar_flatten_fu_124_reg[15]_i_5_0 [16]),
        .I4(\indvar_flatten_fu_124_reg[15]_i_5_0 [17]),
        .I5(indvar_flatten93_fu_132_reg[17]),
        .O(\indvar_flatten_fu_124[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_fu_124[15]_i_13 
       (.I0(indvar_flatten93_fu_132_reg[12]),
        .I1(\indvar_flatten_fu_124_reg[15]_i_5_0 [12]),
        .I2(indvar_flatten93_fu_132_reg[13]),
        .I3(\indvar_flatten_fu_124_reg[15]_i_5_0 [13]),
        .I4(\indvar_flatten_fu_124_reg[15]_i_5_0 [14]),
        .I5(indvar_flatten93_fu_132_reg[14]),
        .O(\indvar_flatten_fu_124[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_fu_124[15]_i_14 
       (.I0(\indvar_flatten_fu_124_reg_n_0_[9] ),
        .I1(\indvar_flatten_fu_124_reg[15]_i_4_0 [9]),
        .I2(\indvar_flatten_fu_124_reg_n_0_[10] ),
        .I3(\indvar_flatten_fu_124_reg[15]_i_4_0 [10]),
        .I4(\indvar_flatten_fu_124_reg[15]_i_4_0 [11]),
        .I5(\indvar_flatten_fu_124_reg_n_0_[11] ),
        .O(\indvar_flatten_fu_124[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_fu_124[15]_i_15 
       (.I0(\indvar_flatten_fu_124_reg_n_0_[6] ),
        .I1(\indvar_flatten_fu_124_reg[15]_i_4_0 [6]),
        .I2(\indvar_flatten_fu_124_reg_n_0_[7] ),
        .I3(\indvar_flatten_fu_124_reg[15]_i_4_0 [7]),
        .I4(\indvar_flatten_fu_124_reg[15]_i_4_0 [8]),
        .I5(\indvar_flatten_fu_124_reg_n_0_[8] ),
        .O(\indvar_flatten_fu_124[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_fu_124[15]_i_16 
       (.I0(\indvar_flatten_fu_124_reg_n_0_[3] ),
        .I1(\indvar_flatten_fu_124_reg[15]_i_4_0 [3]),
        .I2(\indvar_flatten_fu_124_reg_n_0_[4] ),
        .I3(\indvar_flatten_fu_124_reg[15]_i_4_0 [4]),
        .I4(\indvar_flatten_fu_124_reg[15]_i_4_0 [5]),
        .I5(\indvar_flatten_fu_124_reg_n_0_[5] ),
        .O(\indvar_flatten_fu_124[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_fu_124[15]_i_17 
       (.I0(\indvar_flatten_fu_124_reg[15]_i_4_0 [0]),
        .I1(\indvar_flatten_fu_124_reg_n_0_[0] ),
        .I2(\indvar_flatten_fu_124_reg_n_0_[1] ),
        .I3(\indvar_flatten_fu_124_reg[15]_i_4_0 [1]),
        .I4(\indvar_flatten_fu_124_reg[15]_i_4_0 [2]),
        .I5(\indvar_flatten_fu_124_reg_n_0_[2] ),
        .O(\indvar_flatten_fu_124[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_fu_124[15]_i_18 
       (.I0(indvar_flatten93_fu_132_reg[9]),
        .I1(\indvar_flatten_fu_124_reg[15]_i_5_0 [9]),
        .I2(indvar_flatten93_fu_132_reg[10]),
        .I3(\indvar_flatten_fu_124_reg[15]_i_5_0 [10]),
        .I4(\indvar_flatten_fu_124_reg[15]_i_5_0 [11]),
        .I5(indvar_flatten93_fu_132_reg[11]),
        .O(\indvar_flatten_fu_124[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_fu_124[15]_i_19 
       (.I0(indvar_flatten93_fu_132_reg[6]),
        .I1(\indvar_flatten_fu_124_reg[15]_i_5_0 [6]),
        .I2(indvar_flatten93_fu_132_reg[7]),
        .I3(\indvar_flatten_fu_124_reg[15]_i_5_0 [7]),
        .I4(\indvar_flatten_fu_124_reg[15]_i_5_0 [8]),
        .I5(indvar_flatten93_fu_132_reg[8]),
        .O(\indvar_flatten_fu_124[15]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h51000000)) 
    \indvar_flatten_fu_124[15]_i_2 
       (.I0(\indvar_flatten_fu_124_reg[15]_i_5_n_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(gmem_AWREADY),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter0),
        .O(i_fu_12807_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_fu_124[15]_i_20 
       (.I0(indvar_flatten93_fu_132_reg[3]),
        .I1(\indvar_flatten_fu_124_reg[15]_i_5_0 [3]),
        .I2(indvar_flatten93_fu_132_reg[4]),
        .I3(\indvar_flatten_fu_124_reg[15]_i_5_0 [4]),
        .I4(\indvar_flatten_fu_124_reg[15]_i_5_0 [5]),
        .I5(indvar_flatten93_fu_132_reg[5]),
        .O(\indvar_flatten_fu_124[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_fu_124[15]_i_21 
       (.I0(\indvar_flatten_fu_124_reg[15]_i_5_0 [0]),
        .I1(indvar_flatten93_fu_132_reg[0]),
        .I2(indvar_flatten93_fu_132_reg[1]),
        .I3(\indvar_flatten_fu_124_reg[15]_i_5_0 [1]),
        .I4(\indvar_flatten_fu_124_reg[15]_i_5_0 [2]),
        .I5(indvar_flatten93_fu_132_reg[2]),
        .O(\indvar_flatten_fu_124[15]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \indvar_flatten_fu_124[15]_i_7 
       (.I0(\indvar_flatten_fu_124_reg[15]_i_4_0 [15]),
        .I1(\indvar_flatten_fu_124_reg_n_0_[15] ),
        .O(\indvar_flatten_fu_124[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_fu_124[15]_i_8 
       (.I0(\indvar_flatten_fu_124_reg_n_0_[12] ),
        .I1(\indvar_flatten_fu_124_reg[15]_i_4_0 [12]),
        .I2(\indvar_flatten_fu_124_reg_n_0_[13] ),
        .I3(\indvar_flatten_fu_124_reg[15]_i_4_0 [13]),
        .I4(\indvar_flatten_fu_124_reg[15]_i_4_0 [14]),
        .I5(\indvar_flatten_fu_124_reg_n_0_[14] ),
        .O(\indvar_flatten_fu_124[15]_i_8_n_0 ));
  FDRE \indvar_flatten_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(\indvar_flatten_fu_124_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_124_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(add_ln1072_fu_371_p2[10]),
        .Q(\indvar_flatten_fu_124_reg_n_0_[10] ),
        .R(indvar_flatten_fu_124));
  FDRE \indvar_flatten_fu_124_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(add_ln1072_fu_371_p2[11]),
        .Q(\indvar_flatten_fu_124_reg_n_0_[11] ),
        .R(indvar_flatten_fu_124));
  FDRE \indvar_flatten_fu_124_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(add_ln1072_fu_371_p2[12]),
        .Q(\indvar_flatten_fu_124_reg_n_0_[12] ),
        .R(indvar_flatten_fu_124));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_124_reg[12]_i_1 
       (.CI(\indvar_flatten_fu_124_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_124_reg[12]_i_1_n_0 ,\indvar_flatten_fu_124_reg[12]_i_1_n_1 ,\indvar_flatten_fu_124_reg[12]_i_1_n_2 ,\indvar_flatten_fu_124_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1072_fu_371_p2[12:9]),
        .S({\indvar_flatten_fu_124_reg_n_0_[12] ,\indvar_flatten_fu_124_reg_n_0_[11] ,\indvar_flatten_fu_124_reg_n_0_[10] ,\indvar_flatten_fu_124_reg_n_0_[9] }));
  FDRE \indvar_flatten_fu_124_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(add_ln1072_fu_371_p2[13]),
        .Q(\indvar_flatten_fu_124_reg_n_0_[13] ),
        .R(indvar_flatten_fu_124));
  FDRE \indvar_flatten_fu_124_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(add_ln1072_fu_371_p2[14]),
        .Q(\indvar_flatten_fu_124_reg_n_0_[14] ),
        .R(indvar_flatten_fu_124));
  FDRE \indvar_flatten_fu_124_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(add_ln1072_fu_371_p2[15]),
        .Q(\indvar_flatten_fu_124_reg_n_0_[15] ),
        .R(indvar_flatten_fu_124));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_124_reg[15]_i_3 
       (.CI(\indvar_flatten_fu_124_reg[12]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten_fu_124_reg[15]_i_3_CO_UNCONNECTED [3:2],\indvar_flatten_fu_124_reg[15]_i_3_n_2 ,\indvar_flatten_fu_124_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_fu_124_reg[15]_i_3_O_UNCONNECTED [3],add_ln1072_fu_371_p2[15:13]}),
        .S({1'b0,\indvar_flatten_fu_124_reg_n_0_[15] ,\indvar_flatten_fu_124_reg_n_0_[14] ,\indvar_flatten_fu_124_reg_n_0_[13] }));
  CARRY4 \indvar_flatten_fu_124_reg[15]_i_4 
       (.CI(\indvar_flatten_fu_124_reg[15]_i_6_n_0 ),
        .CO({\NLW_indvar_flatten_fu_124_reg[15]_i_4_CO_UNCONNECTED [3:2],\indvar_flatten_fu_124_reg[15]_i_4_n_2 ,\indvar_flatten_fu_124_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_indvar_flatten_fu_124_reg[15]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\indvar_flatten_fu_124[15]_i_7_n_0 ,\indvar_flatten_fu_124[15]_i_8_n_0 }));
  CARRY4 \indvar_flatten_fu_124_reg[15]_i_5 
       (.CI(\indvar_flatten_fu_124_reg[15]_i_9_n_0 ),
        .CO({\indvar_flatten_fu_124_reg[15]_i_5_n_0 ,\indvar_flatten_fu_124_reg[15]_i_5_n_1 ,\indvar_flatten_fu_124_reg[15]_i_5_n_2 ,\indvar_flatten_fu_124_reg[15]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_indvar_flatten_fu_124_reg[15]_i_5_O_UNCONNECTED [3:0]),
        .S({\indvar_flatten_fu_124[15]_i_10_n_0 ,\indvar_flatten_fu_124[15]_i_11_n_0 ,\indvar_flatten_fu_124[15]_i_12_n_0 ,\indvar_flatten_fu_124[15]_i_13_n_0 }));
  CARRY4 \indvar_flatten_fu_124_reg[15]_i_6 
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_124_reg[15]_i_6_n_0 ,\indvar_flatten_fu_124_reg[15]_i_6_n_1 ,\indvar_flatten_fu_124_reg[15]_i_6_n_2 ,\indvar_flatten_fu_124_reg[15]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_indvar_flatten_fu_124_reg[15]_i_6_O_UNCONNECTED [3:0]),
        .S({\indvar_flatten_fu_124[15]_i_14_n_0 ,\indvar_flatten_fu_124[15]_i_15_n_0 ,\indvar_flatten_fu_124[15]_i_16_n_0 ,\indvar_flatten_fu_124[15]_i_17_n_0 }));
  CARRY4 \indvar_flatten_fu_124_reg[15]_i_9 
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_124_reg[15]_i_9_n_0 ,\indvar_flatten_fu_124_reg[15]_i_9_n_1 ,\indvar_flatten_fu_124_reg[15]_i_9_n_2 ,\indvar_flatten_fu_124_reg[15]_i_9_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_indvar_flatten_fu_124_reg[15]_i_9_O_UNCONNECTED [3:0]),
        .S({\indvar_flatten_fu_124[15]_i_18_n_0 ,\indvar_flatten_fu_124[15]_i_19_n_0 ,\indvar_flatten_fu_124[15]_i_20_n_0 ,\indvar_flatten_fu_124[15]_i_21_n_0 }));
  FDRE \indvar_flatten_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(add_ln1072_fu_371_p2[1]),
        .Q(\indvar_flatten_fu_124_reg_n_0_[1] ),
        .R(indvar_flatten_fu_124));
  FDRE \indvar_flatten_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(add_ln1072_fu_371_p2[2]),
        .Q(\indvar_flatten_fu_124_reg_n_0_[2] ),
        .R(indvar_flatten_fu_124));
  FDRE \indvar_flatten_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(add_ln1072_fu_371_p2[3]),
        .Q(\indvar_flatten_fu_124_reg_n_0_[3] ),
        .R(indvar_flatten_fu_124));
  FDRE \indvar_flatten_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(add_ln1072_fu_371_p2[4]),
        .Q(\indvar_flatten_fu_124_reg_n_0_[4] ),
        .R(indvar_flatten_fu_124));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_124_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_124_reg[4]_i_1_n_0 ,\indvar_flatten_fu_124_reg[4]_i_1_n_1 ,\indvar_flatten_fu_124_reg[4]_i_1_n_2 ,\indvar_flatten_fu_124_reg[4]_i_1_n_3 }),
        .CYINIT(\indvar_flatten_fu_124_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1072_fu_371_p2[4:1]),
        .S({\indvar_flatten_fu_124_reg_n_0_[4] ,\indvar_flatten_fu_124_reg_n_0_[3] ,\indvar_flatten_fu_124_reg_n_0_[2] ,\indvar_flatten_fu_124_reg_n_0_[1] }));
  FDRE \indvar_flatten_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(add_ln1072_fu_371_p2[5]),
        .Q(\indvar_flatten_fu_124_reg_n_0_[5] ),
        .R(indvar_flatten_fu_124));
  FDRE \indvar_flatten_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(add_ln1072_fu_371_p2[6]),
        .Q(\indvar_flatten_fu_124_reg_n_0_[6] ),
        .R(indvar_flatten_fu_124));
  FDRE \indvar_flatten_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(add_ln1072_fu_371_p2[7]),
        .Q(\indvar_flatten_fu_124_reg_n_0_[7] ),
        .R(indvar_flatten_fu_124));
  FDRE \indvar_flatten_fu_124_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(add_ln1072_fu_371_p2[8]),
        .Q(\indvar_flatten_fu_124_reg_n_0_[8] ),
        .R(indvar_flatten_fu_124));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_124_reg[8]_i_1 
       (.CI(\indvar_flatten_fu_124_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_124_reg[8]_i_1_n_0 ,\indvar_flatten_fu_124_reg[8]_i_1_n_1 ,\indvar_flatten_fu_124_reg[8]_i_1_n_2 ,\indvar_flatten_fu_124_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1072_fu_371_p2[8:5]),
        .S({\indvar_flatten_fu_124_reg_n_0_[8] ,\indvar_flatten_fu_124_reg_n_0_[7] ,\indvar_flatten_fu_124_reg_n_0_[6] ,\indvar_flatten_fu_124_reg_n_0_[5] }));
  FDRE \indvar_flatten_fu_124_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_12807_out),
        .D(add_ln1072_fu_371_p2[9]),
        .Q(\indvar_flatten_fu_124_reg_n_0_[9] ),
        .R(indvar_flatten_fu_124));
  FDRE \j_2_reg_1036_reg[0] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(rhs_fu_116[0]),
        .Q(j_2_reg_1036[0]),
        .R(1'b0));
  FDRE \j_2_reg_1036_reg[1] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(rhs_fu_116[1]),
        .Q(j_2_reg_1036[1]),
        .R(1'b0));
  FDRE \j_2_reg_1036_reg[2] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(rhs_fu_116[2]),
        .Q(j_2_reg_1036[2]),
        .R(1'b0));
  FDRE \j_2_reg_1036_reg[3] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(rhs_fu_116[3]),
        .Q(j_2_reg_1036[3]),
        .R(1'b0));
  FDRE \j_2_reg_1036_reg[4] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(rhs_fu_116[4]),
        .Q(j_2_reg_1036[4]),
        .R(1'b0));
  FDRE \j_2_reg_1036_reg[5] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(rhs_fu_116[5]),
        .Q(j_2_reg_1036[5]),
        .R(1'b0));
  FDRE \j_2_reg_1036_reg[6] 
       (.C(ap_clk),
        .CE(ce35_out),
        .D(rhs_fu_116[6]),
        .Q(j_2_reg_1036[6]),
        .R(1'b0));
  FDRE \k_4_reg_1076_reg[0] 
       (.C(ap_clk),
        .CE(k_4_reg_10760),
        .D(mul_7ns_8ns_15_1_1_U6_n_23),
        .Q(k_4_reg_1076[0]),
        .R(1'b0));
  FDRE \k_4_reg_1076_reg[1] 
       (.C(ap_clk),
        .CE(k_4_reg_10760),
        .D(mul_7ns_8ns_15_1_1_U6_n_22),
        .Q(k_4_reg_1076[1]),
        .R(1'b0));
  FDRE \k_4_reg_1076_reg[2] 
       (.C(ap_clk),
        .CE(k_4_reg_10760),
        .D(mul_7ns_8ns_15_1_1_U6_n_21),
        .Q(k_4_reg_1076[2]),
        .R(1'b0));
  FDRE \k_4_reg_1076_reg[3] 
       (.C(ap_clk),
        .CE(k_4_reg_10760),
        .D(mul_7ns_8ns_15_1_1_U6_n_20),
        .Q(k_4_reg_1076[3]),
        .R(1'b0));
  FDRE \k_4_reg_1076_reg[4] 
       (.C(ap_clk),
        .CE(k_4_reg_10760),
        .D(mul_7ns_8ns_15_1_1_U6_n_19),
        .Q(k_4_reg_1076[4]),
        .R(1'b0));
  FDRE \k_4_reg_1076_reg[5] 
       (.C(ap_clk),
        .CE(k_4_reg_10760),
        .D(mul_7ns_8ns_15_1_1_U6_n_18),
        .Q(k_4_reg_1076[5]),
        .R(1'b0));
  FDRE \k_4_reg_1076_reg[6] 
       (.C(ap_clk),
        .CE(k_4_reg_10760),
        .D(mul_7ns_8ns_15_1_1_U6_n_17),
        .Q(k_4_reg_1076[6]),
        .R(1'b0));
  FDRE \k_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(k_fu_1200),
        .D(select_ln1072_13_fu_520_p3[0]),
        .Q(\k_fu_120_reg_n_0_[0] ),
        .R(i_fu_1280));
  FDRE \k_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(k_fu_1200),
        .D(select_ln1072_13_fu_520_p3[1]),
        .Q(\k_fu_120_reg_n_0_[1] ),
        .R(i_fu_1280));
  FDRE \k_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(k_fu_1200),
        .D(select_ln1072_13_fu_520_p3[2]),
        .Q(\k_fu_120_reg_n_0_[2] ),
        .R(i_fu_1280));
  FDRE \k_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(k_fu_1200),
        .D(select_ln1072_13_fu_520_p3[3]),
        .Q(\k_fu_120_reg_n_0_[3] ),
        .R(i_fu_1280));
  FDRE \k_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(k_fu_1200),
        .D(select_ln1072_13_fu_520_p3[4]),
        .Q(\k_fu_120_reg_n_0_[4] ),
        .R(i_fu_1280));
  FDRE \k_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(k_fu_1200),
        .D(select_ln1072_13_fu_520_p3[5]),
        .Q(\k_fu_120_reg_n_0_[5] ),
        .R(i_fu_1280));
  FDRE \k_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(k_fu_1200),
        .D(select_ln1072_13_fu_520_p3[6]),
        .Q(\k_fu_120_reg_n_0_[6] ),
        .R(i_fu_1280));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    lhs_mid1_reg_1057_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln20_fu_353_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_lhs_mid1_reg_1057_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({ret_fu_418_p2_0[0],ret_fu_418_p2_0[0],ret_fu_418_p2_0[0],ret_fu_418_p2_0[0],ret_fu_418_p2_0[0],ret_fu_418_p2_0[0],ret_fu_418_p2_0[0],ret_fu_418_p2_0[0],ret_fu_418_p2_0[0],lhs_mid1_reg_1057_reg_0[1],lhs_mid1_reg_1057_reg_0[1],B[6:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_lhs_mid1_reg_1057_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_lhs_mid1_reg_1057_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_lhs_mid1_reg_1057_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln20_reg_10260),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[10]_0 [0]),
        .CEB2(ap_CS_fsm_pp0_stage0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(k_4_reg_10760),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_lhs_mid1_reg_1057_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_lhs_mid1_reg_1057_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_lhs_mid1_reg_1057_reg_P_UNCONNECTED[47:15],lhs_mid1_reg_1057_reg_n_91,lhs_mid1_reg_1057_reg_n_92,lhs_mid1_reg_1057_reg_n_93,lhs_mid1_reg_1057_reg_n_94,lhs_mid1_reg_1057_reg_n_95,lhs_mid1_reg_1057_reg_n_96,lhs_mid1_reg_1057_reg_n_97,lhs_mid1_reg_1057_reg_n_98,lhs_mid1_reg_1057_reg_n_99,lhs_mid1_reg_1057_reg_n_100,lhs_mid1_reg_1057_reg_n_101,lhs_mid1_reg_1057_reg_n_102,lhs_mid1_reg_1057_reg_n_103,lhs_mid1_reg_1057_reg_n_104,lhs_mid1_reg_1057_reg_n_105}),
        .PATTERNBDETECT(NLW_lhs_mid1_reg_1057_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_lhs_mid1_reg_1057_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_lhs_mid1_reg_1057_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_lhs_mid1_reg_1057_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    lhs_reg_999_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_14,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_15,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_16,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_17,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_18,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_19,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_20}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_lhs_reg_999_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({lhs_mid1_reg_1057_reg_0[1],lhs_mid1_reg_1057_reg_0[1],lhs_mid1_reg_1057_reg_0[1],lhs_mid1_reg_1057_reg_0[1],lhs_mid1_reg_1057_reg_0[1],lhs_mid1_reg_1057_reg_0[1],lhs_mid1_reg_1057_reg_0[1],lhs_mid1_reg_1057_reg_0,lhs_mid1_reg_1057_reg_0[0],lhs_mid1_reg_1057_reg_0[0],B[6:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_lhs_reg_999_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_lhs_reg_999_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_lhs_reg_999_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(i_fu_12807_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[10]_0 [0]),
        .CEB2(ap_CS_fsm_pp0_stage0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ce3),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_lhs_reg_999_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_lhs_reg_999_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_lhs_reg_999_reg_P_UNCONNECTED[47:15],lhs_reg_999_reg_n_91,lhs_reg_999_reg_n_92,lhs_reg_999_reg_n_93,lhs_reg_999_reg_n_94,lhs_reg_999_reg_n_95,lhs_reg_999_reg_n_96,lhs_reg_999_reg_n_97,lhs_reg_999_reg_n_98,lhs_reg_999_reg_n_99,lhs_reg_999_reg_n_100,lhs_reg_999_reg_n_101,lhs_reg_999_reg_n_102,lhs_reg_999_reg_n_103,lhs_reg_999_reg_n_104,lhs_reg_999_reg_n_105}),
        .PATTERNBDETECT(NLW_lhs_reg_999_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_lhs_reg_999_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_lhs_reg_999_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(i_fu_1280),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_lhs_reg_999_reg_UNDERFLOW_UNCONNECTED));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_7ns_8s_7ns_15_4_1 mac_muladd_7ns_8s_7ns_15_4_1_U7
       (.A({mac_muladd_7ns_8s_7ns_15_4_1_U7_n_14,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_15,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_16,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_17,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_18,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_19,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_20}),
        .CO(\indvar_flatten_fu_124_reg[15]_i_4_n_2 ),
        .D({select_ln1072_8_fu_580_p3[5],select_ln1072_8_fu_580_p3[3],select_ln1072_8_fu_580_p3[0]}),
        .Q({ap_CS_fsm_pp0_stage4,\ap_CS_fsm_reg[7]_0 [0],ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .S(mac_muladd_7ns_8s_7ns_15_4_1_U7_n_28),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ce3(ce3),
        .ce35_out(ce35_out),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_WREADY(gmem_WREADY),
        .grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .\i_fu_128_reg[2] (mac_muladd_7ns_8s_7ns_15_4_1_U7_n_27),
        .\i_fu_128_reg[4] (add_ln20_fu_353_p2[5]),
        .icmp_ln1072_3_reg_1014(icmp_ln1072_3_reg_1014),
        .lhs_reg_999_reg(ap_enable_reg_pp0_iter1),
        .p_reg_reg(sext_ln885_2_fu_686_p1),
        .p_reg_reg_0(Q),
        .p_reg_reg_1(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .p_reg_reg_2(j_2_reg_1036),
        .p_reg_reg_3(i_fu_128_reg),
        .select_ln1072_7_reg_1068(select_ln1072_7_reg_1068),
        .trunc_ln_reg_245(trunc_ln_reg_245[14]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mac_muladd_8s_8s_18s_18_4_1 mac_muladd_8s_8s_18s_18_4_1_U8
       (.A({p_reg_reg_i_11__0_n_0,p_reg_reg_i_12__0_n_0,p_reg_reg_i_13__0_n_0,p_reg_reg_i_14__0_n_0,p_reg_reg_i_15__0_n_0,p_reg_reg_i_16__0_n_0,p_reg_reg_i_17__0_n_0,p_reg_reg_i_18_n_0}),
        .D({mac_muladd_8s_8s_18s_18_4_1_U8_n_0,mac_muladd_8s_8s_18s_18_4_1_U8_n_1,mac_muladd_8s_8s_18s_18_4_1_U8_n_2,mac_muladd_8s_8s_18s_18_4_1_U8_n_3,mac_muladd_8s_8s_18s_18_4_1_U8_n_4,mac_muladd_8s_8s_18s_18_4_1_U8_n_5,mac_muladd_8s_8s_18s_18_4_1_U8_n_6,mac_muladd_8s_8s_18s_18_4_1_U8_n_7,mac_muladd_8s_8s_18s_18_4_1_U8_n_8,mac_muladd_8s_8s_18s_18_4_1_U8_n_9,mac_muladd_8s_8s_18s_18_4_1_U8_n_10,mac_muladd_8s_8s_18s_18_4_1_U8_n_11,mac_muladd_8s_8s_18s_18_4_1_U8_n_12,mac_muladd_8s_8s_18s_18_4_1_U8_n_13,mac_muladd_8s_8s_18s_18_4_1_U8_n_14,mac_muladd_8s_8s_18s_18_4_1_U8_n_15,mac_muladd_8s_8s_18s_18_4_1_U8_n_16,mac_muladd_8s_8s_18s_18_4_1_U8_n_17}),
        .E(gmem_addr_2_read_reg_11770),
        .Q({ap_CS_fsm_pp0_stage15,\ap_CS_fsm_reg_n_0_[14] ,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .gmem_AWREADY(gmem_AWREADY),
        .grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .p_reg_reg(\gmem_addr_read_reg_1147_reg[31]_0 [17:0]),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .p_reg_reg_2(ap_enable_reg_pp0_iter1),
        .p_reg_reg_3(p_cast10_mid1_fu_826_p1),
        .p_reg_reg_4(gmem_addr_4_read_reg_1162),
        .p_reg_reg_5(select_ln1072_9_reg_1167),
        .select_ln1072_7_reg_1068(select_ln1072_7_reg_1068));
  LUT3 #(
    .INIT(8'hA8)) 
    mem_reg_i_10__0
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[14]),
        .I1(\ap_CS_fsm_reg[10]_0 [3]),
        .I2(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\add_ln885_1_reg_1197_reg[17]_0 [14]));
  LUT3 #(
    .INIT(8'hA8)) 
    mem_reg_i_11
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[13]),
        .I1(\ap_CS_fsm_reg[10]_0 [3]),
        .I2(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\add_ln885_1_reg_1197_reg[17]_0 [13]));
  LUT3 #(
    .INIT(8'hA8)) 
    mem_reg_i_12
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[12]),
        .I1(\ap_CS_fsm_reg[10]_0 [3]),
        .I2(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\add_ln885_1_reg_1197_reg[17]_0 [12]));
  LUT3 #(
    .INIT(8'hA8)) 
    mem_reg_i_13
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[11]),
        .I1(\ap_CS_fsm_reg[10]_0 [3]),
        .I2(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\add_ln885_1_reg_1197_reg[17]_0 [11]));
  LUT3 #(
    .INIT(8'hA8)) 
    mem_reg_i_14
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[10]),
        .I1(\ap_CS_fsm_reg[10]_0 [3]),
        .I2(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\add_ln885_1_reg_1197_reg[17]_0 [10]));
  LUT3 #(
    .INIT(8'hA8)) 
    mem_reg_i_15
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[9]),
        .I1(\ap_CS_fsm_reg[10]_0 [3]),
        .I2(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\add_ln885_1_reg_1197_reg[17]_0 [9]));
  LUT3 #(
    .INIT(8'hA8)) 
    mem_reg_i_16
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[8]),
        .I1(\ap_CS_fsm_reg[10]_0 [3]),
        .I2(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\add_ln885_1_reg_1197_reg[17]_0 [8]));
  LUT3 #(
    .INIT(8'hA8)) 
    mem_reg_i_17
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[7]),
        .I1(\ap_CS_fsm_reg[10]_0 [3]),
        .I2(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\add_ln885_1_reg_1197_reg[17]_0 [7]));
  LUT3 #(
    .INIT(8'hA8)) 
    mem_reg_i_18
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[6]),
        .I1(\ap_CS_fsm_reg[10]_0 [3]),
        .I2(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\add_ln885_1_reg_1197_reg[17]_0 [6]));
  LUT3 #(
    .INIT(8'hA8)) 
    mem_reg_i_19
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[5]),
        .I1(\ap_CS_fsm_reg[10]_0 [3]),
        .I2(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\add_ln885_1_reg_1197_reg[17]_0 [5]));
  LUT3 #(
    .INIT(8'hA8)) 
    mem_reg_i_20
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[4]),
        .I1(\ap_CS_fsm_reg[10]_0 [3]),
        .I2(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\add_ln885_1_reg_1197_reg[17]_0 [4]));
  LUT3 #(
    .INIT(8'hA8)) 
    mem_reg_i_21
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[3]),
        .I1(\ap_CS_fsm_reg[10]_0 [3]),
        .I2(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\add_ln885_1_reg_1197_reg[17]_0 [3]));
  LUT3 #(
    .INIT(8'hA8)) 
    mem_reg_i_22
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[2]),
        .I1(\ap_CS_fsm_reg[10]_0 [3]),
        .I2(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\add_ln885_1_reg_1197_reg[17]_0 [2]));
  LUT3 #(
    .INIT(8'hA8)) 
    mem_reg_i_23
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[1]),
        .I1(\ap_CS_fsm_reg[10]_0 [3]),
        .I2(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\add_ln885_1_reg_1197_reg[17]_0 [1]));
  LUT3 #(
    .INIT(8'hA8)) 
    mem_reg_i_24
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[0]),
        .I1(\ap_CS_fsm_reg[10]_0 [3]),
        .I2(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\add_ln885_1_reg_1197_reg[17]_0 [0]));
  LUT3 #(
    .INIT(8'hA8)) 
    mem_reg_i_25
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[17]),
        .I1(\ap_CS_fsm_reg[10]_0 [3]),
        .I2(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\add_ln885_1_reg_1197_reg[17]_0 [17]));
  LUT3 #(
    .INIT(8'hA8)) 
    mem_reg_i_26
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[16]),
        .I1(\ap_CS_fsm_reg[10]_0 [3]),
        .I2(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\add_ln885_1_reg_1197_reg[17]_0 [16]));
  LUT6 #(
    .INIT(64'h8F80000080800000)) 
    mem_reg_i_27
       (.I0(mem_reg_0),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(mem_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(gmem_WREADY),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(gmem_WVALID));
  LUT3 #(
    .INIT(8'hA8)) 
    mem_reg_i_9__0
       (.I0(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_m_axi_gmem_WDATA[15]),
        .I1(\ap_CS_fsm_reg[10]_0 [3]),
        .I2(\ap_CS_fsm_reg[10]_0 [4]),
        .O(\add_ln885_1_reg_1197_reg[17]_0 [15]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mul_7ns_8ns_15_1_1 mul_7ns_8ns_15_1_1_U6
       (.B(\k_fu_120_reg_n_0_[6] ),
        .D({mul_7ns_8ns_15_1_1_U6_n_0,mul_7ns_8ns_15_1_1_U6_n_1,mul_7ns_8ns_15_1_1_U6_n_2,mul_7ns_8ns_15_1_1_U6_n_3,mul_7ns_8ns_15_1_1_U6_n_4,mul_7ns_8ns_15_1_1_U6_n_5,mul_7ns_8ns_15_1_1_U6_n_6,mul_7ns_8ns_15_1_1_U6_n_7,mul_7ns_8ns_15_1_1_U6_n_8,mul_7ns_8ns_15_1_1_U6_n_9,mul_7ns_8ns_15_1_1_U6_n_10,mul_7ns_8ns_15_1_1_U6_n_11,mul_7ns_8ns_15_1_1_U6_n_12,mul_7ns_8ns_15_1_1_U6_n_13,mul_7ns_8ns_15_1_1_U6_n_14}),
        .E(k_4_reg_10760),
        .P({empty_27_reg_1091_reg_n_104,empty_27_reg_1091_reg_n_105}),
        .Q({\ap_CS_fsm_reg[7]_0 [0],ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage0}),
        .\add_ln232_1_reg_1129_reg[0] (\select_ln1072_8_reg_1102_reg_n_0_[0] ),
        .\add_ln232_1_reg_1129_reg[1] (\select_ln1072_8_reg_1102_reg_n_0_[1] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .dout_0(\ap_CS_fsm_reg[10]_0 [0]),
        .dout_1(dout),
        .dout_2(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .dout_3(ap_enable_reg_pp0_iter1),
        .dout_4(\k_fu_120_reg_n_0_[0] ),
        .dout_5(\k_fu_120_reg_n_0_[1] ),
        .dout_6(\k_fu_120_reg_n_0_[2] ),
        .dout_7(\k_fu_120_reg_n_0_[3] ),
        .dout_8(\k_fu_120_reg_n_0_[4] ),
        .dout_9(\k_fu_120_reg_n_0_[5] ),
        .empty_35_reg_256(empty_35_reg_256),
        .\empty_35_reg_256_reg[0] (add_ln232_1_fu_673_p2),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_WREADY(gmem_WREADY),
        .gmem_addr_1_reg_10960(gmem_addr_1_reg_10960),
        .grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .icmp_ln1072_3_reg_1014(icmp_ln1072_3_reg_1014),
        .\k_fu_120_reg[2] (mul_7ns_8ns_15_1_1_U6_n_26),
        .\k_fu_120_reg[5] ({mul_7ns_8ns_15_1_1_U6_n_17,mul_7ns_8ns_15_1_1_U6_n_18,mul_7ns_8ns_15_1_1_U6_n_19,mul_7ns_8ns_15_1_1_U6_n_20,mul_7ns_8ns_15_1_1_U6_n_21,mul_7ns_8ns_15_1_1_U6_n_22,mul_7ns_8ns_15_1_1_U6_n_23}),
        .select_ln1072_7_reg_1068(select_ln1072_7_reg_1068));
  FDRE \p_mid114_reg_1124_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(mul_7ns_8ns_15_1_1_U6_n_14),
        .Q(p_mid114_reg_1124[0]),
        .R(1'b0));
  FDRE \p_mid114_reg_1124_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(mul_7ns_8ns_15_1_1_U6_n_4),
        .Q(p_mid114_reg_1124[10]),
        .R(1'b0));
  FDRE \p_mid114_reg_1124_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(mul_7ns_8ns_15_1_1_U6_n_3),
        .Q(p_mid114_reg_1124[11]),
        .R(1'b0));
  FDRE \p_mid114_reg_1124_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(mul_7ns_8ns_15_1_1_U6_n_2),
        .Q(p_mid114_reg_1124[12]),
        .R(1'b0));
  FDRE \p_mid114_reg_1124_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(mul_7ns_8ns_15_1_1_U6_n_1),
        .Q(p_mid114_reg_1124[13]),
        .R(1'b0));
  FDRE \p_mid114_reg_1124_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(mul_7ns_8ns_15_1_1_U6_n_0),
        .Q(p_mid114_reg_1124[14]),
        .R(1'b0));
  FDRE \p_mid114_reg_1124_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(mul_7ns_8ns_15_1_1_U6_n_13),
        .Q(p_mid114_reg_1124[1]),
        .R(1'b0));
  FDRE \p_mid114_reg_1124_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(mul_7ns_8ns_15_1_1_U6_n_12),
        .Q(p_mid114_reg_1124[2]),
        .R(1'b0));
  FDRE \p_mid114_reg_1124_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(mul_7ns_8ns_15_1_1_U6_n_11),
        .Q(p_mid114_reg_1124[3]),
        .R(1'b0));
  FDRE \p_mid114_reg_1124_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(mul_7ns_8ns_15_1_1_U6_n_10),
        .Q(p_mid114_reg_1124[4]),
        .R(1'b0));
  FDRE \p_mid114_reg_1124_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(mul_7ns_8ns_15_1_1_U6_n_9),
        .Q(p_mid114_reg_1124[5]),
        .R(1'b0));
  FDRE \p_mid114_reg_1124_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(mul_7ns_8ns_15_1_1_U6_n_8),
        .Q(p_mid114_reg_1124[6]),
        .R(1'b0));
  FDRE \p_mid114_reg_1124_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(mul_7ns_8ns_15_1_1_U6_n_7),
        .Q(p_mid114_reg_1124[7]),
        .R(1'b0));
  FDRE \p_mid114_reg_1124_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(mul_7ns_8ns_15_1_1_U6_n_6),
        .Q(p_mid114_reg_1124[8]),
        .R(1'b0));
  FDRE \p_mid114_reg_1124_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_404),
        .D(mul_7ns_8ns_15_1_1_U6_n_5),
        .Q(p_mid114_reg_1124[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h3A35)) 
    \p_mid120_reg_1081[0]_i_1 
       (.I0(tmp_fu_406_p2_n_105),
        .I1(tmp_mid1_fu_486_p2_n_105),
        .I2(icmp_ln1072_3_reg_1014),
        .I3(\k_fu_120_reg_n_0_[0] ),
        .O(p_mid120_fu_514_p2[0]));
  LUT6 #(
    .INIT(64'h5C59ACA95356A3A6)) 
    \p_mid120_reg_1081[1]_i_1 
       (.I0(\p_mid120_reg_1081[1]_i_2_n_0 ),
        .I1(\k_fu_120_reg_n_0_[1] ),
        .I2(icmp_ln1072_3_reg_1014),
        .I3(\k_fu_120_reg_n_0_[0] ),
        .I4(tmp_mid1_fu_486_p2_n_104),
        .I5(tmp_fu_406_p2_n_104),
        .O(p_mid120_fu_514_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_mid120_reg_1081[1]_i_2 
       (.I0(tmp_mid1_fu_486_p2_n_105),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(tmp_fu_406_p2_n_105),
        .O(\p_mid120_reg_1081[1]_i_2_n_0 ));
  FDRE \p_mid120_reg_1081_reg[0] 
       (.C(ap_clk),
        .CE(k_4_reg_10760),
        .D(p_mid120_fu_514_p2[0]),
        .Q(p_cast10_mid1_fu_826_p1[3]),
        .R(1'b0));
  FDRE \p_mid120_reg_1081_reg[1] 
       (.C(ap_clk),
        .CE(k_4_reg_10760),
        .D(p_mid120_fu_514_p2[1]),
        .Q(p_cast10_mid1_fu_826_p1[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_11__0
       (.I0(gmem_addr_2_read_reg_1177[31]),
        .I1(gmem_addr_2_read_reg_1177[15]),
        .I2(zext_ln232_fu_855_p1[3]),
        .I3(gmem_addr_2_read_reg_1177[23]),
        .I4(zext_ln232_fu_855_p1[4]),
        .I5(gmem_addr_2_read_reg_1177[7]),
        .O(p_reg_reg_i_11__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_12__0
       (.I0(gmem_addr_2_read_reg_1177[30]),
        .I1(gmem_addr_2_read_reg_1177[14]),
        .I2(zext_ln232_fu_855_p1[3]),
        .I3(gmem_addr_2_read_reg_1177[22]),
        .I4(zext_ln232_fu_855_p1[4]),
        .I5(gmem_addr_2_read_reg_1177[6]),
        .O(p_reg_reg_i_12__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_13__0
       (.I0(gmem_addr_2_read_reg_1177[29]),
        .I1(gmem_addr_2_read_reg_1177[13]),
        .I2(zext_ln232_fu_855_p1[3]),
        .I3(gmem_addr_2_read_reg_1177[21]),
        .I4(zext_ln232_fu_855_p1[4]),
        .I5(gmem_addr_2_read_reg_1177[5]),
        .O(p_reg_reg_i_13__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_14__0
       (.I0(gmem_addr_2_read_reg_1177[28]),
        .I1(gmem_addr_2_read_reg_1177[12]),
        .I2(zext_ln232_fu_855_p1[3]),
        .I3(gmem_addr_2_read_reg_1177[20]),
        .I4(zext_ln232_fu_855_p1[4]),
        .I5(gmem_addr_2_read_reg_1177[4]),
        .O(p_reg_reg_i_14__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_15__0
       (.I0(gmem_addr_2_read_reg_1177[27]),
        .I1(gmem_addr_2_read_reg_1177[11]),
        .I2(zext_ln232_fu_855_p1[3]),
        .I3(gmem_addr_2_read_reg_1177[19]),
        .I4(zext_ln232_fu_855_p1[4]),
        .I5(gmem_addr_2_read_reg_1177[3]),
        .O(p_reg_reg_i_15__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_16__0
       (.I0(gmem_addr_2_read_reg_1177[26]),
        .I1(gmem_addr_2_read_reg_1177[10]),
        .I2(zext_ln232_fu_855_p1[3]),
        .I3(gmem_addr_2_read_reg_1177[18]),
        .I4(zext_ln232_fu_855_p1[4]),
        .I5(gmem_addr_2_read_reg_1177[2]),
        .O(p_reg_reg_i_16__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_17__0
       (.I0(gmem_addr_2_read_reg_1177[25]),
        .I1(gmem_addr_2_read_reg_1177[9]),
        .I2(zext_ln232_fu_855_p1[3]),
        .I3(gmem_addr_2_read_reg_1177[17]),
        .I4(zext_ln232_fu_855_p1[4]),
        .I5(gmem_addr_2_read_reg_1177[1]),
        .O(p_reg_reg_i_17__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_18
       (.I0(gmem_addr_2_read_reg_1177[24]),
        .I1(gmem_addr_2_read_reg_1177[8]),
        .I2(zext_ln232_fu_855_p1[3]),
        .I3(gmem_addr_2_read_reg_1177[16]),
        .I4(zext_ln232_fu_855_p1[4]),
        .I5(gmem_addr_2_read_reg_1177[0]),
        .O(p_reg_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'hEAEAEAAAFFFFFFFF)) 
    \pout[2]_i_3 
       (.I0(\ap_CS_fsm_reg[10]_0 [2]),
        .I1(\ap_CS_fsm_reg[7]_0 [1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg[10]_0 [3]),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .I5(gmem_BVALID),
        .O(pop0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ret_fu_418_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_14,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_15,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_16,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_17,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_18,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_19,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_20}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ret_fu_418_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({ret_fu_418_p2_0[1],ret_fu_418_p2_0[1],ret_fu_418_p2_0[1],ret_fu_418_p2_0[1],ret_fu_418_p2_0[1],ret_fu_418_p2_0[1],ret_fu_418_p2_0[1],ret_fu_418_p2_0[1],ret_fu_418_p2_0[1],ret_fu_418_p2_0,B[6:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ret_fu_418_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1072_13_fu_520_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ret_fu_418_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ret_fu_418_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(i_fu_12807_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[10]_0 [0]),
        .CEB2(ap_CS_fsm_pp0_stage0),
        .CEC(k_fu_1200),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ce3),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ret_fu_418_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ret_fu_418_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_ret_fu_418_p2_P_UNCONNECTED[47:15],ret_fu_418_p2_n_91,ret_fu_418_p2_n_92,ret_fu_418_p2_n_93,ret_fu_418_p2_n_94,ret_fu_418_p2_n_95,ret_fu_418_p2_n_96,ret_fu_418_p2_n_97,ret_fu_418_p2_n_98,ret_fu_418_p2_n_99,ret_fu_418_p2_n_100,ret_fu_418_p2_n_101,ret_fu_418_p2_n_102,ret_fu_418_p2_n_103,ret_fu_418_p2_n_104,ret_fu_418_p2_n_105}),
        .PATTERNBDETECT(NLW_ret_fu_418_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ret_fu_418_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ret_fu_418_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(i_fu_1280),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(i_fu_1280),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ret_fu_418_p2_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h22200020)) 
    ret_fu_418_p2_i_1
       (.I0(ce35_out),
        .I1(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .O(k_fu_1200));
  LUT5 #(
    .INIT(32'h0D0F0200)) 
    ret_fu_418_p2_i_2
       (.I0(\k_fu_120_reg_n_0_[5] ),
        .I1(icmp_ln1072_1_fu_462_p2),
        .I2(icmp_ln1072_3_reg_1014),
        .I3(ret_fu_418_p2_i_9_n_0),
        .I4(\k_fu_120_reg_n_0_[6] ),
        .O(select_ln1072_13_fu_520_p3[6]));
  LUT5 #(
    .INIT(32'h2222F50A)) 
    ret_fu_418_p2_i_3
       (.I0(ret_fu_418_p2_i_9_n_0),
        .I1(icmp_ln1072_reg_286),
        .I2(icmp_ln1072_1_fu_462_p2),
        .I3(\k_fu_120_reg_n_0_[5] ),
        .I4(icmp_ln1072_3_reg_1014),
        .O(select_ln1072_13_fu_520_p3[5]));
  LUT5 #(
    .INIT(32'h0D0F0200)) 
    ret_fu_418_p2_i_4
       (.I0(\k_fu_120_reg_n_0_[3] ),
        .I1(icmp_ln1072_1_fu_462_p2),
        .I2(icmp_ln1072_3_reg_1014),
        .I3(mul_7ns_8ns_15_1_1_U6_n_26),
        .I4(\k_fu_120_reg_n_0_[4] ),
        .O(select_ln1072_13_fu_520_p3[4]));
  LUT6 #(
    .INIT(64'h00000000FF7F0080)) 
    ret_fu_418_p2_i_5
       (.I0(\k_fu_120_reg_n_0_[2] ),
        .I1(\k_fu_120_reg_n_0_[1] ),
        .I2(\k_fu_120_reg_n_0_[0] ),
        .I3(\select_ln1072_7_reg_1068[0]_i_1_n_0 ),
        .I4(\k_fu_120_reg_n_0_[3] ),
        .I5(icmp_ln1072_3_reg_1014),
        .O(select_ln1072_13_fu_520_p3[3]));
  LUT5 #(
    .INIT(32'h00F70008)) 
    ret_fu_418_p2_i_6
       (.I0(\k_fu_120_reg_n_0_[1] ),
        .I1(\k_fu_120_reg_n_0_[0] ),
        .I2(icmp_ln1072_1_fu_462_p2),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(\k_fu_120_reg_n_0_[2] ),
        .O(select_ln1072_13_fu_520_p3[2]));
  LUT4 #(
    .INIT(16'h4150)) 
    ret_fu_418_p2_i_7
       (.I0(icmp_ln1072_3_reg_1014),
        .I1(icmp_ln1072_1_fu_462_p2),
        .I2(\k_fu_120_reg_n_0_[1] ),
        .I3(\k_fu_120_reg_n_0_[0] ),
        .O(select_ln1072_13_fu_520_p3[1]));
  LUT4 #(
    .INIT(16'h3A35)) 
    ret_fu_418_p2_i_8
       (.I0(icmp_ln1072_1_fu_462_p2),
        .I1(icmp_ln1072_reg_286),
        .I2(icmp_ln1072_3_reg_1014),
        .I3(\k_fu_120_reg_n_0_[0] ),
        .O(select_ln1072_13_fu_520_p3[0]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    ret_fu_418_p2_i_9
       (.I0(\k_fu_120_reg_n_0_[3] ),
        .I1(\k_fu_120_reg_n_0_[4] ),
        .I2(icmp_ln1072_3_reg_1014),
        .I3(\k_fu_120_reg_n_0_[0] ),
        .I4(\k_fu_120_reg_n_0_[1] ),
        .I5(\k_fu_120_reg_n_0_[2] ),
        .O(ret_fu_418_p2_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \rhs_fu_116[0]_i_1 
       (.I0(select_ln1072_7_reg_1068),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(j_2_reg_1036[0]),
        .O(j_fu_629_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    \rhs_fu_116[1]_i_1 
       (.I0(icmp_ln1072_3_reg_1014),
        .I1(select_ln1072_7_reg_1068),
        .I2(j_2_reg_1036[1]),
        .I3(j_2_reg_1036[0]),
        .O(j_fu_629_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'h00700080)) 
    \rhs_fu_116[2]_i_1 
       (.I0(j_2_reg_1036[1]),
        .I1(j_2_reg_1036[0]),
        .I2(select_ln1072_7_reg_1068),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(j_2_reg_1036[2]),
        .O(j_fu_629_p2[2]));
  LUT6 #(
    .INIT(64'h000000006AAA0000)) 
    \rhs_fu_116[3]_i_1 
       (.I0(j_2_reg_1036[3]),
        .I1(j_2_reg_1036[1]),
        .I2(j_2_reg_1036[0]),
        .I3(j_2_reg_1036[2]),
        .I4(select_ln1072_7_reg_1068),
        .I5(icmp_ln1072_3_reg_1014),
        .O(j_fu_629_p2[3]));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \rhs_fu_116[4]_i_1 
       (.I0(empty_27_reg_1091_reg_i_3_n_0),
        .I1(j_2_reg_1036[2]),
        .I2(j_2_reg_1036[0]),
        .I3(j_2_reg_1036[1]),
        .I4(j_2_reg_1036[3]),
        .I5(j_2_reg_1036[4]),
        .O(j_fu_629_p2[4]));
  LUT6 #(
    .INIT(64'h00006AAA00000000)) 
    \rhs_fu_116[5]_i_1 
       (.I0(j_2_reg_1036[5]),
        .I1(\rhs_fu_116[6]_i_3_n_0 ),
        .I2(j_2_reg_1036[4]),
        .I3(j_2_reg_1036[3]),
        .I4(icmp_ln1072_3_reg_1014),
        .I5(select_ln1072_7_reg_1068),
        .O(j_fu_629_p2[5]));
  LUT6 #(
    .INIT(64'h0808080000000800)) 
    \rhs_fu_116[6]_i_1 
       (.I0(\ap_CS_fsm_reg[7]_0 [0]),
        .I1(gmem_ARREADY),
        .I2(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .O(rhs_fu_1160));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \rhs_fu_116[6]_i_2 
       (.I0(empty_27_reg_1091_reg_i_3_n_0),
        .I1(j_2_reg_1036[3]),
        .I2(j_2_reg_1036[4]),
        .I3(\rhs_fu_116[6]_i_3_n_0 ),
        .I4(j_2_reg_1036[5]),
        .I5(j_2_reg_1036[6]),
        .O(j_fu_629_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \rhs_fu_116[6]_i_3 
       (.I0(icmp_ln1072_3_reg_1014),
        .I1(select_ln1072_7_reg_1068),
        .I2(j_2_reg_1036[2]),
        .I3(j_2_reg_1036[0]),
        .I4(j_2_reg_1036[1]),
        .O(\rhs_fu_116[6]_i_3_n_0 ));
  FDRE \rhs_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(rhs_fu_1160),
        .D(j_fu_629_p2[0]),
        .Q(rhs_fu_116[0]),
        .R(i_fu_1280));
  FDRE \rhs_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(rhs_fu_1160),
        .D(j_fu_629_p2[1]),
        .Q(rhs_fu_116[1]),
        .R(i_fu_1280));
  FDRE \rhs_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(rhs_fu_1160),
        .D(j_fu_629_p2[2]),
        .Q(rhs_fu_116[2]),
        .R(i_fu_1280));
  FDRE \rhs_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(rhs_fu_1160),
        .D(j_fu_629_p2[3]),
        .Q(rhs_fu_116[3]),
        .R(i_fu_1280));
  FDRE \rhs_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(rhs_fu_1160),
        .D(j_fu_629_p2[4]),
        .Q(rhs_fu_116[4]),
        .R(i_fu_1280));
  FDRE \rhs_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(rhs_fu_1160),
        .D(j_fu_629_p2[5]),
        .Q(rhs_fu_116[5]),
        .R(i_fu_1280));
  FDRE \rhs_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(rhs_fu_1160),
        .D(j_fu_629_p2[6]),
        .Q(rhs_fu_116[6]),
        .R(i_fu_1280));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1072_7_reg_1068[0]_i_1 
       (.I0(icmp_ln1072_reg_286),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(icmp_ln1072_1_fu_462_p2),
        .O(\select_ln1072_7_reg_1068[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1072_7_reg_1068[0]_i_10 
       (.I0(rhs_fu_116[1]),
        .I1(Q[1]),
        .I2(rhs_fu_116[0]),
        .I3(Q[0]),
        .O(\select_ln1072_7_reg_1068[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln1072_7_reg_1068[0]_i_3 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(rhs_fu_116[6]),
        .O(\select_ln1072_7_reg_1068[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln1072_7_reg_1068[0]_i_4 
       (.I0(Q[5]),
        .I1(rhs_fu_116[5]),
        .I2(Q[4]),
        .I3(rhs_fu_116[4]),
        .O(\select_ln1072_7_reg_1068[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln1072_7_reg_1068[0]_i_5 
       (.I0(Q[3]),
        .I1(rhs_fu_116[3]),
        .I2(Q[2]),
        .I3(rhs_fu_116[2]),
        .O(\select_ln1072_7_reg_1068[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln1072_7_reg_1068[0]_i_6 
       (.I0(Q[1]),
        .I1(rhs_fu_116[1]),
        .I2(Q[0]),
        .I3(rhs_fu_116[0]),
        .O(\select_ln1072_7_reg_1068[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \select_ln1072_7_reg_1068[0]_i_7 
       (.I0(rhs_fu_116[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(\select_ln1072_7_reg_1068[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1072_7_reg_1068[0]_i_8 
       (.I0(rhs_fu_116[5]),
        .I1(Q[5]),
        .I2(rhs_fu_116[4]),
        .I3(Q[4]),
        .O(\select_ln1072_7_reg_1068[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1072_7_reg_1068[0]_i_9 
       (.I0(rhs_fu_116[3]),
        .I1(Q[3]),
        .I2(rhs_fu_116[2]),
        .I3(Q[2]),
        .O(\select_ln1072_7_reg_1068[0]_i_9_n_0 ));
  FDRE \select_ln1072_7_reg_1068_reg[0] 
       (.C(ap_clk),
        .CE(k_4_reg_10760),
        .D(\select_ln1072_7_reg_1068[0]_i_1_n_0 ),
        .Q(select_ln1072_7_reg_1068),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \select_ln1072_7_reg_1068_reg[0]_i_2 
       (.CI(1'b0),
        .CO({icmp_ln1072_1_fu_462_p2,\select_ln1072_7_reg_1068_reg[0]_i_2_n_1 ,\select_ln1072_7_reg_1068_reg[0]_i_2_n_2 ,\select_ln1072_7_reg_1068_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\select_ln1072_7_reg_1068[0]_i_3_n_0 ,\select_ln1072_7_reg_1068[0]_i_4_n_0 ,\select_ln1072_7_reg_1068[0]_i_5_n_0 ,\select_ln1072_7_reg_1068[0]_i_6_n_0 }),
        .O(\NLW_select_ln1072_7_reg_1068_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\select_ln1072_7_reg_1068[0]_i_7_n_0 ,\select_ln1072_7_reg_1068[0]_i_8_n_0 ,\select_ln1072_7_reg_1068[0]_i_9_n_0 ,\select_ln1072_7_reg_1068[0]_i_10_n_0 }));
  LUT3 #(
    .INIT(8'hD0)) 
    \select_ln1072_8_reg_1102[6]_i_1 
       (.I0(select_ln1072_7_reg_1068),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(gmem_addr_1_reg_10960),
        .O(\select_ln1072_8_reg_1102[6]_i_1_n_0 ));
  FDRE \select_ln1072_8_reg_1102_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(select_ln1072_8_fu_580_p3[0]),
        .Q(\select_ln1072_8_reg_1102_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \select_ln1072_8_reg_1102_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(j_2_reg_1036[1]),
        .Q(\select_ln1072_8_reg_1102_reg_n_0_[1] ),
        .R(\select_ln1072_8_reg_1102[6]_i_1_n_0 ));
  FDRE \select_ln1072_8_reg_1102_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(j_2_reg_1036[2]),
        .Q(\select_ln1072_8_reg_1102_reg_n_0_[2] ),
        .R(\select_ln1072_8_reg_1102[6]_i_1_n_0 ));
  FDRE \select_ln1072_8_reg_1102_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(select_ln1072_8_fu_580_p3[3]),
        .Q(\select_ln1072_8_reg_1102_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \select_ln1072_8_reg_1102_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(j_2_reg_1036[4]),
        .Q(\select_ln1072_8_reg_1102_reg_n_0_[4] ),
        .R(\select_ln1072_8_reg_1102[6]_i_1_n_0 ));
  FDRE \select_ln1072_8_reg_1102_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(select_ln1072_8_fu_580_p3[5]),
        .Q(\select_ln1072_8_reg_1102_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \select_ln1072_8_reg_1102_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_10960),
        .D(j_2_reg_1036[6]),
        .Q(\select_ln1072_8_reg_1102_reg_n_0_[6] ),
        .R(\select_ln1072_8_reg_1102[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBEAAAEAABAAAAAAA)) 
    \select_ln1072_9_reg_1167[0]_i_1 
       (.I0(\select_ln1072_9_reg_1167[0]_i_2_n_0 ),
        .I1(p_cast10_mid174_fu_796_p1[4]),
        .I2(p_cast10_mid174_fu_796_p1[3]),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(gmem_addr_1_read_reg_1157[8]),
        .I5(gmem_addr_1_read_reg_1157[16]),
        .O(select_ln1072_9_fu_812_p3[0]));
  LUT6 #(
    .INIT(64'hF0AA00AA00AACCAA)) 
    \select_ln1072_9_reg_1167[0]_i_2 
       (.I0(empty_26_reg_1152[0]),
        .I1(gmem_addr_1_read_reg_1157[0]),
        .I2(gmem_addr_1_read_reg_1157[24]),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(p_cast10_mid174_fu_796_p1[3]),
        .I5(p_cast10_mid174_fu_796_p1[4]),
        .O(\select_ln1072_9_reg_1167[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBEAAAEAABAAAAAAA)) 
    \select_ln1072_9_reg_1167[1]_i_1 
       (.I0(\select_ln1072_9_reg_1167[1]_i_2_n_0 ),
        .I1(p_cast10_mid174_fu_796_p1[4]),
        .I2(p_cast10_mid174_fu_796_p1[3]),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(gmem_addr_1_read_reg_1157[9]),
        .I5(gmem_addr_1_read_reg_1157[17]),
        .O(select_ln1072_9_fu_812_p3[1]));
  LUT6 #(
    .INIT(64'hF0AA00AA00AACCAA)) 
    \select_ln1072_9_reg_1167[1]_i_2 
       (.I0(empty_26_reg_1152[1]),
        .I1(gmem_addr_1_read_reg_1157[1]),
        .I2(gmem_addr_1_read_reg_1157[25]),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(p_cast10_mid174_fu_796_p1[3]),
        .I5(p_cast10_mid174_fu_796_p1[4]),
        .O(\select_ln1072_9_reg_1167[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBEAAAEAABAAAAAAA)) 
    \select_ln1072_9_reg_1167[2]_i_1 
       (.I0(\select_ln1072_9_reg_1167[2]_i_2_n_0 ),
        .I1(p_cast10_mid174_fu_796_p1[4]),
        .I2(p_cast10_mid174_fu_796_p1[3]),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(gmem_addr_1_read_reg_1157[10]),
        .I5(gmem_addr_1_read_reg_1157[18]),
        .O(select_ln1072_9_fu_812_p3[2]));
  LUT6 #(
    .INIT(64'hF0AA00AA00AACCAA)) 
    \select_ln1072_9_reg_1167[2]_i_2 
       (.I0(empty_26_reg_1152[2]),
        .I1(gmem_addr_1_read_reg_1157[2]),
        .I2(gmem_addr_1_read_reg_1157[26]),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(p_cast10_mid174_fu_796_p1[3]),
        .I5(p_cast10_mid174_fu_796_p1[4]),
        .O(\select_ln1072_9_reg_1167[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBEAAAEAABAAAAAAA)) 
    \select_ln1072_9_reg_1167[3]_i_1 
       (.I0(\select_ln1072_9_reg_1167[3]_i_2_n_0 ),
        .I1(p_cast10_mid174_fu_796_p1[4]),
        .I2(p_cast10_mid174_fu_796_p1[3]),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(gmem_addr_1_read_reg_1157[11]),
        .I5(gmem_addr_1_read_reg_1157[19]),
        .O(select_ln1072_9_fu_812_p3[3]));
  LUT6 #(
    .INIT(64'hF0AA00AA00AACCAA)) 
    \select_ln1072_9_reg_1167[3]_i_2 
       (.I0(empty_26_reg_1152[3]),
        .I1(gmem_addr_1_read_reg_1157[3]),
        .I2(gmem_addr_1_read_reg_1157[27]),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(p_cast10_mid174_fu_796_p1[3]),
        .I5(p_cast10_mid174_fu_796_p1[4]),
        .O(\select_ln1072_9_reg_1167[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBEAAAEAABAAAAAAA)) 
    \select_ln1072_9_reg_1167[4]_i_1 
       (.I0(\select_ln1072_9_reg_1167[4]_i_2_n_0 ),
        .I1(p_cast10_mid174_fu_796_p1[4]),
        .I2(p_cast10_mid174_fu_796_p1[3]),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(gmem_addr_1_read_reg_1157[12]),
        .I5(gmem_addr_1_read_reg_1157[20]),
        .O(select_ln1072_9_fu_812_p3[4]));
  LUT6 #(
    .INIT(64'hF0AA00AA00AACCAA)) 
    \select_ln1072_9_reg_1167[4]_i_2 
       (.I0(empty_26_reg_1152[4]),
        .I1(gmem_addr_1_read_reg_1157[4]),
        .I2(gmem_addr_1_read_reg_1157[28]),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(p_cast10_mid174_fu_796_p1[3]),
        .I5(p_cast10_mid174_fu_796_p1[4]),
        .O(\select_ln1072_9_reg_1167[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBEAAAEAABAAAAAAA)) 
    \select_ln1072_9_reg_1167[5]_i_1 
       (.I0(\select_ln1072_9_reg_1167[5]_i_2_n_0 ),
        .I1(p_cast10_mid174_fu_796_p1[4]),
        .I2(p_cast10_mid174_fu_796_p1[3]),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(gmem_addr_1_read_reg_1157[13]),
        .I5(gmem_addr_1_read_reg_1157[21]),
        .O(select_ln1072_9_fu_812_p3[5]));
  LUT6 #(
    .INIT(64'hF0AA00AA00AACCAA)) 
    \select_ln1072_9_reg_1167[5]_i_2 
       (.I0(empty_26_reg_1152[5]),
        .I1(gmem_addr_1_read_reg_1157[5]),
        .I2(gmem_addr_1_read_reg_1157[29]),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(p_cast10_mid174_fu_796_p1[3]),
        .I5(p_cast10_mid174_fu_796_p1[4]),
        .O(\select_ln1072_9_reg_1167[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBEAAAEAABAAAAAAA)) 
    \select_ln1072_9_reg_1167[6]_i_1 
       (.I0(\select_ln1072_9_reg_1167[6]_i_2_n_0 ),
        .I1(p_cast10_mid174_fu_796_p1[4]),
        .I2(p_cast10_mid174_fu_796_p1[3]),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(gmem_addr_1_read_reg_1157[14]),
        .I5(gmem_addr_1_read_reg_1157[22]),
        .O(select_ln1072_9_fu_812_p3[6]));
  LUT6 #(
    .INIT(64'hF0AA00AA00AACCAA)) 
    \select_ln1072_9_reg_1167[6]_i_2 
       (.I0(empty_26_reg_1152[6]),
        .I1(gmem_addr_1_read_reg_1157[6]),
        .I2(gmem_addr_1_read_reg_1157[30]),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(p_cast10_mid174_fu_796_p1[3]),
        .I5(p_cast10_mid174_fu_796_p1[4]),
        .O(\select_ln1072_9_reg_1167[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h22020000)) 
    \select_ln1072_9_reg_1167[7]_i_1 
       (.I0(select_ln1072_7_reg_1068),
        .I1(\icmp_ln1072_2_reg_1010_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_reg_reg),
        .I4(ap_CS_fsm_pp0_stage12),
        .O(select_ln1072_9_reg_11670));
  LUT6 #(
    .INIT(64'hBEAAAEAABAAAAAAA)) 
    \select_ln1072_9_reg_1167[7]_i_2 
       (.I0(\select_ln1072_9_reg_1167[7]_i_3_n_0 ),
        .I1(p_cast10_mid174_fu_796_p1[4]),
        .I2(p_cast10_mid174_fu_796_p1[3]),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(gmem_addr_1_read_reg_1157[15]),
        .I5(gmem_addr_1_read_reg_1157[23]),
        .O(select_ln1072_9_fu_812_p3[7]));
  LUT6 #(
    .INIT(64'hF0AA00AA00AACCAA)) 
    \select_ln1072_9_reg_1167[7]_i_3 
       (.I0(empty_26_reg_1152[7]),
        .I1(gmem_addr_1_read_reg_1157[7]),
        .I2(gmem_addr_1_read_reg_1157[31]),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(p_cast10_mid174_fu_796_p1[3]),
        .I5(p_cast10_mid174_fu_796_p1[4]),
        .O(\select_ln1072_9_reg_1167[7]_i_3_n_0 ));
  FDRE \select_ln1072_9_reg_1167_reg[0] 
       (.C(ap_clk),
        .CE(select_ln1072_9_reg_11670),
        .D(select_ln1072_9_fu_812_p3[0]),
        .Q(select_ln1072_9_reg_1167[0]),
        .R(1'b0));
  FDRE \select_ln1072_9_reg_1167_reg[1] 
       (.C(ap_clk),
        .CE(select_ln1072_9_reg_11670),
        .D(select_ln1072_9_fu_812_p3[1]),
        .Q(select_ln1072_9_reg_1167[1]),
        .R(1'b0));
  FDRE \select_ln1072_9_reg_1167_reg[2] 
       (.C(ap_clk),
        .CE(select_ln1072_9_reg_11670),
        .D(select_ln1072_9_fu_812_p3[2]),
        .Q(select_ln1072_9_reg_1167[2]),
        .R(1'b0));
  FDRE \select_ln1072_9_reg_1167_reg[3] 
       (.C(ap_clk),
        .CE(select_ln1072_9_reg_11670),
        .D(select_ln1072_9_fu_812_p3[3]),
        .Q(select_ln1072_9_reg_1167[3]),
        .R(1'b0));
  FDRE \select_ln1072_9_reg_1167_reg[4] 
       (.C(ap_clk),
        .CE(select_ln1072_9_reg_11670),
        .D(select_ln1072_9_fu_812_p3[4]),
        .Q(select_ln1072_9_reg_1167[4]),
        .R(1'b0));
  FDRE \select_ln1072_9_reg_1167_reg[5] 
       (.C(ap_clk),
        .CE(select_ln1072_9_reg_11670),
        .D(select_ln1072_9_fu_812_p3[5]),
        .Q(select_ln1072_9_reg_1167[5]),
        .R(1'b0));
  FDRE \select_ln1072_9_reg_1167_reg[6] 
       (.C(ap_clk),
        .CE(select_ln1072_9_reg_11670),
        .D(select_ln1072_9_fu_812_p3[6]),
        .Q(select_ln1072_9_reg_1167[6]),
        .R(1'b0));
  FDRE \select_ln1072_9_reg_1167_reg[7] 
       (.C(ap_clk),
        .CE(select_ln1072_9_reg_11670),
        .D(select_ln1072_9_fu_812_p3[7]),
        .Q(select_ln1072_9_reg_1167[7]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_fu_406_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_14,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_15,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_16,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_17,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_18,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_19,mac_muladd_7ns_8s_7ns_15_4_1_U7_n_20}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_fu_406_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8],B[8],B[8:7],B[7],B[7],B[7],B[7],B[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_fu_406_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_fu_406_p2_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_fu_406_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_fu_406_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(i_fu_12807_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[10]_0 [0]),
        .CEB2(ap_CS_fsm_pp0_stage0),
        .CEC(\ap_CS_fsm_reg[10]_0 [0]),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ce3),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_fu_406_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_fu_406_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_fu_406_p2_P_UNCONNECTED[47:2],tmp_fu_406_p2_n_104,tmp_fu_406_p2_n_105}),
        .PATTERNBDETECT(NLW_tmp_fu_406_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_fu_406_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_fu_406_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(i_fu_1280),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_fu_406_p2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_mid1_fu_486_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln20_fu_353_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_mid1_fu_486_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({empty_reg_1005_reg_0,empty_reg_1005_reg_0,empty_reg_1005_reg_0,empty_reg_1005_reg_0,empty_reg_1005_reg_0,empty_reg_1005_reg_0,B[8],B[8],B[8],B[8],B[8],B[6:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_mid1_fu_486_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_fu_406_p2_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_mid1_fu_486_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_mid1_fu_486_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln20_reg_10260),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[10]_0 [0]),
        .CEB2(ap_CS_fsm_pp0_stage0),
        .CEC(\ap_CS_fsm_reg[10]_0 [0]),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_mid1_fu_486_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_mid1_fu_486_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_mid1_fu_486_p2_P_UNCONNECTED[47:2],tmp_mid1_fu_486_p2_n_104,tmp_mid1_fu_486_p2_n_105}),
        .PATTERNBDETECT(NLW_tmp_mid1_fu_486_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_mid1_fu_486_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_mid1_fu_486_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_mid1_fu_486_p2_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h008A)) 
    tmp_mid1_fu_486_p2_i_1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(gmem_AWREADY),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\indvar_flatten_fu_124_reg[15]_i_5_n_0 ),
        .O(add_ln20_reg_10260));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    tmp_mid1_fu_486_p2_i_2
       (.I0(i_fu_128_reg[5]),
        .I1(mac_muladd_7ns_8s_7ns_15_4_1_U7_n_27),
        .I2(i_fu_128_reg[3]),
        .I3(i_fu_128_reg[4]),
        .I4(i_fu_128_reg[6]),
        .O(add_ln20_fu_353_p2[6]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    tmp_mid1_fu_486_p2_i_4
       (.I0(i_fu_128_reg[2]),
        .I1(i_fu_128_reg[0]),
        .I2(i_fu_128_reg[1]),
        .I3(i_fu_128_reg[3]),
        .I4(i_fu_128_reg[4]),
        .O(add_ln20_fu_353_p2[4]));
  LUT4 #(
    .INIT(16'h7F80)) 
    tmp_mid1_fu_486_p2_i_5
       (.I0(i_fu_128_reg[1]),
        .I1(i_fu_128_reg[0]),
        .I2(i_fu_128_reg[2]),
        .I3(i_fu_128_reg[3]),
        .O(add_ln20_fu_353_p2[3]));
  LUT3 #(
    .INIT(8'h78)) 
    tmp_mid1_fu_486_p2_i_6
       (.I0(i_fu_128_reg[0]),
        .I1(i_fu_128_reg[1]),
        .I2(i_fu_128_reg[2]),
        .O(add_ln20_fu_353_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_mid1_fu_486_p2_i_7
       (.I0(i_fu_128_reg[0]),
        .I1(i_fu_128_reg[1]),
        .O(add_ln20_fu_353_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_mid1_fu_486_p2_i_8
       (.I0(i_fu_128_reg[0]),
        .O(add_ln20_fu_353_p2[0]));
  FDRE \tmp_mid1_reg_1063_reg[0] 
       (.C(ap_clk),
        .CE(k_4_reg_10760),
        .D(tmp_mid1_fu_486_p2_n_105),
        .Q(p_cast10_mid174_fu_796_p1[3]),
        .R(1'b0));
  FDRE \tmp_mid1_reg_1063_reg[1] 
       (.C(ap_clk),
        .CE(k_4_reg_10760),
        .D(tmp_mid1_fu_486_p2_n_104),
        .Q(p_cast10_mid174_fu_796_p1[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(gmem_WVALID),
        .I1(gmem_WREADY),
        .O(full_n_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mul_7ns_8ns_15_1_1
   (D,
    E,
    gmem_addr_1_reg_10960,
    \k_fu_120_reg[5] ,
    \empty_35_reg_256_reg[0] ,
    \k_fu_120_reg[2] ,
    dout_0,
    Q,
    ap_clk,
    dout_1,
    gmem_ARREADY,
    grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    dout_2,
    gmem_WREADY,
    dout_3,
    select_ln1072_7_reg_1068,
    P,
    icmp_ln1072_3_reg_1014,
    empty_35_reg_256,
    \add_ln232_1_reg_1129_reg[0] ,
    \add_ln232_1_reg_1129_reg[1] ,
    dout_4,
    dout_5,
    dout_6,
    dout_7,
    dout_8,
    dout_9,
    B);
  output [14:0]D;
  output [0:0]E;
  output gmem_addr_1_reg_10960;
  output [6:0]\k_fu_120_reg[5] ;
  output [1:0]\empty_35_reg_256_reg[0] ;
  output \k_fu_120_reg[2] ;
  input [0:0]dout_0;
  input [2:0]Q;
  input ap_clk;
  input [7:0]dout_1;
  input gmem_ARREADY;
  input grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input dout_2;
  input gmem_WREADY;
  input dout_3;
  input select_ln1072_7_reg_1068;
  input [1:0]P;
  input icmp_ln1072_3_reg_1014;
  input [1:0]empty_35_reg_256;
  input [0:0]\add_ln232_1_reg_1129_reg[0] ;
  input \add_ln232_1_reg_1129_reg[1] ;
  input dout_4;
  input dout_5;
  input dout_6;
  input dout_7;
  input dout_8;
  input dout_9;
  input [0:0]B;

  wire [0:0]B;
  wire [14:0]D;
  wire [0:0]E;
  wire [1:0]P;
  wire [2:0]Q;
  wire \add_ln232_1_reg_1129[1]_i_2_n_0 ;
  wire \add_ln232_1_reg_1129[1]_i_3_n_0 ;
  wire [0:0]\add_ln232_1_reg_1129_reg[0] ;
  wire \add_ln232_1_reg_1129_reg[1] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]dout_0;
  wire [7:0]dout_1;
  wire dout_2;
  wire dout_3;
  wire dout_4;
  wire dout_5;
  wire dout_6;
  wire dout_7;
  wire dout_8;
  wire dout_9;
  wire dout_n_89;
  wire dout_n_90;
  wire [1:0]empty_35_reg_256;
  wire [1:0]\empty_35_reg_256_reg[0] ;
  wire gmem_ARREADY;
  wire gmem_WREADY;
  wire gmem_addr_1_reg_10960;
  wire grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg;
  wire icmp_ln1072_3_reg_1014;
  wire \k_fu_120_reg[2] ;
  wire [6:0]\k_fu_120_reg[5] ;
  wire select_ln1072_7_reg_1068;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h22E2DD1DDD1D22E2)) 
    \add_ln232_1_reg_1129[0]_i_1 
       (.I0(D[0]),
        .I1(select_ln1072_7_reg_1068),
        .I2(P[0]),
        .I3(icmp_ln1072_3_reg_1014),
        .I4(empty_35_reg_256[0]),
        .I5(\add_ln232_1_reg_1129_reg[0] ),
        .O(\empty_35_reg_256_reg[0] [0]));
  LUT4 #(
    .INIT(16'h1E78)) 
    \add_ln232_1_reg_1129[1]_i_1 
       (.I0(empty_35_reg_256[0]),
        .I1(\add_ln232_1_reg_1129_reg[0] ),
        .I2(\add_ln232_1_reg_1129[1]_i_2_n_0 ),
        .I3(\add_ln232_1_reg_1129[1]_i_3_n_0 ),
        .O(\empty_35_reg_256_reg[0] [1]));
  LUT6 #(
    .INIT(64'h3AC5C53A0AF5F50A)) 
    \add_ln232_1_reg_1129[1]_i_2 
       (.I0(D[1]),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(select_ln1072_7_reg_1068),
        .I3(empty_35_reg_256[1]),
        .I4(\add_ln232_1_reg_1129_reg[1] ),
        .I5(P[1]),
        .O(\add_ln232_1_reg_1129[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4F40)) 
    \add_ln232_1_reg_1129[1]_i_3 
       (.I0(icmp_ln1072_3_reg_1014),
        .I1(P[0]),
        .I2(select_ln1072_7_reg_1068),
        .I3(D[0]),
        .O(\add_ln232_1_reg_1129[1]_i_3_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\k_fu_120_reg[5] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(dout_0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(gmem_addr_1_reg_10960),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:17],dout_n_89,dout_n_90,D}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h008A)) 
    dout_i_1
       (.I0(Q[1]),
        .I1(gmem_WREADY),
        .I2(dout_3),
        .I3(dout_2),
        .O(E));
  LUT6 #(
    .INIT(64'h1333333320000000)) 
    dout_i_2
       (.I0(dout_9),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(dout_7),
        .I3(dout_8),
        .I4(\k_fu_120_reg[2] ),
        .I5(B),
        .O(\k_fu_120_reg[5] [6]));
  LUT5 #(
    .INIT(32'h00006AAA)) 
    dout_i_3
       (.I0(dout_9),
        .I1(\k_fu_120_reg[2] ),
        .I2(dout_8),
        .I3(dout_7),
        .I4(icmp_ln1072_3_reg_1014),
        .O(\k_fu_120_reg[5] [5]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    dout_i_4
       (.I0(dout_7),
        .I1(dout_6),
        .I2(dout_5),
        .I3(dout_4),
        .I4(icmp_ln1072_3_reg_1014),
        .I5(dout_8),
        .O(\k_fu_120_reg[5] [4]));
  LUT5 #(
    .INIT(32'h12222222)) 
    dout_i_5
       (.I0(dout_7),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(dout_4),
        .I3(dout_5),
        .I4(dout_6),
        .O(\k_fu_120_reg[5] [3]));
  LUT4 #(
    .INIT(16'h1540)) 
    dout_i_6
       (.I0(icmp_ln1072_3_reg_1014),
        .I1(dout_4),
        .I2(dout_5),
        .I3(dout_6),
        .O(\k_fu_120_reg[5] [2]));
  LUT3 #(
    .INIT(8'h12)) 
    dout_i_7
       (.I0(dout_5),
        .I1(icmp_ln1072_3_reg_1014),
        .I2(dout_4),
        .O(\k_fu_120_reg[5] [1]));
  LUT2 #(
    .INIT(4'hB)) 
    dout_i_8
       (.I0(icmp_ln1072_3_reg_1014),
        .I1(dout_4),
        .O(\k_fu_120_reg[5] [0]));
  LUT4 #(
    .INIT(16'h0080)) 
    dout_i_9
       (.I0(dout_6),
        .I1(dout_5),
        .I2(dout_4),
        .I3(icmp_ln1072_3_reg_1014),
        .O(\k_fu_120_reg[2] ));
  LUT6 #(
    .INIT(64'h000000008A888AAA)) 
    \select_ln1072_8_reg_1102[5]_i_1 
       (.I0(Q[2]),
        .I1(gmem_ARREADY),
        .I2(grp_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_133_ap_start_reg),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(dout_2),
        .O(gmem_addr_1_reg_10960));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mul_8ns_8ns_16_1_1
   (D,
    Q,
    ap_clk,
    SR,
    E,
    dout__0_0,
    dout__9_0,
    dout__9_1);
  output [15:0]D;
  input [0:0]Q;
  input ap_clk;
  input [0:0]SR;
  input [0:0]E;
  input [7:0]dout__0_0;
  input [0:0]dout__9_0;
  input [7:0]dout__9_1;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [7:0]dout__0_0;
  wire dout__0_n_0;
  wire dout__10_n_0;
  wire dout__11_n_0;
  wire dout__12_n_0;
  wire dout__13_n_0;
  wire dout__14_n_0;
  wire dout__15_n_0;
  wire dout__16_n_0;
  wire dout__1_n_0;
  wire dout__2_n_0;
  wire dout__3_n_0;
  wire dout__4_n_0;
  wire dout__5_n_0;
  wire dout__6_n_0;
  wire dout__7_n_0;
  wire [0:0]dout__9_0;
  wire [7:0]dout__9_1;
  wire dout__9_n_0;
  wire dout_n_88;
  wire dout_n_89;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout__0_n_0,dout__1_n_0,dout__2_n_0,dout__3_n_0,dout__4_n_0,dout__5_n_0,dout__6_n_0,dout__7_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout__9_n_0,dout__10_n_0,dout__11_n_0,dout__12_n_0,dout__13_n_0,dout__14_n_0,dout__15_n_0,dout__16_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:18],dout_n_88,dout_n_89,D}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  FDRE dout__0
       (.C(ap_clk),
        .CE(E),
        .D(dout__0_0[7]),
        .Q(dout__0_n_0),
        .R(SR));
  FDRE dout__1
       (.C(ap_clk),
        .CE(E),
        .D(dout__0_0[6]),
        .Q(dout__1_n_0),
        .R(SR));
  FDRE dout__10
       (.C(ap_clk),
        .CE(dout__9_0),
        .D(dout__9_1[6]),
        .Q(dout__10_n_0),
        .R(SR));
  FDRE dout__11
       (.C(ap_clk),
        .CE(dout__9_0),
        .D(dout__9_1[5]),
        .Q(dout__11_n_0),
        .R(SR));
  FDRE dout__12
       (.C(ap_clk),
        .CE(dout__9_0),
        .D(dout__9_1[4]),
        .Q(dout__12_n_0),
        .R(SR));
  FDRE dout__13
       (.C(ap_clk),
        .CE(dout__9_0),
        .D(dout__9_1[3]),
        .Q(dout__13_n_0),
        .R(SR));
  FDRE dout__14
       (.C(ap_clk),
        .CE(dout__9_0),
        .D(dout__9_1[2]),
        .Q(dout__14_n_0),
        .R(SR));
  FDRE dout__15
       (.C(ap_clk),
        .CE(dout__9_0),
        .D(dout__9_1[1]),
        .Q(dout__15_n_0),
        .R(SR));
  FDRE dout__16
       (.C(ap_clk),
        .CE(dout__9_0),
        .D(dout__9_1[0]),
        .Q(dout__16_n_0),
        .R(SR));
  FDRE dout__2
       (.C(ap_clk),
        .CE(E),
        .D(dout__0_0[5]),
        .Q(dout__2_n_0),
        .R(SR));
  FDRE dout__3
       (.C(ap_clk),
        .CE(E),
        .D(dout__0_0[4]),
        .Q(dout__3_n_0),
        .R(SR));
  FDRE dout__4
       (.C(ap_clk),
        .CE(E),
        .D(dout__0_0[3]),
        .Q(dout__4_n_0),
        .R(SR));
  FDRE dout__5
       (.C(ap_clk),
        .CE(E),
        .D(dout__0_0[2]),
        .Q(dout__5_n_0),
        .R(SR));
  FDRE dout__6
       (.C(ap_clk),
        .CE(E),
        .D(dout__0_0[1]),
        .Q(dout__6_n_0),
        .R(SR));
  FDRE dout__7
       (.C(ap_clk),
        .CE(E),
        .D(dout__0_0[0]),
        .Q(dout__7_n_0),
        .R(SR));
  FDRE dout__9
       (.C(ap_clk),
        .CE(dout__9_0),
        .D(dout__9_1[7]),
        .Q(dout__9_n_0),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mul_mul_8ns_16ns_24_4_1
   (D,
    grp_fu_204_ce,
    Q,
    ap_clk,
    p_reg_reg,
    p_reg_reg_0);
  output [23:0]D;
  input grp_fu_204_ce;
  input [0:0]Q;
  input ap_clk;
  input [7:0]p_reg_reg;
  input [15:0]p_reg_reg_0;

  wire [23:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire grp_fu_204_ce;
  wire [7:0]p_reg_reg;
  wire [15:0]p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mul_mul_8ns_16ns_24_4_1_DSP48_2 matmul_mul_mul_8ns_16ns_24_4_1_DSP48_2_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_204_ce(grp_fu_204_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matmul_mul_mul_8ns_16ns_24_4_1_DSP48_2
   (D,
    grp_fu_204_ce,
    Q,
    ap_clk,
    p_reg_reg_0,
    p_reg_reg_1);
  output [23:0]D;
  input grp_fu_204_ce;
  input [0:0]Q;
  input ap_clk;
  input [7:0]p_reg_reg_0;
  input [15:0]p_reg_reg_1;

  wire [23:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire grp_fu_204_ce;
  wire [7:0]p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_204_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(grp_fu_204_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_204_ce),
        .CEP(grp_fu_204_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
