----------------------------------------------------------------------------------

----------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

use work.BasicTypes.all;
use work.Helpers.all;

use work.ArchDefs.all;
use work.InstructionState.all;
use work.CoreConfig.all;
use work.PipelineGeneral.all;
use work.LogicBQ.all;


entity BranchQueue is
	generic(
		QUEUE_SIZE: integer := 8
	);
	port(
		clk: in std_logic;
		reset: in std_logic;
		en: in std_logic;

		acceptingOut: out std_logic;
		almostFull: out std_logic;
		
		acceptingBr: out std_logic;
		
		prevSending: in std_logic;
		prevSendingBr: in std_logic;
		
		prevSendingRe: in std_logic;
		
		dataIn: in InstructionSlotArray(0 to PIPE_WIDTH-1);
		dataInBr: in InstructionSlotArray(0 to PIPE_WIDTH-1);

            bqPtrOut: out SmallNumber;

		storeValueInput: in InstructionSlot;
		compareAddressInput: in InstructionSlot;
    		compareAddressQuickInput: in InstructionSlot;

		selectedDataOutput: out InstructionSlot;

		committing: in std_logic;
		robData: in InstructionSlotArray(0 to PIPE_WIDTH-1);
		--groupCtrInc: in InsTag;

		lateEventSignal: in std_logic;
		execEventSignal: in std_logic;
		execCausing: in InstructionState;
		
		nextAccepting: in std_logic;		
		sendingSQOut: out std_logic;
		dataOutV: out InstructionSlotArray(0 to PIPE_WIDTH-1);
		
		committedEmpty: out std_logic;
        committedSending: out std_logic;
        committedDataOut: out InstructionSlot		
	);
end BranchQueue;


architecture Behavioral of BranchQueue is    
	constant PTR_MASK_SN: SmallNumber := i2slv(QUEUE_SIZE-1, SMALL_NUMBER_SIZE);
    constant QUEUE_PTR_SIZE: natural := countOnes(PTR_MASK_SN);
    constant QUEUE_CAP_SIZE: natural := QUEUE_PTR_SIZE + 1;

	signal selectedDataSlot, selectedDataSlot_Q: InstructionSlot := DEFAULT_INSTRUCTION_SLOT;	

	signal pStart, pStartNext, pEnd, pEndNext, pStartLong, pStartLongNext, pEndLong, pEndLongNext, pTagged,
	       pRenamed, pRenamedNext, pTaggedNext, pTaggedLong, pTaggedLongNext, pRenamedLong, pRenamedLongNext,
	       pSelect, pSelect_Quick, pCausing, pSelectLong, pSelectLong_Quick, pCausingLong: SmallNumber := (others => '0');
    signal isFull, isAlmostFull, isSending: std_logic := '0';
    
    signal recoveryCounter: SmallNumber := (others => '0');    
begin

	SYNCH: process (clk)
	begin
		if rising_edge(clk) then
               
            if lateEventSignal = '1' or execEventSignal = '1' then
                recoveryCounter <= i2slv(1, SMALL_NUMBER_SIZE);
            elsif isNonzero(recoveryCounter) = '1' then
                recoveryCounter <= addInt(recoveryCounter, -1);
            end if;
            
            recoveryCounter(7 downto 1) <= (others => '0'); -- Only 1 bit needed here                   
		end if;
	end process;

	acceptingOut <= '1';
 
	sendingSQOut <= isSending;

	selectedDataOutput <= selectedDataSlot;
	almostFull <= '0'; -- TODO: is it deprecated?

	ALL_BRANCHES: block	   
	   signal accepting, committingBr, earlyInputSending, lateInputSending: std_logic := '0';	   
	   signal memEmpty, taggedEmpty: std_logic := '1'; -- CAREFUL: starting with '1' 
	   
	   signal targetArray: MwordArray(0 to QUEUE_SIZE-1) := (others => (others => '0'));
	   signal targetOutput: Mword := (others => '0');

       signal earlyInfoMem: EarlyInfoArray(0 to BQ_SIZE-1) := (others => DEFAULT_EARLY_INFO);
       signal earlyInput, earlySelected, earlyOutput, earlySelected_T, earlySelected_T_Q, earlyOutput_T: EarlyInfo := DEFAULT_EARLY_INFO;
        
       signal lateInfoMem: LateInfoArray(0 to BQ_SIZE-1) := (others => DEFAULT_LATE_INFO);
       signal lateInput, lateSelected, lateOutput, lateSelected_T, lateSelected_T_Q, lateOutput_T: LateInfo := DEFAULT_LATE_INFO;
       
       signal earlySerialInput, earlySerialOutput, earlySerialSelected, earlySerialSelected_Q:  std_logic_vector(EARLY_INFO_SIZE-1 downto 0) := (others => '0');
       signal lateSerialInput, lateSerialOutput, lateSerialSelected, lateSerialSelected_Q:  std_logic_vector(LATE_INFO_SIZE-1 downto 0) := (others => '0');
       signal earlySerialMem: EarlyInfoSerialArray := (others => (others => '0'));
       signal lateSerialMem: LateInfoSerialArray := (others => (others => '0'));
       
	   signal ch0, ch1, ch2, ch3, ch4, ch5, ch6, ch7: std_logic := '0';       
	begin
       earlyInputSending <= prevSendingBr and dataInBr(0).ins.controlInfo.firstBr;
       lateInputSending <= prevSending and dataIn(0).ins.controlInfo.firstBr;
	
       isSending <= committingBr;

       earlyInput <= getEarlyInfo(dataInBr);
       lateInput <= getLateInfo(dataIn);
      
       earlySerialInput <= serializeEarlyInfo(earlyInput);
       lateSerialInput <= serializeLateInfo(lateInput);
    
       earlySelected_T <= deserializeEarlyInfo(earlySerialSelected);
       lateSelected_T <= deserializeLateInfo(lateSerialSelected);

                earlySelected_T_Q <= deserializeEarlyInfo(earlySerialSelected_Q);
                lateSelected_T_Q <= deserializeLateInfo(lateSerialSelected_Q);
      
       --selectedDataSlot <= getMatchedSlot(pSelect, compareAddressInput, earlySelected_T, lateSelected_T);
                selectedDataSlot_Q <= getMatchedSlot(pSelect_Quick, compareAddressQuickInput, earlySelected_T_Q, lateSelected_T_Q);

       earlySelected <= earlyInfoMem(slv2u(pSelect));
       lateSelected <= lateInfoMem(slv2u(pSelect));

       earlySerialSelected <= earlySerialMem(slv2u(pSelect));
       lateSerialSelected <= lateSerialMem(slv2u(pSelect));

                earlySerialSelected_Q <= earlySerialMem(slv2u(pSelect_Quick));
                lateSerialSelected_Q <= lateSerialMem(slv2u(pSelect_Quick));

       --pSelect <= compareAddressInput.ins.tags.bqPointer and PTR_MASK_SN;
       --pSelectLong <= compareAddressInput.ins.tags.bqPointer;

           pSelect_Quick <= compareAddressQuickInput.ins.tags.bqPointer and PTR_MASK_SN;
           pSelectLong_Quick <= compareAddressQuickInput.ins.tags.bqPointer;

       committingBr <= committing and robData(0).ins.controlInfo.firstBr and not taggedEmpty;
   
	   accepting <= bool2std(pStart /= addIntTrunc(pEnd, 2, QUEUE_PTR_SIZE)) and bool2std(pStart /= addIntTrunc(pEnd, 1, QUEUE_PTR_SIZE)); -- Need 2 reserve slots because one group could be on the way

        pStartNext <= pStartLongNext and PTR_MASK_SN;
        pTaggedNext <= pTaggedLongNext and PTR_MASK_SN;
        pRenamedNext <= pRenamedLongNext and PTR_MASK_SN;
        pEndNext <= pEndLongNext and PTR_MASK_SN;

        pStart <= pStartLong and PTR_MASK_SN;
        pTagged <= pTaggedLong and PTR_MASK_SN;
        pRenamed <= pRenamedLong and PTR_MASK_SN;
        pEnd <= pEndLong and PTR_MASK_SN;

       pStartLongNext <= addIntTrunc(pStartLong, 1, QUEUE_PTR_SIZE+1) when committingBr = '1' else pStartLong;
    
        pTaggedLongNext <= pStartLong when lateEventSignal = '1'
            else       addIntTrunc(pCausingLong, 1, QUEUE_PTR_SIZE+1) when execEventSignal = '1'
            else       addIntTrunc(pTaggedLong, 1, QUEUE_PTR_SIZE+1) when lateInputSending = '1'
            else       pTaggedLong;
        
        pRenamedLongNext <= pStartLong when lateEventSignal = '1'
            else       addIntTrunc(pCausingLong, 1, QUEUE_PTR_SIZE+1) when execEventSignal = '1'
            else       addIntTrunc(pRenamedLong, 1, QUEUE_PTR_SIZE+1) when prevSendingRe = '1'
            else       pRenamedLong;

        pEndLongNext <= pStartLong when lateEventSignal = '1'
            else    addIntTrunc(pCausingLong, 1, QUEUE_PTR_SIZE+1) when execEventSignal = '1'
            else    addIntTrunc(pEndLong, 1, QUEUE_PTR_SIZE+1) when earlyInputSending = '1'
            else    pEndLong;
       
	   SYNCH: process (clk)
	   begin
	       if rising_edge(clk) then
	               pSelect <= pSelect_Quick;
	               pSelectLong <= pSelectLong_Quick;
	                  
	               selectedDataSlot <= selectedDataSlot_Q;
	                  
	           pCausing <= pSelect;
	           pCausingLong <= pSelectLong;
          
               if earlyInputSending = '1' then                   
                   --earlyInfoMem(slv2u(pEnd)) <= earlyInput;
                   earlySerialMem(slv2u(pEnd)) <= earlySerialInput;
               end if;
                               
               if lateInputSending = '1' then
                   --lateInfoMem(slv2u(pTagged)) <= lateInput;
                   lateSerialMem(slv2u(pTagged)) <= lateSerialInput;                 
               end if;
	           
               if storeValueInput.full = '1' then
                   targetArray(slv2u(pCausing)) <= storeValueInput.ins.target;
               end if;
               
	           if true then
                  targetOutput <= targetArray(slv2u(pStartNext));                  
               end if;

	           pStartLong <= pStartLongNext;
               pTaggedLong <= pTaggedLongNext;
               pEndLong <= pEndLongNext;
               pRenamedLong <= pRenamedLongNext;
               
               memEmpty <= getQueueEmpty(pStartLongNext, pEndLongNext, QUEUE_PTR_SIZE);              
               taggedEmpty <= getQueueEmpty(pStartLongNext, pTaggedLongNext, QUEUE_PTR_SIZE);              
	       end if;
	   end process;

       committedDataOut <= (committingBr, setInstructionTarget(DEFAULT_INS_STATE, targetOutput));	       
       acceptingBr <= accepting;       
	end block;
	
	bqPtrOut <= pRenamedLong;
	

	VIEW: if VIEW_ON generate
       use work.Viewing.all;
      
       signal queueText: InsStringArray(0 to QUEUE_SIZE-1);
    begin       
       --queueText <= getInsStringArray(makeSlotArray(content, fullMask), control);       
    end generate;

end Behavioral;
