// Seed: 1416367694
module module_0 ();
  assign id_1 = 1;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
macromodule module_2 (
    input tri1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    output tri1 id_4,
    output wand id_5,
    output tri1 id_6,
    output tri0 id_7,
    output wand id_8
);
  wire id_10;
  parameter id_11 = -1;
  assign id_5 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  generate
    wire id_12;
  endgenerate
endmodule
