$date
	Sat Feb 14 14:29:22 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
0!
$end
#5000
1"
#10000
0"
#12000
0$
#13000
1#
#15000
1!
1"
#20000
0"
#25000
1"
#30000
0"
#35000
1"
#36000
0!
1$
#40000
0$
0"
#45000
1!
1"
#50000
0"
#55000
1"
#60000
0"
#62000
