\hypertarget{struct_l_d_d___s_d_h_c___t_card_caps}{}\section{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps Struct Reference}
\label{struct_l_d_d___s_d_h_c___t_card_caps}\index{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}}


{\ttfamily \#include $<$P\+E\+\_\+\+Types.\+h$>$}



Collaboration diagram for L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps\+:
% FIG 0
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_l_d_d___s_d_h_c___t_card_caps_ad3efc837d31b53ceb05bb493c5a60c80}{Data\+Widths}
\item 
uint8\+\_\+t \hyperlink{struct_l_d_d___s_d_h_c___t_card_caps_a84cee2e15fdb67f7f98ae012d8c9f268}{Operations}
\item 
\hyperlink{group___p_e___types__module_ga97a80ca1602ebf2303258971a2c938e2}{bool} \hyperlink{struct_l_d_d___s_d_h_c___t_card_caps_aa9583131f385bca483cad126ae763961}{High\+Speed}
\item 
\hyperlink{group___p_e___types__module_ga97a80ca1602ebf2303258971a2c938e2}{bool} \hyperlink{struct_l_d_d___s_d_h_c___t_card_caps_a2a9e3f4c5675746ebe166bf09acc1cc8}{High\+Capacity}
\item 
\hyperlink{group___p_e___types__module_ga97a80ca1602ebf2303258971a2c938e2}{bool} \hyperlink{struct_l_d_d___s_d_h_c___t_card_caps_aad76812bd754014055bea46043992792}{Low\+Voltage}
\item 
\hyperlink{struct_l_d_d___s_d_h_c___t_card_access}{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Access} \hyperlink{struct_l_d_d___s_d_h_c___t_card_caps_a7c6dd192919744c09c982a7b3c72965c}{Read}
\item 
\hyperlink{struct_l_d_d___s_d_h_c___t_card_access}{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Access} \hyperlink{struct_l_d_d___s_d_h_c___t_card_caps_a997a0766d91af68ac02e376ca5933685}{Write}
\item 
\hyperlink{struct_l_d_d___s_d_h_c___t_card_erase}{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Erase} \hyperlink{struct_l_d_d___s_d_h_c___t_card_caps_a469b9a0fadafc18507213797b846232a}{Erase}
\item 
\hyperlink{struct_l_d_d___s_d_h_c___t_card_write_protect}{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Write\+Protect} \hyperlink{struct_l_d_d___s_d_h_c___t_card_caps_a4900bef5123e165646fe1f68a983dd55}{Write\+Protect}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Card capabilities 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_l_d_d___s_d_h_c___t_card_caps_ad3efc837d31b53ceb05bb493c5a60c80}\label{struct_l_d_d___s_d_h_c___t_card_caps_ad3efc837d31b53ceb05bb493c5a60c80}} 
\index{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}!Data\+Widths@{Data\+Widths}}
\index{Data\+Widths@{Data\+Widths}!L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}}
\subsubsection{\texorpdfstring{Data\+Widths}{DataWidths}}
{\footnotesize\ttfamily uint8\+\_\+t Data\+Widths}

Bit mask of supported data bus widths \mbox{\Hypertarget{struct_l_d_d___s_d_h_c___t_card_caps_a469b9a0fadafc18507213797b846232a}\label{struct_l_d_d___s_d_h_c___t_card_caps_a469b9a0fadafc18507213797b846232a}} 
\index{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}!Erase@{Erase}}
\index{Erase@{Erase}!L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}}
\subsubsection{\texorpdfstring{Erase}{Erase}}
{\footnotesize\ttfamily \hyperlink{struct_l_d_d___s_d_h_c___t_card_erase}{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Erase} Erase}

Card data erasion capabilities \mbox{\Hypertarget{struct_l_d_d___s_d_h_c___t_card_caps_a2a9e3f4c5675746ebe166bf09acc1cc8}\label{struct_l_d_d___s_d_h_c___t_card_caps_a2a9e3f4c5675746ebe166bf09acc1cc8}} 
\index{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}!High\+Capacity@{High\+Capacity}}
\index{High\+Capacity@{High\+Capacity}!L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}}
\subsubsection{\texorpdfstring{High\+Capacity}{HighCapacity}}
{\footnotesize\ttfamily \hyperlink{group___p_e___types__module_ga97a80ca1602ebf2303258971a2c938e2}{bool} High\+Capacity}

Indicates whether the card requires block addressing instead of byte addressing \mbox{\Hypertarget{struct_l_d_d___s_d_h_c___t_card_caps_aa9583131f385bca483cad126ae763961}\label{struct_l_d_d___s_d_h_c___t_card_caps_aa9583131f385bca483cad126ae763961}} 
\index{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}!High\+Speed@{High\+Speed}}
\index{High\+Speed@{High\+Speed}!L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}}
\subsubsection{\texorpdfstring{High\+Speed}{HighSpeed}}
{\footnotesize\ttfamily \hyperlink{group___p_e___types__module_ga97a80ca1602ebf2303258971a2c938e2}{bool} High\+Speed}

Indicates whether the card supports high clock configuration (SD bus clock frequency higher than about 25\+M\+Hz) \mbox{\Hypertarget{struct_l_d_d___s_d_h_c___t_card_caps_aad76812bd754014055bea46043992792}\label{struct_l_d_d___s_d_h_c___t_card_caps_aad76812bd754014055bea46043992792}} 
\index{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}!Low\+Voltage@{Low\+Voltage}}
\index{Low\+Voltage@{Low\+Voltage}!L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}}
\subsubsection{\texorpdfstring{Low\+Voltage}{LowVoltage}}
{\footnotesize\ttfamily \hyperlink{group___p_e___types__module_ga97a80ca1602ebf2303258971a2c938e2}{bool} Low\+Voltage}

Indicates whether the card supports the host\textquotesingle{}s low voltage range \mbox{\Hypertarget{struct_l_d_d___s_d_h_c___t_card_caps_a84cee2e15fdb67f7f98ae012d8c9f268}\label{struct_l_d_d___s_d_h_c___t_card_caps_a84cee2e15fdb67f7f98ae012d8c9f268}} 
\index{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}!Operations@{Operations}}
\index{Operations@{Operations}!L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}}
\subsubsection{\texorpdfstring{Operations}{Operations}}
{\footnotesize\ttfamily uint8\+\_\+t Operations}

Bit mask of supported operations \mbox{\Hypertarget{struct_l_d_d___s_d_h_c___t_card_caps_a7c6dd192919744c09c982a7b3c72965c}\label{struct_l_d_d___s_d_h_c___t_card_caps_a7c6dd192919744c09c982a7b3c72965c}} 
\index{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}!Read@{Read}}
\index{Read@{Read}!L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}}
\subsubsection{\texorpdfstring{Read}{Read}}
{\footnotesize\ttfamily \hyperlink{struct_l_d_d___s_d_h_c___t_card_access}{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Access} Read}

Card data read access capabilities \mbox{\Hypertarget{struct_l_d_d___s_d_h_c___t_card_caps_a997a0766d91af68ac02e376ca5933685}\label{struct_l_d_d___s_d_h_c___t_card_caps_a997a0766d91af68ac02e376ca5933685}} 
\index{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}!Write@{Write}}
\index{Write@{Write}!L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}}
\subsubsection{\texorpdfstring{Write}{Write}}
{\footnotesize\ttfamily \hyperlink{struct_l_d_d___s_d_h_c___t_card_access}{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Access} Write}

Card data write access capabilities \mbox{\Hypertarget{struct_l_d_d___s_d_h_c___t_card_caps_a4900bef5123e165646fe1f68a983dd55}\label{struct_l_d_d___s_d_h_c___t_card_caps_a4900bef5123e165646fe1f68a983dd55}} 
\index{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}!Write\+Protect@{Write\+Protect}}
\index{Write\+Protect@{Write\+Protect}!L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps@{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Caps}}
\subsubsection{\texorpdfstring{Write\+Protect}{WriteProtect}}
{\footnotesize\ttfamily \hyperlink{struct_l_d_d___s_d_h_c___t_card_write_protect}{L\+D\+D\+\_\+\+S\+D\+H\+C\+\_\+\+T\+Card\+Write\+Protect} Write\+Protect}

Write protection properties 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Generated\+\_\+\+Code/\hyperlink{_p_e___types_8h}{P\+E\+\_\+\+Types.\+h}\end{DoxyCompactItemize}
