// Seed: 4142190423
module module_0 (
    input supply0 id_0,
    output wire id_1,
    output uwire id_2,
    output wor id_3,
    input supply1 id_4,
    input tri id_5
);
  id_7(
      .id_0(id_3), .id_1(id_0), .id_2(1 + 1 + id_2), .id_3(id_3), .id_4(1), .id_5(1 - id_4)
  );
  wire id_8;
  tri1 id_9 = 1;
  wor  id_10;
  assign id_10 = 1;
  wire  id_11;
  uwire id_12 = id_10;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input wor id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output tri id_6,
    input supply0 id_7,
    input tri1 id_8
);
  module_0(
      id_3, id_1, id_1, id_1, id_5, id_3
  );
endmodule
