# Single Cycle RISC-V Implementation

# Architecture

![237594394-e42a2c6e-e97e-4313-9329-fb0c5882424b](https://github.com/user-attachments/assets/c02c2e1e-b38f-475d-ac54-3def682c9a63)

# ALU

![Screenshot 2025-05-04 224434](https://github.com/user-attachments/assets/d998af2f-24a1-4592-94e9-14bf8f137f06)

# OUTPUT 

![Screenshot 2025-05-18 155649](https://github.com/user-attachments/assets/34c61e34-0773-4ac2-a8f0-320ccc2b3fcd)
