#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Nov 30 11:23:18 2016
# Process ID: 10036
# Current directory: C:/Users/nmah/Desktop/Final_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8812 C:\Users\nmah\Desktop\Final_Project\Final_Project.xpr
# Log file: C:/Users/nmah/Desktop/Final_Project/vivado.log
# Journal file: C:/Users/nmah/Desktop/Final_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/nmah/Desktop/Final_Project/Final_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Sigma_Delta.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sigma_Delta
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sim_1/new/Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto adb3ca39993c4d0fb15f025899b97e63 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Sim_behav xil_defaultlib.Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Sigma_Delta [sigma_delta_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot Sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 30 11:24:25 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_behav -key {Behavioral:sim_1:Functional:Sim} -tclbatch {Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 758.410 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Sigma_Delta.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sigma_Delta
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sim_1/new/Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto adb3ca39993c4d0fb15f025899b97e63 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Sim_behav xil_defaultlib.Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Sigma_Delta [sigma_delta_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot Sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 30 11:25:20 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_behav -key {Behavioral:sim_1:Functional:Sim} -tclbatch {Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 767.469 ; gain = 0.000
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Sigma_Delta.vhd" into library xil_defaultlib [C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Sigma_Delta.vhd:1]
[Wed Nov 30 11:25:46 2016] Launched synth_1...
Run output will be captured here: C:/Users/nmah/Desktop/Final_Project/Final_Project.runs/synth_1/runme.log
close [ open C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Sev_Seg_Sriver.vhd w ]
add_files C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Sev_Seg_Sriver.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Sev_Seg_Driver.vhd w ]
add_files C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Sev_Seg_Driver.vhd
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Clock_Divider
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:33 ; elapsed = 00:10:08 . Memory (MB): peak = 826.371 ; gain = 618.859
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Clock_Divider' [C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Clock_Divider.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider' (1#1) [C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Clock_Divider.vhd:39]
WARNING: [Synth 8-3330] design Clock_Divider has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:33 ; elapsed = 00:10:09 . Memory (MB): peak = 853.504 ; gain = 645.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:34 ; elapsed = 00:10:09 . Memory (MB): peak = 853.504 ; gain = 645.992
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:43 ; elapsed = 00:10:16 . Memory (MB): peak = 1128.547 ; gain = 921.035
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1128.547 ; gain = 329.387
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
remove_files C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Sev_Seg_Sriver.vhd
set_property top Sigma_Delta [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Sigma_Delta.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sigma_Delta
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sim_1/new/Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto adb3ca39993c4d0fb15f025899b97e63 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Sim_behav xil_defaultlib.Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Sigma_Delta [sigma_delta_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot Sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 30 11:44:17 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_behav -key {Behavioral:sim_1:Functional:Sim} -tclbatch {Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1133.152 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Sigma_Delta.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sigma_Delta
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sim_1/new/Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto adb3ca39993c4d0fb15f025899b97e63 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Sim_behav xil_defaultlib.Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Sigma_Delta [sigma_delta_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot Sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 30 12:03:02 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_behav -key {Behavioral:sim_1:Functional:Sim} -tclbatch {Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.605 ; gain = 0.000
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Sigma_Delta.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sigma_Delta
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sim_1/new/Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto adb3ca39993c4d0fb15f025899b97e63 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Sim_behav xil_defaultlib.Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Sigma_Delta [sigma_delta_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot Sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 30 12:08:40 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_behav -key {Behavioral:sim_1:Functional:Sim} -tclbatch {Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.605 ; gain = 0.000
run 10 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Sigma_Delta.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sigma_Delta
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sim_1/new/Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto adb3ca39993c4d0fb15f025899b97e63 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Sim_behav xil_defaultlib.Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Sigma_Delta [sigma_delta_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot Sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 30 12:24:25 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_behav -key {Behavioral:sim_1:Functional:Sim} -tclbatch {Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Sigma_Delta.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sigma_Delta
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sim_1/new/Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto adb3ca39993c4d0fb15f025899b97e63 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Sim_behav xil_defaultlib.Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Sigma_Delta [sigma_delta_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot Sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 30 12:33:00 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_behav -key {Behavioral:sim_1:Functional:Sim} -tclbatch {Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1149.281 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Sigma_Delta.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sigma_Delta
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sim_1/new/Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto adb3ca39993c4d0fb15f025899b97e63 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Sim_behav xil_defaultlib.Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Sigma_Delta [sigma_delta_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot Sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 30 12:35:21 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_behav -key {Behavioral:sim_1:Functional:Sim} -tclbatch {Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1149.281 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Sigma_Delta.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sigma_Delta
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sim_1/new/Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto adb3ca39993c4d0fb15f025899b97e63 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Sim_behav xil_defaultlib.Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Sigma_Delta [sigma_delta_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot Sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 30 12:36:31 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_behav -key {Behavioral:sim_1:Functional:Sim} -tclbatch {Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1149.281 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Sigma_Delta.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sigma_Delta
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sim_1/new/Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto adb3ca39993c4d0fb15f025899b97e63 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Sim_behav xil_defaultlib.Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Sigma_Delta [sigma_delta_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot Sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 30 12:36:59 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_behav -key {Behavioral:sim_1:Functional:Sim} -tclbatch {Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1149.281 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Sigma_Delta.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sigma_Delta
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sim_1/new/Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto adb3ca39993c4d0fb15f025899b97e63 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Sim_behav xil_defaultlib.Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Sigma_Delta [sigma_delta_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot Sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 30 12:37:26 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_behav -key {Behavioral:sim_1:Functional:Sim} -tclbatch {Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1149.281 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Sigma_Delta.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sigma_Delta
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sim_1/new/Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto adb3ca39993c4d0fb15f025899b97e63 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Sim_behav xil_defaultlib.Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Sigma_Delta [sigma_delta_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot Sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 30 12:37:57 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_behav -key {Behavioral:sim_1:Functional:Sim} -tclbatch {Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1149.281 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sources_1/new/Sigma_Delta.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sigma_Delta
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Desktop/Final_Project/Final_Project.srcs/sim_1/new/Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto adb3ca39993c4d0fb15f025899b97e63 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Sim_behav xil_defaultlib.Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Sigma_Delta [sigma_delta_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot Sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 30 12:38:36 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nmah/Desktop/Final_Project/Final_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_behav -key {Behavioral:sim_1:Functional:Sim} -tclbatch {Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.852 ; gain = 0.000
run 10 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 30 13:02:39 2016...
