#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Mar 28 11:23:27 2024
# Process ID: 19701
# Current directory: /home/mariolima/Desktop/Vespa_git/VeSPA/Vivado/vespa_soc/vespa_soc.runs/vespa_soc_CustomInterconnect_0_0_synth_1
# Command line: vivado -log vespa_soc_CustomInterconnect_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vespa_soc_CustomInterconnect_0_0.tcl
# Log file: /home/mariolima/Desktop/Vespa_git/VeSPA/Vivado/vespa_soc/vespa_soc.runs/vespa_soc_CustomInterconnect_0_0_synth_1/vespa_soc_CustomInterconnect_0_0.vds
# Journal file: /home/mariolima/Desktop/Vespa_git/VeSPA/Vivado/vespa_soc/vespa_soc.runs/vespa_soc_CustomInterconnect_0_0_synth_1/vivado.jou
# Running On: mariolima-CREF-XX, OS: Linux, CPU Frequency: 4399.663 MHz, CPU Physical cores: 14, Host memory: 16471 MB
#-----------------------------------------------------------
source vespa_soc_CustomInterconnect_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mariolima/Desktop/Vespa_git/VeSPA/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vespa_soc_CustomInterconnect_0_0
Command: synth_design -top vespa_soc_CustomInterconnect_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19779
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2029.473 ; gain = 376.801 ; free physical = 1166 ; free virtual = 7975
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vespa_soc_CustomInterconnect_0_0' [/home/mariolima/Desktop/Vespa_git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_CustomInterconnect_0_0/synth/vespa_soc_CustomInterconnect_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'CustomInterconnect' [/home/mariolima/Desktop/Vespa_git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d598/src/CustomInterconnect.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CustomInterconnect' (0#1) [/home/mariolima/Desktop/Vespa_git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d598/src/CustomInterconnect.v:24]
INFO: [Synth 8-6155] done synthesizing module 'vespa_soc_CustomInterconnect_0_0' (0#1) [/home/mariolima/Desktop/Vespa_git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_CustomInterconnect_0_0/synth/vespa_soc_CustomInterconnect_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2100.410 ; gain = 447.738 ; free physical = 1068 ; free virtual = 7876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2115.254 ; gain = 462.582 ; free physical = 1066 ; free virtual = 7873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2115.254 ; gain = 462.582 ; free physical = 1066 ; free virtual = 7873
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.254 ; gain = 0.000 ; free physical = 1066 ; free virtual = 7873
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.004 ; gain = 0.000 ; free physical = 977 ; free virtual = 7838
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2267.004 ; gain = 0.000 ; free physical = 977 ; free virtual = 7837
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2267.004 ; gain = 614.332 ; free physical = 1017 ; free virtual = 7877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2267.004 ; gain = 614.332 ; free physical = 1017 ; free virtual = 7877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2267.004 ; gain = 614.332 ; free physical = 1017 ; free virtual = 7877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2267.004 ; gain = 614.332 ; free physical = 1016 ; free virtual = 7878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   7 Input   32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2267.004 ; gain = 614.332 ; free physical = 1052 ; free virtual = 7862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2267.004 ; gain = 614.332 ; free physical = 1049 ; free virtual = 7860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2267.004 ; gain = 614.332 ; free physical = 1049 ; free virtual = 7860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2267.004 ; gain = 614.332 ; free physical = 1049 ; free virtual = 7860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_32' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_33' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_34' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_35' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_36' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_37' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_38' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_39' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_40' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_41' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_42' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_43' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_44' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_45' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_46' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_47' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_48' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_49' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_50' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_51' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_52' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_53' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_54' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_55' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_56' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_57' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_58' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_59' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_60' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_61' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_62' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_63' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_64' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_65' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_66' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_67' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_68' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_69' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_70' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_71' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_72' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_73' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_74' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_75' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_76' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_77' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_78' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_79' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_80' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_81' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_82' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_83' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_84' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_85' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_86' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_87' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_88' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_89' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_90' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_91' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_92' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_93' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_94' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_95' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_96' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_97' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_98' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_99' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_100' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_101' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_102' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_103' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_104' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_105' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_106' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_107' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_108' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_109' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_110' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_111' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_112' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_113' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_114' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_115' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_116' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_117' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_118' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_119' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_120' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_121' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_122' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_123' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_124' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_125' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_126' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_127' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_128' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_129' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_130' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_131' to logic
INFO: [Common 17-14] Message 'Synth 8-5799' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.004 ; gain = 614.332 ; free physical = 1046 ; free virtual = 7857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.004 ; gain = 614.332 ; free physical = 1046 ; free virtual = 7857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.004 ; gain = 614.332 ; free physical = 1046 ; free virtual = 7857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.004 ; gain = 614.332 ; free physical = 1046 ; free virtual = 7857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.004 ; gain = 614.332 ; free physical = 1046 ; free virtual = 7857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.004 ; gain = 614.332 ; free physical = 1046 ; free virtual = 7857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |   107|
|2     |LUT3 |     2|
|3     |LUT4 |    52|
|4     |LUT5 |   219|
|5     |LUT6 |   514|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.004 ; gain = 614.332 ; free physical = 1046 ; free virtual = 7857
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 784 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2267.004 ; gain = 462.582 ; free physical = 1046 ; free virtual = 7857
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.004 ; gain = 614.332 ; free physical = 1046 ; free virtual = 7857
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2267.004 ; gain = 0.000 ; free physical = 1327 ; free virtual = 8137
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.004 ; gain = 0.000 ; free physical = 1328 ; free virtual = 8138
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 27b56ed7
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2267.004 ; gain = 931.637 ; free physical = 1328 ; free virtual = 8138
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1800.368; main = 1474.738; forked = 373.969
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3213.105; main = 2267.008; forked = 978.113
INFO: [Common 17-1381] The checkpoint '/home/mariolima/Desktop/Vespa_git/VeSPA/Vivado/vespa_soc/vespa_soc.runs/vespa_soc_CustomInterconnect_0_0_synth_1/vespa_soc_CustomInterconnect_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/mariolima/Desktop/Vespa_git/VeSPA/Vivado/vespa_soc/vespa_soc.runs/vespa_soc_CustomInterconnect_0_0_synth_1/vespa_soc_CustomInterconnect_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vespa_soc_CustomInterconnect_0_0_utilization_synth.rpt -pb vespa_soc_CustomInterconnect_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 11:23:47 2024...
