# Mon Sep  2 11:47:53 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   468.81ns		  55 /        23

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 instances converted, 23 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       D00.OSCInst0        OSCH                   23         D01.oscout          Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 149MB)

Writing Analyst data base C:\Users\Mario\Desktop\Semestre 10\Arquitectura de Computadoras\Practicas\PrimerParcial\Practica13\div00\div0\synwork\div00_div0_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 149MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Mario\Desktop\Semestre 10\Arquitectura de Computadoras\Practicas\PrimerParcial\Practica13\div00\div0\div00_div0.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 153MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 151MB peak: 153MB)

@W: MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:D00.osc_int"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Sep  2 11:47:58 2019
#


Top view:               topdiv00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 467.661

                                 Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock     2.1 MHz       76.3 MHz      480.769       13.108        467.661     inferred     Inferred_clkgroup_0
=====================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock  osc00|osc_int_inferred_clock  |  480.769     467.661  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: osc00|osc_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                          Arrival            
Instance         Reference                        Type        Pin     Net          Time        Slack  
                 Clock                                                                                
------------------------------------------------------------------------------------------------------
D01.sdiv[8]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[8]      1.044       467.661
D01.sdiv[9]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[9]      1.044       467.661
D01.sdiv[10]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[10]     1.044       467.661
D01.sdiv[11]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[11]     1.044       467.661
D01.sdiv[0]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[0]      1.044       468.469
D01.sdiv[1]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[1]      1.044       468.469
D01.sdiv[2]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[2]      1.044       468.469
D01.sdiv[3]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[3]      1.044       468.469
D01.sdiv[4]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[4]      1.044       468.469
D01.sdiv[5]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[5]      1.044       468.469
======================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                              Required            
Instance         Reference                        Type        Pin     Net              Time         Slack  
                 Clock                                                                                     
-----------------------------------------------------------------------------------------------------------
D01.sdiv[21]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[22]     480.664      467.661
D01.sdiv[19]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[20]     480.664      467.803
D01.sdiv[20]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[21]     480.664      467.803
D01.sdiv[17]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[18]     480.664      467.946
D01.sdiv[18]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[19]     480.664      467.946
D01.sdiv[15]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[16]     480.664      468.089
D01.sdiv[16]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[17]     480.664      468.089
D01.sdiv[13]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[14]     480.664      468.232
D01.sdiv[14]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[15]     480.664      468.232
D01.sdiv[11]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[12]     480.664      468.375
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      13.003
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     467.661

    Number of logic level(s):                19
    Starting point:                          D01.sdiv[8] / Q
    Ending point:                            D01.sdiv[21] / D
    The start point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK
    The end   point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
D01.sdiv[8]                       FD1S3IX      Q        Out     1.044     1.044       -         
sdiv[8]                           Net          -        -       -         -           2         
D01.pdiv\.sdiv15lto19_i_a2_13     ORCALUT4     A        In      0.000     1.044       -         
D01.pdiv\.sdiv15lto19_i_a2_13     ORCALUT4     Z        Out     1.193     2.237       -         
N_27_9                            Net          -        -       -         -           4         
D01.pdiv\.sdiv50lto14_i_a2_1      ORCALUT4     A        In      0.000     2.237       -         
D01.pdiv\.sdiv50lto14_i_a2_1      ORCALUT4     Z        Out     1.017     3.253       -         
sdiv50lto14_i_a2_1                Net          -        -       -         -           1         
D01.pdiv\.sdiv50lto15             ORCALUT4     C        In      0.000     3.253       -         
D01.pdiv\.sdiv50lto15             ORCALUT4     Z        Out     1.017     4.270       -         
sdiv50lt21                        Net          -        -       -         -           1         
D01.pdiv\.sdiv50lto21             ORCALUT4     A        In      0.000     4.270       -         
D01.pdiv\.sdiv50lto21             ORCALUT4     Z        Out     1.017     5.287       -         
sdiv50                            Net          -        -       -         -           1         
D01.oscout_0_sqmuxa_6             ORCALUT4     B        In      0.000     5.287       -         
D01.oscout_0_sqmuxa_6             ORCALUT4     Z        Out     1.089     6.376       -         
oscout_0_sqmuxa_6                 Net          -        -       -         -           2         
D01.un1_cdiv_3_1                  ORCALUT4     A        In      0.000     6.376       -         
D01.un1_cdiv_3_1                  ORCALUT4     Z        Out     1.089     7.465       -         
un1_cdiv_3_1                      Net          -        -       -         -           2         
D01.un1_sdiv_cry_0_0_RNO          ORCALUT4     C        In      0.000     7.465       -         
D01.un1_sdiv_cry_0_0_RNO          ORCALUT4     Z        Out     1.017     8.481       -         
un1_cdiv_3_i                      Net          -        -       -         -           1         
D01.un1_sdiv_cry_0_0              CCU2D        B0       In      0.000     8.481       -         
D01.un1_sdiv_cry_0_0              CCU2D        COUT     Out     1.544     10.026      -         
un1_sdiv_cry_0                    Net          -        -       -         -           1         
D01.un1_sdiv_cry_1_0              CCU2D        CIN      In      0.000     10.026      -         
D01.un1_sdiv_cry_1_0              CCU2D        COUT     Out     0.143     10.169      -         
un1_sdiv_cry_2                    Net          -        -       -         -           1         
D01.un1_sdiv_cry_3_0              CCU2D        CIN      In      0.000     10.169      -         
D01.un1_sdiv_cry_3_0              CCU2D        COUT     Out     0.143     10.312      -         
un1_sdiv_cry_4                    Net          -        -       -         -           1         
D01.un1_sdiv_cry_5_0              CCU2D        CIN      In      0.000     10.312      -         
D01.un1_sdiv_cry_5_0              CCU2D        COUT     Out     0.143     10.454      -         
un1_sdiv_cry_6                    Net          -        -       -         -           1         
D01.un1_sdiv_cry_7_0              CCU2D        CIN      In      0.000     10.454      -         
D01.un1_sdiv_cry_7_0              CCU2D        COUT     Out     0.143     10.597      -         
un1_sdiv_cry_8                    Net          -        -       -         -           1         
D01.un1_sdiv_cry_9_0              CCU2D        CIN      In      0.000     10.597      -         
D01.un1_sdiv_cry_9_0              CCU2D        COUT     Out     0.143     10.740      -         
un1_sdiv_cry_10                   Net          -        -       -         -           1         
D01.un1_sdiv_cry_11_0             CCU2D        CIN      In      0.000     10.740      -         
D01.un1_sdiv_cry_11_0             CCU2D        COUT     Out     0.143     10.883      -         
un1_sdiv_cry_12                   Net          -        -       -         -           1         
D01.un1_sdiv_cry_13_0             CCU2D        CIN      In      0.000     10.883      -         
D01.un1_sdiv_cry_13_0             CCU2D        COUT     Out     0.143     11.025      -         
un1_sdiv_cry_14                   Net          -        -       -         -           1         
D01.un1_sdiv_cry_15_0             CCU2D        CIN      In      0.000     11.025      -         
D01.un1_sdiv_cry_15_0             CCU2D        COUT     Out     0.143     11.168      -         
un1_sdiv_cry_16                   Net          -        -       -         -           1         
D01.un1_sdiv_cry_17_0             CCU2D        CIN      In      0.000     11.168      -         
D01.un1_sdiv_cry_17_0             CCU2D        COUT     Out     0.143     11.311      -         
un1_sdiv_cry_18                   Net          -        -       -         -           1         
D01.un1_sdiv_cry_19_0             CCU2D        CIN      In      0.000     11.311      -         
D01.un1_sdiv_cry_19_0             CCU2D        COUT     Out     0.143     11.454      -         
un1_sdiv_cry_20                   Net          -        -       -         -           1         
D01.un1_sdiv_s_21_0               CCU2D        CIN      In      0.000     11.454      -         
D01.un1_sdiv_s_21_0               CCU2D        S0       Out     1.549     13.003      -         
un1_sdiv[22]                      Net          -        -       -         -           1         
D01.sdiv[21]                      FD1S3IX      D        In      0.000     13.003      -         
================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 151MB peak: 153MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 151MB peak: 153MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 23 of 6864 (0%)
PIC Latch:       0
I/O cells:       6


Details:
CCU2D:          12
FD1S3AX:        1
FD1S3IX:        22
GSR:            1
IB:             5
OB:             1
ORCALUT4:       52
OSCH:           1
PUR:            1
VHI:            3
VLO:            3
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 32MB peak: 153MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Mon Sep  2 11:47:58 2019

###########################################################]
