
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.213310                       # Number of seconds simulated
sim_ticks                                213310012000                       # Number of ticks simulated
final_tick                               213310012000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 144596                       # Simulator instruction rate (inst/s)
host_op_rate                                   144596                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              147941806                       # Simulator tick rate (ticks/s)
host_mem_usage                                 173836                       # Number of bytes of host memory used
host_seconds                                  1441.85                       # Real time elapsed on the host
sim_insts                                   208485148                       # Number of instructions simulated
sim_ops                                     208485148                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 213310012000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst       120729600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          922624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          121652224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst    120729600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     120729600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       185536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          185536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst          1886400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            14416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1900816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2899                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2899                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          565981872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4325273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             570307145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     565981872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        565981872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          869795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               869795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          869795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         565981872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4325273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            571176940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1900817                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1888791                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1900817                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1888791                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               89808384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                31843904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               120556864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               121652288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            120882624                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 497561                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5067                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            317002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             34783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            465123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            434458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             33796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            62193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            434081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            506691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            670340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             51128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            99724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39258                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  213309994000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1900817                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1888791                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1310080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   87880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  34661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  38651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 103688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 113440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 113683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 114526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 120385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 119813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 113597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 113014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 112922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 114121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 111772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 111743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 111687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 111566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 111549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 111538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       630674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    333.549441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   229.693860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.921627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       140829     22.33%     22.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       159732     25.33%     47.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        89434     14.18%     61.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        75788     12.02%     73.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        58530      9.28%     83.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        34202      5.42%     88.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26546      4.21%     92.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19140      3.03%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        26473      4.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       630674                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       111530                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.581817                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     12.155504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.267338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          92276     82.74%     82.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         19245     17.26%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        111530                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       111530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.889635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.839284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.343071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            73287     65.71%     65.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1552      1.39%     67.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20624     18.49%     85.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9062      8.13%     93.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6061      5.43%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              760      0.68%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              132      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               31      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        111530                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  17630899250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             43941949250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 7016280000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12564.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31314.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       421.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       565.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    570.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    566.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1055237                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1601034                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.99                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      56288.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4111868880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2243579250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             10272405000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            11187849600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          13932001200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         139977307395                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5195627250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           186920638575                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            876.308665                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   7855869500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    7122700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  198327893000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                655867800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                357864375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               672344400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1018118160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          13932001200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         111284594955                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          30364673250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           158285464140                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            742.063182                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  49823240250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    7122700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  156360242750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 213310012000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                31782588                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22918876                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3035290                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             27817749                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                21610360                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.685509                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2454178                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          657795                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             614738                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            43057                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          359                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17285354                       # DTB read hits
system.cpu.dtb.read_misses                        558                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 17285912                       # DTB read accesses
system.cpu.dtb.write_hits                    11811287                       # DTB write hits
system.cpu.dtb.write_misses                        30                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                11811317                       # DTB write accesses
system.cpu.dtb.data_hits                     29096641                       # DTB hits
system.cpu.dtb.data_misses                        588                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 29097229                       # DTB accesses
system.cpu.itb.fetch_hits                    88196533                       # ITB hits
system.cpu.itb.fetch_misses                     22183                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                88218716                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls               434095                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    213310012000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        426620025                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          148422466                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      261598071                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    31782588                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           24679276                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     155565889                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 6070893                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         51                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        257663                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  88196533                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1492162                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                      35                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          307281558                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.851330                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.315906                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                193158672     62.86%     62.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 37773647     12.29%     75.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 33221975     10.81%     85.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 15128582      4.92%     90.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 27998682      9.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            307281558                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.074499                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.613188                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 81073306                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             105552129                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  51048179                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              66741736                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2866208                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              4781483                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                169250                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              228561273                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                210190                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2866208                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 97865898                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                53040796                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        7596461                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  82878249                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              63033946                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              224800579                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              33098235                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      2                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   2809                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           184316559                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             344277167                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        337898122                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           6153839                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             174991673                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9324886                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             776288                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         549562                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  91519445                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             17631559                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11854237                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            237060                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            57725                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  214824549                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              665028                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 214157801                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            589517                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         7004429                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2799577                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     307281558                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.696943                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.561192                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           109059822     35.49%     35.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           182285671     59.32%     94.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            15936065      5.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       307281558                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                64403743     99.72%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                114059      0.18%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                  5044      0.01%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                 59859      0.09%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                 3915      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                29      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             179150756     83.65%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2142563      1.00%     84.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     84.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1893465      0.88%     85.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              204735      0.10%     85.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              471498      0.22%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             601946      0.28%     86.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               57729      0.03%     86.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt              18999      0.01%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17802142      8.31%     94.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11813939      5.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              214157801                       # Type of FU issued
system.cpu.iq.rate                           0.501987                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    64586620                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.301584                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          791141471                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         217624951                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    206604092                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             9631826                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4869147                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4627589                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              273837041                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4907351                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            58003                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1403252                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       126653                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        80061                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2866208                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1366500                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    12                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           220125478                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1155927                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              17631559                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11854237                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             549561                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    10                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             92                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2371126                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       710083                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3081209                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             211936292                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              17285912                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2221509                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       4635901                       # number of nop insts executed
system.cpu.iew.exec_refs                     29097229                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 23696162                       # Number of branches executed
system.cpu.iew.exec_stores                   11811317                       # Number of stores executed
system.cpu.iew.exec_rate                     0.496780                       # Inst execution rate
system.cpu.iew.wb_sent                      211270412                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     211231681                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  92052192                       # num instructions producing a value
system.cpu.iew.wb_consumers                  99266878                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.495128                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.927320                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         7047900                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          665028                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2866052                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    303058062                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.703091                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.584818                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    110173012     36.35%     36.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    172692620     56.98%     93.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     20192430      6.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    303058062                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            213077480                       # Number of instructions committed
system.cpu.commit.committedOps              213077480                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       27955891                       # Number of memory references committed
system.cpu.commit.loads                      16228307                       # Number of loads committed
system.cpu.commit.membars                      115466                       # Number of memory barriers committed
system.cpu.commit.branches                   23298456                       # Number of branches committed
system.cpu.commit.fp_insts                    4598223                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 202396464                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1966685                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      4592361      2.16%      2.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        175125368     82.19%     84.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         2140284      1.00%     85.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1869159      0.88%     86.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         194726      0.09%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         407023      0.19%     86.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        600474      0.28%     86.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          57729      0.03%     86.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt         18998      0.01%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        16343773      7.67%     94.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       11727585      5.50%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         213077480                       # Class of committed instruction
system.cpu.commit.bw_lim_events              20192430                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    502990193                       # The number of ROB reads
system.cpu.rob.rob_writes                   444474256                       # The number of ROB writes
system.cpu.timesIdled                         1638132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                       119338467                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   208485148                       # Number of Instructions Simulated
system.cpu.committedOps                     208485148                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.046285                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.046285                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.488690                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.488690                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                328441051                       # number of integer regfile reads
system.cpu.int_regfile_writes               174519479                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   6092464                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3645751                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 2032265                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 230936                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 213310012000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             13403                       # number of replacements
system.cpu.dcache.tags.tagsinuse           964.382462                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7698301                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             13403                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            574.371484                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   964.382462                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.941780                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.941780                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1013                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          796                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.989258                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          57764160                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         57764160                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 213310012000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     17015453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17015453                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11602700                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11602700                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       115464                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       115464                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       115466                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       115466                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      28618153                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28618153                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     28618153                       # number of overall hits
system.cpu.dcache.overall_hits::total        28618153                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        16369                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16369                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9418                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9418                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        25787                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          25787                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        25787                       # number of overall misses
system.cpu.dcache.overall_misses::total         25787                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1162401500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1162401500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    534611500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    534611500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       106500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       106500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1697013000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1697013000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1697013000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1697013000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     17031822                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17031822                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11612118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11612118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       115466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       115466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       115466                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       115466                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     28643940                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     28643940                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     28643940                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     28643940                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000961                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000961                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000811                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000811                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000017                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000017                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000900                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000900                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000900                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000900                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 71012.370945                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71012.370945                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56764.865152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56764.865152                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        53250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        53250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 65808.857176                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65808.857176                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 65808.857176                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65808.857176                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          201                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.714286                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         2899                       # number of writebacks
system.cpu.dcache.writebacks::total              2899                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         4669                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4669                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         6704                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6704                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        11373                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11373                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        11373                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11373                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        11700                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11700                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2714                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2714                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        14414                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14414                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        14414                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14414                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    843806000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    843806000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    168653500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    168653500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       104500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       104500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1012459500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1012459500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1012459500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1012459500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000234                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000234                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000017                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000503                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000503                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000503                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000503                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 72120.170940                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72120.170940                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62142.041268                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62142.041268                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        52250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        52250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70241.397253                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70241.397253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70241.397253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70241.397253                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 213310012000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1885892                       # number of replacements
system.cpu.icache.tags.tagsinuse           497.482209                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            48984288                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1885892                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             25.974069                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   497.482209                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.971645                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.971645                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          152                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          280                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         178279466                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        178279466                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 213310012000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     85982726                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85982726                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      85982726                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85982726                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     85982726                       # number of overall hits
system.cpu.icache.overall_hits::total        85982726                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      2213807                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2213807                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      2213807                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2213807                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      2213807                       # number of overall misses
system.cpu.icache.overall_misses::total       2213807                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 113816182000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 113816182000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 113816182000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 113816182000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 113816182000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 113816182000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     88196533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     88196533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     88196533                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     88196533                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     88196533                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     88196533                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.025101                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025101                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.025101                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025101                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.025101                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025101                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 51411.971324                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51411.971324                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 51411.971324                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51411.971324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 51411.971324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51411.971324                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1885892                       # number of writebacks
system.cpu.icache.writebacks::total           1885892                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst       327406                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       327406                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst       327406                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       327406                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst       327406                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       327406                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1886401                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1886401                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1886401                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1886401                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1886401                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1886401                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  98254925500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  98254925500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  98254925500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  98254925500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  98254925500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  98254925500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.021389                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021389                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.021389                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021389                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.021389                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021389                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52085.916780                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52085.916780                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52085.916780                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52085.916780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52085.916780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52085.916780                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       3800112                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1899295                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 213310012000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1898102                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2899                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1885892                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10504                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2714                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2714                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1886401                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11702                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      5658693                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        42235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5700928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    241426688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1108160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               242534848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1900817                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1900817    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1900817                       # Request fanout histogram
system.membus.reqLayer0.occupancy         11541462500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9852189458                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy           78399749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
