{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 17 20:31:47 2007 " "Info: Processing started: Tue Jul 17 20:31:47 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Penelope -c Penelope " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Penelope -c Penelope" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALC.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALC " "Info: Found entity 1: ALC" {  } { { "ALC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ALC.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ADC.v(71) " "Warning (10268): Verilog HDL information at ADC.v(71): Always Construct contains both blocking and non-blocking assignments" {  } { { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ADC.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Info: Found entity 1: ADC" {  } { { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file division.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Info: Found entity 1: division" {  } { { "division.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/division.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide C:/HPSDR/trunk/VK6APH/Penelope V2/divide.v " "Warning: Entity \"divide\" obtained from \"C:/HPSDR/trunk/VK6APH/Penelope V2/divide.v\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Info: Found entity 1: divide" {  } { { "divide.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/divide.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_accumulator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file phase_accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_accumulator " "Info: Found entity 1: phase_accumulator" {  } { { "phase_accumulator.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/phase_accumulator.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicint.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cicint.v" { { "Info" "ISGN_ENTITY_NAME" "1 cicint " "Info: Found entity 1: cicint" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 58 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Info: Found entity 1: cordic" {  } { { "cordic.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_stage.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cordic_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_stage " "Info: Found entity 1: cordic_stage" {  } { { "cordic_stage.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic_stage.v" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "CLK_MCLK Penelope.v(127) " "Warning (10236): Verilog HDL Implicit Net warning at Penelope.v(127): created implicit net for \"CLK_MCLK\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "CDIN Penelope.v(130) " "Warning (10236): Verilog HDL Implicit Net warning at Penelope.v(130): created implicit net for \"CDIN\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "CLRCLK Penelope.v(281) " "Warning (10236): Verilog HDL Implicit Net warning at Penelope.v(281): created implicit net for \"CLRCLK\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 281 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "LED8 Penelope.v(436) " "Warning (10236): Verilog HDL Implicit Net warning at Penelope.v(436): created implicit net for \"LED8\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 436 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALC_i ALC_I Penelope.v(428) " "Info (10281): Verilog HDL Declaration information at Penelope.v(428): object \"ALC_i\" differs only in case from object \"ALC_I\" in the same scope" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 428 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALC_q ALC_Q Penelope.v(429) " "Info (10281): Verilog HDL Declaration information at Penelope.v(429): object \"ALC_q\" differs only in case from object \"ALC_Q\" in the same scope" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 429 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cic_i cic_I Penelope.v(452) " "Info (10281): Verilog HDL Declaration information at Penelope.v(452): object \"cic_i\" differs only in case from object \"cic_I\" in the same scope" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 452 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cic_q cic_Q Penelope.v(453) " "Info (10281): Verilog HDL Declaration information at Penelope.v(453): object \"cic_q\" differs only in case from object \"cic_Q\" in the same scope" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 453 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Penelope.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Penelope.v" { { "Info" "ISGN_ENTITY_NAME" "1 Penelope " "Info: Found entity 1: Penelope" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 66 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Penelope " "Info: Elaborating entity \"Penelope\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_L2_VRFC_OBJECT_ASSIGNED_NOT_READ" "Address Penelope.v(614) " "Warning (10036): Verilog HDL or VHDL warning at Penelope.v(614): object \"Address\" assigned a value but never read" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 614 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_L2_VRFC_OBJECT_ASSIGNED_NOT_READ" "OC Penelope.v(617) " "Warning (10036): Verilog HDL or VHDL warning at Penelope.v(617): object \"OC\" assigned a value but never read" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 617 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_L2_VRFC_OBJECT_ASSIGNED_NOT_READ" "Mode Penelope.v(618) " "Warning (10036): Verilog HDL or VHDL warning at Penelope.v(618): object \"Mode\" assigned a value but never read" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 618 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_L2_VRFC_OBJECT_ASSIGNED_NOT_READ" "LED8 Penelope.v(436) " "Warning (10036): Verilog HDL or VHDL warning at Penelope.v(436): object \"LED8\" assigned a value but never read" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC ADC:ADC_SPI " "Info: Elaborating entity \"ADC\" for hierarchy \"ADC:ADC_SPI\"" {  } { { "Penelope.v" "ADC_SPI" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 305 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division division:division_DDS " "Info: Elaborating entity \"division\" for hierarchy \"division:division_DDS\"" {  } { { "Penelope.v" "division_DDS" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 329 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALC ALC:ALC_I " "Info: Elaborating entity \"ALC\" for hierarchy \"ALC:ALC_I\"" {  } { { "Penelope.v" "ALC_I" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 446 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALC.v(22) " "Warning (10230): Verilog HDL assignment warning at ALC.v(22): truncated value with size 32 to match size of target (16)" {  } { { "ALC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ALC.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALC.v(26) " "Warning (10230): Verilog HDL assignment warning at ALC.v(26): truncated value with size 32 to match size of target (16)" {  } { { "ALC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ALC.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cicint cicint:cic_I " "Info: Elaborating entity \"cicint\" for hierarchy \"cicint:cic_I\"" {  } { { "Penelope.v" "cic_I" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 476 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cicint.v(190) " "Warning (10230): Verilog HDL assignment warning at cicint.v(190): truncated value with size 32 to match size of target (11)" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cicint.v(196) " "Warning (10230): Verilog HDL assignment warning at cicint.v(196): truncated value with size 32 to match size of target (1)" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_accumulator phase_accumulator:rx_phase_accumulator " "Info: Elaborating entity \"phase_accumulator\" for hierarchy \"phase_accumulator:rx_phase_accumulator\"" {  } { { "Penelope.v" "rx_phase_accumulator" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 501 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic cordic:rx_cordic " "Info: Elaborating entity \"cordic\" for hierarchy \"cordic:rx_cordic\"" {  } { { "Penelope.v" "rx_cordic" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 504 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage0 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage0\"" {  } { { "cordic.v" "cordic_stage0" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage1 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage1\"" {  } { { "cordic.v" "cordic_stage1" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage2 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage2\"" {  } { { "cordic.v" "cordic_stage2" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage3 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage3\"" {  } { { "cordic.v" "cordic_stage3" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage4 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage4\"" {  } { { "cordic.v" "cordic_stage4" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage5 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage5\"" {  } { { "cordic.v" "cordic_stage5" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage6 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage6\"" {  } { { "cordic.v" "cordic_stage6" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage7 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage7\"" {  } { { "cordic.v" "cordic_stage7" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage8 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage8\"" {  } { { "cordic.v" "cordic_stage8" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage9 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage9\"" {  } { { "cordic.v" "cordic_stage9" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage10 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage10\"" {  } { { "cordic.v" "cordic_stage10" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 125 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage11 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage11\"" {  } { { "cordic.v" "cordic_stage11" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage11 16 15 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage11\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage11" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 127 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage10 16 15 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage10\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage10" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 125 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage9 16 15 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage9\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage9" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 123 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage8 16 15 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage8\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage8" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 121 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage7 16 15 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage7\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage7" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 119 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage6 16 15 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage6\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage6" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 117 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage5 16 15 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage5\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage5" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 115 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage4 16 15 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage4\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage4" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 113 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage3 16 15 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage3\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage3" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 111 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage2 16 15 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage2\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage2" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 109 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage1 16 15 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage1\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage1" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 107 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 cordic_stage0 16 15 " "Warning: Port \"ordered port 5\" on the entity instantiation of \"cordic_stage0\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be ignored." {  } { { "cordic.v" "cordic_stage0" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 105 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "tdata\[15\] data_in GND " "Warning: Reduced register \"tdata\[15\]\" with stuck data_in port to stuck value GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 190 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "tdata\[14\] data_in GND " "Warning: Reduced register \"tdata\[14\]\" with stuck data_in port to stuck value GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 190 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "tdata\[13\] data_in GND " "Warning: Reduced register \"tdata\[13\]\" with stuck data_in port to stuck value GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 190 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "tdata\[8\] data_in GND " "Warning: Reduced register \"tdata\[8\]\" with stuck data_in port to stuck value GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 190 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "tdata\[7\] data_in GND " "Warning: Reduced register \"tdata\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 190 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "tdata\[6\] data_in GND " "Warning: Reduced register \"tdata\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 190 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "tdata\[5\] data_in GND " "Warning: Reduced register \"tdata\[5\]\" with stuck data_in port to stuck value GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 190 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "tdata\[3\] data_in GND " "Warning: Reduced register \"tdata\[3\]\" with stuck data_in port to stuck value GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 190 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "TLV\[3\] data_in GND " "Warning: Reduced register \"TLV\[3\]\" with stuck data_in port to stuck value GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "TLV_data\[15\] data_in GND " "Warning: Reduced register \"TLV_data\[15\]\" with stuck data_in port to stuck value GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "TLV_data\[14\] data_in GND " "Warning: Reduced register \"TLV_data\[14\]\" with stuck data_in port to stuck value GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "TLV_data\[13\] data_in GND " "Warning: Reduced register \"TLV_data\[13\]\" with stuck data_in port to stuck value GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "TLV_data\[8\] data_in GND " "Warning: Reduced register \"TLV_data\[8\]\" with stuck data_in port to stuck value GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "TLV_data\[7\] data_in GND " "Warning: Reduced register \"TLV_data\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "TLV_data\[6\] data_in GND " "Warning: Reduced register \"TLV_data\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "TLV_data\[5\] data_in GND " "Warning: Reduced register \"TLV_data\[5\]\" with stuck data_in port to stuck value GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "TLV_data\[3\] data_in GND " "Warning: Reduced register \"TLV_data\[3\]\" with stuck data_in port to stuck value GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 209 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_Data_in\[15\] PWM0_Data_in\[15\] " "Info: Duplicate register \"PWM2_Data_in\[15\]\" merged to single register \"PWM0_Data_in\[15\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_Data_in\[14\] PWM0_Data_in\[14\] " "Info: Duplicate register \"PWM2_Data_in\[14\]\" merged to single register \"PWM0_Data_in\[14\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_Data_in\[13\] PWM0_Data_in\[13\] " "Info: Duplicate register \"PWM2_Data_in\[13\]\" merged to single register \"PWM0_Data_in\[13\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_Data_in\[12\] PWM0_Data_in\[12\] " "Info: Duplicate register \"PWM2_Data_in\[12\]\" merged to single register \"PWM0_Data_in\[12\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_Data_in\[11\] PWM0_Data_in\[11\] " "Info: Duplicate register \"PWM2_Data_in\[11\]\" merged to single register \"PWM0_Data_in\[11\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_Data_in\[10\] PWM0_Data_in\[10\] " "Info: Duplicate register \"PWM2_Data_in\[10\]\" merged to single register \"PWM0_Data_in\[10\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_Data_in\[9\] PWM0_Data_in\[9\] " "Info: Duplicate register \"PWM2_Data_in\[9\]\" merged to single register \"PWM0_Data_in\[9\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_Data_in\[8\] PWM0_Data_in\[8\] " "Info: Duplicate register \"PWM2_Data_in\[8\]\" merged to single register \"PWM0_Data_in\[8\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_Data_in\[7\] PWM0_Data_in\[7\] " "Info: Duplicate register \"PWM2_Data_in\[7\]\" merged to single register \"PWM0_Data_in\[7\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_Data_in\[6\] PWM0_Data_in\[6\] " "Info: Duplicate register \"PWM2_Data_in\[6\]\" merged to single register \"PWM0_Data_in\[6\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_Data_in\[5\] PWM0_Data_in\[5\] " "Info: Duplicate register \"PWM2_Data_in\[5\]\" merged to single register \"PWM0_Data_in\[5\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_Data_in\[4\] PWM0_Data_in\[4\] " "Info: Duplicate register \"PWM2_Data_in\[4\]\" merged to single register \"PWM0_Data_in\[4\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_Data_in\[3\] PWM0_Data_in\[3\] " "Info: Duplicate register \"PWM2_Data_in\[3\]\" merged to single register \"PWM0_Data_in\[3\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_Data_in\[2\] PWM0_Data_in\[2\] " "Info: Duplicate register \"PWM2_Data_in\[2\]\" merged to single register \"PWM0_Data_in\[2\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_Data_in\[1\] PWM0_Data_in\[1\] " "Info: Duplicate register \"PWM2_Data_in\[1\]\" merged to single register \"PWM0_Data_in\[1\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_Data_in\[0\] PWM0_Data_in\[0\] " "Info: Duplicate register \"PWM2_Data_in\[0\]\" merged to single register \"PWM0_Data_in\[0\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cicint:cic_Q\|diff1\[15\] cicint:cic_Q\|diff1\[16\] " "Info: Duplicate register \"cicint:cic_Q\|diff1\[15\]\" merged to single register \"cicint:cic_Q\|diff1\[16\]\"" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 244 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cicint:cic_Q\|diff2\[16\] cicint:cic_Q\|diff2\[17\] " "Info: Duplicate register \"cicint:cic_Q\|diff2\[16\]\" merged to single register \"cicint:cic_Q\|diff2\[17\]\"" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 279 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cicint:cic_Q\|diff3\[17\] cicint:cic_Q\|diff3\[18\] " "Info: Duplicate register \"cicint:cic_Q\|diff3\[17\]\" merged to single register \"cicint:cic_Q\|diff3\[18\]\"" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 314 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cicint:cic_Q\|diff4\[18\] cicint:cic_Q\|diff4\[19\] " "Info: Duplicate register \"cicint:cic_Q\|diff4\[18\]\" merged to single register \"cicint:cic_Q\|diff4\[19\]\"" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 349 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cicint:cic_I\|diff1\[15\] cicint:cic_I\|diff1\[16\] " "Info: Duplicate register \"cicint:cic_I\|diff1\[15\]\" merged to single register \"cicint:cic_I\|diff1\[16\]\"" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 244 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cicint:cic_I\|diff2\[16\] cicint:cic_I\|diff2\[17\] " "Info: Duplicate register \"cicint:cic_I\|diff2\[16\]\" merged to single register \"cicint:cic_I\|diff2\[17\]\"" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 279 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cicint:cic_I\|diff3\[17\] cicint:cic_I\|diff3\[18\] " "Info: Duplicate register \"cicint:cic_I\|diff3\[17\]\" merged to single register \"cicint:cic_I\|diff3\[18\]\"" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 314 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cicint:cic_I\|diff4\[18\] cicint:cic_I\|diff4\[19\] " "Info: Duplicate register \"cicint:cic_I\|diff4\[18\]\" merged to single register \"cicint:cic_I\|diff4\[19\]\"" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 349 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "cicint:cic_I\|cur_count\[9\] cicint:cic_Q\|cur_count\[9\] " "Info: Duplicate register \"cicint:cic_I\|cur_count\[9\]\" merged to single register \"cicint:cic_Q\|cur_count\[9\]\"" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 193 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cicint:cic_I\|cur_count\[8\] cicint:cic_Q\|cur_count\[8\] " "Info: Duplicate register \"cicint:cic_I\|cur_count\[8\]\" merged to single register \"cicint:cic_Q\|cur_count\[8\]\"" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 193 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cicint:cic_I\|cur_count\[7\] cicint:cic_Q\|cur_count\[7\] " "Info: Duplicate register \"cicint:cic_I\|cur_count\[7\]\" merged to single register \"cicint:cic_Q\|cur_count\[7\]\"" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 193 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cicint:cic_I\|cur_count\[6\] cicint:cic_Q\|cur_count\[6\] " "Info: Duplicate register \"cicint:cic_I\|cur_count\[6\]\" merged to single register \"cicint:cic_Q\|cur_count\[6\]\"" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 193 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cicint:cic_I\|cur_count\[5\] cicint:cic_Q\|cur_count\[5\] " "Info: Duplicate register \"cicint:cic_I\|cur_count\[5\]\" merged to single register \"cicint:cic_Q\|cur_count\[5\]\"" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 193 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cicint:cic_I\|cur_count\[4\] cicint:cic_Q\|cur_count\[4\] " "Info: Duplicate register \"cicint:cic_I\|cur_count\[4\]\" merged to single register \"cicint:cic_Q\|cur_count\[4\]\"" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 193 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cicint:cic_I\|cur_count\[3\] cicint:cic_Q\|cur_count\[3\] " "Info: Duplicate register \"cicint:cic_I\|cur_count\[3\]\" merged to single register \"cicint:cic_Q\|cur_count\[3\]\"" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 193 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cicint:cic_I\|cur_count\[2\] cicint:cic_Q\|cur_count\[2\] " "Info: Duplicate register \"cicint:cic_I\|cur_count\[2\]\" merged to single register \"cicint:cic_Q\|cur_count\[2\]\"" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 193 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cicint:cic_I\|cur_count\[1\] cicint:cic_Q\|cur_count\[1\] " "Info: Duplicate register \"cicint:cic_I\|cur_count\[1\]\" merged to single register \"cicint:cic_Q\|cur_count\[1\]\"" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 193 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cicint:cic_I\|cur_count\[0\] cicint:cic_Q\|cur_count\[0\] " "Info: Duplicate register \"cicint:cic_I\|cur_count\[0\]\" merged to single register \"cicint:cic_Q\|cur_count\[0\]\"" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 193 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cicint:cic_I\|ce_out_reg cicint:cic_Q\|ce_out_reg " "Info: Duplicate register \"cicint:cic_I\|ce_out_reg\" merged to single register \"cicint:cic_Q\|ce_out_reg\"" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 207 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cicint:cic_I\|cur_count\[10\] cicint:cic_Q\|cur_count\[10\] " "Info: Duplicate register \"cicint:cic_I\|cur_count\[10\]\" merged to single register \"cicint:cic_Q\|cur_count\[10\]\"" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 193 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "tdata\[2\] tdata\[4\] " "Info: Duplicate register \"tdata\[2\]\" merged to single register \"tdata\[4\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 190 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "TLV_data\[2\] TLV_data\[4\] " "Info: Duplicate register \"TLV_data\[2\]\" merged to single register \"TLV_data\[4\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 209 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_accumulator\[0\] PWM0_accumulator\[0\] " "Info: Duplicate register \"PWM2_accumulator\[0\]\" merged to single register \"PWM0_accumulator\[0\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_accumulator\[1\] PWM0_accumulator\[1\] " "Info: Duplicate register \"PWM2_accumulator\[1\]\" merged to single register \"PWM0_accumulator\[1\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_accumulator\[2\] PWM0_accumulator\[2\] " "Info: Duplicate register \"PWM2_accumulator\[2\]\" merged to single register \"PWM0_accumulator\[2\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_accumulator\[3\] PWM0_accumulator\[3\] " "Info: Duplicate register \"PWM2_accumulator\[3\]\" merged to single register \"PWM0_accumulator\[3\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_accumulator\[4\] PWM0_accumulator\[4\] " "Info: Duplicate register \"PWM2_accumulator\[4\]\" merged to single register \"PWM0_accumulator\[4\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_accumulator\[5\] PWM0_accumulator\[5\] " "Info: Duplicate register \"PWM2_accumulator\[5\]\" merged to single register \"PWM0_accumulator\[5\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_accumulator\[6\] PWM0_accumulator\[6\] " "Info: Duplicate register \"PWM2_accumulator\[6\]\" merged to single register \"PWM0_accumulator\[6\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_accumulator\[7\] PWM0_accumulator\[7\] " "Info: Duplicate register \"PWM2_accumulator\[7\]\" merged to single register \"PWM0_accumulator\[7\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_accumulator\[8\] PWM0_accumulator\[8\] " "Info: Duplicate register \"PWM2_accumulator\[8\]\" merged to single register \"PWM0_accumulator\[8\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_accumulator\[9\] PWM0_accumulator\[9\] " "Info: Duplicate register \"PWM2_accumulator\[9\]\" merged to single register \"PWM0_accumulator\[9\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_accumulator\[10\] PWM0_accumulator\[10\] " "Info: Duplicate register \"PWM2_accumulator\[10\]\" merged to single register \"PWM0_accumulator\[10\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_accumulator\[11\] PWM0_accumulator\[11\] " "Info: Duplicate register \"PWM2_accumulator\[11\]\" merged to single register \"PWM0_accumulator\[11\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_accumulator\[12\] PWM0_accumulator\[12\] " "Info: Duplicate register \"PWM2_accumulator\[12\]\" merged to single register \"PWM0_accumulator\[12\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_accumulator\[13\] PWM0_accumulator\[13\] " "Info: Duplicate register \"PWM2_accumulator\[13\]\" merged to single register \"PWM0_accumulator\[13\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_accumulator\[14\] PWM0_accumulator\[14\] " "Info: Duplicate register \"PWM2_accumulator\[14\]\" merged to single register \"PWM0_accumulator\[14\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_accumulator\[15\] PWM0_accumulator\[15\] " "Info: Duplicate register \"PWM2_accumulator\[15\]\" merged to single register \"PWM0_accumulator\[15\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "PWM2_accumulator\[16\] PWM0_accumulator\[16\] " "Info: Duplicate register \"PWM2_accumulator\[16\]\" merged to single register \"PWM0_accumulator\[16\]\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 540 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic:rx_cordic\|Qstage0\[16\] cordic:rx_cordic\|Qstage0\[17\] " "Info: Duplicate register \"cordic:rx_cordic\|Qstage0\[16\]\" merged to single register \"cordic:rx_cordic\|Qstage0\[17\]\"" {  } { { "cordic.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 71 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic:rx_cordic\|Istage0\[17\] cordic:rx_cordic\|Istage0\[16\] " "Info: Duplicate register \"cordic:rx_cordic\|Istage0\[17\]\" merged to single register \"cordic:rx_cordic\|Istage0\[16\]\"" {  } { { "cordic.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v" 71 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Penelope\|IQ_state 5 " "Info: State machine \"\|Penelope\|IQ_state\" contains 5 states" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 350 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Penelope\|CC_state 3 " "Info: State machine \"\|Penelope\|CC_state\" contains 3 states" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 581 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Penelope\|ADC:ADC_SPI\|ADC 5 " "Info: State machine \"\|Penelope\|ADC:ADC_SPI\|ADC\" contains 5 states" {  } { { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 19 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Penelope\|IQ_state " "Info: Selected Auto state machine encoding method for state machine \"\|Penelope\|IQ_state\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 350 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Penelope\|IQ_state " "Info: Encoding result for state machine \"\|Penelope\|IQ_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "IQ_state.001 " "Info: Encoded state bit \"IQ_state.001\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 350 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "IQ_state.010 " "Info: Encoded state bit \"IQ_state.010\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 350 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "IQ_state.011 " "Info: Encoded state bit \"IQ_state.011\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 350 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "IQ_state.000 " "Info: Encoded state bit \"IQ_state.000\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 350 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "IQ_state.100 " "Info: Encoded state bit \"IQ_state.100\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 350 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Penelope\|IQ_state.000 00000 " "Info: State \"\|Penelope\|IQ_state.000\" uses code string \"00000\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 350 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Penelope\|IQ_state.011 00110 " "Info: State \"\|Penelope\|IQ_state.011\" uses code string \"00110\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 350 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Penelope\|IQ_state.010 01010 " "Info: State \"\|Penelope\|IQ_state.010\" uses code string \"01010\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 350 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Penelope\|IQ_state.001 10010 " "Info: State \"\|Penelope\|IQ_state.001\" uses code string \"10010\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 350 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Penelope\|IQ_state.100 00011 " "Info: State \"\|Penelope\|IQ_state.100\" uses code string \"00011\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 350 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 350 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Penelope\|CC_state " "Info: Selected Auto state machine encoding method for state machine \"\|Penelope\|CC_state\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 581 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Penelope\|CC_state " "Info: Encoding result for state machine \"\|Penelope\|CC_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CC_state.00 " "Info: Encoded state bit \"CC_state.00\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 581 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CC_state.10 " "Info: Encoded state bit \"CC_state.10\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 581 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CC_state.01 " "Info: Encoded state bit \"CC_state.01\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 581 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Penelope\|CC_state.00 000 " "Info: State \"\|Penelope\|CC_state.00\" uses code string \"000\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 581 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Penelope\|CC_state.01 101 " "Info: State \"\|Penelope\|CC_state.01\" uses code string \"101\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 581 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Penelope\|CC_state.10 110 " "Info: State \"\|Penelope\|CC_state.10\" uses code string \"110\"" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 581 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 581 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Penelope\|ADC:ADC_SPI\|ADC " "Info: Selected Auto state machine encoding method for state machine \"\|Penelope\|ADC:ADC_SPI\|ADC\"" {  } { { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 19 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Penelope\|ADC:ADC_SPI\|ADC " "Info: Encoding result for state machine \"\|Penelope\|ADC:ADC_SPI\|ADC\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ADC:ADC_SPI\|ADC.001 " "Info: Encoded state bit \"ADC:ADC_SPI\|ADC.001\"" {  } { { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 19 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ADC:ADC_SPI\|ADC.010 " "Info: Encoded state bit \"ADC:ADC_SPI\|ADC.010\"" {  } { { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 19 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ADC:ADC_SPI\|ADC.011 " "Info: Encoded state bit \"ADC:ADC_SPI\|ADC.011\"" {  } { { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 19 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ADC:ADC_SPI\|ADC.000 " "Info: Encoded state bit \"ADC:ADC_SPI\|ADC.000\"" {  } { { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 19 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ADC:ADC_SPI\|ADC.100 " "Info: Encoded state bit \"ADC:ADC_SPI\|ADC.100\"" {  } { { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 19 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Penelope\|ADC:ADC_SPI\|ADC.000 00000 " "Info: State \"\|Penelope\|ADC:ADC_SPI\|ADC.000\" uses code string \"00000\"" {  } { { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 19 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Penelope\|ADC:ADC_SPI\|ADC.011 00110 " "Info: State \"\|Penelope\|ADC:ADC_SPI\|ADC.011\" uses code string \"00110\"" {  } { { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 19 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Penelope\|ADC:ADC_SPI\|ADC.010 01010 " "Info: State \"\|Penelope\|ADC:ADC_SPI\|ADC.010\" uses code string \"01010\"" {  } { { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 19 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Penelope\|ADC:ADC_SPI\|ADC.100 00011 " "Info: State \"\|Penelope\|ADC:ADC_SPI\|ADC.100\" uses code string \"00011\"" {  } { { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 19 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Penelope\|ADC:ADC_SPI\|ADC.001 10010 " "Info: State \"\|Penelope\|ADC:ADC_SPI\|ADC.001\" uses code string \"10010\"" {  } { { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 19 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 19 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/61/quartus/libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/61/quartus/libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_divide.tdf" 118 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALC:ALC_I\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"ALC:ALC_I\|lpm_divide:Div0\"" {  } { { "ALC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ALC.v" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vfm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vfm " "Info: Found entity 1: lpm_divide_vfm" {  } { { "db/lpm_divide_vfm.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/db/lpm_divide_vfm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Info: Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Info: Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/61/quartus/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/61/quartus/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_mult.tdf" 284 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALC:ALC_I\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ALC:ALC_I\|lpm_mult:Mult0\"" {  } { { "ALC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ALC.v" 24 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dv01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_dv01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dv01 " "Info: Found entity 1: mult_dv01" {  } { { "db/mult_dv01.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/db/mult_dv01.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/61/quartus/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/61/quartus/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_add_sub.tdf" 102 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "cordic:rx_cordic\|cordic_stage:cordic_stage0\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|lpm_add_sub:Add1\"" {  } { { "cordic_stage.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cordic_stage.v" 68 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sjg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_sjg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sjg " "Info: Found entity 1: add_sub_sjg" {  } { { "db/add_sub_sjg.tdf" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/db/add_sub_sjg.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "A2 VCC " "Warning: Pin \"A2\" stuck at VCC" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 72 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED1 VCC " "Warning: Pin \"LED1\" stuck at VCC" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 80 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED6 GND " "Warning: Pin \"LED6\" stuck at GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 85 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED7 VCC " "Warning: Pin \"LED7\" stuck at VCC" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 86 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "USEROUT0 GND " "Warning: Pin \"USEROUT0\" stuck at GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 87 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "USEROUT1 GND " "Warning: Pin \"USEROUT1\" stuck at GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 88 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "USEROUT2 GND " "Warning: Pin \"USEROUT2\" stuck at GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 89 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "USEROUT3 GND " "Warning: Pin \"USEROUT3\" stuck at GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 90 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "USEROUT4 GND " "Warning: Pin \"USEROUT4\" stuck at GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 91 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "USEROUT5 GND " "Warning: Pin \"USEROUT5\" stuck at GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 92 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "USEROUT6 GND " "Warning: Pin \"USEROUT6\" stuck at GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 93 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "nLVDSRXE GND " "Warning: Pin \"nLVDSRXE\" stuck at GND" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 96 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LVDSTXE VCC " "Warning: Pin \"LVDSTXE\" stuck at VCC" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 97 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "CMODE VCC " "Warning: Pin \"CMODE\" stuck at VCC" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 104 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rx_cordic/cordic_stage10/Iout\[17\] " "Info: Register \"rx_cordic/cordic_stage10/Iout\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IQ_state~7 " "Info: Register \"IQ_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IQ_state~8 " "Info: Register \"IQ_state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ADC_SPI/ADC~8 " "Info: Register \"ADC_SPI/ADC~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ADC_SPI/ADC~9 " "Info: Register \"ADC_SPI/ADC~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CC_state.00 " "Info: Register \"CC_state.00\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ALC:ALC_I\|lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[0\]~62 " "Info: Logic cell \"ALC:ALC_I\|lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[0\]~62\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_15_result_int\[0\]~62" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/db/alt_u_div_k5f.tdf" 62 23 0 } }  } 0 0 "Logic cell \"%1!s!\"" 0 0}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "3444 " "Info: Implemented 3444 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "53 " "Info: Implemented 53 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_BIDIRS" "2 " "Info: Implemented 2 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "3369 " "Info: Implemented 3369 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0} { "Info" "ISCL_SCL_TM_DSP_ELEM" "8 " "Info: Implemented 8 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Allocated 142 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 17 20:32:54 2007 " "Info: Processing ended: Tue Jul 17 20:32:54 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Info: Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.map.smsg " "Info: Generated suppressed messages file C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0}
