#!/usr/bin/env python3
"""Build the minimal Apple Device Tree that the SWEET xnu needs to boot.

Only what the early boot path actually reads (see NOTES.md); every MMIO
address comes from the sweet live FDT. Usage:  mkadt.py OUT.adt [--dump] [--qemu] [--highmem] [--viva [--ufs]] [--x670]
"""
import hashlib, os, struct, sys

sys.path.insert(0, os.path.dirname(os.path.abspath(__file__)))
import adt  # noqa: E402

# Kernel-managed RAM: above every Qualcomm XPU carve-out (see NOTES.md)
PHYS_BASE = 0xb0000000
MEM_SIZE = 0x4d000000
# Panic log buffer, carved from the TOP of the dram range and exposed to XNU as
# /pram + /chosen/embedded-panic-log-size. Without it, pe_init.c's
# check_for_panic_log() leaves gPanicBase == 0, debug_log_init() bails out twice
# and the kernel hangs right after "kdp_core zlib memory" â€” reproduced on QEMU
# and independently on ios-fajita.
PANIC_LOG_SIZE = 0x100000
# --highmem (phone only): the whole upper DDR bank. The live FDT memory node is
# <0x80000000 2G>, <0x1_00000000 0xfcc00000>; every fixed reserved-memory
# carve-out is in the low bank and the dynamic pools are limited below 4G.
HIGH_PHYS_BASE = 0x100000000
HIGH_MEM_SIZE = 0xfcc00000
# /arm-io children are relative to this; it must not be 0 (serial_init bails)
SOC_BASE = 0x01000000

GICD, GICD_SIZE = 0x17a00000, 0x10000
GICR, GICR_SIZE = 0x17a60000, 0x100000
FB, FB_SIZE = 0x9c000000, 0x1700000
SWEET_ECID = 0x5357454554000001  # 'SWEET' + 1, synthetic
FB_W, FB_H, FB_STRIDE = 1080, 2400, 1080 * 4
# Internal UFS host (ufshc@1d84000 "ufs_mem"); QEMU virt has none
UFS, UFS_SIZE = 0x01d84000, 0x3000
TIMEBASE = 19200000
VTIMER_INTID = 19
# QEMU virt (-M virt,gic-version=3 -cpu cortex-a76): GICD/GICR and the generic timer's CNTFRQ
QEMU_GICD, QEMU_GICR, QEMU_TIMEBASE = 0x08000000, 0x080a0000, 62500000
QEMU_VTIMER_INTID = 27

# --viva: Redmi Note 11 Pro 4G (MT6781). RAM is 0x40000000-0x1c0000000; every
# LK mblock reservation is below 0xc0000000 except dramc-rk1 at 0x1bffff000.
# start.s maps kernel RAM with 32MB cacheable blocks, so the range stops at the
# last 32MB boundary below dramc-rk1. Addresses from the viva DTB and the
# on-device probe (README of ios-viva).
VIVA_PHYS_BASE, VIVA_MEM_SIZE = 0xc0000000, 0x1be000000 - 0xc0000000
VIVA_GICD, VIVA_GICD_SIZE = 0x0c000000, 0x40000
VIVA_GICR, VIVA_GICR_SIZE = 0x0c040000, 0x200000
VIVA_FB, VIVA_FB_STRIDE = 0x7bc10000, 1088 * 4
VIVA_FB_SIZE = (VIVA_FB_STRIDE * 2400 + 0x3fff) & ~0x3fff
VIVA_TIMEBASE = 13000000
VIVA_VTIMER_INTID = 27  # DT timer <GIC_PPI 11>, the standard virtual timer
VIVA_ECID = 0x5649564100000001  # 'VIVA' + 1, synthetic
# MediaTek ufshci@11270000 (DT size 0x2300, one 16K page)
VIVA_UFS, VIVA_UFS_SIZE = 0x11270000, 0x4000

# --x670: Infinix Note 12 G96 (X670), same MT6781 SoC as viva (same GIC, timer,
# UFS and peripheral addresses) but 8 GiB of RAM and a command-mode panel. It
# gets only explicitly supported shared-SoC nubs (keys, touch, Mali GPU).
# /memory = 0x40000000-0x240000000; every reservation is below 0xc0000000
# except the two 4 KiB dramc-rk pages at 0x13ffff000 (just below the base) and
# 0x23ffff000 (just below the top). So the upper rank 0x140000000-0x23e000000
# is contiguous and free: ~3.97 GiB, stopping 32 MiB below dramc-rk1 so the
# kernel's 32 MiB cacheable blocks never touch it.
# FB: /chosen/atag,videolfb fb_base 0x76c10000 (live DTB), pitch 1088 px.
X670_PHYS_BASE, X670_MEM_SIZE = 0x140000000, 0x23e000000 - 0x140000000
X670_FB, X670_FB_STRIDE = 0x76c10000, 1088 * 4
X670_FB_SIZE = (X670_FB_STRIDE * 2400 + 0x3fff) & ~0x3fff
X670_ECID = 0x5836373000000001  # 'X670' + 1, synthetic

BOOT_MANIFEST_HASH = hashlib.sha384(b'sweet boot manifest').digest()

# The iOS userland is the iPhone X (iPhone10,3 / D22AP) IPSW. MobileGestalt
# derives product type, device class, home-button-less UI, artwork etc. from
# the root identity and /product of the real D22AP device tree. That tree is
# an Apple artifact (kept out of git): extract it from the IPSW with
#   tools/remotezip.py URL DeviceTree.d22ap.im4p DIR
#   ipsw img4 im4p extract DIR/Firmware/all_flash/DeviceTree.d22ap.im4p -o d22ap.adt
D22AP_ADT = os.path.join(os.path.dirname(os.path.abspath(__file__)), '../research/ipsw-x/d22ap.adt')


def d22ap_product(path=D22AP_ADT):
    """/product properties of the real D22AP tree, without the syscfg
    placeholders iBoot would fill in (flag bit set) and the node bookkeeping."""
    if not os.path.exists(path):
        print(f'warning: {path} missing, no /product node', file=sys.stderr)
        return None
    root, _ = adt.parse(open(path, 'rb').read())
    for c in root.children:
        if dict((k, v) for k, f, v in c.props).get('name') == b'product\0':
            return [(k, v) for k, f, v in c.props if not f and k not in ('name', 'AAPL,phandle')]
    raise SystemExit(f'{path}: no /product node')

u32 = lambda *v: struct.pack('<%dI' % len(v), *v)
u64 = lambda *v: struct.pack('<%dQ' % len(v), *v)
cstr = lambda s: s.encode() + b'\0'


def node(name, props=(), children=()):
    n = adt.Node()
    n.props = [('name', 0, cstr(name))] + [(k, 0, v) for k, v in props]
    n.children = list(children)
    return n


# Linux IRQ_TYPE_* in the second interrupt cell (SweetGIC.cpp)
IRQ_EDGE_RISING, IRQ_EDGE_FALLING, IRQ_LEVEL_HIGH = 1, 2, 4
# HID consumer-page usages (IOHIDUsageTables.h)
HID_CSMR_POWER, HID_CSMR_VOLUME_UP, HID_CSMR_VOLUME_DOWN = 0x30, 0xe9, 0xea


def spi(n, flags):
    """DT <GIC_SPI n flags> -> the ADT's <INTID flags>."""
    return u32(32 + n, flags)


def wifi_mac(ecid):
    """Synthetic, locally administered WiFi MAC (/chosen mac-address-wifi0, the wlan node, en0)."""
    return bytes([0x02]) + struct.pack('>Q', ecid)[3:7] + b'\x01'


def viva_gpu(ph, gic_ph):
    """Mali-G57 MC2 and its MT6781 MFG power/clock blocks (shared by viva and X670)."""
    return node('gpu', [
        ph(),
        ('compatible', cstr('mediatek,mt6781-mali')),
        ('reg', u64(0x13000000 - SOC_BASE, 0x4000, 0x13fbf000 - SOC_BASE, 0x1000,
                    0x10006000 - SOC_BASE, 0x1000, 0x10000000 - SOC_BASE, 0x1000,
                    0x1000c000 - SOC_BASE, 0x1000, 0x10001000 - SOC_BASE, 0x1000)),
        ('interrupt-parent', u32(gic_ph)),
        ('interrupts', spi(0x112, IRQ_LEVEL_HIGH) + spi(0x113, IRQ_LEVEL_HIGH) + spi(0x114, IRQ_LEVEL_HIGH)),
    ])


def viva_devices(ph, phandle, gic_ph, ecid):
    """viva /arm-io devices with their own IOKit drivers (addresses and SPIs from the viva DTB)."""
    io = lambda pa, size: u64(pa - SOC_BASE, size)
    eint_ph = next(phandle)
    return [
        # MediaTek keypad (kp@10010000, SPI 73 edge): iokit/Kernel/arm/hid/VivaKeypad.cpp.
        # keymap = <bit usage> pairs (HID consumer page). Volume down is kpd-hw-init-map
        # index 0 = bit 0 (measured 2026-11-03); power and volume up are PMIC keys.
        node('keypad', [
            ph(),
            ('compatible', cstr('mediatek,mt6781-keypad')),
            ('reg', io(0x10010000, 0x1000)),
            ('interrupt-parent', u32(gic_ph)),
            ('interrupts', spi(0x49, IRQ_EDGE_RISING)),
            ('keymap', u32(0, HID_CSMR_VOLUME_DOWN)),
        ]),
        # External interrupts (eint@1000b000, GIC SPI 186 level): iokit/Kernel/arm/VivaEINT.cpp,
        # an interrupt controller under the GIC; children use interrupts = <EINT flags>.
        node('eint', [
            ('AAPL,phandle', u32(eint_ph)),
            ('compatible', cstr('mediatek,mt6781-eint')),
            ('reg', io(0x1000b000, 0x1000)),
            ('interrupt-controller', b''),
            ('#interrupt-cells', u32(2)),
            ('interrupt-parent', u32(gic_ph)),
            ('interrupts', spi(0xba, IRQ_LEVEL_HIGH)),
        ]),
        # PMIC wrapper (pwrap@1000d000): iokit/Kernel/arm/VivaPwrap.cpp, a bus for the MT6366
        # (VivaPMIC.cpp, interrupt EINT 144 level high) and its key inputs (hid/VivaPMICKeys.cpp:
        # keymap <key usage>, key 0 PWRKEY = power, 1 HOMEKEY = volume up).
        node('pwrap', [
            ph(),
            ('compatible', cstr('mediatek,mt6781-pwrap')),
            ('reg', io(0x1000d000, 0x1000)),
        ], [node('pmic', [
            ph(),
            ('compatible', cstr('mediatek,mt6366-pmic')),
            ('interrupt-parent', u32(eint_ph)),
            ('interrupts', u32(144, IRQ_LEVEL_HIGH)),
        ], [node('keys', [
            ph(),
            ('compatible', cstr('mediatek,mt6366-keys')),
            ('keymap', u32(0, HID_CSMR_POWER, 1, HID_CSMR_VOLUME_UP)),
        ])])]),
        # GPIO (gpio@10005000): iokit/Kernel/arm/VivaIO.cpp. Only these pins can be driven:
        # the GT9896's reset (17), dvdd (73) and avdd (166) switches (live DT goodix,*-gpio).
        node('gpio', [
            ph(),
            ('compatible', cstr('mediatek,mt6781-gpio')),
            ('reg', io(0x10005000, 0x1000)),
            ('output-pins', u32(17, 73, 166)),
        ]),
        # I2C0 (i2c0@11007000, SPI 105 level): VivaIO.cpp, MediaTek I2C v2 in FIFO mode.
        # Source clock: CK_CFG_6 i2c_sel = 3 = univpll_d5_d2 = 2496 MHz / 2 / 5 / 2 (univ2pll
        # PCW measured 2026-11-03), divided by clock-div 5. SCL0/SDA0 pin mux is left as LK set it.
        node('i2c0', [
            ph(),
            ('compatible', cstr('mediatek,mt6781-i2c')),
            ('reg', io(0x11007000, 0x1000)),
            ('interrupt-parent', u32(gic_ph)),
            ('interrupts', spi(0x69, IRQ_LEVEL_HIGH)),
            ('clock-frequency', u32(400000)),
            ('source-clock', u32(124800000)),
            ('clock-div', u32(5)),
            ('ext-time-config', u32(0x1801)),
        ], [
            # Goodix GT9896 touch (gt9896@5d): hid/VivaGT9896.cpp; interrupt EINT 13 falling edge.
            node('touch', [
                ph(),
                ('compatible', cstr('goodix,gt9896')),
                ('i2c-address', u32(0x5d)),
                ('interrupt-parent', u32(eint_ph)),
                ('interrupts', u32(13, IRQ_EDGE_FALLING)),
                ('avdd-gpio', u32(166)),
                ('dvdd-gpio', u32(73)),
                ('reset-gpio', u32(17)),
                ('max-x', u32(8640)),
                ('max-y', u32(19200)),
                # Yellowstone register map from vendor/firmware/goodix_cfg_group.bin
                # (tools/viva-goodix-cfg.py; ic_type "yellowstone", pid "9896")
                ('reg-coor', u32(0x4180)),
                ('reg-pid', u32(0x4022)),
                ('reg-fw-request', u32(0x4180)),
            ]),
        ]),
        # I2C3 (i2c3@1100f000, SPI 108 level, 400 kHz, same source clock as I2C0): the battery bus. LK
        # charges through it, so it is normally clocked; reg 1 + imp-cg-bit = its IMP_IIC_WRAP gate
        # (clk-mt6781.c imp_ap_i2c3, STA 0xe00 / CLR 0xe04 bit 3), opened by VivaI2C if closed.
        node('i2c3', [
            ph(),
            ('compatible', cstr('mediatek,mt6781-i2c')),
            ('reg', io(0x1100f000, 0x1000) + io(0x11017000, 0x1000)),
            ('interrupt-parent', u32(gic_ph)),
            ('interrupts', spi(0x6c, IRQ_LEVEL_HIGH)),
            ('bus-id', u32(3)),
            ('imp-cg-bit', u32(3)),
            ('clock-frequency', u32(400000)),
            ('source-clock', u32(124800000)),
            ('clock-div', u32(5)),
            ('ext-time-config', u32(0x1801)),
        ], [
            # TI bq27z561 fuel gauge (0x55) + Silergy SYV690 charger (0x6a, INT = EINT 11 falling):
            # iokit/Kernel/arm/VivaBattery.cpp, the IOPMPowerSource. Charge limits: the live DT's
            # syv690 safety-max-charge-voltage 4450 mV (VREG step: 4448) / safety-max-charge-current 3000 mA.
            node('battery', [
                ph(),
                ('compatible', cstr('ti,bq27z561')),
                ('i2c-address', u32(0x55)),
                ('charger-address', u32(0x6a)),
                ('interrupt-parent', u32(eint_ph)),
                ('interrupts', u32(11, IRQ_EDGE_FALLING)),
                ('design-capacity', u32(5000)),
                ('charge-voltage-max', u32(4448)),
                ('charge-current-max', u32(3000)),
            ]),
        ]),
        # Mali-G57 MC2 (mali@13000000; GIC SPI 274/275/276 = GPU, MMU, JOB, level high; EVENT and PWR
        # belong to ARM's kbase and stay unused): iokit/Kernel/arm/VivaGPU.cpp, started only with the
        # boot-arg vivagpu=1|2. reg: the Mali, then the MFG power blocks it drives: mfgcfg, SPM,
        # topckgen, apmixed, infracfg_ao (sequences from Xiaomi's gpufreq/clk-mt6781-pg).
        viva_gpu(ph, gic_ph),
        # CONNSYS WiFi (MT6781 + MT6631): iokit/Kernel/arm/VivaWLAN.cpp (registry for configd / wifid) on top of
        # bsd/dev/viva_wifi.c + viva_wlan.c (the station, en0). launchd starts wifid only when a node named "wlan"
        # exists (_LimitLoadToDeviceTree); MobileGestalt reads local-mac-address here.
        node('wlan', [
            ph(),
            ('device_type', cstr('wlan')),
            ('compatible', cstr('mediatek,mt6781-wlan')),
            ('local-mac-address', wifi_mac(ecid)),
        ]),
    ]


def x670_touch_bus(ph, gic_ph):
    """X670 I2C0 and the FocalTech controller confirmed from the live Android DTB."""
    io = lambda pa, size: u64(pa - SOC_BASE, size)
    return node('i2c0', [
        ph(),
        # XNU's VivaI2C matcher name; TWRP labels this controller mediatek,i2c.
        ('compatible', cstr('mediatek,mt6781-i2c')),
        ('reg', io(0x11007000, 0x1000)),
        ('interrupt-parent', u32(gic_ph)),
        # TWRP i2c0@11007000 IRQ <0 0x69 4> (GIC SPI 105, level high).
        ('interrupts', spi(0x69, IRQ_LEVEL_HIGH)),
        ('clock-frequency', u32(400000)),
        ('source-clock', u32(124800000)),
        ('clock-div', u32(5)),
        ('ext-time-config', u32(0x1801)),
    ], [node('touch', [
        ph(),
        # The live Android DTB names cap_touch@38; rooted dmesg confirms FTS ID 0x54.
        ('compatible', cstr('focaltech,fts')),
        ('i2c-address', u32(0x38)),
        # Android's live DT pinctrl states identify reset GPIO16 and touch VDD GPIO169.
        ('reset-gpio', u32(16)),
        ('vdd-gpio', u32(169)),
        ('max-x', u32(1080)),
        ('max-y', u32(2400)),
        # Polling avoids depending on the unverified EINT trigger polarity.
        ('polling-ms', u32(10)),
    ])])


def x670_keypad(ph, gic_ph):
    """X670 MT6781 keypad, using the live Android keymap and KPD interrupt."""
    io = lambda pa, size: u64(pa - SOC_BASE, size)
    return node('keypad', [
        ph(),
        ('compatible', cstr('mediatek,mt6781-keypad')),
        ('reg', io(0x10010000, 0x1000)),
        # kp@10010000 uses GIC SPI 73, edge rising, in the stock DTB.
        ('interrupt-parent', u32(gic_ph)),
        ('interrupts', spi(0x49, IRQ_EDGE_RISING)),
        # kpd-hw-init-map[0..1] = Linux KEY_VOLUMEUP/KEY_VOLUMEDOWN;
        # kpd-hw-pwrkey = 8. VivaKeypad reports HID consumer-control usages.
        ('keymap', u32(0, HID_CSMR_VOLUME_UP,
                       1, HID_CSMR_VOLUME_DOWN,
                       8, HID_CSMR_POWER)),
    ])


def x670_gpio(ph):
    """Expose only the touch reset and VDD GPIOs used by Android's pinctrl."""
    io = lambda pa, size: u64(pa - SOC_BASE, size)
    return node('gpio', [
        ph(),
        ('compatible', cstr('mediatek,mt6781-gpio')),
        ('reg', io(0x10005000, 0x1000)),
        ('output-pins', u32(16, 169)),
    ])


def build(seed=None, qemu=False, highmem=False, viva=False, viva_ufs=False, x670=False):
    """qemu=True: same tree, but with QEMU virt's GIC addresses and CNTFRQ (tools/qemu-sweet.py).
    viva=True: Redmi Note 11 Pro 4G addresses. Without viva_ufs there is no UFS node, so the
    kernel never touches storage; with it the kernel drives the MediaTek host LK left running.
    x670=True: Infinix Note 12 G96 (own RAM/FB and explicit MT6781 device nubs)."""
    if x670:
        viva = True
    phys_base, mem_size = (HIGH_PHYS_BASE, HIGH_MEM_SIZE) if highmem else (PHYS_BASE, MEM_SIZE)
    if viva:
        phys_base, mem_size = VIVA_PHYS_BASE, VIVA_MEM_SIZE
    if x670:
        phys_base, mem_size = X670_PHYS_BASE, X670_MEM_SIZE
    # Carve the panic log off the top so the kernel never allocates over it.
    panic_base = phys_base + mem_size - PANIC_LOG_SIZE
    mem_size -= PANIC_LOG_SIZE
    gicd, gicr, timebase = (QEMU_GICD, QEMU_GICR, QEMU_TIMEBASE) if qemu else (GICD, GICR, TIMEBASE)
    gicd_size, gicr_size, vtimer = GICD_SIZE, GICR_SIZE, (QEMU_VTIMER_INTID if qemu else VTIMER_INTID)
    fb, fb_size, fb_stride, ecid = FB, FB_SIZE, FB_STRIDE, SWEET_ECID
    if viva:
        gicd, gicr, timebase = VIVA_GICD, VIVA_GICR, VIVA_TIMEBASE
        gicd_size, gicr_size, vtimer = VIVA_GICD_SIZE, VIVA_GICR_SIZE, VIVA_VTIMER_INTID
        fb, fb_size, fb_stride, ecid = VIVA_FB, VIVA_FB_SIZE, VIVA_FB_STRIDE, VIVA_ECID
    if x670:
        fb, fb_size, fb_stride, ecid = X670_FB, X670_FB_SIZE, X670_FB_STRIDE, X670_ECID
    seed = seed if seed is not None else os.urandom(64)
    phandle = iter(range(1, 1000))
    ph = lambda: ('AAPL,phandle', u32(next(phandle)))

    chosen = node('chosen', [
        ph(),
        ('dram-base', u64(phys_base)),
        ('dram-size', u64(mem_size)),
        ('random-seed', seed),
        ('debug-enabled', u32(1)),
        ('embedded-panic-log-size', u32(PANIC_LOG_SIZE)),
        ('firmware-version', cstr('viva-shim' if viva else 'sweet-shim')),
        ('system-firmware-version', cstr('viva-shim' if viva else 'sweet-shim')),
        # iBoot's SHA-384 of the boot manifest; /sbin/mount -P 1 exits unless
        # it exists (bind mounts /private/preboot/<hex>/usr/standalone/firmware,
        # tolerating a missing directory). Fixed stand-in value.
        ('boot-manifest-hash', BOOT_MANIFEST_HASH),
        # libimg4 (cryptexd) aborts "failed to get crypto algorithm" without
        # it; real A11+ device trees say sha2-384.
        ('crypto-hash-method', cstr('sha2-384')),
        # MobileGestalt's screen class: display-scale (u32, default 0) comes
        # from /chosen, the pixel size from IOMobileFramebuffer. Scale 0 makes
        # SpringBoard's FBSDisplayMode "infxinf@0x" invalid. 1080x2400 @3x =
        # 360x800 points (like iPhone X class devices).
        ('display-scale', u32(3)),
        # XNU derives IOPlatformUUID (gethostuuid) from these on arm; without
        # them CFPreferences cannot use kCFPreferencesCurrentHost (no ByHost
        # files), so e.g. DataMigration never records LastSystemVersion and
        # migrates on every boot. Synthetic ECID (not the phone's); chip-id
        # of the A11 that the iPhone X userland expects.
        ('unique-chip-id', struct.pack('<Q', ecid)),
        ('chip-id', u32(0x8015)),
        # Security status as on a dev-fused, undemoted board (tuple 0,0,1,1):
        # MobileGestalt reads these from /chosen, and mobileactivationd's
        # DeviceType then takes its native "Hactivation" branch (state
        # Activated without an activation record; no SEP, no baseband here).
        ('certificate-production-status', u32(0)),
        ('effective-production-status-ap', u32(0)),
        ('certificate-security-mode', u32(1)),
        ('effective-security-mode-sep', u32(1)),
        # MobileGestalt's WifiAddress (and UniqueDeviceID, built from it on
        # A11) reads these; without mac-address-wifi0 it waits for an
        # sdio/wlan/marconi-wifi IOService that never appears, which hung lsd
        # in every plugin registration. Synthetic, locally administered MACs
        # from the synthetic ECID.
        ('mac-address-wifi0', wifi_mac(ecid)),
        ('mac-address-bluetooth0', bytes([0x02]) + struct.pack('>Q', ecid)[3:7] + b'\x02'),
    ], [node('memory-map', [ph()]),
        # Local boot policy (kern_csr.c): SIP relaxed like `csrutil disable`
        # (lp-sip0: untrusted kexts, unrestricted FS, task_for_pid, kernel
        # debugger, dtrace, nvram), lp-sip1: unauthenticated (unsealed) root.
        # The iOS shared cache is in no trust cache, so dyld can only map it
        # with CSR_ALLOW_UNRESTRICTED_FS (vm_unix.c shared region checks).
        node('asmb', [ph(), ('lp-sip0', u64(0x6f)), ('lp-sip1', u32(1))])])

    # SWEET SMP: all eight cores in physical-core order (0-5 Cortex-A55,
    # 6-7 Cortex-A76), one homogeneous cluster. The kernel defaults to one
    # and uses cpus=N to select an initial prefix (N <= 8).
    # QEMU retains its original single-CPU tree: its MPIDRs differ from sweet.
    cpu_nodes = []
    for core in range(1 if qemu else 8):
        cpu_nodes.append(node(f'cpu{core}', [
            ph(),
            ('device_type', cstr('cpu')),
            ('compatible', cstr('qcom,kryo470') + cstr('ARM,v8')),
            ('reg', u32(core << 8)),  # actual MPIDR Aff1:Aff0, NOT logical ID
            ('cpu-id', u32(core)),   # descriptive: XNU assigns IDs by DT order
            ('cluster-id', u32(0)),  # descriptive; see ml_parse_cpu_topology
            ('cluster-type', u32(0)),  # homogeneous CLUSTER_TYPE_SMP, not AMP
            ('die-cluster-id', u32(0)),
            ('cluster-core-id', u32(core)),
            ('l2-cache-id', u32(core)),  # distinct per-core L2 nodes in live FDT
            ('l3-cache-id', u32(0)),     # shared L3
            ('state', cstr('running' if core == 0 else 'stopped')),
            ('timebase-frequency', u32(timebase)),
            ('clock-frequency', u32((2050000000 if core >= 6 else 2000000000) if viva else (2304000000 if core >= 6 else 1804800000))),
            ('bus-frequency', u32(100000000)),
            ('memory-frequency', u32(1866000000)),
            ('peripheral-frequency', u32(timebase)),
            ('fixed-frequency', u32(timebase)),
        ]))
    cpus = node('cpus', [ph(), ('#address-cells', u32(1)),
                         ('#size-cells', u32(0))], cpu_nodes)

    # SPI interrupt controller of the /arm-io nubs (iokit/Kernel/arm/SweetGIC.cpp):
    # a device node has interrupt-parent = gic_ph and interrupts = <INTID flags>.
    gic_ph = next(phandle)
    gic = node('gic', [
        ('AAPL,phandle', u32(gic_ph)),
        ('compatible', cstr('arm,gic-v3')),
        ('interrupt-controller', b''),
        ('#interrupt-cells', u32(2)),
        ('virtual-timer-intid', u32(vtimer)),
        ('reg', u64(gicd - SOC_BASE, gicd_size, gicr - SOC_BASE, gicr_size)),
    ])
    # X670 needs the existing PMIC wrapper service for removable-card rails.
    # Its reg is relative to /arm-io's SOC_BASE range, like the GIC nodes.
    pwrap = node('pwrap', [
        ph(),
        ('compatible', cstr('mediatek,mt6781-pwrap')),
        ('reg', u64(0x1000d000 - SOC_BASE, 0x1000)),
    ])

    x670_touch = x670_touch_bus(ph, gic_ph) if x670 else None
    x670_keys = x670_keypad(ph, gic_ph) if x670 else None
    x670_gpio_node = x670_gpio(ph) if x670 else None
    x670_gpu_node = viva_gpu(ph, gic_ph) if x670 else None
    arm_io = node('arm-io', [
        ph(),
        ('device_type', cstr('sweet-io')),
        ('compatible', cstr('sweet-io') + cstr('arm-io')),
        ('#address-cells', u32(2)),
        ('#size-cells', u32(2)),
        ('ranges', u64(0, SOC_BASE, 0x100000000 - SOC_BASE)),
    ], [gic,
        # No hardware: watchdogd checks IODeviceTree:/arm-io/wdt for no-pmu and
        # otherwise crashes trying to set the PMU boot stage (customer builds
        # ignore the -wdt_no_pmu boot-arg).
        node('wdt', [ph(), ('no-pmu', u32(1))]),
        # Main display: IOMobileFramebuffer.framework counts /arm-io children
        # with this device_type and reads the canvas size from the node. X670
        # uses the panel's native 1080x2400 mode; the other SWEET target keeps
        # the iPhone X 1125x2436 compatibility canvas.
        node('disp0', [
            ph(),
            ('device_type', cstr('display-subsystem')),
            ('compatible', cstr('sweet,display')),
            ('canvas-width', u32(FB_W if x670 else 1125)),
            ('canvas-height', u32(FB_H if x670 else 2436)),
        ])] + (viva_devices(ph, phandle, gic_ph, ecid) if viva and not x670 else []) +
        ([x670_gpio_node, x670_keys, pwrap, x670_touch, x670_gpu_node] if x670 else []))

    fbcon = node('sweet-fbcon', [
        ph(),
        ('reg', u64(fb, fb_size)),
        ('width', u32(FB_W)),
        ('height', u32(FB_H)),
        ('stride', u32(fb_stride)),
    ])

    # bsd/dev/sweet_ufs.c: the UFS host ABL leaves running (absolute physical reg).
    ufs = node('sweet-ufs', [
        ph(),
        ('compatible', cstr('mediatek,mt8183-ufshci') if viva else cstr('qcom,ufshc')),
        ('reg', u64(VIVA_UFS, VIVA_UFS_SIZE) if viva else u64(UFS, UFS_SIZE)),
    ])

    # X670's removable microSD slot is MSDC1, distinct from the UFS boot
    # storage. Keep the Linux DT's exact compatible and hardware references;
    # the XNU host driver must bring up pins, clocks and rails before probing.
    sdcard = node('sweet-sd', [
        ph(),
        ('compatible', cstr('mediatek,mt6781-mmc')),
        ('reg', u64(0x11240000, 0x10000, 0x11c90000, 0x10000)),
        ('host-index', u32(1)),
        ('bus-width', u32(4)),
        ('max-frequency', u32(200000000)),
        ('clock-control-regs', u64(0x10000000, 0x1000, 0x10001000, 0x1000)),
        ('gpio-reg', u64(0x10005000, 0x1000)),
        ('iocfg-bl-reg', u64(0x10002600, 0x1000)),
        ('pinctrl-phandle', u32(0x6d)),
        ('clock-source', u64(0x24, 0x0f)),
        ('clock-gates', u64(0x26, 0x1e, 0x26, 0x29)),
        ('gpio-provider-phandle', u32(0x35)),
        ('card-detect-gpio', u32(9)),
        ('card-detect-gpio-flags', u32(0)),
        ('vmmc-phandle', u32(0x70)),
        ('vqmmc-phandle', u32(0x71)),
    ])

    # pmap_compute_max_asids requires the node even when no overrides are set.
    # An absent pmap-max-asids property selects XNU's own MAX_ASIDS default.
    # No effaceable storage: keybagd then reads /private/var/keybags/systembag.kb
    # as a plain plist instead of decrypting it with the effaceable key.
    defaults = node('defaults', [ph(), ('no-effaceable-storage', u32(1))])

    # MobileGestalt HomeButtonType = IODeviceTree:/buttons home-button-type
    # (D22AP: 2, no Home button; absent = 0 = Home-button device).
    buttons = node('buttons', [
        ph(),
        ('button-names', cstr('volup') + cstr('voldown') + cstr('hold')),
        ('home-button-type', u32(2)),
        ('opposed-power-vol-buttons', u32(1)),
    ])

    product_props = d22ap_product()
    if product_props and viva:
        # The iPhone X is a P3 display: CoreAnimation would then compose in extended-range 10-bit formats
        # (w30r/w40a). viva's panel is shown as 8-bit BGRA, so say sRGB (AppleCLCD also converts XR10).
        product_props = [(k, cstr('sRGB') if k == 'artwork-display-gamut' else v) for k, v in product_props]
    product = [node('product', [ph()] + product_props)] if product_props else []

    # Panic log region. /pram reg = <phys size>; it sits just above the
    # dram-size we expose, so XNU maps it but never allocates into it.
    pram = node('pram', [ph(), ('reg', u64(panic_base) + u64(PANIC_LOG_SIZE))])

    # Identity of the iPhone X whose userland runs here: compatible[0] is
    # hw.model/hw.target (D22AP), model is hw.machine/hw.product
    # (iPhone10,3). 'xiaomi,sweet' stays for SweetPlatformExpert matching.
    return node('device-tree', [
        ph(),
        ('compatible', cstr('D22AP') + cstr('iPhone10,3') + cstr('xiaomi,sweet') + cstr('qcom,sm7150') + cstr('AppleARM')),
        ('model', cstr('iPhone10,3')),
        ('target-type', cstr('D22')),
        ('target-sub-type', cstr('D22AP')),
        ('manufacturer', cstr('Apple Inc.')),
        ('#address-cells', u32(2)),
        ('#size-cells', u32(2)),
    ], [chosen, defaults, cpus, arm_io, fbcon, buttons, pram] + product +
       ([ufs] if (viva_ufs if viva else not qemu) else []) + ([sdcard] if x670 else []))


if __name__ == '__main__':
    root = build(qemu='--qemu' in sys.argv, highmem='--highmem' in sys.argv, viva='--viva' in sys.argv,
                 viva_ufs='--ufs' in sys.argv, x670='--x670' in sys.argv)
    blob = adt.serialize(root)
    open(sys.argv[1], 'wb').write(blob)
    if '--dump' in sys.argv:
        adt.dump(adt.parse(blob)[0])
    print(f'{sys.argv[1]}: {len(blob)} bytes', file=sys.stderr)
