NDFC_CCR_BS_MASK	,	V_12
ENOMEM	,	V_64
dev_get_drvdata	,	F_36
ndfc_nand_exit	,	F_40
chip_select	,	V_13
spin_lock_init	,	F_29
out_be32	,	F_4
read_buf	,	V_47
ndfc_hwcontrol	,	F_5
ndfc_chip_init	,	F_14
NDFC_ECC	,	V_29
platform_driver_unregister	,	F_41
ccr	,	V_4
len	,	V_31
dev	,	V_63
init_waitqueue_head	,	F_30
lock	,	V_75
ndfcbase	,	V_10
calculate	,	V_53
write_buf	,	V_48
CONFIG_MTD_CMDLINE_PARTS	,	F_15
nand_correct_data	,	V_51
"reg"	,	L_3
NAND_CMD_NONE	,	V_17
__devinit	,	T_4
ndfc_enable_hwecc	,	F_8
EIO	,	V_77
be32_to_cpu	,	F_28
ndfc_driver	,	V_80
in_be32	,	F_2
node	,	V_35
size	,	V_55
ndfc_nand_init	,	F_38
uint8_t	,	T_3
of_node	,	V_70
cmd	,	V_15
NDFC_DATA	,	V_32
GFP_KERNEL	,	V_61
NDFC_ALE	,	V_20
of_mtd_parse_partitions	,	F_21
__devexit	,	T_7
"cmdlinepart"	,	L_1
ENODEV	,	V_59
kfree	,	F_24
ctrl	,	V_16
ndfc_ctrl	,	V_74
__be32	,	T_5
of_get_property	,	F_26
ndfc_select_chip	,	F_1
wmb	,	F_9
device_node	,	V_34
part_types	,	V_36
mtd_info	,	V_1
ndfc_remove	,	F_35
ndfc_verify_buf	,	F_13
hwctl	,	V_52
NDFC_BCFG0	,	V_79
ecc_code	,	V_26
be32_to_cpup	,	F_33
select_chip	,	V_43
chip	,	V_3
controller	,	V_45
err	,	V_65
uint32_t	,	T_1
EFAULT	,	V_33
of_get_next_child	,	F_16
ENOENT	,	V_71
p	,	V_28
cs	,	V_69
EINVAL	,	V_73
NDFC_STAT_IS_READY	,	V_22
buf	,	V_30
NAND_CLE	,	V_18
NDFC_STAT	,	V_21
of_iomap	,	F_32
__init	,	T_8
__exit	,	T_9
cmd_ctrl	,	V_41
of_node_put	,	F_23
platform_device	,	V_67
NDFC_MAX_CS	,	V_72
"ccr"	,	L_7
NAND_ECC_HW	,	V_54
ecc	,	V_27
IO_ADDR_R	,	V_39
correct	,	V_50
nchip	,	V_6
mtd_device_register	,	F_22
mode	,	V_23
ofdev	,	V_62
flash_np	,	V_37
reg	,	V_68
u32	,	T_6
dat	,	V_25
nand_chip	,	V_5
kasprintf	,	F_17
priv	,	V_7
mtd	,	V_2
ret	,	V_38
parse_mtd_partitions	,	F_20
offset	,	V_78
nand_release	,	F_37
platform_driver_register	,	F_39
THIS_MODULE	,	V_58
"failed to get memory\n"	,	L_6
NDFC_CCR	,	V_11
"unable read reg property (%d)\n"	,	L_4
"%s.%s"	,	L_2
name	,	V_60
parts	,	V_66
NDFC_CCR_RESET_ECC	,	V_24
dev_ready	,	V_42
ndfc_control	,	V_46
ndfc_calculate_ecc	,	F_10
dev_set_drvdata	,	F_31
ndfc	,	V_9
iounmap	,	F_34
ndfc_controller	,	V_8
chip_delay	,	V_44
ndfc_ready	,	F_7
dev_err	,	F_27
NDFC_CCR_RESET_CE	,	V_14
wq	,	V_76
NDFC_CMD	,	V_19
verify_buf	,	V_49
ndfc_write_buf	,	F_12
owner	,	V_57
dev_name	,	F_18
ndfc_probe	,	F_25
writel	,	F_6
"bank-settings"	,	L_8
nand_scan	,	F_19
u_char	,	T_2
"invalid CS number (%d)\n"	,	L_5
bytes	,	V_56
NDFC_CCR_BS	,	F_3
IO_ADDR_W	,	V_40
ndfc_read_buf	,	F_11
