Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VivaDo/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 921227ef7ce34c5e9df991a1e8f9a947 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb3_behav xil_defaultlib.tb3 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling package std.env
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011110001000100001...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000001110111011101...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011010100110101001...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011110001000100001...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100000001000000010...]
Compiling architecture func3 of entity xil_defaultlib.mult3 [mult3_default]
Compiling architecture testbench3 of entity xil_defaultlib.tb3
Built simulation snapshot tb3_behav
