// Seed: 1068331187
module module_0 (
    input wand id_0,
    output wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output tri1 id_6,
    output wor id_7,
    input tri0 id_8,
    input wire id_9,
    output supply0 id_10,
    input tri id_11,
    output tri1 id_12,
    output uwire id_13
    , id_31,
    output wire id_14,
    input wand id_15,
    input tri0 id_16,
    input tri id_17,
    output tri0 id_18,
    output wire id_19,
    input wand id_20,
    output tri0 id_21,
    input supply0 id_22,
    input supply1 id_23,
    input tri1 id_24,
    input wor id_25,
    output wand id_26,
    output tri1 id_27,
    input wand id_28,
    input uwire module_0
);
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    input uwire id_2
    , id_16, id_17,
    input tri id_3,
    input wand id_4,
    input uwire id_5,
    input uwire id_6,
    output wand id_7,
    input supply1 id_8,
    input supply1 id_9,
    input tri id_10,
    output uwire module_1
    , id_18,
    input tri0 id_12,
    output logic id_13,
    input wire id_14
);
  initial begin
    id_16 = 1;
  end
  module_0(
      id_6,
      id_0,
      id_3,
      id_5,
      id_1,
      id_5,
      id_0,
      id_0,
      id_2,
      id_14,
      id_7,
      id_9,
      id_0,
      id_0,
      id_7,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_7,
      id_3,
      id_6,
      id_2,
      id_3,
      id_7,
      id_0,
      id_12,
      id_1
  );
  initial begin
    id_13 <= id_16;
  end
  wire id_19;
endmodule
