# Single-Cycle RISC-V CPU

A Verilog-based implementation of a **Single-Cycle RISC-V CPU** supporting the **RV32I ISA**. This design executes all instructions in one clock cycle and is ideal for learning, simulation, and FPGA prototyping.

---

## âœ… **Overview**

This project demonstrates the design of a single-cycle CPU using the RISC-V ISA (RV32I). It includes:

* **Instruction Memory**
* **Data Memory**
* **Control Unit**
* **Register File**
* **ALU**
* **Immediate Generator**
* **Program Counter**
* **Supporting Components** (Mux, Adders, etc.)
* **Testbench for Simulation**

---

## ğŸ“‚ **Project Structure**

```
â”œâ”€â”€ riscv_cpu.v          # Top-level CPU module
â”œâ”€â”€ t1c_riscv_cpu.v      # Alternate CPU architecture variant
â”œâ”€â”€ instr_mem.v          # Instruction Memory
â”œâ”€â”€ data_mem.v           # Data Memory
â”œâ”€â”€ tb.v                 # Testbench for CPU verification
â”œâ”€â”€ components/          # Submodules (MUX, ALU, Register File, Adders)
â”œâ”€â”€ program.hex          # Machine code for execution
â”œâ”€â”€ rv32i_test.hex       # Test program in hex format
â”œâ”€â”€ rv32i_book.hex       # Additional RISC-V program
â”œâ”€â”€ rv32i_test.s         # RISC-V assembly for functional testing
â”œâ”€â”€ program.lss          # Disassembled program listing
```

---

## ğŸ–¼ **Architecture**

*(Insert block diagram image here)*
Example placeholder:

```
![TOP MODULE](images/top_module.png)
```

---

## âš™ï¸ **Key Components**

* **riscv\_cpu.v**
  Main CPU module connecting all components.

* **instr\_mem.v & data\_mem.v**
  Instruction and data memory blocks for storing code and data.

* **components/**
  Includes:

  * **MUX**: Handles data path selection.
  * **Adders**: For PC and address calculations.
  * **Register File**: 32 registers for instruction execution.
  * **ALU**: Performs arithmetic and logical operations.

---

## ğŸ§ª **Testbench**

* **tb.v**
  Simulates the CPU with a given instruction memory. Verifies correctness for:

  * Arithmetic and logical operations
  * Memory load/store
  * Branch and jump instructions
* Uses programs from:

  * **rv32i\_test.hex**
  * **program.hex**

---

## ğŸ›  **How to Run**

1. Compile using **ModelSim/Questa/iverilog**:

   ```bash
   iverilog -o cpu_tb tb.v riscv_cpu.v data_mem.v instr_mem.v components/*.v
   vvp cpu_tb
   ```
2. Load waveform in **GTKWave**:

   ```bash
   gtkwave dump.vcd
   ```

---

## âœ… **Features**

* Implements **RV32I instruction set**
* Single-cycle execution
* Modular design for easy understanding
* Ready for FPGA deployment

---

## ğŸ” **Example Test Program**

The file **rv32i\_test.s** tests all RV32I instructions:

* **Arithmetic & Logical**: ADD, SUB, AND, OR, XOR, etc.
* **Immediate**: ADDI, ORI, ANDI, etc.
* **Load/Store**: LW, SW, LB, SB
* **Branch**: BEQ, BNE, BLT, BGE, etc.
* **Jump**: JAL, JALR
* **Upper Immediate**: LUI, AUIPC

*(You can add an image snippet of waveform results or simulation output here.)*

---

## ğŸ“¸ **Images**

* CPU Block Diagram
```
![CPU Block](images/cpu.png)
```
* ALU, Register File, Data Path schematics
  *(Add your images under `/images` folder and reference them here.)*

---

## ğŸš€ **Future Enhancements**

* Implement **Pipelining**
* Add **Hazard Detection & Forwarding**
* Implement **CSR instructions**
* Optimize for FPGA

---

### **License**

[GNU General Public License v3.0](LICENSE)
