
---------- Begin Simulation Statistics ----------
final_tick                               1153723006000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 495399                       # Simulator instruction rate (inst/s)
host_mem_usage                                4563404                       # Number of bytes of host memory used
host_op_rate                                   753555                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2624.15                       # Real time elapsed on the host
host_tick_rate                               34237610                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    1977442352                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.089845                       # Number of seconds simulated
sim_ticks                                 89844613250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158857                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317708                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        69294                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12494503                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      8192547                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      8224285                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        31738                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12653654                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS         82731                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         6958                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       402615298                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      200087290                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        69322                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         12093471                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     27160883                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      3620544                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    378875931                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    179172265                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.114590                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.910504                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     79835784     44.56%     44.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     42226392     23.57%     68.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      2459495      1.37%     69.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     11776189      6.57%     76.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8503289      4.75%     80.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1524423      0.85%     81.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2321023      1.30%     82.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3364787      1.88%     84.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     27160883     15.16%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    179172265                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           936085                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        63846                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       378159233                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107274542                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        75958      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    232487732     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       101440      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        38646      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        50612      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        58968      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       173446      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       129236      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp           37      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       193257      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv        25397      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        13100      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    107077157     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     38252946     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       197385      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          614      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    378875931                       # Class of committed instruction
system.switch_cpus_1.commit.refs            145528102                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           378875931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.718757                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.718757                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    119318061                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    383534021                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10375314                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        32566380                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        72642                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     17354513                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107800448                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                1416                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          38316848                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               11476                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          12653654                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        19545361                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           160034820                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         9620                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            253565673                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          172                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        145284                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.070420                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     19579259                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8275278                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.411135                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    179686921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.143577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.264867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      117367201     65.32%     65.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        4237884      2.36%     67.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2374382      1.32%     69.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        4914038      2.73%     71.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        7925400      4.41%     76.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        1196958      0.67%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1758797      0.98%     77.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6093240      3.39%     81.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       33819021     18.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    179686921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         1890805                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         947574                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  2305                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts        88780                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       12196922                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.120901                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          146162297                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         38316821                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        820766                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107925352                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          434                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          742                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     38394773                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    382496293                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    107845476                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       138436                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    381103128                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        21072                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     19992357                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        72642                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     20032625                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        11085                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7021620                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1584                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3625                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       650785                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       141204                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3625                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        57425                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        31355                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       640220901                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           380913254                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497811                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       318709078                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.119845                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            380960743                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      774005654                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     329388287                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.391291                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.391291                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        90357      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    233980214     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       103522      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        49905      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          133      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        66489      0.02%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        61719      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       183215      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       198948      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp           39      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       227488      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv        32958      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        15592      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    107608491     28.23%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38319306     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       302196      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          993      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    381241565                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1206774                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      2404317                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      1169971                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      1780811                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           1949564                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005114                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        204284     10.48%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            4      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            1      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd         2807      0.14%     10.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt         6624      0.34%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1734005     88.94%     99.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         1748      0.09%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           79      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           12      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    381893998                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    941788359                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    379743283                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    384339298                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        382495010                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       381241565                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1283                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3620281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        73062                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         1283                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5949483                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    179686921                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.121699                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.170657                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     67851707     37.76%     37.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15301967      8.52%     46.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     26311237     14.64%     60.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22223822     12.37%     73.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     19181332     10.67%     83.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12360906      6.88%     90.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      9415510      5.24%     96.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      4700780      2.62%     98.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2339660      1.30%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    179686921                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.121672                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          19545390                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  45                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5220889                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      6578209                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107925352                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     38394773                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     170757031                       # number of misc regfile reads
system.switch_cpus_1.numCycles              179689226                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      22625327                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    527844130                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2075167                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       17740440                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     32053281                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1616938                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1356298217                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    383063477                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    533381894                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        42498853                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     56660726                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        72642                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     96749649                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5537640                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2314563                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    777265205                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       101297347                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          534507857                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         765512148                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1500508                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           89                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2997174                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             89                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1326549                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops           75                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2651812                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops             75                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2050                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       157014                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1839                       # Transaction distribution
system.membus.trans_dist::ReadExReq            156805                       # Transaction distribution
system.membus.trans_dist::ReadExResp           156805                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2050                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       476563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       476563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 476563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     20215616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     20215616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20215616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158855                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  158855    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              158855                       # Request fanout histogram
system.membus.reqLayer2.occupancy           985662500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          856917000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1153723006000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1153723006000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            774164                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1448514                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           85                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          770365                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3842                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3842                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722502                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722502                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        774164                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4497427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4497682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        10880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142268672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142279552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          722298                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46217408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2222806                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000050                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007098                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2222694     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    112      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2222806                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2225039000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2246792999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            127999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            9                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       171371                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171380                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            9                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       171371                       # number of overall hits
system.l2.overall_hits::total                  171380                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           76                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1325210                       # number of demand (read+write) misses
system.l2.demand_misses::total                1325286                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           76                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1325210                       # number of overall misses
system.l2.overall_misses::total               1325286                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      7755500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  49484664500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      49492420000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      7755500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  49484664500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     49492420000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           85                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1496581                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1496666                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           85                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1496581                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1496666                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.894118                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885492                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.885492                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.894118                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885492                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.885492                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 102046.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 37340.998408                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 37344.708991                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 102046.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 37340.998408                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 37344.708991                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              722147                       # number of writebacks
system.l2.writebacks::total                    722147                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1325210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1325286                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1325210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1325286                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      6995500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  36232564500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36239560000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      6995500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  36232564500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36239560000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.894118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.885492                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.894118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.885492                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 92046.052632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 27340.998408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 27344.708991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 92046.052632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 27340.998408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 27344.708991                       # average overall mshr miss latency
system.l2.replacements                         722223                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       726367                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           726367                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       726367                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       726367                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           85                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               85                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           85                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           85                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       603054                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        603054                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2592                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2592                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         1250                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1250                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3842                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3842                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.325351                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.325351                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         1250                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1250                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     20762000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     20762000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.325351                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.325351                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16609.600000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16609.600000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1629                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1629                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       720873                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              720873                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  32082266000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   32082266000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       722502                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722502                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.997745                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997745                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 44504.740780                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 44504.740780                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       720873                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         720873                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  24873536000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24873536000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.997745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 34504.740780                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 34504.740780                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       169742                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             169751                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           76                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       604337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           604413                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      7755500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  17402398500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17410154000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           85                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       774079                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         774164                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.894118                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.780717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.780730                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 102046.052632                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28795.851487                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28805.062102                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           76                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       604337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       604413                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      6995500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  11359028500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11366024000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.894118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.780717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780730                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 92046.052632                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18795.851487                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18805.062102                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.356657                       # Cycle average of tags in use
system.l2.tags.total_refs                     1777130                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730547                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.432602                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4095.356657                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999843                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4094                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          532                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3475                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24703660                       # Number of tag accesses
system.l2.tags.data_accesses                 24703660                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            4                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      1166427                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1166431                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            4                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      1166427                       # number of overall hits
system.l3.overall_hits::total                 1166431                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           72                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       158783                       # number of demand (read+write) misses
system.l3.demand_misses::total                 158855                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           72                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       158783                       # number of overall misses
system.l3.overall_misses::total                158855                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      6486500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  13562269500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      13568756000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      6486500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  13562269500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     13568756000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           76                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1325210                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1325286                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           76                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1325210                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1325286                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.947368                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.119817                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.119865                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.947368                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.119817                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.119865                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 90090.277778                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 85413.863575                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 85415.983129                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 90090.277778                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 85413.863575                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 85415.983129                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              157014                       # number of writebacks
system.l3.writebacks::total                    157014                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           72                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       158783                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            158855                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           72                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       158783                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           158855                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      5622500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  11656873500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  11662496000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      5622500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  11656873500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  11662496000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.947368                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.119817                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.119865                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.947368                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.119817                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.119865                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 78090.277778                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73413.863575                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 73415.983129                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 78090.277778                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73413.863575                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 73415.983129                       # average overall mshr miss latency
system.l3.replacements                         158858                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks           70                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            70                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         1250                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 1250                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         1250                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             1250                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       564068                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                564068                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       156805                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              156805                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  13372512000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   13372512000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       720873                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            720873                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.217521                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.217521                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 85281.158126                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 85281.158126                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       156805                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         156805                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  11490852000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  11490852000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.217521                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.217521                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73281.158126                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 73281.158126                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            4                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       602359                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             602363                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           72                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data         1978                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total             2050                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      6486500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data    189757500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total    196244000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           76                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       604337                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         604413                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.947368                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.003273                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.003392                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 90090.277778                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 95934.024267                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 95728.780488                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           72                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data         1978                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total         2050                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5622500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data    166021500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total    171644000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.947368                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.003273                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.003392                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 78090.277778                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 83934.024267                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 83728.780488                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     7196227                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    191626                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     37.553500                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     203.119871                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       695.666552                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  4320.344845                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    14.418499                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 27534.450233                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.006199                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.021230                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.131846                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000440                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.840285                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          508                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         4897                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        10488                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16817                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  42587850                       # Number of tag accesses
system.l3.tags.data_accesses                 42587850                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            604413                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       879160                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          604974                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            1250                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           1250                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           720873                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          720873                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        604413                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3978348                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    131035648                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          158858                       # Total snoops (count)
system.tol3bus.snoopTraffic                  10048896                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1485394                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000050                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.007106                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1485319     99.99%     99.99% # Request fanout histogram
system.tol3bus.snoop_fanout::1                     75      0.01%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1485394                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2048052000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1988554000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     10162112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10166720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10048896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10048896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       158783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              158855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       157014                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             157014                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        51289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    113107638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             113158927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        51289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            51289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      111847507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            111847507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      111847507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        51289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    113107638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            225006434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    157014.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        72.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    155913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019840050500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9026                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9026                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              488635                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             148253                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      158855                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     157014                       # Number of write requests accepted
system.mem_ctrls.readBursts                    158855                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   157014                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2870                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9984                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2230119500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  779925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5154838250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14297.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33047.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    98032                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  134940                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                158855                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               157014                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  155032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        79997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    250.373389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.817985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   281.029769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        43762     54.70%     54.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8415     10.52%     65.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6567      8.21%     73.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6734      8.42%     81.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2738      3.42%     85.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3359      4.20%     89.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3237      4.05%     93.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2318      2.90%     96.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2867      3.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        79997                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.280412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      1.808116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1               8      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2-3               2      0.02%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-5               1      0.01%      0.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9              24      0.27%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11            80      0.89%      1.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13           268      2.97%      4.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15           109      1.21%      5.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17          2514     27.85%     33.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19          5717     63.34%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21           172      1.91%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23            88      0.97%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25            35      0.39%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27             7      0.08%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9026                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.392754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.366548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.941307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2795     30.97%     30.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               15      0.17%     31.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6095     67.53%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              118      1.31%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9026                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9983040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  183680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10047168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10166720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10048896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       111.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    113.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   89859370000                       # Total gap between requests
system.mem_ctrls.avgGap                     284483.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         4608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      9978432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10047168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 51288.550680026441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 111063219.474652260542                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 111828273.688962653279                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           72                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       158783                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       157014                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2644000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   5152194250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2127834994750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     36722.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32448.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13551880.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            303592800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            161355810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568386840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          419792400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7091716320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12316794270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      24128293920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44989932360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        500.752697                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  62389286750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2999880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24455446500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267607200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142232805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           545346060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          399679740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7091716320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11593533240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24737355840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44777471205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        498.387934                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  63973611500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2999880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22871121750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     19545250                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1471505042                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793970                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165822                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     19545250                       # number of overall hits
system.cpu.icache.overall_hits::total      1471505042                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          111                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2055                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1944                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          111                       # number of overall misses
system.cpu.icache.overall_misses::total          2055                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     10103000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10103000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     10103000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10103000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     19545361                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1471507097                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     19545361                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1471507097                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 91018.018018                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4916.301703                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 91018.018018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4916.301703                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1517                       # number of writebacks
system.cpu.icache.writebacks::total              1517                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           26                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           85                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           85                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           85                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           85                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      7978500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7978500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      7978500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7978500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 93864.705882                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93864.705882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 93864.705882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93864.705882                       # average overall mshr miss latency
system.cpu.icache.replacements                   1517                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     19545250                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1471505042                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          111                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2055                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     10103000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10103000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     19545361                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1471507097                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 91018.018018                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4916.301703                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           26                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           85                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           85                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      7978500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7978500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 93864.705882                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93864.705882                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.980955                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1471507071                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2029                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          725237.590439                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.509636                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     4.471319                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991230                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.008733                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999963                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5886030417                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5886030417                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572830860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28810504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    136596318                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        738237682                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572830860                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28810504                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    136596318                       # number of overall hits
system.cpu.dcache.overall_hits::total       738237682                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6158969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       314528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      2434881                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8908378                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6158969                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       314528                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      2434881                       # number of overall misses
system.cpu.dcache.overall_misses::total       8908378                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  13074855000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  70128640899                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  83203495899                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  13074855000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  70128640899                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  83203495899                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    139031199                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    747146060                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    139031199                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    747146060                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017513                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011923                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017513                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011923                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 41569.764854                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 28801.670759                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9339.915291                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 41569.764854                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 28801.670759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9339.915291                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       236508                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           37                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12869                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.378118                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    18.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3765202                       # number of writebacks
system.cpu.dcache.writebacks::total           3765202                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       935268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       935268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       935268                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       935268                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       314528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1499613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1814141                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       314528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1499613                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1814141                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  12760327000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  53625013399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  66385340399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  12760327000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  53625013399                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  66385340399                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010786                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010786                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002428                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 40569.764854                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 35759.234815                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36593.263919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 40569.764854                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 35759.234815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36593.263919                       # average overall mshr miss latency
system.cpu.dcache.replacements                7949697                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423154037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21302592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     99069104                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       543525733                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3266661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       167807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1708537                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5143005                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4489631500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  36140452000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40630083500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    100777641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    548668738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.016954                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009374                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26754.733116                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21152.864702                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7900.066887                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       934458                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       934458                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       167807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       774079                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       941886                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4321824500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  20363168500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24684993000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25754.733116                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26306.318218                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26208.047471                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149676823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     37527214                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      194711949                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2892308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       726344                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3765373                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8585223500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  33988188899                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  42573412399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     38253558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    198477322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 58513.938018                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 46793.515055                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11306.559111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          810                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          810                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       725534                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       872255                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8438502500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  33261844899                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  41700347399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018966                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 57513.938018                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 45844.639809                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47807.518901                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993628                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           746212072                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7950209                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.860686                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   423.494443                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    48.665972                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    39.833213                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.827138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.095051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.077799                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          392                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2996534449                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2996534449                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1153723006000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815049000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 200907957000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
