/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* I2C */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM_1 */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB07_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_1_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB07_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB07_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB07_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB07_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB07_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB07_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL_1__0__MASK, 0x01
.set SCL_1__0__PC, CYREG_PRT12_PC0
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 0
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x01
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 0
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA_1__0__MASK, 0x02
.set SDA_1__0__PC, CYREG_PRT12_PC1
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 1
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x02
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 1
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x04
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x10
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x10

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x05
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x20
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x20

/* Pin_IR_1 */
.set Pin_IR_1__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Pin_IR_1__0__MASK, 0x01
.set Pin_IR_1__0__PC, CYREG_PRT3_PC0
.set Pin_IR_1__0__PORT, 3
.set Pin_IR_1__0__SHIFT, 0
.set Pin_IR_1__AG, CYREG_PRT3_AG
.set Pin_IR_1__AMUX, CYREG_PRT3_AMUX
.set Pin_IR_1__BIE, CYREG_PRT3_BIE
.set Pin_IR_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_IR_1__BYP, CYREG_PRT3_BYP
.set Pin_IR_1__CTL, CYREG_PRT3_CTL
.set Pin_IR_1__DM0, CYREG_PRT3_DM0
.set Pin_IR_1__DM1, CYREG_PRT3_DM1
.set Pin_IR_1__DM2, CYREG_PRT3_DM2
.set Pin_IR_1__DR, CYREG_PRT3_DR
.set Pin_IR_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_IR_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_IR_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_IR_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_IR_1__MASK, 0x01
.set Pin_IR_1__PORT, 3
.set Pin_IR_1__PRT, CYREG_PRT3_PRT
.set Pin_IR_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_IR_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_IR_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_IR_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_IR_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_IR_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_IR_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_IR_1__PS, CYREG_PRT3_PS
.set Pin_IR_1__SHIFT, 0
.set Pin_IR_1__SLW, CYREG_PRT3_SLW

/* Pin_IR_2 */
.set Pin_IR_2__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Pin_IR_2__0__MASK, 0x02
.set Pin_IR_2__0__PC, CYREG_PRT3_PC1
.set Pin_IR_2__0__PORT, 3
.set Pin_IR_2__0__SHIFT, 1
.set Pin_IR_2__AG, CYREG_PRT3_AG
.set Pin_IR_2__AMUX, CYREG_PRT3_AMUX
.set Pin_IR_2__BIE, CYREG_PRT3_BIE
.set Pin_IR_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_IR_2__BYP, CYREG_PRT3_BYP
.set Pin_IR_2__CTL, CYREG_PRT3_CTL
.set Pin_IR_2__DM0, CYREG_PRT3_DM0
.set Pin_IR_2__DM1, CYREG_PRT3_DM1
.set Pin_IR_2__DM2, CYREG_PRT3_DM2
.set Pin_IR_2__DR, CYREG_PRT3_DR
.set Pin_IR_2__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_IR_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_IR_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_IR_2__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_IR_2__MASK, 0x02
.set Pin_IR_2__PORT, 3
.set Pin_IR_2__PRT, CYREG_PRT3_PRT
.set Pin_IR_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_IR_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_IR_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_IR_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_IR_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_IR_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_IR_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_IR_2__PS, CYREG_PRT3_PS
.set Pin_IR_2__SHIFT, 1
.set Pin_IR_2__SLW, CYREG_PRT3_SLW

/* Pin_IR_3 */
.set Pin_IR_3__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Pin_IR_3__0__MASK, 0x04
.set Pin_IR_3__0__PC, CYREG_PRT3_PC2
.set Pin_IR_3__0__PORT, 3
.set Pin_IR_3__0__SHIFT, 2
.set Pin_IR_3__AG, CYREG_PRT3_AG
.set Pin_IR_3__AMUX, CYREG_PRT3_AMUX
.set Pin_IR_3__BIE, CYREG_PRT3_BIE
.set Pin_IR_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_IR_3__BYP, CYREG_PRT3_BYP
.set Pin_IR_3__CTL, CYREG_PRT3_CTL
.set Pin_IR_3__DM0, CYREG_PRT3_DM0
.set Pin_IR_3__DM1, CYREG_PRT3_DM1
.set Pin_IR_3__DM2, CYREG_PRT3_DM2
.set Pin_IR_3__DR, CYREG_PRT3_DR
.set Pin_IR_3__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_IR_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_IR_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_IR_3__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_IR_3__MASK, 0x04
.set Pin_IR_3__PORT, 3
.set Pin_IR_3__PRT, CYREG_PRT3_PRT
.set Pin_IR_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_IR_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_IR_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_IR_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_IR_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_IR_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_IR_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_IR_3__PS, CYREG_PRT3_PS
.set Pin_IR_3__SHIFT, 2
.set Pin_IR_3__SLW, CYREG_PRT3_SLW

/* Pin_IR_4 */
.set Pin_IR_4__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Pin_IR_4__0__MASK, 0x08
.set Pin_IR_4__0__PC, CYREG_PRT3_PC3
.set Pin_IR_4__0__PORT, 3
.set Pin_IR_4__0__SHIFT, 3
.set Pin_IR_4__AG, CYREG_PRT3_AG
.set Pin_IR_4__AMUX, CYREG_PRT3_AMUX
.set Pin_IR_4__BIE, CYREG_PRT3_BIE
.set Pin_IR_4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_IR_4__BYP, CYREG_PRT3_BYP
.set Pin_IR_4__CTL, CYREG_PRT3_CTL
.set Pin_IR_4__DM0, CYREG_PRT3_DM0
.set Pin_IR_4__DM1, CYREG_PRT3_DM1
.set Pin_IR_4__DM2, CYREG_PRT3_DM2
.set Pin_IR_4__DR, CYREG_PRT3_DR
.set Pin_IR_4__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_IR_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_IR_4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_IR_4__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_IR_4__MASK, 0x08
.set Pin_IR_4__PORT, 3
.set Pin_IR_4__PRT, CYREG_PRT3_PRT
.set Pin_IR_4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_IR_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_IR_4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_IR_4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_IR_4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_IR_4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_IR_4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_IR_4__PS, CYREG_PRT3_PS
.set Pin_IR_4__SHIFT, 3
.set Pin_IR_4__SLW, CYREG_PRT3_SLW

/* Pin_IR_5 */
.set Pin_IR_5__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Pin_IR_5__0__MASK, 0x10
.set Pin_IR_5__0__PC, CYREG_PRT3_PC4
.set Pin_IR_5__0__PORT, 3
.set Pin_IR_5__0__SHIFT, 4
.set Pin_IR_5__AG, CYREG_PRT3_AG
.set Pin_IR_5__AMUX, CYREG_PRT3_AMUX
.set Pin_IR_5__BIE, CYREG_PRT3_BIE
.set Pin_IR_5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_IR_5__BYP, CYREG_PRT3_BYP
.set Pin_IR_5__CTL, CYREG_PRT3_CTL
.set Pin_IR_5__DM0, CYREG_PRT3_DM0
.set Pin_IR_5__DM1, CYREG_PRT3_DM1
.set Pin_IR_5__DM2, CYREG_PRT3_DM2
.set Pin_IR_5__DR, CYREG_PRT3_DR
.set Pin_IR_5__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_IR_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_IR_5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_IR_5__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_IR_5__MASK, 0x10
.set Pin_IR_5__PORT, 3
.set Pin_IR_5__PRT, CYREG_PRT3_PRT
.set Pin_IR_5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_IR_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_IR_5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_IR_5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_IR_5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_IR_5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_IR_5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_IR_5__PS, CYREG_PRT3_PS
.set Pin_IR_5__SHIFT, 4
.set Pin_IR_5__SLW, CYREG_PRT3_SLW

/* Pin_IR_6 */
.set Pin_IR_6__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Pin_IR_6__0__MASK, 0x20
.set Pin_IR_6__0__PC, CYREG_PRT3_PC5
.set Pin_IR_6__0__PORT, 3
.set Pin_IR_6__0__SHIFT, 5
.set Pin_IR_6__AG, CYREG_PRT3_AG
.set Pin_IR_6__AMUX, CYREG_PRT3_AMUX
.set Pin_IR_6__BIE, CYREG_PRT3_BIE
.set Pin_IR_6__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_IR_6__BYP, CYREG_PRT3_BYP
.set Pin_IR_6__CTL, CYREG_PRT3_CTL
.set Pin_IR_6__DM0, CYREG_PRT3_DM0
.set Pin_IR_6__DM1, CYREG_PRT3_DM1
.set Pin_IR_6__DM2, CYREG_PRT3_DM2
.set Pin_IR_6__DR, CYREG_PRT3_DR
.set Pin_IR_6__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_IR_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_IR_6__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_IR_6__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_IR_6__MASK, 0x20
.set Pin_IR_6__PORT, 3
.set Pin_IR_6__PRT, CYREG_PRT3_PRT
.set Pin_IR_6__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_IR_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_IR_6__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_IR_6__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_IR_6__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_IR_6__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_IR_6__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_IR_6__PS, CYREG_PRT3_PS
.set Pin_IR_6__SHIFT, 5
.set Pin_IR_6__SLW, CYREG_PRT3_SLW

/* Pin_IR_7 */
.set Pin_IR_7__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Pin_IR_7__0__MASK, 0x40
.set Pin_IR_7__0__PC, CYREG_PRT3_PC6
.set Pin_IR_7__0__PORT, 3
.set Pin_IR_7__0__SHIFT, 6
.set Pin_IR_7__AG, CYREG_PRT3_AG
.set Pin_IR_7__AMUX, CYREG_PRT3_AMUX
.set Pin_IR_7__BIE, CYREG_PRT3_BIE
.set Pin_IR_7__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_IR_7__BYP, CYREG_PRT3_BYP
.set Pin_IR_7__CTL, CYREG_PRT3_CTL
.set Pin_IR_7__DM0, CYREG_PRT3_DM0
.set Pin_IR_7__DM1, CYREG_PRT3_DM1
.set Pin_IR_7__DM2, CYREG_PRT3_DM2
.set Pin_IR_7__DR, CYREG_PRT3_DR
.set Pin_IR_7__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_IR_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_IR_7__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_IR_7__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_IR_7__MASK, 0x40
.set Pin_IR_7__PORT, 3
.set Pin_IR_7__PRT, CYREG_PRT3_PRT
.set Pin_IR_7__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_IR_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_IR_7__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_IR_7__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_IR_7__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_IR_7__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_IR_7__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_IR_7__PS, CYREG_PRT3_PS
.set Pin_IR_7__SHIFT, 6
.set Pin_IR_7__SLW, CYREG_PRT3_SLW

/* Pin_IR_8 */
.set Pin_IR_8__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Pin_IR_8__0__MASK, 0x80
.set Pin_IR_8__0__PC, CYREG_PRT3_PC7
.set Pin_IR_8__0__PORT, 3
.set Pin_IR_8__0__SHIFT, 7
.set Pin_IR_8__AG, CYREG_PRT3_AG
.set Pin_IR_8__AMUX, CYREG_PRT3_AMUX
.set Pin_IR_8__BIE, CYREG_PRT3_BIE
.set Pin_IR_8__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_IR_8__BYP, CYREG_PRT3_BYP
.set Pin_IR_8__CTL, CYREG_PRT3_CTL
.set Pin_IR_8__DM0, CYREG_PRT3_DM0
.set Pin_IR_8__DM1, CYREG_PRT3_DM1
.set Pin_IR_8__DM2, CYREG_PRT3_DM2
.set Pin_IR_8__DR, CYREG_PRT3_DR
.set Pin_IR_8__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_IR_8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_IR_8__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_IR_8__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_IR_8__MASK, 0x80
.set Pin_IR_8__PORT, 3
.set Pin_IR_8__PRT, CYREG_PRT3_PRT
.set Pin_IR_8__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_IR_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_IR_8__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_IR_8__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_IR_8__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_IR_8__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_IR_8__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_IR_8__PS, CYREG_PRT3_PS
.set Pin_IR_8__SHIFT, 7
.set Pin_IR_8__SLW, CYREG_PRT3_SLW

/* Pin_Btn_1 */
.set Pin_Btn_1__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Pin_Btn_1__0__MASK, 0x01
.set Pin_Btn_1__0__PC, CYREG_PRT2_PC0
.set Pin_Btn_1__0__PORT, 2
.set Pin_Btn_1__0__SHIFT, 0
.set Pin_Btn_1__AG, CYREG_PRT2_AG
.set Pin_Btn_1__AMUX, CYREG_PRT2_AMUX
.set Pin_Btn_1__BIE, CYREG_PRT2_BIE
.set Pin_Btn_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Btn_1__BYP, CYREG_PRT2_BYP
.set Pin_Btn_1__CTL, CYREG_PRT2_CTL
.set Pin_Btn_1__DM0, CYREG_PRT2_DM0
.set Pin_Btn_1__DM1, CYREG_PRT2_DM1
.set Pin_Btn_1__DM2, CYREG_PRT2_DM2
.set Pin_Btn_1__DR, CYREG_PRT2_DR
.set Pin_Btn_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Btn_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_Btn_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Btn_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Btn_1__MASK, 0x01
.set Pin_Btn_1__PORT, 2
.set Pin_Btn_1__PRT, CYREG_PRT2_PRT
.set Pin_Btn_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Btn_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Btn_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Btn_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Btn_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Btn_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Btn_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Btn_1__PS, CYREG_PRT2_PS
.set Pin_Btn_1__SHIFT, 0
.set Pin_Btn_1__SLW, CYREG_PRT2_SLW

/* Pin_Btn_2 */
.set Pin_Btn_2__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Pin_Btn_2__0__MASK, 0x08
.set Pin_Btn_2__0__PC, CYREG_PRT2_PC3
.set Pin_Btn_2__0__PORT, 2
.set Pin_Btn_2__0__SHIFT, 3
.set Pin_Btn_2__AG, CYREG_PRT2_AG
.set Pin_Btn_2__AMUX, CYREG_PRT2_AMUX
.set Pin_Btn_2__BIE, CYREG_PRT2_BIE
.set Pin_Btn_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Btn_2__BYP, CYREG_PRT2_BYP
.set Pin_Btn_2__CTL, CYREG_PRT2_CTL
.set Pin_Btn_2__DM0, CYREG_PRT2_DM0
.set Pin_Btn_2__DM1, CYREG_PRT2_DM1
.set Pin_Btn_2__DM2, CYREG_PRT2_DM2
.set Pin_Btn_2__DR, CYREG_PRT2_DR
.set Pin_Btn_2__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Btn_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_Btn_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Btn_2__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Btn_2__MASK, 0x08
.set Pin_Btn_2__PORT, 2
.set Pin_Btn_2__PRT, CYREG_PRT2_PRT
.set Pin_Btn_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Btn_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Btn_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Btn_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Btn_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Btn_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Btn_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Btn_2__PS, CYREG_PRT2_PS
.set Pin_Btn_2__SHIFT, 3
.set Pin_Btn_2__SLW, CYREG_PRT2_SLW

/* Pin_Btn_3 */
.set Pin_Btn_3__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Pin_Btn_3__0__MASK, 0x40
.set Pin_Btn_3__0__PC, CYREG_PRT2_PC6
.set Pin_Btn_3__0__PORT, 2
.set Pin_Btn_3__0__SHIFT, 6
.set Pin_Btn_3__AG, CYREG_PRT2_AG
.set Pin_Btn_3__AMUX, CYREG_PRT2_AMUX
.set Pin_Btn_3__BIE, CYREG_PRT2_BIE
.set Pin_Btn_3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Btn_3__BYP, CYREG_PRT2_BYP
.set Pin_Btn_3__CTL, CYREG_PRT2_CTL
.set Pin_Btn_3__DM0, CYREG_PRT2_DM0
.set Pin_Btn_3__DM1, CYREG_PRT2_DM1
.set Pin_Btn_3__DM2, CYREG_PRT2_DM2
.set Pin_Btn_3__DR, CYREG_PRT2_DR
.set Pin_Btn_3__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Btn_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_Btn_3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Btn_3__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Btn_3__MASK, 0x40
.set Pin_Btn_3__PORT, 2
.set Pin_Btn_3__PRT, CYREG_PRT2_PRT
.set Pin_Btn_3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Btn_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Btn_3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Btn_3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Btn_3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Btn_3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Btn_3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Btn_3__PS, CYREG_PRT2_PS
.set Pin_Btn_3__SHIFT, 6
.set Pin_Btn_3__SLW, CYREG_PRT2_SLW

/* Pin_IR_On */
.set Pin_IR_On__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set Pin_IR_On__0__MASK, 0x01
.set Pin_IR_On__0__PC, CYREG_IO_PC_PRT15_PC0
.set Pin_IR_On__0__PORT, 15
.set Pin_IR_On__0__SHIFT, 0
.set Pin_IR_On__AG, CYREG_PRT15_AG
.set Pin_IR_On__AMUX, CYREG_PRT15_AMUX
.set Pin_IR_On__BIE, CYREG_PRT15_BIE
.set Pin_IR_On__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_IR_On__BYP, CYREG_PRT15_BYP
.set Pin_IR_On__CTL, CYREG_PRT15_CTL
.set Pin_IR_On__DM0, CYREG_PRT15_DM0
.set Pin_IR_On__DM1, CYREG_PRT15_DM1
.set Pin_IR_On__DM2, CYREG_PRT15_DM2
.set Pin_IR_On__DR, CYREG_PRT15_DR
.set Pin_IR_On__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_IR_On__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_IR_On__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_IR_On__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_IR_On__MASK, 0x01
.set Pin_IR_On__PORT, 15
.set Pin_IR_On__PRT, CYREG_PRT15_PRT
.set Pin_IR_On__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_IR_On__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_IR_On__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_IR_On__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_IR_On__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_IR_On__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_IR_On__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_IR_On__PS, CYREG_PRT15_PS
.set Pin_IR_On__SHIFT, 0
.set Pin_IR_On__SLW, CYREG_PRT15_SLW

/* Pin_Led_1 */
.set Pin_Led_1__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Pin_Led_1__0__MASK, 0x08
.set Pin_Led_1__0__PC, CYREG_PRT0_PC3
.set Pin_Led_1__0__PORT, 0
.set Pin_Led_1__0__SHIFT, 3
.set Pin_Led_1__AG, CYREG_PRT0_AG
.set Pin_Led_1__AMUX, CYREG_PRT0_AMUX
.set Pin_Led_1__BIE, CYREG_PRT0_BIE
.set Pin_Led_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Led_1__BYP, CYREG_PRT0_BYP
.set Pin_Led_1__CTL, CYREG_PRT0_CTL
.set Pin_Led_1__DM0, CYREG_PRT0_DM0
.set Pin_Led_1__DM1, CYREG_PRT0_DM1
.set Pin_Led_1__DM2, CYREG_PRT0_DM2
.set Pin_Led_1__DR, CYREG_PRT0_DR
.set Pin_Led_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Led_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Led_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Led_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Led_1__MASK, 0x08
.set Pin_Led_1__PORT, 0
.set Pin_Led_1__PRT, CYREG_PRT0_PRT
.set Pin_Led_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Led_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Led_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Led_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Led_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Led_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Led_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Led_1__PS, CYREG_PRT0_PS
.set Pin_Led_1__SHIFT, 3
.set Pin_Led_1__SLW, CYREG_PRT0_SLW

/* Pin_Led_2 */
.set Pin_Led_2__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Pin_Led_2__0__MASK, 0x10
.set Pin_Led_2__0__PC, CYREG_PRT0_PC4
.set Pin_Led_2__0__PORT, 0
.set Pin_Led_2__0__SHIFT, 4
.set Pin_Led_2__AG, CYREG_PRT0_AG
.set Pin_Led_2__AMUX, CYREG_PRT0_AMUX
.set Pin_Led_2__BIE, CYREG_PRT0_BIE
.set Pin_Led_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Led_2__BYP, CYREG_PRT0_BYP
.set Pin_Led_2__CTL, CYREG_PRT0_CTL
.set Pin_Led_2__DM0, CYREG_PRT0_DM0
.set Pin_Led_2__DM1, CYREG_PRT0_DM1
.set Pin_Led_2__DM2, CYREG_PRT0_DM2
.set Pin_Led_2__DR, CYREG_PRT0_DR
.set Pin_Led_2__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Led_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Led_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Led_2__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Led_2__MASK, 0x10
.set Pin_Led_2__PORT, 0
.set Pin_Led_2__PRT, CYREG_PRT0_PRT
.set Pin_Led_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Led_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Led_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Led_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Led_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Led_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Led_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Led_2__PS, CYREG_PRT0_PS
.set Pin_Led_2__SHIFT, 4
.set Pin_Led_2__SLW, CYREG_PRT0_SLW

/* Pin_Led_3 */
.set Pin_Led_3__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Pin_Led_3__0__MASK, 0x20
.set Pin_Led_3__0__PC, CYREG_PRT0_PC5
.set Pin_Led_3__0__PORT, 0
.set Pin_Led_3__0__SHIFT, 5
.set Pin_Led_3__AG, CYREG_PRT0_AG
.set Pin_Led_3__AMUX, CYREG_PRT0_AMUX
.set Pin_Led_3__BIE, CYREG_PRT0_BIE
.set Pin_Led_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Led_3__BYP, CYREG_PRT0_BYP
.set Pin_Led_3__CTL, CYREG_PRT0_CTL
.set Pin_Led_3__DM0, CYREG_PRT0_DM0
.set Pin_Led_3__DM1, CYREG_PRT0_DM1
.set Pin_Led_3__DM2, CYREG_PRT0_DM2
.set Pin_Led_3__DR, CYREG_PRT0_DR
.set Pin_Led_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Led_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Led_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Led_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Led_3__MASK, 0x20
.set Pin_Led_3__PORT, 0
.set Pin_Led_3__PRT, CYREG_PRT0_PRT
.set Pin_Led_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Led_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Led_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Led_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Led_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Led_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Led_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Led_3__PS, CYREG_PRT0_PS
.set Pin_Led_3__SHIFT, 5
.set Pin_Led_3__SLW, CYREG_PRT0_SLW

/* Pin_Led_4 */
.set Pin_Led_4__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Pin_Led_4__0__MASK, 0x40
.set Pin_Led_4__0__PC, CYREG_PRT0_PC6
.set Pin_Led_4__0__PORT, 0
.set Pin_Led_4__0__SHIFT, 6
.set Pin_Led_4__AG, CYREG_PRT0_AG
.set Pin_Led_4__AMUX, CYREG_PRT0_AMUX
.set Pin_Led_4__BIE, CYREG_PRT0_BIE
.set Pin_Led_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Led_4__BYP, CYREG_PRT0_BYP
.set Pin_Led_4__CTL, CYREG_PRT0_CTL
.set Pin_Led_4__DM0, CYREG_PRT0_DM0
.set Pin_Led_4__DM1, CYREG_PRT0_DM1
.set Pin_Led_4__DM2, CYREG_PRT0_DM2
.set Pin_Led_4__DR, CYREG_PRT0_DR
.set Pin_Led_4__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Led_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Led_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Led_4__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Led_4__MASK, 0x40
.set Pin_Led_4__PORT, 0
.set Pin_Led_4__PRT, CYREG_PRT0_PRT
.set Pin_Led_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Led_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Led_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Led_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Led_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Led_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Led_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Led_4__PS, CYREG_PRT0_PS
.set Pin_Led_4__SHIFT, 6
.set Pin_Led_4__SLW, CYREG_PRT0_SLW

/* Pin_Led_5 */
.set Pin_Led_5__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Pin_Led_5__0__MASK, 0x80
.set Pin_Led_5__0__PC, CYREG_PRT0_PC7
.set Pin_Led_5__0__PORT, 0
.set Pin_Led_5__0__SHIFT, 7
.set Pin_Led_5__AG, CYREG_PRT0_AG
.set Pin_Led_5__AMUX, CYREG_PRT0_AMUX
.set Pin_Led_5__BIE, CYREG_PRT0_BIE
.set Pin_Led_5__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Led_5__BYP, CYREG_PRT0_BYP
.set Pin_Led_5__CTL, CYREG_PRT0_CTL
.set Pin_Led_5__DM0, CYREG_PRT0_DM0
.set Pin_Led_5__DM1, CYREG_PRT0_DM1
.set Pin_Led_5__DM2, CYREG_PRT0_DM2
.set Pin_Led_5__DR, CYREG_PRT0_DR
.set Pin_Led_5__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Led_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Led_5__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Led_5__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Led_5__MASK, 0x80
.set Pin_Led_5__PORT, 0
.set Pin_Led_5__PRT, CYREG_PRT0_PRT
.set Pin_Led_5__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Led_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Led_5__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Led_5__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Led_5__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Led_5__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Led_5__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Led_5__PS, CYREG_PRT0_PS
.set Pin_Led_5__SHIFT, 7
.set Pin_Led_5__SLW, CYREG_PRT0_SLW

/* Pin_PWM_1 */
.set Pin_PWM_1__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set Pin_PWM_1__0__MASK, 0x08
.set Pin_PWM_1__0__PC, CYREG_PRT12_PC3
.set Pin_PWM_1__0__PORT, 12
.set Pin_PWM_1__0__SHIFT, 3
.set Pin_PWM_1__AG, CYREG_PRT12_AG
.set Pin_PWM_1__BIE, CYREG_PRT12_BIE
.set Pin_PWM_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_PWM_1__BYP, CYREG_PRT12_BYP
.set Pin_PWM_1__DM0, CYREG_PRT12_DM0
.set Pin_PWM_1__DM1, CYREG_PRT12_DM1
.set Pin_PWM_1__DM2, CYREG_PRT12_DM2
.set Pin_PWM_1__DR, CYREG_PRT12_DR
.set Pin_PWM_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_PWM_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_PWM_1__MASK, 0x08
.set Pin_PWM_1__PORT, 12
.set Pin_PWM_1__PRT, CYREG_PRT12_PRT
.set Pin_PWM_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_PWM_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_PWM_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_PWM_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_PWM_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_PWM_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_PWM_1__PS, CYREG_PRT12_PS
.set Pin_PWM_1__SHIFT, 3
.set Pin_PWM_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_PWM_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_PWM_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_PWM_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_PWM_1__SLW, CYREG_PRT12_SLW

/* Pin_PWM_2 */
.set Pin_PWM_2__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set Pin_PWM_2__0__MASK, 0x80
.set Pin_PWM_2__0__PC, CYREG_PRT2_PC7
.set Pin_PWM_2__0__PORT, 2
.set Pin_PWM_2__0__SHIFT, 7
.set Pin_PWM_2__AG, CYREG_PRT2_AG
.set Pin_PWM_2__AMUX, CYREG_PRT2_AMUX
.set Pin_PWM_2__BIE, CYREG_PRT2_BIE
.set Pin_PWM_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_PWM_2__BYP, CYREG_PRT2_BYP
.set Pin_PWM_2__CTL, CYREG_PRT2_CTL
.set Pin_PWM_2__DM0, CYREG_PRT2_DM0
.set Pin_PWM_2__DM1, CYREG_PRT2_DM1
.set Pin_PWM_2__DM2, CYREG_PRT2_DM2
.set Pin_PWM_2__DR, CYREG_PRT2_DR
.set Pin_PWM_2__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_PWM_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_PWM_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_PWM_2__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_PWM_2__MASK, 0x80
.set Pin_PWM_2__PORT, 2
.set Pin_PWM_2__PRT, CYREG_PRT2_PRT
.set Pin_PWM_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_PWM_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_PWM_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_PWM_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_PWM_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_PWM_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_PWM_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_PWM_2__PS, CYREG_PRT2_PS
.set Pin_PWM_2__SHIFT, 7
.set Pin_PWM_2__SLW, CYREG_PRT2_SLW

/* isr_ADC_1 */
.set isr_ADC_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_ADC_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_ADC_1__INTC_MASK, 0x02
.set isr_ADC_1__INTC_NUMBER, 1
.set isr_ADC_1__INTC_PRIOR_NUM, 7
.set isr_ADC_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_ADC_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_ADC_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_btn_1 */
.set isr_btn_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_btn_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_btn_1__INTC_MASK, 0x10
.set isr_btn_1__INTC_NUMBER, 4
.set isr_btn_1__INTC_PRIOR_NUM, 7
.set isr_btn_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_btn_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_btn_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_btn_2 */
.set isr_btn_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_btn_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_btn_2__INTC_MASK, 0x20
.set isr_btn_2__INTC_NUMBER, 5
.set isr_btn_2__INTC_PRIOR_NUM, 7
.set isr_btn_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_btn_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_btn_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_btn_3 */
.set isr_btn_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_btn_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_btn_3__INTC_MASK, 0x40
.set isr_btn_3__INTC_NUMBER, 6
.set isr_btn_3__INTC_PRIOR_NUM, 7
.set isr_btn_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set isr_btn_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_btn_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set isr_btn_3_Pressed__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_btn_3_Pressed__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_btn_3_Pressed__INTC_MASK, 0x80
.set isr_btn_3_Pressed__INTC_NUMBER, 7
.set isr_btn_3_Pressed__INTC_PRIOR_NUM, 7
.set isr_btn_3_Pressed__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set isr_btn_3_Pressed__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_btn_3_Pressed__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_Motor_1 */
.set Pin_Motor_1__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set Pin_Motor_1__0__MASK, 0x10
.set Pin_Motor_1__0__PC, CYREG_PRT12_PC4
.set Pin_Motor_1__0__PORT, 12
.set Pin_Motor_1__0__SHIFT, 4
.set Pin_Motor_1__1__INTTYPE, CYREG_PICU12_INTTYPE5
.set Pin_Motor_1__1__MASK, 0x20
.set Pin_Motor_1__1__PC, CYREG_PRT12_PC5
.set Pin_Motor_1__1__PORT, 12
.set Pin_Motor_1__1__SHIFT, 5
.set Pin_Motor_1__AG, CYREG_PRT12_AG
.set Pin_Motor_1__BIE, CYREG_PRT12_BIE
.set Pin_Motor_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_Motor_1__BYP, CYREG_PRT12_BYP
.set Pin_Motor_1__DM0, CYREG_PRT12_DM0
.set Pin_Motor_1__DM1, CYREG_PRT12_DM1
.set Pin_Motor_1__DM2, CYREG_PRT12_DM2
.set Pin_Motor_1__DR, CYREG_PRT12_DR
.set Pin_Motor_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_Motor_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_Motor_1__MASK, 0x30
.set Pin_Motor_1__PORT, 12
.set Pin_Motor_1__PRT, CYREG_PRT12_PRT
.set Pin_Motor_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_Motor_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_Motor_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_Motor_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_Motor_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_Motor_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_Motor_1__PS, CYREG_PRT12_PS
.set Pin_Motor_1__SHIFT, 4
.set Pin_Motor_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_Motor_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_Motor_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_Motor_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_Motor_1__SLW, CYREG_PRT12_SLW

/* Pin_Motor_2 */
.set Pin_Motor_2__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Pin_Motor_2__0__MASK, 0x40
.set Pin_Motor_2__0__PC, CYREG_PRT12_PC6
.set Pin_Motor_2__0__PORT, 12
.set Pin_Motor_2__0__SHIFT, 6
.set Pin_Motor_2__1__INTTYPE, CYREG_PICU12_INTTYPE7
.set Pin_Motor_2__1__MASK, 0x80
.set Pin_Motor_2__1__PC, CYREG_PRT12_PC7
.set Pin_Motor_2__1__PORT, 12
.set Pin_Motor_2__1__SHIFT, 7
.set Pin_Motor_2__AG, CYREG_PRT12_AG
.set Pin_Motor_2__BIE, CYREG_PRT12_BIE
.set Pin_Motor_2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_Motor_2__BYP, CYREG_PRT12_BYP
.set Pin_Motor_2__DM0, CYREG_PRT12_DM0
.set Pin_Motor_2__DM1, CYREG_PRT12_DM1
.set Pin_Motor_2__DM2, CYREG_PRT12_DM2
.set Pin_Motor_2__DR, CYREG_PRT12_DR
.set Pin_Motor_2__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_Motor_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_Motor_2__MASK, 0xC0
.set Pin_Motor_2__PORT, 12
.set Pin_Motor_2__PRT, CYREG_PRT12_PRT
.set Pin_Motor_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_Motor_2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_Motor_2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_Motor_2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_Motor_2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_Motor_2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_Motor_2__PS, CYREG_PRT12_PS
.set Pin_Motor_2__SHIFT, 6
.set Pin_Motor_2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_Motor_2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_Motor_2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_Motor_2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_Motor_2__SLW, CYREG_PRT12_SLW

/* ADC_SAR_Seq_1 */
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B0_UDB02_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B0_UDB02_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B0_UDB02_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B0_UDB02_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B0_UDB02_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B0_UDB05_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B0_UDB06_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B0_UDB06_ST
.set ADC_SAR_Seq_1_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER, 0
.set ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_1_FinalBuf__PRIORITY, 2
.set ADC_SAR_Seq_1_FinalBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL, 0
.set ADC_SAR_Seq_1_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_SAR_Seq_1_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_SAR_Seq_1_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_Seq_1_IntClock__INDEX, 0x00
.set ADC_SAR_Seq_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_Seq_1_IntClock__PM_ACT_MSK, 0x01
.set ADC_SAR_Seq_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_Seq_1_IntClock__PM_STBY_MSK, 0x01
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_Seq_1_IRQ__INTC_MASK, 0x01
.set ADC_SAR_Seq_1_IRQ__INTC_NUMBER, 0
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_Seq_1_SAR_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1, CYREG_SAR1_WRK1
.set ADC_SAR_Seq_1_SAR_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set ADC_SAR_Seq_1_SAR_Bypass__0__MASK, 0x04
.set ADC_SAR_Seq_1_SAR_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC_SAR_Seq_1_SAR_Bypass__0__PORT, 0
.set ADC_SAR_Seq_1_SAR_Bypass__0__SHIFT, 2
.set ADC_SAR_Seq_1_SAR_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_Seq_1_SAR_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_Seq_1_SAR_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_Seq_1_SAR_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_Seq_1_SAR_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_Seq_1_SAR_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_Seq_1_SAR_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_Seq_1_SAR_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_Seq_1_SAR_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_Seq_1_SAR_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_Seq_1_SAR_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_Seq_1_SAR_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_SAR_Seq_1_SAR_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_Seq_1_SAR_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_Seq_1_SAR_Bypass__MASK, 0x04
.set ADC_SAR_Seq_1_SAR_Bypass__PORT, 0
.set ADC_SAR_Seq_1_SAR_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_Seq_1_SAR_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_Seq_1_SAR_Bypass__SHIFT, 2
.set ADC_SAR_Seq_1_SAR_Bypass__SLW, CYREG_PRT0_SLW
.set ADC_SAR_Seq_1_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER, 1
.set ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_1_TempBuf__PRIORITY, 2
.set ADC_SAR_Seq_1_TempBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_1_TempBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL, 1
.set ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL, 0

/* isr_UltraSoon */
.set isr_UltraSoon__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_UltraSoon__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_UltraSoon__INTC_MASK, 0x04
.set isr_UltraSoon__INTC_NUMBER, 2
.set isr_UltraSoon__INTC_PRIOR_NUM, 7
.set isr_UltraSoon__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_UltraSoon__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_UltraSoon__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set isr_UltraSoon_ToClose__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_UltraSoon_ToClose__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_UltraSoon_ToClose__INTC_MASK, 0x08
.set isr_UltraSoon_ToClose__INTC_NUMBER, 3
.set isr_UltraSoon_ToClose__INTC_PRIOR_NUM, 7
.set isr_UltraSoon_ToClose__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_UltraSoon_ToClose__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_UltraSoon_ToClose__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* timer_clock_2 */
.set timer_clock_2__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set timer_clock_2__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set timer_clock_2__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set timer_clock_2__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock_2__INDEX, 0x01
.set timer_clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock_2__PM_ACT_MSK, 0x02
.set timer_clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock_2__PM_STBY_MSK, 0x02

/* timer_clock_4 */
.set timer_clock_4__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set timer_clock_4__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set timer_clock_4__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set timer_clock_4__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock_4__INDEX, 0x03
.set timer_clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock_4__PM_ACT_MSK, 0x08
.set timer_clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock_4__PM_STBY_MSK, 0x08

/* timer_clock_5 */
.set timer_clock_5__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set timer_clock_5__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set timer_clock_5__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set timer_clock_5__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock_5__INDEX, 0x02
.set timer_clock_5__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock_5__PM_ACT_MSK, 0x04
.set timer_clock_5__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock_5__PM_STBY_MSK, 0x04

/* Pin_Ultrasoon_Echo_1 */
.set Pin_Ultrasoon_Echo_1__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set Pin_Ultrasoon_Echo_1__0__MASK, 0x02
.set Pin_Ultrasoon_Echo_1__0__PC, CYREG_IO_PC_PRT15_PC1
.set Pin_Ultrasoon_Echo_1__0__PORT, 15
.set Pin_Ultrasoon_Echo_1__0__SHIFT, 1
.set Pin_Ultrasoon_Echo_1__AG, CYREG_PRT15_AG
.set Pin_Ultrasoon_Echo_1__AMUX, CYREG_PRT15_AMUX
.set Pin_Ultrasoon_Echo_1__BIE, CYREG_PRT15_BIE
.set Pin_Ultrasoon_Echo_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_Ultrasoon_Echo_1__BYP, CYREG_PRT15_BYP
.set Pin_Ultrasoon_Echo_1__CTL, CYREG_PRT15_CTL
.set Pin_Ultrasoon_Echo_1__DM0, CYREG_PRT15_DM0
.set Pin_Ultrasoon_Echo_1__DM1, CYREG_PRT15_DM1
.set Pin_Ultrasoon_Echo_1__DM2, CYREG_PRT15_DM2
.set Pin_Ultrasoon_Echo_1__DR, CYREG_PRT15_DR
.set Pin_Ultrasoon_Echo_1__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_Ultrasoon_Echo_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_Ultrasoon_Echo_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_Ultrasoon_Echo_1__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_Ultrasoon_Echo_1__MASK, 0x02
.set Pin_Ultrasoon_Echo_1__PORT, 15
.set Pin_Ultrasoon_Echo_1__PRT, CYREG_PRT15_PRT
.set Pin_Ultrasoon_Echo_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_Ultrasoon_Echo_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_Ultrasoon_Echo_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_Ultrasoon_Echo_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_Ultrasoon_Echo_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_Ultrasoon_Echo_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_Ultrasoon_Echo_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_Ultrasoon_Echo_1__PS, CYREG_PRT15_PS
.set Pin_Ultrasoon_Echo_1__SHIFT, 1
.set Pin_Ultrasoon_Echo_1__SLW, CYREG_PRT15_SLW

/* Pin_Ultrasoon_Echo_2 */
.set Pin_Ultrasoon_Echo_2__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set Pin_Ultrasoon_Echo_2__0__MASK, 0x08
.set Pin_Ultrasoon_Echo_2__0__PC, CYREG_IO_PC_PRT15_PC3
.set Pin_Ultrasoon_Echo_2__0__PORT, 15
.set Pin_Ultrasoon_Echo_2__0__SHIFT, 3
.set Pin_Ultrasoon_Echo_2__AG, CYREG_PRT15_AG
.set Pin_Ultrasoon_Echo_2__AMUX, CYREG_PRT15_AMUX
.set Pin_Ultrasoon_Echo_2__BIE, CYREG_PRT15_BIE
.set Pin_Ultrasoon_Echo_2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_Ultrasoon_Echo_2__BYP, CYREG_PRT15_BYP
.set Pin_Ultrasoon_Echo_2__CTL, CYREG_PRT15_CTL
.set Pin_Ultrasoon_Echo_2__DM0, CYREG_PRT15_DM0
.set Pin_Ultrasoon_Echo_2__DM1, CYREG_PRT15_DM1
.set Pin_Ultrasoon_Echo_2__DM2, CYREG_PRT15_DM2
.set Pin_Ultrasoon_Echo_2__DR, CYREG_PRT15_DR
.set Pin_Ultrasoon_Echo_2__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_Ultrasoon_Echo_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_Ultrasoon_Echo_2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_Ultrasoon_Echo_2__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_Ultrasoon_Echo_2__MASK, 0x08
.set Pin_Ultrasoon_Echo_2__PORT, 15
.set Pin_Ultrasoon_Echo_2__PRT, CYREG_PRT15_PRT
.set Pin_Ultrasoon_Echo_2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_Ultrasoon_Echo_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_Ultrasoon_Echo_2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_Ultrasoon_Echo_2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_Ultrasoon_Echo_2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_Ultrasoon_Echo_2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_Ultrasoon_Echo_2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_Ultrasoon_Echo_2__PS, CYREG_PRT15_PS
.set Pin_Ultrasoon_Echo_2__SHIFT, 3
.set Pin_Ultrasoon_Echo_2__SLW, CYREG_PRT15_SLW

/* Pin_Ultrasoon_Echo_3 */
.set Pin_Ultrasoon_Echo_3__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Pin_Ultrasoon_Echo_3__0__MASK, 0x80
.set Pin_Ultrasoon_Echo_3__0__PC, CYREG_PRT1_PC7
.set Pin_Ultrasoon_Echo_3__0__PORT, 1
.set Pin_Ultrasoon_Echo_3__0__SHIFT, 7
.set Pin_Ultrasoon_Echo_3__AG, CYREG_PRT1_AG
.set Pin_Ultrasoon_Echo_3__AMUX, CYREG_PRT1_AMUX
.set Pin_Ultrasoon_Echo_3__BIE, CYREG_PRT1_BIE
.set Pin_Ultrasoon_Echo_3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_Ultrasoon_Echo_3__BYP, CYREG_PRT1_BYP
.set Pin_Ultrasoon_Echo_3__CTL, CYREG_PRT1_CTL
.set Pin_Ultrasoon_Echo_3__DM0, CYREG_PRT1_DM0
.set Pin_Ultrasoon_Echo_3__DM1, CYREG_PRT1_DM1
.set Pin_Ultrasoon_Echo_3__DM2, CYREG_PRT1_DM2
.set Pin_Ultrasoon_Echo_3__DR, CYREG_PRT1_DR
.set Pin_Ultrasoon_Echo_3__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_Ultrasoon_Echo_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_Ultrasoon_Echo_3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_Ultrasoon_Echo_3__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_Ultrasoon_Echo_3__MASK, 0x80
.set Pin_Ultrasoon_Echo_3__PORT, 1
.set Pin_Ultrasoon_Echo_3__PRT, CYREG_PRT1_PRT
.set Pin_Ultrasoon_Echo_3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_Ultrasoon_Echo_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_Ultrasoon_Echo_3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_Ultrasoon_Echo_3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_Ultrasoon_Echo_3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_Ultrasoon_Echo_3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_Ultrasoon_Echo_3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_Ultrasoon_Echo_3__PS, CYREG_PRT1_PS
.set Pin_Ultrasoon_Echo_3__SHIFT, 7
.set Pin_Ultrasoon_Echo_3__SLW, CYREG_PRT1_SLW

/* Pin_Ultrasoon_Trigger */
.set Pin_Ultrasoon_Trigger__0__AG, CYREG_PRT15_AG
.set Pin_Ultrasoon_Trigger__0__AMUX, CYREG_PRT15_AMUX
.set Pin_Ultrasoon_Trigger__0__BIE, CYREG_PRT15_BIE
.set Pin_Ultrasoon_Trigger__0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_Ultrasoon_Trigger__0__BYP, CYREG_PRT15_BYP
.set Pin_Ultrasoon_Trigger__0__CTL, CYREG_PRT15_CTL
.set Pin_Ultrasoon_Trigger__0__DM0, CYREG_PRT15_DM0
.set Pin_Ultrasoon_Trigger__0__DM1, CYREG_PRT15_DM1
.set Pin_Ultrasoon_Trigger__0__DM2, CYREG_PRT15_DM2
.set Pin_Ultrasoon_Trigger__0__DR, CYREG_PRT15_DR
.set Pin_Ultrasoon_Trigger__0__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_Ultrasoon_Trigger__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set Pin_Ultrasoon_Trigger__0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_Ultrasoon_Trigger__0__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_Ultrasoon_Trigger__0__MASK, 0x04
.set Pin_Ultrasoon_Trigger__0__PC, CYREG_IO_PC_PRT15_PC2
.set Pin_Ultrasoon_Trigger__0__PORT, 15
.set Pin_Ultrasoon_Trigger__0__PRT, CYREG_PRT15_PRT
.set Pin_Ultrasoon_Trigger__0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_Ultrasoon_Trigger__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_Ultrasoon_Trigger__0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_Ultrasoon_Trigger__0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_Ultrasoon_Trigger__0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_Ultrasoon_Trigger__0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_Ultrasoon_Trigger__0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_Ultrasoon_Trigger__0__PS, CYREG_PRT15_PS
.set Pin_Ultrasoon_Trigger__0__SHIFT, 2
.set Pin_Ultrasoon_Trigger__0__SLW, CYREG_PRT15_SLW
.set Pin_Ultrasoon_Trigger__1__AG, CYREG_PRT15_AG
.set Pin_Ultrasoon_Trigger__1__AMUX, CYREG_PRT15_AMUX
.set Pin_Ultrasoon_Trigger__1__BIE, CYREG_PRT15_BIE
.set Pin_Ultrasoon_Trigger__1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_Ultrasoon_Trigger__1__BYP, CYREG_PRT15_BYP
.set Pin_Ultrasoon_Trigger__1__CTL, CYREG_PRT15_CTL
.set Pin_Ultrasoon_Trigger__1__DM0, CYREG_PRT15_DM0
.set Pin_Ultrasoon_Trigger__1__DM1, CYREG_PRT15_DM1
.set Pin_Ultrasoon_Trigger__1__DM2, CYREG_PRT15_DM2
.set Pin_Ultrasoon_Trigger__1__DR, CYREG_PRT15_DR
.set Pin_Ultrasoon_Trigger__1__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_Ultrasoon_Trigger__1__INTTYPE, CYREG_PICU15_INTTYPE4
.set Pin_Ultrasoon_Trigger__1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_Ultrasoon_Trigger__1__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_Ultrasoon_Trigger__1__MASK, 0x10
.set Pin_Ultrasoon_Trigger__1__PC, CYREG_IO_PC_PRT15_PC4
.set Pin_Ultrasoon_Trigger__1__PORT, 15
.set Pin_Ultrasoon_Trigger__1__PRT, CYREG_PRT15_PRT
.set Pin_Ultrasoon_Trigger__1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_Ultrasoon_Trigger__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_Ultrasoon_Trigger__1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_Ultrasoon_Trigger__1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_Ultrasoon_Trigger__1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_Ultrasoon_Trigger__1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_Ultrasoon_Trigger__1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_Ultrasoon_Trigger__1__PS, CYREG_PRT15_PS
.set Pin_Ultrasoon_Trigger__1__SHIFT, 4
.set Pin_Ultrasoon_Trigger__1__SLW, CYREG_PRT15_SLW
.set Pin_Ultrasoon_Trigger__2__AG, CYREG_PRT1_AG
.set Pin_Ultrasoon_Trigger__2__AMUX, CYREG_PRT1_AMUX
.set Pin_Ultrasoon_Trigger__2__BIE, CYREG_PRT1_BIE
.set Pin_Ultrasoon_Trigger__2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_Ultrasoon_Trigger__2__BYP, CYREG_PRT1_BYP
.set Pin_Ultrasoon_Trigger__2__CTL, CYREG_PRT1_CTL
.set Pin_Ultrasoon_Trigger__2__DM0, CYREG_PRT1_DM0
.set Pin_Ultrasoon_Trigger__2__DM1, CYREG_PRT1_DM1
.set Pin_Ultrasoon_Trigger__2__DM2, CYREG_PRT1_DM2
.set Pin_Ultrasoon_Trigger__2__DR, CYREG_PRT1_DR
.set Pin_Ultrasoon_Trigger__2__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_Ultrasoon_Trigger__2__INTTYPE, CYREG_PICU1_INTTYPE6
.set Pin_Ultrasoon_Trigger__2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_Ultrasoon_Trigger__2__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_Ultrasoon_Trigger__2__MASK, 0x40
.set Pin_Ultrasoon_Trigger__2__PC, CYREG_PRT1_PC6
.set Pin_Ultrasoon_Trigger__2__PORT, 1
.set Pin_Ultrasoon_Trigger__2__PRT, CYREG_PRT1_PRT
.set Pin_Ultrasoon_Trigger__2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_Ultrasoon_Trigger__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_Ultrasoon_Trigger__2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_Ultrasoon_Trigger__2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_Ultrasoon_Trigger__2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_Ultrasoon_Trigger__2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_Ultrasoon_Trigger__2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_Ultrasoon_Trigger__2__PS, CYREG_PRT1_PS
.set Pin_Ultrasoon_Trigger__2__SHIFT, 6
.set Pin_Ultrasoon_Trigger__2__SLW, CYREG_PRT1_SLW

/* Status_Reg_UltraSoon_1 */
.set Status_Reg_UltraSoon_1_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_UltraSoon_1_sts_sts_reg__0__POS, 0
.set Status_Reg_UltraSoon_1_sts_sts_reg__1__MASK, 0x02
.set Status_Reg_UltraSoon_1_sts_sts_reg__1__POS, 1
.set Status_Reg_UltraSoon_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Status_Reg_UltraSoon_1_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set Status_Reg_UltraSoon_1_sts_sts_reg__2__MASK, 0x04
.set Status_Reg_UltraSoon_1_sts_sts_reg__2__POS, 2
.set Status_Reg_UltraSoon_1_sts_sts_reg__3__MASK, 0x08
.set Status_Reg_UltraSoon_1_sts_sts_reg__3__POS, 3
.set Status_Reg_UltraSoon_1_sts_sts_reg__4__MASK, 0x10
.set Status_Reg_UltraSoon_1_sts_sts_reg__4__POS, 4
.set Status_Reg_UltraSoon_1_sts_sts_reg__5__MASK, 0x20
.set Status_Reg_UltraSoon_1_sts_sts_reg__5__POS, 5
.set Status_Reg_UltraSoon_1_sts_sts_reg__6__MASK, 0x40
.set Status_Reg_UltraSoon_1_sts_sts_reg__6__POS, 6
.set Status_Reg_UltraSoon_1_sts_sts_reg__7__MASK, 0x80
.set Status_Reg_UltraSoon_1_sts_sts_reg__7__POS, 7
.set Status_Reg_UltraSoon_1_sts_sts_reg__MASK, 0xFF
.set Status_Reg_UltraSoon_1_sts_sts_reg__MASK_REG, CYREG_B1_UDB08_MSK
.set Status_Reg_UltraSoon_1_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Status_Reg_UltraSoon_1_sts_sts_reg__STATUS_REG, CYREG_B1_UDB08_ST

/* Status_Reg_UltraSoon_2 */
.set Status_Reg_UltraSoon_2_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_UltraSoon_2_sts_sts_reg__0__POS, 0
.set Status_Reg_UltraSoon_2_sts_sts_reg__1__MASK, 0x02
.set Status_Reg_UltraSoon_2_sts_sts_reg__1__POS, 1
.set Status_Reg_UltraSoon_2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Status_Reg_UltraSoon_2_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set Status_Reg_UltraSoon_2_sts_sts_reg__2__MASK, 0x04
.set Status_Reg_UltraSoon_2_sts_sts_reg__2__POS, 2
.set Status_Reg_UltraSoon_2_sts_sts_reg__3__MASK, 0x08
.set Status_Reg_UltraSoon_2_sts_sts_reg__3__POS, 3
.set Status_Reg_UltraSoon_2_sts_sts_reg__4__MASK, 0x10
.set Status_Reg_UltraSoon_2_sts_sts_reg__4__POS, 4
.set Status_Reg_UltraSoon_2_sts_sts_reg__5__MASK, 0x20
.set Status_Reg_UltraSoon_2_sts_sts_reg__5__POS, 5
.set Status_Reg_UltraSoon_2_sts_sts_reg__6__MASK, 0x40
.set Status_Reg_UltraSoon_2_sts_sts_reg__6__POS, 6
.set Status_Reg_UltraSoon_2_sts_sts_reg__7__MASK, 0x80
.set Status_Reg_UltraSoon_2_sts_sts_reg__7__POS, 7
.set Status_Reg_UltraSoon_2_sts_sts_reg__MASK, 0xFF
.set Status_Reg_UltraSoon_2_sts_sts_reg__MASK_REG, CYREG_B0_UDB14_MSK
.set Status_Reg_UltraSoon_2_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Status_Reg_UltraSoon_2_sts_sts_reg__STATUS_REG, CYREG_B0_UDB14_ST

/* Status_Reg_UltraSoon_3 */
.set Status_Reg_UltraSoon_3_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_UltraSoon_3_sts_sts_reg__0__POS, 0
.set Status_Reg_UltraSoon_3_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Status_Reg_UltraSoon_3_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Status_Reg_UltraSoon_3_sts_sts_reg__MASK, 0x01
.set Status_Reg_UltraSoon_3_sts_sts_reg__MASK_REG, CYREG_B1_UDB07_MSK
.set Status_Reg_UltraSoon_3_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Status_Reg_UltraSoon_3_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Status_Reg_UltraSoon_3_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Status_Reg_UltraSoon_3_sts_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set Status_Reg_UltraSoon_3_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set Status_Reg_UltraSoon_3_sts_sts_reg__STATUS_REG, CYREG_B1_UDB07_ST

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x000080FF
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
