// Seed: 4099441724
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    input  uwire id_2,
    input  wor   id_3
);
  wor id_5 = 1'b0;
  assign id_1 = id_5 == 1;
  module_2(
      id_5, id_5, id_5, id_5, id_5, id_5
  );
endmodule
module module_1 (
    inout  logic id_0,
    output wand  id_1,
    input  uwire id_2,
    output logic id_3,
    output wand  id_4
);
  always id_3 <= id_0;
  module_0(
      id_2, id_4, id_2, id_2
  );
  wire id_6, id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_5;
  assign id_3 = (id_1);
  wire id_7;
endmodule
