

================================================================
== Vivado HLS Report for 'Loop_5_proc'
================================================================
* Date:           Fri Feb  3 01:26:30 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.032 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      459|      459| 1.836 us | 1.836 us |  459|  459|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      457|      457|         3|          1|          1|   456|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     157|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|      66|    -|
|Register             |        -|      -|       31|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|       31|     223|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i0_fu_115_p2                      |     +    |      0|  0|   9|           9|           1|
    |tmp3_V_1_fu_194_p2                |     +    |      0|  0|   8|           8|           8|
    |and_ln415_257_fu_184_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln779_257_fu_288_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln781_257_fu_302_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1235_fu_332_p2          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |carry_17_fu_214_p2                |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_326_p2                |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_350_p2               |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_fu_254_p2         |   icmp   |      0|  0|  13|          14|           2|
    |Range1_all_zeros_fu_260_p2        |   icmp   |      0|  0|  13|          14|           1|
    |Range2_all_ones_fu_238_p2         |   icmp   |      0|  0|  13|          13|           2|
    |icmp_ln112_fu_109_p2              |   icmp   |      0|  0|  13|           9|           7|
    |r_fu_156_p2                       |   icmp   |      0|  0|  13|           9|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2218_fu_366_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2286_fu_362_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_356_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_162_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln785_257_fu_314_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_338_p2                |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_fu_294_p3            |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_266_p3           |  select  |      0|  0|   2|           1|           1|
    |select_ln340_257_fu_371_p3        |  select  |      0|  0|   8|           1|           7|
    |select_ln388_257_fu_377_p3        |  select  |      0|  0|   9|           1|           9|
    |tracks_stream_0_V_V_din           |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_fu_208_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_282_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_1242_fu_308_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_1243_fu_320_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_344_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 157|         105|          77|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |i010_0_i_reg_98            |   9|          2|    9|         18|
    |tracks_stream_0_V_V_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  66|         14|   14|         30|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |and_ln781_257_reg_412             |  1|   0|    1|          0|
    |and_ln786_1235_reg_422            |  1|   0|    1|          0|
    |ap_CS_fsm                         |  3|   0|    3|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |i010_0_i_reg_98                   |  9|   0|    9|          0|
    |icmp_ln112_reg_392                |  1|   0|    1|          0|
    |icmp_ln112_reg_392_pp0_iter1_reg  |  1|   0|    1|          0|
    |or_ln340_reg_432                  |  1|   0|    1|          0|
    |tmp3_V_1_reg_406                  |  8|   0|    8|          0|
    |underflow_reg_427                 |  1|   0|    1|          0|
    |xor_ln785_1243_reg_417            |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 31|   0|   31|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |     Loop_5_proc     | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |     Loop_5_proc     | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |     Loop_5_proc     | return value |
|ap_done                     | out |    1| ap_ctrl_hs |     Loop_5_proc     | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |     Loop_5_proc     | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |     Loop_5_proc     | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |     Loop_5_proc     | return value |
|tracks_stream_0_V_V_din     | out |    8|   ap_fifo  | tracks_stream_0_V_V |    pointer   |
|tracks_stream_0_V_V_full_n  |  in |    1|   ap_fifo  | tracks_stream_0_V_V |    pointer   |
|tracks_stream_0_V_V_write   | out |    1|   ap_fifo  | tracks_stream_0_V_V |    pointer   |
|tracks_buf_V_address0       | out |    9|  ap_memory |     tracks_buf_V    |     array    |
|tracks_buf_V_ce0            | out |    1|  ap_memory |     tracks_buf_V    |     array    |
|tracks_buf_V_q0             |  in |   32|  ap_memory |     tracks_buf_V    |     array    |
+----------------------------+-----+-----+------------+---------------------+--------------+

