

================================================================
== Vivado HLS Report for 'hls_real2xfft_window_fn'
================================================================
* Date:           Fri Jul  8 12:12:29 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        fe_vhls_prj
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.95|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+-------------+
    |  Latency  |  Interval |   Pipeline  |
    | min | max | min | max |     Type    |
    +-----+-----+-----+-----+-------------+
    |  514|  515|  512|  512| loop rewind |
    +-----+-----+-----+-----+-------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- apply_win_fn  |  514|  514|         4|          1|          1|   512|    yes   |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i16* %outdata_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str129, [1 x i8]* @p_str130, [1 x i8]* @p_str131, [1 x i8]* @p_str132)

ST_1: stg_7 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i16* %outdata_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str125, [1 x i8]* @p_str126, [1 x i8]* @p_str127, [1 x i8]* @p_str128)

ST_1: stg_8 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i16* %indata_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str121, [1 x i8]* @p_str122, [1 x i8]* @p_str123, [1 x i8]* @p_str124)

ST_1: stg_9 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i16* %indata_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str117, [1 x i8]* @p_str118, [1 x i8]* @p_str119, [1 x i8]* @p_str120)

ST_1: stg_10 [1/1] 1.57ns
:4  br label %1


 <State 2>: 3.95ns
ST_2: i9 [1/1] 0.00ns
:0  %i9 = phi i10 [ 0, %0 ], [ %tmp_2, %1 ], [ 0, %2 ]

ST_2: i9_cast [1/1] 0.00ns
:1  %i9_cast = zext i10 %i9 to i11

ST_2: tmp_1 [1/1] 0.00ns
:6  %tmp_1 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i9, i32 1, i32 9)

ST_2: newIndex1 [1/1] 0.00ns
:7  %newIndex1 = zext i9 %tmp_1 to i64

ST_2: coeff_tab1_0_addr [1/1] 0.00ns
:8  %coeff_tab1_0_addr = getelementptr [512 x i15]* @coeff_tab1_0, i64 0, i64 %newIndex1

ST_2: coeff_tab1_0_load [2/2] 2.39ns
:9  %coeff_tab1_0_load = load i15* %coeff_tab1_0_addr, align 2

ST_2: coeff_tab1_1_addr [1/1] 0.00ns
:17  %coeff_tab1_1_addr = getelementptr [512 x i15]* @coeff_tab1_1, i64 0, i64 %newIndex1

ST_2: coeff_tab1_1_load [2/2] 2.39ns
:18  %coeff_tab1_1_load = load i15* %coeff_tab1_1_addr, align 2

ST_2: i_1_1 [1/1] 1.84ns
:25  %i_1_1 = add i11 2, %i9_cast

ST_2: tmp_2 [1/1] 0.00ns
:26  %tmp_2 = trunc i11 %i_1_1 to i10

ST_2: exitcond [1/1] 2.11ns
:27  %exitcond = icmp eq i11 %i_1_1, -1024

ST_2: stg_22 [1/1] 0.00ns
:28  br i1 %exitcond, label %2, label %1

ST_2: stg_23 [1/1] 0.00ns
:1  br label %1


 <State 3>: 3.44ns
ST_3: coeff_tab1_0_load [1/2] 2.39ns
:9  %coeff_tab1_0_load = load i15* %coeff_tab1_0_addr, align 2

ST_3: OP1_V_cast [1/1] 0.00ns
:10  %OP1_V_cast = zext i15 %coeff_tab1_0_load to i31

ST_3: indata_0_V_read [1/1] 1.00ns
:11  %indata_0_V_read = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %indata_0_V)

ST_3: OP2_V_cast [1/1] 0.00ns
:12  %OP2_V_cast = sext i16 %indata_0_V_read to i31

ST_3: p_Val2_s [3/3] 1.05ns
:13  %p_Val2_s = mul i31 %OP2_V_cast, %OP1_V_cast

ST_3: coeff_tab1_1_load [1/2] 2.39ns
:18  %coeff_tab1_1_load = load i15* %coeff_tab1_1_addr, align 2

ST_3: OP1_V_1_cast [1/1] 0.00ns
:19  %OP1_V_1_cast = zext i15 %coeff_tab1_1_load to i31

ST_3: indata_1_V_read [1/1] 1.00ns
:20  %indata_1_V_read = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %indata_1_V)

ST_3: OP2_V_1_cast [1/1] 0.00ns
:21  %OP2_V_1_cast = sext i16 %indata_1_V_read to i31

ST_3: p_Val2_1 [3/3] 1.05ns
:22  %p_Val2_1 = mul i31 %OP2_V_1_cast, %OP1_V_1_cast


 <State 4>: 1.05ns
ST_4: p_Val2_s [2/3] 1.05ns
:13  %p_Val2_s = mul i31 %OP2_V_cast, %OP1_V_cast

ST_4: p_Val2_1 [2/3] 1.05ns
:22  %p_Val2_1 = mul i31 %OP2_V_1_cast, %OP1_V_1_cast


 <State 5>: 1.00ns
ST_5: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_5: stg_37 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind

ST_5: tmp [1/1] 0.00ns
:4  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4)

ST_5: stg_39 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: p_Val2_s [1/3] 0.00ns
:13  %p_Val2_s = mul i31 %OP2_V_cast, %OP1_V_cast

ST_5: tmp_3 [1/1] 0.00ns
:14  %tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %p_Val2_s, i32 15, i32 30)

ST_5: stg_42 [1/1] 1.00ns
:15  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %outdata_0_V, i16 %tmp_3)

ST_5: empty_7 [1/1] 0.00ns
:16  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp)

ST_5: p_Val2_1 [1/3] 0.00ns
:22  %p_Val2_1 = mul i31 %OP2_V_1_cast, %OP1_V_1_cast

ST_5: tmp_3_1 [1/1] 0.00ns
:23  %tmp_3_1 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %p_Val2_1, i32 15, i32 30)

ST_5: stg_46 [1/1] 1.00ns
:24  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %outdata_1_V, i16 %tmp_3_1)

ST_5: stg_47 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Return()



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
