Info Session started: Sat Nov 11 20:07:28 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VSADD-VV-SEW16_LMUL1.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vx
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VSADD-VV-SEW16_LMUL1.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VSADD-VV-SEW16_LMUL1.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VSADD-VV-SEW16_LMUL1.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:07:28 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VSADD-VV-SEW16_LMUL1.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003f04 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000eac 0x00000eac R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001f04 0x00001f04 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002a00
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80002e00
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VSADD-VV-SEW16_LMUL1.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002a00 size 1024 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002a00
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80002e00
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002a00 bytes 2 0x9f16
Info (ICV_FN) Finishing coverage at 0x80000e90
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VSADD-VV-SEW16_LMUL1.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vx
Info   Threshold             : 1
Info   Instructions counted  : 32
Info   Unique instructions   : 1/32 :   3.12%
Info   Coverage points hit   : 96/2910 :   3.30%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
9b709f16
c8f48000
62bfd5fd
b1c98000
04664262
e31ffa64
c737ad3a
e54c8c1e
b1c98000
80004262
c1f57fff
e7851f73
aa56a79e
7ca660db
0692dadf
2c63c847
c737ad3a
e54ca79e
7ca68000
61f2ecf9
2c63c847
fbba7ae7
195b62bf
f600a3d1
61f2ecf9
7fff3bba
32f5a326
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
281d432e
f6007fff
34b80fd4
3aef5ff4
34267ad9
681454c0
67dd3492
b02d663e
2ab8b3a5
34267ad9
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
80005803
80002b73
d480de8b
26cbdb2d
ed94bf25
50bbc946
fffa7ca1
99f77fff
18fcdb2d
37bfbf25
c83bc946
d1bc7dd8
a9687fff
62f6cb6d
5b086787
3874f8a5
fffa7ca1
99f77fff
80002757
0c5e8000
3874f8a5
6075c1a2
951e8621
4ff09378
5b088000
3874f8a5
7fffc1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
7fffba47
f5938000
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
eb224c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
fdf4848f
b24bcd04
9b1a8042
da4c8000
426b8dfb
e0e98000
f6329727
d71be156
80008000
80008000
1cb78000
23549727
d71b467e
4bfb003d
86b081d4
f22b6484
f6329727
73b3467e
69e5003d
7fffe193
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
7fffe193
d2ab8211
8000e658
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
0cc97fff
a0793d40
169dbce8
05252532
a2167b52
9fcbe57f
e92f674b
97056592
5238fac4
a2167b52
9fcbe57f
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
ea35fe19
527e81e3
79e910dd
800012a7
da0d8000
7fff8000
2e92a6e5
3cb38000
7fff92c0
7fffa490
d063f124
2e9281e3
3cb38000
7fff93b3
7fff5d71
d063658c
47c6f638
c3a22eae
4ed86866
7fffa490
d063f124
e95c7fff
6ca65bc4
4ed86866
e6b6a11c
4daa96d5
d7a568f0
c3a22eae
4ed824e6
127a7fff
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
358e0982
34608000
66652ebf
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
3e0adfe1
3be0154f
69150191
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
dbee5e94
982bc336
65e3c70c
7fffa158
7fff23d8
dbee5e94
982b7fff
65e321ca
fe0e8a42
1c2e3902
700a7fff
d9d07fff
800021ca
fe0e8a42
1c2e3902
80007fff
63b91dcd
04b11e73
355e64a2
1c2e3902
80007fff
63b91dcd
7fffab1b
355e64a2
95a74545
8b4ecba8
cd1b37e5
7fffab1b
686a3c40
3a0f7fff
8b4ecba8
cd1b37e5
4f031546
918f472f
ac98e804
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 922
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.04 seconds
Info   System time           : 0.01 seconds
Info   Elapsed time          : 0.05 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:07:29 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:07:29 2023

