

================================================================
== Vitis HLS Report for 'load_buffer_tile_c2'
================================================================
* Date:           Wed Nov  1 03:32:21 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4710|     4710|  47.100 us|  47.100 us|  4710|  4710|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_1, i32 %input_fm_buffer_1"   --->   Operation 5 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_2, i32 %weights_buffer_0_0_0"   --->   Operation 6 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_1, i32 %input_fm_buffer_1"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_2, i32 %weights_buffer_0_0_0"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.81>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%tn0_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %tn0"   --->   Operation 9 'read' 'tn0_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%ty0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ty0"   --->   Operation 10 'read' 'ty0_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%tx0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tx0"   --->   Operation 11 'read' 'tx0_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights"   --->   Operation 12 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%input_fm_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_fm"   --->   Operation 13 'read' 'input_fm_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.76ns)   --->   "%xClamped = add i8 %tx0_read, i8 1"   --->   Operation 14 'add' 'xClamped' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 15 [1/1] (0.76ns)   --->   "%xClamped_1 = add i8 %tx0_read, i8 2"   --->   Operation 15 'add' 'xClamped_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (0.76ns)   --->   "%xClamped_2 = add i8 %tx0_read, i8 3"   --->   Operation 16 'add' 'xClamped_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.76ns)   --->   "%xClamped_3 = add i8 %tx0_read, i8 4"   --->   Operation 17 'add' 'xClamped_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.76ns)   --->   "%xClamped_4 = add i8 %tx0_read, i8 5"   --->   Operation 18 'add' 'xClamped_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.76ns)   --->   "%xClamped_5 = add i8 %tx0_read, i8 6"   --->   Operation 19 'add' 'xClamped_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.76ns)   --->   "%xClamped_6 = add i8 %tx0_read, i8 7"   --->   Operation 20 'add' 'xClamped_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.76ns)   --->   "%xClamped_7 = add i8 %tx0_read, i8 8"   --->   Operation 21 'add' 'xClamped_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.76ns)   --->   "%xClamped_8 = add i8 %tx0_read, i8 9"   --->   Operation 22 'add' 'xClamped_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.76ns)   --->   "%xClamped_9 = add i8 %tx0_read, i8 10"   --->   Operation 23 'add' 'xClamped_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.76ns)   --->   "%xClamped_10 = add i8 %tx0_read, i8 11"   --->   Operation 24 'add' 'xClamped_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.76ns)   --->   "%xClamped_11 = add i8 %tx0_read, i8 12"   --->   Operation 25 'add' 'xClamped_11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.76ns)   --->   "%xClamped_12 = add i8 %tx0_read, i8 13"   --->   Operation 26 'add' 'xClamped_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.76ns)   --->   "%xClamped_13 = add i8 %tx0_read, i8 14"   --->   Operation 27 'add' 'xClamped_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.76ns)   --->   "%xClamped_14 = add i8 %tx0_read, i8 15"   --->   Operation 28 'add' 'xClamped_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.76ns)   --->   "%xClamped_15 = add i8 %tx0_read, i8 16"   --->   Operation 29 'add' 'xClamped_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.76ns)   --->   "%yClamped = add i8 %ty0_read, i8 1"   --->   Operation 30 'add' 'yClamped' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.76ns)   --->   "%yClamped_1 = add i8 %ty0_read, i8 2"   --->   Operation 31 'add' 'yClamped_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.76ns)   --->   "%yClamped_2 = add i8 %ty0_read, i8 3"   --->   Operation 32 'add' 'yClamped_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.76ns)   --->   "%yClamped_3 = add i8 %ty0_read, i8 4"   --->   Operation 33 'add' 'yClamped_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.76ns)   --->   "%yClamped_4 = add i8 %ty0_read, i8 5"   --->   Operation 34 'add' 'yClamped_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.76ns)   --->   "%yClamped_5 = add i8 %ty0_read, i8 6"   --->   Operation 35 'add' 'yClamped_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.76ns)   --->   "%yClamped_6 = add i8 %ty0_read, i8 7"   --->   Operation 36 'add' 'yClamped_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.76ns)   --->   "%yClamped_7 = add i8 %ty0_read, i8 8"   --->   Operation 37 'add' 'yClamped_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.76ns)   --->   "%yClamped_8 = add i8 %ty0_read, i8 9"   --->   Operation 38 'add' 'yClamped_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.76ns)   --->   "%yClamped_9 = add i8 %ty0_read, i8 10"   --->   Operation 39 'add' 'yClamped_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.76ns)   --->   "%yClamped_10 = add i8 %ty0_read, i8 11"   --->   Operation 40 'add' 'yClamped_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.76ns)   --->   "%yClamped_11 = add i8 %ty0_read, i8 12"   --->   Operation 41 'add' 'yClamped_11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.76ns)   --->   "%yClamped_12 = add i8 %ty0_read, i8 13"   --->   Operation 42 'add' 'yClamped_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.76ns)   --->   "%yClamped_13 = add i8 %ty0_read, i8 14"   --->   Operation 43 'add' 'yClamped_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.76ns)   --->   "%yClamped_14 = add i8 %ty0_read, i8 15"   --->   Operation 44 'add' 'yClamped_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.76ns)   --->   "%yClamped_15 = add i8 %ty0_read, i8 16"   --->   Operation 45 'add' 'yClamped_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1, i6 %tn0_read, i64 %input_fm_read, i8 %ty0_read, i8 %tx0_read, i32 %output_r, i8 %xClamped, i8 %xClamped_1, i8 %xClamped_2, i8 %xClamped_3, i8 %xClamped_4, i8 %xClamped_5, i8 %xClamped_6, i8 %xClamped_7, i8 %xClamped_8, i8 %xClamped_9, i8 %xClamped_10, i8 %xClamped_11, i8 %xClamped_12, i8 %xClamped_13, i8 %xClamped_14, i8 %xClamped_15, i8 %yClamped, i8 %yClamped_1, i8 %yClamped_2, i8 %yClamped_3, i8 %yClamped_4, i8 %yClamped_5, i8 %yClamped_6, i8 %yClamped_7, i8 %yClamped_8, i8 %yClamped_9, i8 %yClamped_10, i8 %yClamped_11, i8 %yClamped_12, i8 %yClamped_13, i8 %yClamped_14, i8 %yClamped_15, i32 %input_fm_buffer_1"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [2/2] (0.81ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4, i6 %tn0_read, i64 %conv2_weights_read, i32 %params, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %params, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_25, void @empty_6, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_26, void @empty_6, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1, i6 %tn0_read, i64 %input_fm_read, i8 %ty0_read, i8 %tx0_read, i32 %output_r, i8 %xClamped, i8 %xClamped_1, i8 %xClamped_2, i8 %xClamped_3, i8 %xClamped_4, i8 %xClamped_5, i8 %xClamped_6, i8 %xClamped_7, i8 %xClamped_8, i8 %xClamped_9, i8 %xClamped_10, i8 %xClamped_11, i8 %xClamped_12, i8 %xClamped_13, i8 %xClamped_14, i8 %xClamped_15, i8 %yClamped, i8 %yClamped_1, i8 %yClamped_2, i8 %yClamped_3, i8 %yClamped_4, i8 %yClamped_5, i8 %yClamped_6, i8 %yClamped_7, i8 %yClamped_8, i8 %yClamped_9, i8 %yClamped_10, i8 %yClamped_11, i8 %yClamped_12, i8 %yClamped_13, i8 %yClamped_14, i8 %yClamped_15, i32 %input_fm_buffer_1"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4, i6 %tn0_read, i64 %conv2_weights_read, i32 %params, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln132 = ret" [src/conv2.cpp:132]   --->   Operation 52 'ret' 'ret_ln132' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.819ns
The critical path consists of the following:
	wire read operation ('tn0_read') on port 'tn0' [17]  (0.000 ns)
	'call' operation ('call_ln0') to 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4' [59]  (0.819 ns)

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
