/*
 * Generated by Bluespec Compiler (build 399b09c)
 * 
 * On Mon Apr  5 19:20:02 BST 2021
 * 
 */
#include "bluesim_primitives.h"
#include "mkZipReduceUnit.h"


/* String declarations */
static std::string const __str_literal_2("ADD CMD: %h %h", 14u);
static std::string const __str_literal_3("Acc result: %d:%d %h", 20u);
static std::string const __str_literal_4("Acc result: STATE_COMPLETE!", 27u);
static std::string const __str_literal_1("Mul Result: %h", 14u);


/* Constructor */
MOD_mkZipReduceUnit::MOD_mkZipReduceUnit(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_acc(simHdl, "acc", this, 32u, 0u, (tUInt8)0u),
    INST_alloc_size(simHdl, "alloc_size", this, 32u, 32u, (tUInt8)0u),
    INST_fpu_add_fOperands_S0(simHdl, "fpu_add_fOperands_S0", this, 67u, 1u, 0u, 1u),
    INST_fpu_add_fResult_S5(simHdl, "fpu_add_fResult_S5", this, 37u, 1u, 0u, 1u),
    INST_fpu_add_fState_S1(simHdl, "fpu_add_fState_S1", this, 115u, 1u, 0u, 1u),
    INST_fpu_add_fState_S2(simHdl, "fpu_add_fState_S2", this, 107u, 1u, 0u, 1u),
    INST_fpu_add_fState_S3(simHdl, "fpu_add_fState_S3", this, 107u, 1u, 0u, 1u),
    INST_fpu_add_fState_S4(simHdl, "fpu_add_fState_S4", this, 76u, 1u, 0u, 1u),
    INST_fpu_madd_fOperand_S0(simHdl, "fpu_madd_fOperand_S0", this, 100u, 1u, 0u, 1u),
    INST_fpu_madd_fProd_S2(simHdl, "fpu_madd_fProd_S2", this, 48u, 1u, 0u, 1u),
    INST_fpu_madd_fProd_S3(simHdl, "fpu_madd_fProd_S3", this, 48u, 1u, 0u, 1u),
    INST_fpu_madd_fResult_S9(simHdl, "fpu_madd_fResult_S9", this, 37u, 1u, 0u, 1u),
    INST_fpu_madd_fState_S1(simHdl, "fpu_madd_fState_S1", this, 133u, 1u, 0u, 1u),
    INST_fpu_madd_fState_S2(simHdl, "fpu_madd_fState_S2", this, 85u, 1u, 0u, 1u),
    INST_fpu_madd_fState_S3(simHdl, "fpu_madd_fState_S3", this, 85u, 1u, 0u, 1u),
    INST_fpu_madd_fState_S4(simHdl, "fpu_madd_fState_S4", this, 108u, 1u, 0u, 1u),
    INST_fpu_madd_fState_S5(simHdl, "fpu_madd_fState_S5", this, 120u, 1u, 0u, 1u),
    INST_fpu_madd_fState_S6(simHdl, "fpu_madd_fState_S6", this, 110u, 1u, 0u, 1u),
    INST_fpu_madd_fState_S7(simHdl, "fpu_madd_fState_S7", this, 110u, 1u, 0u, 1u),
    INST_fpu_madd_fState_S8(simHdl, "fpu_madd_fState_S8", this, 77u, 1u, 0u, 1u),
    INST_m_count(simHdl, "m_count", this, 32u, 0u, (tUInt8)0u),
    INST_out_0(simHdl, "out_0", this, 32u, 0u, (tUInt8)0u),
    INST_out_1(simHdl, "out_1", this, 32u, 0u, (tUInt8)0u),
    INST_out_10(simHdl, "out_10", this, 32u, 0u, (tUInt8)0u),
    INST_out_11(simHdl, "out_11", this, 32u, 0u, (tUInt8)0u),
    INST_out_12(simHdl, "out_12", this, 32u, 0u, (tUInt8)0u),
    INST_out_13(simHdl, "out_13", this, 32u, 0u, (tUInt8)0u),
    INST_out_14(simHdl, "out_14", this, 32u, 0u, (tUInt8)0u),
    INST_out_15(simHdl, "out_15", this, 32u, 0u, (tUInt8)0u),
    INST_out_16(simHdl, "out_16", this, 32u, 0u, (tUInt8)0u),
    INST_out_17(simHdl, "out_17", this, 32u, 0u, (tUInt8)0u),
    INST_out_18(simHdl, "out_18", this, 32u, 0u, (tUInt8)0u),
    INST_out_19(simHdl, "out_19", this, 32u, 0u, (tUInt8)0u),
    INST_out_2(simHdl, "out_2", this, 32u, 0u, (tUInt8)0u),
    INST_out_20(simHdl, "out_20", this, 32u, 0u, (tUInt8)0u),
    INST_out_21(simHdl, "out_21", this, 32u, 0u, (tUInt8)0u),
    INST_out_22(simHdl, "out_22", this, 32u, 0u, (tUInt8)0u),
    INST_out_23(simHdl, "out_23", this, 32u, 0u, (tUInt8)0u),
    INST_out_24(simHdl, "out_24", this, 32u, 0u, (tUInt8)0u),
    INST_out_25(simHdl, "out_25", this, 32u, 0u, (tUInt8)0u),
    INST_out_26(simHdl, "out_26", this, 32u, 0u, (tUInt8)0u),
    INST_out_27(simHdl, "out_27", this, 32u, 0u, (tUInt8)0u),
    INST_out_28(simHdl, "out_28", this, 32u, 0u, (tUInt8)0u),
    INST_out_29(simHdl, "out_29", this, 32u, 0u, (tUInt8)0u),
    INST_out_3(simHdl, "out_3", this, 32u, 0u, (tUInt8)0u),
    INST_out_30(simHdl, "out_30", this, 32u, 0u, (tUInt8)0u),
    INST_out_31(simHdl, "out_31", this, 32u, 0u, (tUInt8)0u),
    INST_out_4(simHdl, "out_4", this, 32u, 0u, (tUInt8)0u),
    INST_out_5(simHdl, "out_5", this, 32u, 0u, (tUInt8)0u),
    INST_out_6(simHdl, "out_6", this, 32u, 0u, (tUInt8)0u),
    INST_out_7(simHdl, "out_7", this, 32u, 0u, (tUInt8)0u),
    INST_out_8(simHdl, "out_8", this, 32u, 0u, (tUInt8)0u),
    INST_out_9(simHdl, "out_9", this, 32u, 0u, (tUInt8)0u),
    INST_r_count(simHdl, "r_count", this, 32u, 0u, (tUInt8)0u),
    INST_state(simHdl, "state", this, 3u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_fpu_madd_fState_S1_first____d171(133u),
    DEF_fpu_madd_fState_S5_first____d573(120u),
    DEF_fpu_add_fState_S1_first____d1066(115u),
    DEF_fpu_madd_fState_S7_first____d623(110u),
    DEF_fpu_madd_fState_S6_first____d607(110u),
    DEF_fpu_madd_fState_S4_first____d519(108u),
    DEF_fpu_add_fState_S3_first____d1111(107u),
    DEF_fpu_add_fState_S2_first____d1095(107u),
    DEF_fpu_madd_fOperand_S0_first____d4(100u),
    DEF_fpu_madd_fState_S3_first____d199(85u),
    DEF_fpu_madd_fState_S2_first____d188(85u),
    DEF_fpu_madd_fState_S8_first____d816(77u),
    DEF_fpu_add_fState_S4_first____d1302(76u),
    DEF_fpu_add_fOperands_S0_first____d942(67u),
    DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d165(133u),
    DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d164(91u),
    DEF_fpu_madd_fState_S4_first__19_BIT_107_20_CONCAT_ETC___d569(120u),
    DEF_NOT_fpu_madd_fState_S4_first__19_BIT_65_26_EQ__ETC___d568(78u),
    DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d1062(115u),
    DEF_fpu_madd_fState_S5_first__73_BIT_119_74_CONCAT_ETC___d603(110u),
    DEF_fpu_madd_fState_S5_first__73_BITS_75_TO_66_80__ETC___d602(66u),
    DEF_fpu_madd_fState_S6_first__07_BIT_109_08_CONCAT_ETC___d619(110u),
    DEF_fpu_madd_fState_S3_first__99_BIT_84_00_CONCAT__ETC___d515(108u),
    DEF_fpu_add_fState_S1_first__066_BIT_114_067_CONCA_ETC___d1091(107u),
    DEF_fpu_add_fState_S2_first__095_BIT_106_096_CONCA_ETC___d1107(107u),
    DEF__0_CONCAT_DONTCARE_CONCAT_request_put_BITS_63_T_ETC___d1631(100u),
    DEF_fpu_madd_fState_S2_first__88_BIT_84_89_CONCAT__ETC___d193(85u),
    DEF_fpu_madd_fState_S1_first__71_BIT_132_75_CONCAT_ETC___d179(85u),
    DEF_IF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25__ETC___d567(76u),
    DEF_fpu_madd_fState_S7_first__23_BIT_109_24_CONCAT_ETC___d812(77u),
    DEF_fpu_add_fState_S3_first__111_BIT_106_112_CONCA_ETC___d1298(76u),
    DEF_acc_read__484_CONCAT_SEL_ARR_out_0_485_BIT_31__ETC___d1620(67u)
{
  PORT_request_put.setSize(65u);
  PORT_request_put.clear();
  symbol_count = 76u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkZipReduceUnit::init_symbols_0()
{
  init_symbol(&symbols[0u], "acc", SYM_MODULE, &INST_acc);
  init_symbol(&symbols[1u], "alloc_size", SYM_MODULE, &INST_alloc_size);
  init_symbol(&symbols[2u], "fpu_add_fOperands_S0", SYM_MODULE, &INST_fpu_add_fOperands_S0);
  init_symbol(&symbols[3u], "fpu_add_fResult_S5", SYM_MODULE, &INST_fpu_add_fResult_S5);
  init_symbol(&symbols[4u], "fpu_add_fState_S1", SYM_MODULE, &INST_fpu_add_fState_S1);
  init_symbol(&symbols[5u], "fpu_add_fState_S2", SYM_MODULE, &INST_fpu_add_fState_S2);
  init_symbol(&symbols[6u], "fpu_add_fState_S3", SYM_MODULE, &INST_fpu_add_fState_S3);
  init_symbol(&symbols[7u], "fpu_add_fState_S4", SYM_MODULE, &INST_fpu_add_fState_S4);
  init_symbol(&symbols[8u], "fpu_madd_fOperand_S0", SYM_MODULE, &INST_fpu_madd_fOperand_S0);
  init_symbol(&symbols[9u], "fpu_madd_fProd_S2", SYM_MODULE, &INST_fpu_madd_fProd_S2);
  init_symbol(&symbols[10u], "fpu_madd_fProd_S3", SYM_MODULE, &INST_fpu_madd_fProd_S3);
  init_symbol(&symbols[11u], "fpu_madd_fResult_S9", SYM_MODULE, &INST_fpu_madd_fResult_S9);
  init_symbol(&symbols[12u], "fpu_madd_fState_S1", SYM_MODULE, &INST_fpu_madd_fState_S1);
  init_symbol(&symbols[13u], "fpu_madd_fState_S2", SYM_MODULE, &INST_fpu_madd_fState_S2);
  init_symbol(&symbols[14u], "fpu_madd_fState_S3", SYM_MODULE, &INST_fpu_madd_fState_S3);
  init_symbol(&symbols[15u], "fpu_madd_fState_S4", SYM_MODULE, &INST_fpu_madd_fState_S4);
  init_symbol(&symbols[16u], "fpu_madd_fState_S5", SYM_MODULE, &INST_fpu_madd_fState_S5);
  init_symbol(&symbols[17u], "fpu_madd_fState_S6", SYM_MODULE, &INST_fpu_madd_fState_S6);
  init_symbol(&symbols[18u], "fpu_madd_fState_S7", SYM_MODULE, &INST_fpu_madd_fState_S7);
  init_symbol(&symbols[19u], "fpu_madd_fState_S8", SYM_MODULE, &INST_fpu_madd_fState_S8);
  init_symbol(&symbols[20u], "m_count", SYM_MODULE, &INST_m_count);
  init_symbol(&symbols[21u], "out_0", SYM_MODULE, &INST_out_0);
  init_symbol(&symbols[22u], "out_1", SYM_MODULE, &INST_out_1);
  init_symbol(&symbols[23u], "out_10", SYM_MODULE, &INST_out_10);
  init_symbol(&symbols[24u], "out_11", SYM_MODULE, &INST_out_11);
  init_symbol(&symbols[25u], "out_12", SYM_MODULE, &INST_out_12);
  init_symbol(&symbols[26u], "out_13", SYM_MODULE, &INST_out_13);
  init_symbol(&symbols[27u], "out_14", SYM_MODULE, &INST_out_14);
  init_symbol(&symbols[28u], "out_15", SYM_MODULE, &INST_out_15);
  init_symbol(&symbols[29u], "out_16", SYM_MODULE, &INST_out_16);
  init_symbol(&symbols[30u], "out_17", SYM_MODULE, &INST_out_17);
  init_symbol(&symbols[31u], "out_18", SYM_MODULE, &INST_out_18);
  init_symbol(&symbols[32u], "out_19", SYM_MODULE, &INST_out_19);
  init_symbol(&symbols[33u], "out_2", SYM_MODULE, &INST_out_2);
  init_symbol(&symbols[34u], "out_20", SYM_MODULE, &INST_out_20);
  init_symbol(&symbols[35u], "out_21", SYM_MODULE, &INST_out_21);
  init_symbol(&symbols[36u], "out_22", SYM_MODULE, &INST_out_22);
  init_symbol(&symbols[37u], "out_23", SYM_MODULE, &INST_out_23);
  init_symbol(&symbols[38u], "out_24", SYM_MODULE, &INST_out_24);
  init_symbol(&symbols[39u], "out_25", SYM_MODULE, &INST_out_25);
  init_symbol(&symbols[40u], "out_26", SYM_MODULE, &INST_out_26);
  init_symbol(&symbols[41u], "out_27", SYM_MODULE, &INST_out_27);
  init_symbol(&symbols[42u], "out_28", SYM_MODULE, &INST_out_28);
  init_symbol(&symbols[43u], "out_29", SYM_MODULE, &INST_out_29);
  init_symbol(&symbols[44u], "out_3", SYM_MODULE, &INST_out_3);
  init_symbol(&symbols[45u], "out_30", SYM_MODULE, &INST_out_30);
  init_symbol(&symbols[46u], "out_31", SYM_MODULE, &INST_out_31);
  init_symbol(&symbols[47u], "out_4", SYM_MODULE, &INST_out_4);
  init_symbol(&symbols[48u], "out_5", SYM_MODULE, &INST_out_5);
  init_symbol(&symbols[49u], "out_6", SYM_MODULE, &INST_out_6);
  init_symbol(&symbols[50u], "out_7", SYM_MODULE, &INST_out_7);
  init_symbol(&symbols[51u], "out_8", SYM_MODULE, &INST_out_8);
  init_symbol(&symbols[52u], "out_9", SYM_MODULE, &INST_out_9);
  init_symbol(&symbols[53u], "RL_fpu_add_s1_stage", SYM_RULE);
  init_symbol(&symbols[54u], "RL_fpu_add_s2_stage", SYM_RULE);
  init_symbol(&symbols[55u], "RL_fpu_add_s3_stage", SYM_RULE);
  init_symbol(&symbols[56u], "RL_fpu_add_s4_stage", SYM_RULE);
  init_symbol(&symbols[57u], "RL_fpu_add_s5_stage", SYM_RULE);
  init_symbol(&symbols[58u], "RL_fpu_madd_s1_stage", SYM_RULE);
  init_symbol(&symbols[59u], "RL_fpu_madd_s2_stage", SYM_RULE);
  init_symbol(&symbols[60u], "RL_fpu_madd_s3_stage", SYM_RULE);
  init_symbol(&symbols[61u], "RL_fpu_madd_s4_stage", SYM_RULE);
  init_symbol(&symbols[62u], "RL_fpu_madd_s5_stage", SYM_RULE);
  init_symbol(&symbols[63u], "RL_fpu_madd_s6_stage", SYM_RULE);
  init_symbol(&symbols[64u], "RL_fpu_madd_s7_stage", SYM_RULE);
  init_symbol(&symbols[65u], "RL_fpu_madd_s8_stage", SYM_RULE);
  init_symbol(&symbols[66u], "RL_fpu_madd_s9_stage", SYM_RULE);
  init_symbol(&symbols[67u], "RL_rl_end_multiply", SYM_RULE);
  init_symbol(&symbols[68u], "RL_rl_pipe_response_add", SYM_RULE);
  init_symbol(&symbols[69u], "RL_rl_pipe_response_mul", SYM_RULE);
  init_symbol(&symbols[70u], "RL_rl_start_acc", SYM_RULE);
  init_symbol(&symbols[71u], "r_count", SYM_MODULE, &INST_r_count);
  init_symbol(&symbols[72u], "request_put", SYM_PORT, &PORT_request_put, 65u);
  init_symbol(&symbols[73u], "state", SYM_MODULE, &INST_state);
  init_symbol(&symbols[74u], "x__h45584", SYM_DEF, &DEF_x__h45584, 32u);
  init_symbol(&symbols[75u], "y__h45585", SYM_DEF, &DEF_y__h45585, 32u);
}


/* Rule actions */

void MOD_mkZipReduceUnit::RL_fpu_madd_s1_stage()
{
  tUInt8 DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ__ETC___d49;
  tUInt8 DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d47;
  tUInt8 DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ__ETC___d42;
  tUInt8 DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d41;
  tUInt8 DEF_NOT_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN__ETC___d17;
  tUInt8 DEF_NOT_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN__ETC___d69;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first_BIT_57_5___d26;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_ETC___d72;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first_BIT_25_4___d35;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_ETC___d75;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_ETC___d82;
  tUInt8 DEF_NOT_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN__ETC___d14;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first_BITS_57_TO_35_1_ETC___d23;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first_BITS_25_TO_3_0__ETC___d32;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_ETC___d83;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_ETC___d87;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_ETC___d89;
  tUInt32 DEF_sfd__h2105;
  tUInt32 DEF_sfd__h2111;
  tUInt32 DEF_sfd__h2108;
  tUInt32 DEF_x__h8855;
  tUInt32 DEF_x__h8843;
  tUInt8 DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d58;
  tUInt8 DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d9;
  tUInt8 DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ_255___d20;
  tUInt8 DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ_255___d29;
  tUInt8 DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d13;
  tUInt8 DEF_fpu_madd_fOperand_S0_first_BITS_57_TO_35_1_EQ_0___d22;
  tUInt8 DEF_fpu_madd_fOperand_S0_first_BITS_25_TO_3_0_EQ_0___d31;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first_BIT_66_4_EQ_fpu_ETC___d57;
  tUInt8 DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d53;
  tUInt8 DEF_opA_exp__h482;
  tUInt8 DEF_x__h427;
  tUInt8 DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ_0___d46;
  tUInt8 DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ_0___d48;
  tUInt32 DEF_opA_sfd__h483;
  tUInt8 DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d43;
  tUInt32 DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_fpu__ETC___d115;
  tUInt8 DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d40;
  tUInt8 DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d133;
  tUInt8 DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ__ETC___d39;
  tUInt8 DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d38;
  tUInt32 DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d116;
  tUInt8 DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d37;
  tUInt8 DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ__ETC___d36;
  tUInt8 DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d27;
  tUInt8 DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d18;
  tUInt8 DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d16;
  tUInt8 DEF_fpu_madd_fOperand_S0_first_BIT_25___d34;
  tUInt8 DEF_fpu_madd_fOperand_S0_first_BIT_57___d25;
  tUInt8 DEF_fpu_madd_fOperand_S0_first_BIT_99___d5;
  tUInt8 DEF_x__h996;
  tUInt8 DEF_x__h748;
  tUInt32 DEF__theResult___fst_sfd__h500;
  tUInt32 DEF_x_first_snd_snd_fst_sfd__h1015;
  tUInt32 DEF_x_first_snd_fst_sfd__h767;
  DEF_fpu_madd_fOperand_S0_first____d4 = INST_fpu_madd_fOperand_S0.METH_first();
  DEF_x_first_snd_fst_sfd__h767 = DEF_fpu_madd_fOperand_S0_first____d4.get_bits_in_word32(1u,
											  3u,
											  23u);
  DEF_x_first_snd_snd_fst_sfd__h1015 = DEF_fpu_madd_fOperand_S0_first____d4.get_bits_in_word32(0u,
											       3u,
											       23u);
  DEF_x__h748 = primExtract8(8u, 100u, DEF_fpu_madd_fOperand_S0_first____d4, 32u, 65u, 32u, 58u);
  DEF_fpu_madd_fOperand_S0_first_BIT_99___d5 = DEF_fpu_madd_fOperand_S0_first____d4.get_bits_in_word8(3u,
												      3u,
												      1u);
  DEF_x__h996 = primExtract8(8u, 100u, DEF_fpu_madd_fOperand_S0_first____d4, 32u, 33u, 32u, 26u);
  DEF_fpu_madd_fOperand_S0_first_BIT_57___d25 = DEF_fpu_madd_fOperand_S0_first____d4.get_bits_in_word8(1u,
												       25u,
												       1u);
  DEF_fpu_madd_fOperand_S0_first_BIT_25___d34 = DEF_fpu_madd_fOperand_S0_first____d4.get_bits_in_word8(0u,
												       25u,
												       1u);
  DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_fpu__ETC___d115 = DEF_fpu_madd_fOperand_S0_first_BIT_99___d5 ? primExtract32(31u,
															     100u,
															     DEF_fpu_madd_fOperand_S0_first____d4,
															     32u,
															     97u,
															     32u,
															     67u) : 0u;
  DEF_opA_sfd__h483 = DEF_fpu_madd_fOperand_S0_first____d4.get_bits_in_word32(2u, 3u, 23u);
  DEF__theResult___fst_sfd__h500 = DEF_fpu_madd_fOperand_S0_first_BIT_99___d5 ? DEF_opA_sfd__h483 : 0u;
  DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d16 = (tUInt8)(DEF__theResult___fst_sfd__h500 >> 22u);
  DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ_0___d48 = DEF_x__h996 == (tUInt8)0u;
  DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ_0___d46 = DEF_x__h748 == (tUInt8)0u;
  DEF_opA_exp__h482 = primExtract8(8u,
				   100u,
				   DEF_fpu_madd_fOperand_S0_first____d4,
				   32u,
				   97u,
				   32u,
				   90u);
  DEF_x__h427 = DEF_fpu_madd_fOperand_S0_first_BIT_99___d5 ? DEF_opA_exp__h482 : (tUInt8)0u;
  DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d53 = DEF_fpu_madd_fOperand_S0_first_BIT_99___d5 && DEF_fpu_madd_fOperand_S0_first____d4.get_bits_in_word8(3u,
																				      2u,
																				      1u);
  DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d116 = (((tUInt32)(DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d53)) << 31u) | DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_fpu__ETC___d115;
  DEF_NOT_fpu_madd_fOperand_S0_first_BIT_66_4_EQ_fpu_ETC___d57 = !(DEF_fpu_madd_fOperand_S0_first____d4.get_bits_in_word8(2u,
															  2u,
															  1u) == DEF_fpu_madd_fOperand_S0_first____d4.get_bits_in_word8(1u,
																							2u,
																							1u));
  DEF_fpu_madd_fOperand_S0_first_BITS_25_TO_3_0_EQ_0___d31 = DEF_x_first_snd_snd_fst_sfd__h1015 == 0u;
  DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d13 = DEF__theResult___fst_sfd__h500 == 0u;
  DEF_fpu_madd_fOperand_S0_first_BITS_57_TO_35_1_EQ_0___d22 = DEF_x_first_snd_fst_sfd__h767 == 0u;
  DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ_255___d29 = DEF_x__h996 == (tUInt8)255u;
  DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ__ETC___d39 = DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ_255___d29 && DEF_fpu_madd_fOperand_S0_first_BIT_25___d34;
  DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ_255___d20 = DEF_x__h748 == (tUInt8)255u;
  DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d38 = DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ_255___d20 && DEF_fpu_madd_fOperand_S0_first_BIT_57___d25;
  DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d9 = DEF_x__h427 == (tUInt8)255u;
  DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d37 = DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d9 && DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d16;
  DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d40 = DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d9 && DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d13;
  DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d58 = DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d53 == DEF_NOT_fpu_madd_fOperand_S0_first_BIT_66_4_EQ_fpu_ETC___d57;
  DEF_sfd__h2108 = 8388607u & ((((tUInt32)((tUInt8)1u)) << 22u) | DEF_fpu_madd_fOperand_S0_first____d4.get_bits_in_word32(1u,
															  3u,
															  22u));
  DEF_sfd__h2111 = 8388607u & ((((tUInt32)((tUInt8)1u)) << 22u) | DEF_fpu_madd_fOperand_S0_first____d4.get_bits_in_word32(0u,
															  3u,
															  22u));
  DEF_sfd__h2105 = 8388607u & ((((tUInt32)((tUInt8)1u)) << 22u) | (tUInt32)(4194303u & DEF__theResult___fst_sfd__h500));
  DEF_NOT_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_ETC___d89 = !DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ_0___d48;
  DEF_x__h8855 = 16777215u & ((((tUInt32)(DEF_NOT_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_ETC___d89)) << 23u) | DEF_x_first_snd_snd_fst_sfd__h1015);
  DEF_NOT_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_ETC___d87 = !DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ_0___d46;
  DEF_x__h8843 = 16777215u & ((((tUInt32)(DEF_NOT_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_ETC___d87)) << 23u) | DEF_x_first_snd_fst_sfd__h767);
  DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d164.set_bits_in_word((tUInt32)(DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d116 >> 5u),
										 2u,
										 0u,
										 27u).set_whole_word((((((tUInt32)((tUInt8)((tUInt8)31u & DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d116))) << 27u) | (((tUInt32)(DEF_NOT_fpu_madd_fOperand_S0_first_BIT_66_4_EQ_fpu_ETC___d57)) << 26u)) | ((1023u & ((DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ_0___d46 ? 898u : primSignExt32(10u,
																																																	8u,
																																																	(tUInt8)((tUInt8)255u & (DEF_x__h748 - (tUInt8)127u)))) + (DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ_0___d48 ? 898u : primSignExt32(10u,
																																																																		    8u,
																																																																		    (tUInt8)((tUInt8)255u & (DEF_x__h996 - (tUInt8)127u)))))) << 16u)) | (tUInt32)(DEF_x__h8843 >> 8u),
												     1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)255u & DEF_x__h8843))) << 24u) | DEF_x__h8855,
															0u);
  DEF_NOT_fpu_madd_fOperand_S0_first_BITS_25_TO_3_0__ETC___d32 = !DEF_fpu_madd_fOperand_S0_first_BITS_25_TO_3_0_EQ_0___d31;
  DEF_NOT_fpu_madd_fOperand_S0_first_BITS_57_TO_35_1_ETC___d23 = !DEF_fpu_madd_fOperand_S0_first_BITS_57_TO_35_1_EQ_0___d22;
  DEF_NOT_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN__ETC___d14 = !DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d13;
  DEF_NOT_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_ETC___d75 = !DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ_255___d29;
  DEF_NOT_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_ETC___d83 = DEF_NOT_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_ETC___d75 || DEF_NOT_fpu_madd_fOperand_S0_first_BITS_25_TO_3_0__ETC___d32;
  DEF_NOT_fpu_madd_fOperand_S0_first_BIT_25_4___d35 = !DEF_fpu_madd_fOperand_S0_first_BIT_25___d34;
  DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ__ETC___d36 = (DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ_255___d29 && DEF_NOT_fpu_madd_fOperand_S0_first_BITS_25_TO_3_0__ETC___d32) && DEF_NOT_fpu_madd_fOperand_S0_first_BIT_25_4___d35;
  DEF_NOT_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_ETC___d72 = !DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ_255___d20;
  DEF_NOT_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_ETC___d82 = DEF_NOT_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_ETC___d72 || DEF_NOT_fpu_madd_fOperand_S0_first_BITS_57_TO_35_1_ETC___d23;
  DEF_NOT_fpu_madd_fOperand_S0_first_BIT_57_5___d26 = !DEF_fpu_madd_fOperand_S0_first_BIT_57___d25;
  DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d27 = (DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ_255___d20 && DEF_NOT_fpu_madd_fOperand_S0_first_BITS_57_TO_35_1_ETC___d23) && DEF_NOT_fpu_madd_fOperand_S0_first_BIT_57_5___d26;
  DEF_NOT_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN__ETC___d69 = !DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d9;
  DEF_NOT_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN__ETC___d17 = !DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d16;
  DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d18 = (DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d9 && DEF_NOT_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN__ETC___d14) && DEF_NOT_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN__ETC___d17;
  DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d41 = DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ_255___d20 && DEF_fpu_madd_fOperand_S0_first_BITS_57_TO_35_1_EQ_0___d22;
  DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ__ETC___d49 = DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ_0___d48 && DEF_fpu_madd_fOperand_S0_first_BITS_25_TO_3_0_EQ_0___d31;
  DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ__ETC___d42 = DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ_255___d29 && DEF_fpu_madd_fOperand_S0_first_BITS_25_TO_3_0_EQ_0___d31;
  DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d43 = DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d41 || DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ__ETC___d42;
  DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d47 = DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ_0___d46 && DEF_fpu_madd_fOperand_S0_first_BITS_57_TO_35_1_EQ_0___d22;
  DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d133 = ((DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d41 && DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ__ETC___d49) || (DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d47 && DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ__ETC___d42)) || ((DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d40 && DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d43) && !DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d58);
  DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d165.set_bits_in_word((tUInt8)31u & (((DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d18 || (DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d27 || (DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ__ETC___d36 || (DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d37 || (DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d38 || (DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ__ETC___d39 || (DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d40 || (DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d43 || (((DEF_x__h427 == (tUInt8)0u && DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d13) && (DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d47 || DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ__ETC___d49)) && DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d58))))))))) << 4u) | (tUInt8)((DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d18 ? ((((tUInt32)(DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d53)) << 31u) | (((tUInt32)(DEF_x__h427)) << 23u)) | DEF_sfd__h2105 : (DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d27 ? (primExtract32(9u,
																																																																																																																																																								100u,
																																																																																																																																																								DEF_fpu_madd_fOperand_S0_first____d4,
																																																																																																																																																								32u,
																																																																																																																																																								66u,
																																																																																																																																																								32u,
																																																																																																																																																								58u) << 23u) | DEF_sfd__h2108 : (DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ__ETC___d36 ? (primExtract32(9u,
																																																																																																																																																																					       100u,
																																																																																																																																																																					       DEF_fpu_madd_fOperand_S0_first____d4,
																																																																																																																																																																					       32u,
																																																																																																																																																																					       34u,
																																																																																																																																																																					       32u,
																																																																																																																																																																					       26u) << 23u) | DEF_sfd__h2111 : (DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d37 ? DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d116 : (DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d38 ? primExtract32(32u,
																																																																																																																																																																																																			     100u,
																																																																																																																																																																																																			     DEF_fpu_madd_fOperand_S0_first____d4,
																																																																																																																																																																																																			     32u,
																																																																																																																																																																																																			     66u,
																																																																																																																																																																																																			     32u,
																																																																																																																																																																																																			     35u) : (DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ__ETC___d39 ? primExtract32(32u,
																																																																																																																																																																																																														  100u,
																																																																																																																																																																																																														  DEF_fpu_madd_fOperand_S0_first____d4,
																																																																																																																																																																																																														  32u,
																																																																																																																																																																																																														  34u,
																																																																																																																																																																																																														  32u,
																																																																																																																																																																																																														  3u) : (((tUInt32)((((DEF_NOT_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_ETC___d82 || (DEF_NOT_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_ETC___d89 || DEF_NOT_fpu_madd_fOperand_S0_first_BITS_25_TO_3_0__ETC___d32)) && ((DEF_NOT_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_ETC___d87 || DEF_NOT_fpu_madd_fOperand_S0_first_BITS_57_TO_35_1_ETC___d23) || DEF_NOT_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_ETC___d83)) && (((DEF_NOT_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN__ETC___d69 || DEF_NOT_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN__ETC___d14) || (DEF_NOT_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_ETC___d82 && DEF_NOT_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_ETC___d83)) || DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d58)) && (DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d40 ? DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d53 : (DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d43 ? DEF_NOT_fpu_madd_fOperand_S0_first_BIT_66_4_EQ_fpu_ETC___d57 : DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d53)))) << 31u) | (DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d133 ? 2143289344u : (DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d40 ? DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_fpu__ETC___d115 : (DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d43 ? 2139095040u : DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_fpu__ETC___d115))))))))) >> 28u)),
										 4u,
										 0u,
										 5u).set_whole_word(((((tUInt32)(268435455u & (DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d18 ? ((((tUInt32)(DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d53)) << 31u) | (((tUInt32)(DEF_x__h427)) << 23u)) | DEF_sfd__h2105 : (DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d27 ? (primExtract32(9u,
																																																			 100u,
																																																			 DEF_fpu_madd_fOperand_S0_first____d4,
																																																			 32u,
																																																			 66u,
																																																			 32u,
																																																			 58u) << 23u) | DEF_sfd__h2108 : (DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ__ETC___d36 ? (primExtract32(9u,
																																																																	100u,
																																																																	DEF_fpu_madd_fOperand_S0_first____d4,
																																																																	32u,
																																																																	34u,
																																																																	32u,
																																																																	26u) << 23u) | DEF_sfd__h2111 : (DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d37 ? DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d116 : (DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d38 ? primExtract32(32u,
																																																																																														      100u,
																																																																																														      DEF_fpu_madd_fOperand_S0_first____d4,
																																																																																														      32u,
																																																																																														      66u,
																																																																																														      32u,
																																																																																														      35u) : (DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ__ETC___d39 ? primExtract32(32u,
																																																																																																									   100u,
																																																																																																									   DEF_fpu_madd_fOperand_S0_first____d4,
																																																																																																									   32u,
																																																																																																									   34u,
																																																																																																									   32u,
																																																																																																									   3u) : (((tUInt32)((((DEF_NOT_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_ETC___d82 || (DEF_NOT_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_ETC___d89 || DEF_NOT_fpu_madd_fOperand_S0_first_BITS_25_TO_3_0__ETC___d32)) && ((DEF_NOT_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_ETC___d87 || DEF_NOT_fpu_madd_fOperand_S0_first_BITS_57_TO_35_1_ETC___d23) || DEF_NOT_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_ETC___d83)) && (((DEF_NOT_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN__ETC___d69 || DEF_NOT_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN__ETC___d14) || (DEF_NOT_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_ETC___d82 && DEF_NOT_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_ETC___d83)) || DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d58)) && (DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d40 ? DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d53 : (DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d43 ? DEF_NOT_fpu_madd_fOperand_S0_first_BIT_66_4_EQ_fpu_ETC___d57 : DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d53)))) << 31u) | (DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d133 ? 2143289344u : (DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d40 ? DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_fpu__ETC___d115 : (DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d43 ? 2139095040u : DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_fpu__ETC___d115))))))))))) << 4u) | (((tUInt32)((DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d18 || (DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d27 || DEF_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_EQ__ETC___d36)) || (((DEF_NOT_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN__ETC___d69 || DEF_NOT_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN__ETC___d17) && ((DEF_NOT_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_ETC___d72 || DEF_NOT_fpu_madd_fOperand_S0_first_BIT_57_5___d26) && (DEF_NOT_fpu_madd_fOperand_S0_first_BITS_33_TO_26_8_ETC___d75 || DEF_NOT_fpu_madd_fOperand_S0_first_BIT_25_4___d35))) && DEF_fpu_madd_fOperand_S0_first_BITS_65_TO_58_9_EQ__ETC___d133))) << 3u)) | (tUInt32)((tUInt8)((tUInt8)0u)),
												    3u).set_whole_word((((((tUInt32)((tUInt8)((tUInt8)1u & (tUInt8)0u))) << 31u) | (((tUInt32)(DEF_fpu_madd_fOperand_S0_first____d4.get_bits_in_word8(0u,
																														      0u,
																														      3u))) << 28u)) | (((tUInt32)(DEF_fpu_madd_fOperand_S0_first_BIT_99___d5)) << 27u)) | DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d164.get_bits_in_word32(2u,
																																																			    0u,
																																																			    27u),
														       2u).set_whole_word(DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d164.get_whole_word(1u),
																	  1u).set_whole_word(DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d164.get_whole_word(0u),
																			     0u);
  INST_fpu_madd_fOperand_S0.METH_deq();
  INST_fpu_madd_fState_S1.METH_enq(DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d165);
}

void MOD_mkZipReduceUnit::RL_fpu_madd_s2_stage()
{
  tUInt64 DEF_sfdBC__h9101;
  DEF_fpu_madd_fState_S1_first____d171 = INST_fpu_madd_fState_S1.METH_first();
  DEF_fpu_madd_fState_S1_first__71_BIT_132_75_CONCAT_ETC___d179.set_bits_in_word(2097151u & ((((tUInt32)(DEF_fpu_madd_fState_S1_first____d171.get_bits_in_word8(4u,
																				4u,
																				1u))) << 20u) | primExtract32(20u,
																							      133u,
																							      DEF_fpu_madd_fState_S1_first____d171,
																							      32u,
																							      131u,
																							      32u,
																							      112u)),
										 2u,
										 0u,
										 21u).set_whole_word((DEF_fpu_madd_fState_S1_first____d171.get_bits_in_word32(3u,
																			      4u,
																			      12u) << 20u) | primExtract32(20u,
																							   133u,
																							   DEF_fpu_madd_fState_S1_first____d171,
																							   32u,
																							   99u,
																							   32u,
																							   80u),
												     1u).set_whole_word(primExtract32(32u,
																      133u,
																      DEF_fpu_madd_fState_S1_first____d171,
																      32u,
																      79u,
																      32u,
																      48u),
															0u);
  DEF_sfdBC__h9101 = 281474976710655llu & (((tUInt64)(primExtract32(24u,
								    133u,
								    DEF_fpu_madd_fState_S1_first____d171,
								    32u,
								    47u,
								    32u,
								    24u))) * ((tUInt64)(DEF_fpu_madd_fState_S1_first____d171.get_bits_in_word32(0u,
																		0u,
																		24u))));
  INST_fpu_madd_fState_S1.METH_deq();
  INST_fpu_madd_fProd_S2.METH_enq(DEF_sfdBC__h9101);
  INST_fpu_madd_fState_S2.METH_enq(DEF_fpu_madd_fState_S1_first__71_BIT_132_75_CONCAT_ETC___d179);
}

void MOD_mkZipReduceUnit::RL_fpu_madd_s3_stage()
{
  tUInt64 DEF_v__h9620;
  DEF_fpu_madd_fState_S2_first____d188 = INST_fpu_madd_fState_S2.METH_first();
  DEF_v__h9620 = INST_fpu_madd_fProd_S2.METH_first();
  DEF_fpu_madd_fState_S2_first__88_BIT_84_89_CONCAT__ETC___d193.set_bits_in_word(2097151u & ((((tUInt32)(DEF_fpu_madd_fState_S2_first____d188.get_bits_in_word8(2u,
																				20u,
																				1u))) << 20u) | DEF_fpu_madd_fState_S2_first____d188.get_bits_in_word32(2u,
																													0u,
																													20u)),
										 2u,
										 0u,
										 21u).set_whole_word((DEF_fpu_madd_fState_S2_first____d188.get_bits_in_word32(1u,
																			      20u,
																			      12u) << 20u) | DEF_fpu_madd_fState_S2_first____d188.get_bits_in_word32(1u,
																												     0u,
																												     20u),
												     1u).set_whole_word(DEF_fpu_madd_fState_S2_first____d188.get_whole_word(0u),
															0u);
  INST_fpu_madd_fState_S2.METH_deq();
  INST_fpu_madd_fProd_S2.METH_deq();
  INST_fpu_madd_fProd_S3.METH_enq(DEF_v__h9620);
  INST_fpu_madd_fState_S3.METH_enq(DEF_fpu_madd_fState_S2_first__88_BIT_84_89_CONCAT__ETC___d193);
}

void MOD_mkZipReduceUnit::RL_fpu_madd_s4_stage()
{
  tUInt8 DEF_sfdlsb__h10946;
  tUInt8 DEF_NOT_IF_898_MINUS_fpu_madd_fState_S3_first__99__ETC___d240;
  tUInt8 DEF_NOT_fpu_madd_fProd_S3_first__13_EQ_0_83___d484;
  tUInt8 DEF_IF_IF_898_MINUS_fpu_madd_fState_S3_first__99_B_ETC___d432;
  tUInt32 DEF__0_CONCAT_IF_IF_898_MINUS_fpu_madd_fState_S3_fi_ETC___d433;
  tUInt64 DEF_x__h11017;
  tUInt8 DEF_x__h17872;
  tUInt8 DEF__theResult___snd_snd_snd__h17823;
  tUInt8 DEF__theResult___snd_fst__h17517;
  tUInt8 DEF_guardBC__h10235;
  tUInt8 DEF__theResult___snd_snd_snd__h17835;
  tUInt8 DEF_fpu_madd_fProd_S3_first__13_EQ_0___d483;
  tUInt8 DEF__theResult___snd_snd__h17837;
  tUInt8 DEF_din_exp__h17332;
  tUInt8 DEF__theResult___fst_exp__h17437;
  tUInt8 DEF__theResult___fst_exp__h17491;
  tUInt8 DEF__theResult___fst_exp__h17497;
  tUInt8 DEF__theResult___fst_exp__h17452;
  tUInt8 DEF__theResult___fst_exp__h17500;
  tUInt8 DEF__theResult___fst_exp__h17415;
  tUInt8 DEF__theResult___fst_exp__h17418;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d232;
  tUInt64 DEF__theResult___fst__h10948;
  tUInt8 DEF__898_MINUS_fpu_madd_fState_S3_first__99_BITS_9__ETC___d212;
  tUInt64 DEF__theResult___snd__h17432;
  tUInt64 DEF__theResult___snd__h17484;
  tUInt64 DEF__theResult___snd__h17489;
  tUInt8 DEF__0_CONCAT_IF_IF_898_MINUS_fpu_madd_fState_S3_fi_ETC___d435;
  tUInt64 DEF__theResult___snd__h17466;
  tUInt8 DEF_NOT_IF_898_MINUS_fpu_madd_fState_S3_first__99__ETC___d383;
  tUInt64 DEF__theResult___snd__h17460;
  tUInt64 DEF__theResult___snd__h17448;
  tUInt8 DEF_NOT_IF_898_MINUS_fpu_madd_fState_S3_first__99__ETC___d242;
  tUInt64 DEF__theResult___snd__h17446;
  tUInt8 DEF_fpu_madd_fState_S3_first__99_BITS_51_TO_47_04__ETC___d473;
  tUInt32 DEF_IF_IF_898_MINUS_fpu_madd_fState_S3_first__99_B_ETC___d434;
  tUInt32 DEF__898_MINUS_fpu_madd_fState_S3_first__99_BITS_9__ETC___d211;
  tUInt32 DEF_x__h11050;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d335;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d333;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d331;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d329;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d327;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d325;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d323;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d321;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d319;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d317;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d315;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d313;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d311;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d309;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d307;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d305;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d303;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d301;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d299;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d297;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d295;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d293;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d291;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d289;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d287;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d285;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d283;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d281;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d279;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d277;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d275;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d273;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d271;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d269;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d267;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d265;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d263;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d261;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d259;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d257;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d255;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d253;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d251;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d249;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d247;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d245;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d241;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d228;
  tUInt8 DEF_fpu_madd_fState_S3_first__99_BIT_84___d200;
  tUInt8 DEF_fpu_madd_fState_S3_first__99_BITS_51_TO_47___d204;
  tUInt32 DEF_value__h17349;
  tUInt8 DEF_x__h17348;
  tUInt32 DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0___d205;
  tUInt32 DEF__theResult___fst_sfd__h17416;
  tUInt64 DEF_sfdin__h17409;
  tUInt64 DEF_fpu_madd_fProd_S3_first__13_SRL_IF_898_MINUS_f_ETC___d216;
  tUInt64 DEF_sfdBC__h10231;
  tUInt64 DEF_v__h10034;
  tUInt8 DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d237;
  tUInt32 DEF_IF_IF_898_MINUS_fpu_madd_fState_S3_first__99_B_ETC___d235;
  tUInt8 DEF_fpu_madd_fState_S3_first__99_BIT_48___d485;
  tUInt8 DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0_05_SL_ETC___d208;
  tUInt8 DEF_NOT_fpu_madd_fState_S3_first__99_BITS_9_TO_0_0_ETC___d207;
  tUInt8 DEF_NOT_fpu_madd_fState_S3_first__99_BITS_9_TO_0_0_ETC___d209;
  tUInt8 DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0_05_SL_ETC___d206;
  DEF_fpu_madd_fState_S3_first____d199 = INST_fpu_madd_fState_S3.METH_first();
  DEF_fpu_madd_fState_S3_first__99_BIT_48___d485 = DEF_fpu_madd_fState_S3_first____d199.get_bits_in_word8(1u,
													  16u,
													  1u);
  DEF_v__h10034 = INST_fpu_madd_fProd_S3.METH_first();
  DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0___d205 = DEF_fpu_madd_fState_S3_first____d199.get_bits_in_word32(0u,
														0u,
														10u);
  DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0_05_SL_ETC___d206 = primSLE8(1u,
									   10u,
									   (tUInt32)(DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0___d205),
									   10u,
									   127u);
  DEF_NOT_fpu_madd_fState_S3_first__99_BITS_9_TO_0_0_ETC___d207 = !DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0_05_SL_ETC___d206;
  DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0_05_SL_ETC___d208 = primSLT8(1u,
									   10u,
									   (tUInt32)(DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0___d205),
									   10u,
									   873u);
  DEF_NOT_fpu_madd_fState_S3_first__99_BITS_9_TO_0_0_ETC___d209 = DEF_NOT_fpu_madd_fState_S3_first__99_BITS_9_TO_0_0_ETC___d207 || DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0_05_SL_ETC___d208;
  DEF_value__h17349 = 1023u & (DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0___d205 + 127u);
  DEF_x__h17348 = (tUInt8)((tUInt8)255u & DEF_value__h17349);
  DEF_fpu_madd_fState_S3_first__99_BITS_51_TO_47___d204 = DEF_fpu_madd_fState_S3_first____d199.get_bits_in_word8(1u,
														 15u,
														 5u);
  DEF_fpu_madd_fState_S3_first__99_BIT_84___d200 = DEF_fpu_madd_fState_S3_first____d199.get_bits_in_word8(2u,
													  20u,
													  1u);
  DEF__898_MINUS_fpu_madd_fState_S3_first__99_BITS_9__ETC___d211 = 1023u & (898u - DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0___d205);
  DEF_fpu_madd_fProd_S3_first__13_SRL_IF_898_MINUS_f_ETC___d216 = primShiftR64(48u,
									       48u,
									       (tUInt64)(DEF_v__h10034),
									       10u,
									       (tUInt32)(DEF__898_MINUS_fpu_madd_fState_S3_first__99_BITS_9__ETC___d211));
  DEF_x__h11050 = 1023u & (48u - DEF__898_MINUS_fpu_madd_fState_S3_first__99_BITS_9__ETC___d211);
  DEF__898_MINUS_fpu_madd_fState_S3_first__99_BITS_9__ETC___d212 = primSLE8(1u,
									    10u,
									    (tUInt32)(DEF__898_MINUS_fpu_madd_fState_S3_first__99_BITS_9__ETC___d211),
									    10u,
									    0u);
  DEF_din_exp__h17332 = DEF__898_MINUS_fpu_madd_fState_S3_first__99_BITS_9__ETC___d212 ? DEF_x__h17348 : (tUInt8)0u;
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d232 = DEF_din_exp__h17332 == (tUInt8)0u;
  DEF_IF_IF_898_MINUS_fpu_madd_fState_S3_first__99_B_ETC___d235 = DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d232 ? 386u : primSignExt32(9u,
																		       8u,
																		       (tUInt8)((tUInt8)255u & (DEF_din_exp__h17332 - (tUInt8)127u)));
  DEF_IF_IF_898_MINUS_fpu_madd_fState_S3_first__99_B_ETC___d434 = 511u & (DEF_IF_IF_898_MINUS_fpu_madd_fState_S3_first__99_B_ETC___d235 - 386u);
  DEF__theResult___fst_exp__h17452 = DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d232 ? (tUInt8)1u : DEF_din_exp__h17332;
  DEF__theResult___fst_exp__h17437 = DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d232 ? (tUInt8)2u : (tUInt8)255u & (DEF_din_exp__h17332 + (tUInt8)1u);
  DEF_fpu_madd_fProd_S3_first__13_EQ_0___d483 = DEF_v__h10034 == 0llu;
  DEF__theResult___snd_snd__h17837 = DEF_fpu_madd_fProd_S3_first__13_EQ_0___d483 ? (tUInt8)0u : (tUInt8)1u;
  DEF_x__h11017 = primShiftL64(48u, 48u, (tUInt64)(DEF_v__h10034), 10u, (tUInt32)(DEF_x__h11050));
  DEF_NOT_fpu_madd_fProd_S3_first__13_EQ_0_83___d484 = !DEF_fpu_madd_fProd_S3_first__13_EQ_0___d483;
  DEF_sfdlsb__h10946 = !(DEF_x__h11017 == 0llu);
  DEF__theResult___fst__h10948 = 281474976710655llu & ((((tUInt64)(DEF_fpu_madd_fProd_S3_first__13_SRL_IF_898_MINUS_f_ETC___d216 >> 1u)) << 1u) | (tUInt64)((tUInt8)((tUInt8)1u & DEF_fpu_madd_fProd_S3_first__13_SRL_IF_898_MINUS_f_ETC___d216) | DEF_sfdlsb__h10946));
  DEF_sfdBC__h10231 = DEF__898_MINUS_fpu_madd_fState_S3_first__99_BITS_9__ETC___d212 ? DEF_v__h10034 : DEF__theResult___fst__h10948;
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d228 = (tUInt8)(DEF_sfdBC__h10231 >> 47u);
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d237 = DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d228 && DEF_IF_IF_898_MINUS_fpu_madd_fState_S3_first__99_B_ETC___d235 == 127u;
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d241 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 46u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d245 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 45u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d247 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 44u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d249 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 43u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d253 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 41u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d251 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 42u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d255 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 40u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d257 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 39u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d259 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 38u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d261 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 37u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d267 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 34u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d263 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 36u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d269 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 33u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d265 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 35u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d271 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 32u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d273 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 31u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d275 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 30u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d281 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 27u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d277 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 29u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d283 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 26u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d279 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 28u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d285 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 25u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d287 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 24u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d291 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 22u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d289 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 23u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d293 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 21u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d295 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 20u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d297 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 19u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d299 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 18u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d301 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 17u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d303 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 16u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d307 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 14u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d305 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 15u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d309 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 13u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d311 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 12u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d313 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 11u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d317 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 9u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d315 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 10u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d319 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 8u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d321 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 7u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d323 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 6u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d325 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 5u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d327 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 4u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d329 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 3u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d333 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 1u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d331 = (tUInt8)((tUInt8)1u & (DEF_sfdBC__h10231 >> 2u));
  DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d335 = (tUInt8)((tUInt8)1u & DEF_sfdBC__h10231);
  DEF__theResult___snd__h17448 = 281474976710655llu & ((((tUInt64)(70368744177663llu & DEF_sfdBC__h10231)) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h17484 = primShiftL64(48u,
					      48u,
					      (tUInt64)(DEF_sfdBC__h10231),
					      9u,
					      (tUInt32)(DEF_IF_IF_898_MINUS_fpu_madd_fState_S3_first__99_B_ETC___d434));
  DEF__theResult___snd__h17432 = 281474976710655llu & ((((tUInt64)(140737488355327llu & DEF_sfdBC__h10231)) << 1u) | (tUInt64)((tUInt8)0u));
  DEF_IF_IF_898_MINUS_fpu_madd_fState_S3_first__99_B_ETC___d432 = (tUInt8)63u & ((DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d228 ? (tUInt8)0u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d241 ? (tUInt8)1u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d245 ? (tUInt8)2u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d247 ? (tUInt8)3u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d249 ? (tUInt8)4u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d251 ? (tUInt8)5u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d253 ? (tUInt8)6u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d255 ? (tUInt8)7u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d257 ? (tUInt8)8u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d259 ? (tUInt8)9u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d261 ? (tUInt8)10u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d263 ? (tUInt8)11u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d265 ? (tUInt8)12u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d267 ? (tUInt8)13u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d269 ? (tUInt8)14u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d271 ? (tUInt8)15u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d273 ? (tUInt8)16u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d275 ? (tUInt8)17u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d277 ? (tUInt8)18u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d279 ? (tUInt8)19u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d281 ? (tUInt8)20u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d283 ? (tUInt8)21u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d285 ? (tUInt8)22u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d287 ? (tUInt8)23u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d289 ? (tUInt8)24u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d291 ? (tUInt8)25u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d293 ? (tUInt8)26u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d295 ? (tUInt8)27u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d297 ? (tUInt8)28u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d299 ? (tUInt8)29u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d301 ? (tUInt8)30u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d303 ? (tUInt8)31u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d305 ? (tUInt8)32u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d307 ? (tUInt8)33u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d309 ? (tUInt8)34u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d311 ? (tUInt8)35u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d313 ? (tUInt8)36u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d315 ? (tUInt8)37u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d317 ? (tUInt8)38u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d319 ? (tUInt8)39u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d321 ? (tUInt8)40u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d323 ? (tUInt8)41u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d325 ? (tUInt8)42u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d327 ? (tUInt8)43u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d329 ? (tUInt8)44u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d331 ? (tUInt8)45u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d333 ? (tUInt8)46u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d335 ? (tUInt8)47u : (tUInt8)48u)))))))))))))))))))))))))))))))))))))))))))))))) - (tUInt8)1u);
  DEF__theResult___fst_exp__h17491 = (tUInt8)255u & (DEF_din_exp__h17332 - ((tUInt8)255u & DEF_IF_IF_898_MINUS_fpu_madd_fState_S3_first__99_B_ETC___d432));
  DEF__0_CONCAT_IF_IF_898_MINUS_fpu_madd_fState_S3_fi_ETC___d433 = 511u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_IF_898_MINUS_fpu_madd_fState_S3_first__99_B_ETC___d432));
  DEF__0_CONCAT_IF_IF_898_MINUS_fpu_madd_fState_S3_fi_ETC___d435 = primSLE8(1u,
									    9u,
									    (tUInt32)(DEF__0_CONCAT_IF_IF_898_MINUS_fpu_madd_fState_S3_fi_ETC___d433),
									    9u,
									    (tUInt32)(DEF_IF_IF_898_MINUS_fpu_madd_fState_S3_first__99_B_ETC___d434));
  DEF__theResult___snd__h17489 = primShiftL64(48u,
					      48u,
					      (tUInt64)(DEF_sfdBC__h10231),
					      9u,
					      (tUInt32)(DEF__0_CONCAT_IF_IF_898_MINUS_fpu_madd_fState_S3_fi_ETC___d433));
  DEF__theResult___snd__h17466 = 281474976710655llu & ((((tUInt64)(70368744177663llu & (DEF__0_CONCAT_IF_IF_898_MINUS_fpu_madd_fState_S3_fi_ETC___d435 ? DEF__theResult___snd__h17489 : DEF__theResult___snd__h17484))) << 2u) | (tUInt64)((tUInt8)0u));
  DEF_NOT_IF_898_MINUS_fpu_madd_fState_S3_first__99__ETC___d240 = !DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d228;
  DEF_NOT_IF_898_MINUS_fpu_madd_fState_S3_first__99__ETC___d242 = DEF_NOT_IF_898_MINUS_fpu_madd_fState_S3_first__99__ETC___d240 && DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d241;
  DEF_NOT_IF_898_MINUS_fpu_madd_fState_S3_first__99__ETC___d383 = DEF_NOT_IF_898_MINUS_fpu_madd_fState_S3_first__99__ETC___d240 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d241 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d245 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d247 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d249 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d251 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d253 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d255 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d257 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d259 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d261 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d263 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d265 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d267 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d269 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d271 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d273 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d275 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d277 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d279 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d281 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d283 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d285 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d287 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d289 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d291 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d293 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d295 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d297 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d299 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d301 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d303 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d305 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d307 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d309 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d311 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d313 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d315 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d317 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d319 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d321 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d323 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d325 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d327 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d329 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d331 && (!DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d333 && !DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d335))))))))))))))))))))))))))))))))))))))))))))));
  DEF__theResult___snd__h17460 = DEF_NOT_IF_898_MINUS_fpu_madd_fState_S3_first__99__ETC___d383 ? DEF_sfdBC__h10231 : DEF__theResult___snd__h17466;
  DEF__theResult___snd__h17446 = DEF_NOT_IF_898_MINUS_fpu_madd_fState_S3_first__99__ETC___d242 ? DEF__theResult___snd__h17448 : DEF__theResult___snd__h17460;
  DEF_sfdin__h17409 = DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d228 ? DEF__theResult___snd__h17432 : DEF__theResult___snd__h17446;
  DEF__theResult___fst_sfd__h17416 = (tUInt32)(DEF_sfdin__h17409 >> 25u);
  DEF__theResult___fst_exp__h17497 = DEF_NOT_IF_898_MINUS_fpu_madd_fState_S3_first__99__ETC___d383 || !DEF__0_CONCAT_IF_IF_898_MINUS_fpu_madd_fState_S3_fi_ETC___d435 ? (tUInt8)0u : DEF__theResult___fst_exp__h17491;
  DEF__theResult___fst_exp__h17500 = DEF_NOT_IF_898_MINUS_fpu_madd_fState_S3_first__99__ETC___d242 ? DEF__theResult___fst_exp__h17452 : DEF__theResult___fst_exp__h17497;
  DEF__theResult___fst_exp__h17415 = DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d228 ? DEF__theResult___fst_exp__h17437 : DEF__theResult___fst_exp__h17500;
  DEF__theResult___fst_exp__h17418 = DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d237 ? (tUInt8)254u : DEF__theResult___fst_exp__h17415;
  DEF__theResult___snd_fst__h17517 = (tUInt8)3u & ((((tUInt8)(((tUInt8)((tUInt8)1u & (DEF_sfdin__h17409 >> 24u)) ? (tUInt8)2u : (tUInt8)0u) >> 1u)) << 1u) | !((140737488355327llu & ((((tUInt64)((tUInt32)(16777215u & DEF_sfdin__h17409))) << 23u) | (tUInt64)(0u))) == 0llu));
  DEF_guardBC__h10235 = DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d237 ? (tUInt8)3u : DEF__theResult___snd_fst__h17517;
  DEF_fpu_madd_fState_S3_first__99_BITS_51_TO_47_04__ETC___d473 = DEF_fpu_madd_fState_S3_first__99_BITS_51_TO_47___d204 | ((tUInt8)31u & (((DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d237 << 2u) | ((DEF__theResult___fst_exp__h17418 == (tUInt8)0u && !(DEF_guardBC__h10235 == (tUInt8)0u)) << 1u)) | DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d237));
  DEF__theResult___snd_snd_snd__h17835 = DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0_05_SL_ETC___d208 ? DEF__theResult___snd_snd__h17837 : DEF_guardBC__h10235;
  DEF__theResult___snd_snd_snd__h17823 = DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0_05_SL_ETC___d206 ? DEF__theResult___snd_snd_snd__h17835 : (tUInt8)3u;
  DEF_x__h17872 = DEF__theResult___snd_snd_snd__h17823;
  DEF_fpu_madd_fState_S3_first__99_BIT_84_00_CONCAT__ETC___d515.set_bits_in_word(4095u & ((((tUInt32)(DEF_fpu_madd_fState_S3_first__99_BIT_84___d200)) << 11u) | DEF_fpu_madd_fState_S3_first____d199.get_bits_in_word32(2u,
																											 9u,
																											 11u)),
										 3u,
										 0u,
										 12u).set_whole_word((((primExtract32(21u,
														      85u,
														      DEF_fpu_madd_fState_S3_first____d199,
														      32u,
														      72u,
														      32u,
														      52u) << 11u) | (((tUInt32)(DEF_fpu_madd_fState_S3_first__99_BIT_84___d200 ? DEF_fpu_madd_fState_S3_first__99_BITS_51_TO_47___d204 : (tUInt8)31u & ((((((DEF_NOT_fpu_madd_fState_S3_first__99_BITS_9_TO_0_0_ETC___d209 ? DEF_fpu_madd_fState_S3_first____d199.get_bits_in_word8(1u,
																																																     19u,
																																																     1u) : (tUInt8)(DEF_fpu_madd_fState_S3_first__99_BITS_51_TO_47_04__ETC___d473 >> 4u)) << 4u) | ((DEF_NOT_fpu_madd_fState_S3_first__99_BITS_9_TO_0_0_ETC___d209 ? DEF_fpu_madd_fState_S3_first____d199.get_bits_in_word8(1u,
																																																																											    18u,
																																																																											    1u) : (tUInt8)((tUInt8)1u & (DEF_fpu_madd_fState_S3_first__99_BITS_51_TO_47_04__ETC___d473 >> 3u))) << 3u)) | ((DEF_NOT_fpu_madd_fState_S3_first__99_BITS_9_TO_0_0_ETC___d207 || (DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0_05_SL_ETC___d208 ? DEF_fpu_madd_fState_S3_first____d199.get_bits_in_word8(1u,
																																																																																																																     17u,
																																																																																																																     1u) : (tUInt8)((tUInt8)1u & (DEF_fpu_madd_fState_S3_first__99_BITS_51_TO_47_04__ETC___d473 >> 2u)))) << 2u)) | ((DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0_05_SL_ETC___d206 ? (DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0_05_SL_ETC___d208 ? DEF_NOT_fpu_madd_fProd_S3_first__13_EQ_0_83___d484 || DEF_fpu_madd_fState_S3_first__99_BIT_48___d485 : (tUInt8)((tUInt8)1u & (DEF_fpu_madd_fState_S3_first__99_BITS_51_TO_47_04__ETC___d473 >> 1u))) : DEF_fpu_madd_fState_S3_first__99_BIT_48___d485) << 1u)) | (DEF_NOT_fpu_madd_fState_S3_first__99_BITS_9_TO_0_0_ETC___d207 || (DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0_05_SL_ETC___d208 ? DEF_NOT_fpu_madd_fProd_S3_first__13_EQ_0_83___d484 || DEF_fpu_madd_fState_S3_first____d199.get_bits_in_word8(1u,
																																																																																																																																																																																																													15u,
																																																																																																																																																																																																													1u) : (tUInt8)((tUInt8)1u & DEF_fpu_madd_fState_S3_first__99_BITS_51_TO_47_04__ETC___d473)))))) << 6u)) | (((tUInt32)(DEF_fpu_madd_fState_S3_first____d199.get_bits_in_word8(1u,
																																																																																																																																																																																																																																		     12u,
																																																																																																																																																																																																																																		     3u))) << 3u)) | (tUInt32)(DEF_fpu_madd_fState_S3_first____d199.get_bits_in_word8(1u,
																																																																																																																																																																																																																																												      9u,
																																																																																																																																																																																																																																												      3u)),
												     2u).set_whole_word(((primExtract32(30u,
																	85u,
																	DEF_fpu_madd_fState_S3_first____d199,
																	32u,
																	40u,
																	32u,
																	11u) << 2u) | (((tUInt32)(!DEF_fpu_madd_fState_S3_first__99_BIT_84___d200 && DEF_fpu_madd_fState_S3_first____d199.get_bits_in_word8(0u,
																																	    10u,
																																	    1u))) << 1u)) | (tUInt32)((tUInt8)((DEF_fpu_madd_fState_S3_first__99_BIT_84___d200 ? 0u : (DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0_05_SL_ETC___d206 ? (DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0_05_SL_ETC___d208 ? 0u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d237 ? 2139095039u : 2147483647u & ((((tUInt32)(DEF__theResult___fst_exp__h17415)) << 23u) | DEF__theResult___fst_sfd__h17416))) : 2139095039u)) >> 30u)),
															1u).set_whole_word((((tUInt32)(1073741823u & (DEF_fpu_madd_fState_S3_first__99_BIT_84___d200 ? 0u : (DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0_05_SL_ETC___d206 ? (DEF_fpu_madd_fState_S3_first__99_BITS_9_TO_0_05_SL_ETC___d208 ? 0u : (DEF_IF_898_MINUS_fpu_madd_fState_S3_first__99_BITS_ETC___d237 ? 2139095039u : 2147483647u & ((((tUInt32)(DEF__theResult___fst_exp__h17415)) << 23u) | DEF__theResult___fst_sfd__h17416))) : 2139095039u)))) << 2u) | (tUInt32)(DEF_x__h17872),
																	   0u);
  INST_fpu_madd_fState_S3.METH_deq();
  INST_fpu_madd_fProd_S3.METH_deq();
  INST_fpu_madd_fState_S4.METH_enq(DEF_fpu_madd_fState_S3_first__99_BIT_84_00_CONCAT__ETC___d515);
}

void MOD_mkZipReduceUnit::RL_fpu_madd_s5_stage()
{
  tUInt32 DEF_sfdA__h18030;
  tUInt32 DEF_sfdBC__h18031;
  tUInt32 DEF_x__h18413;
  tUInt32 DEF_x__h18409;
  tUInt8 DEF_fpu_madd_fState_S4_first__19_BITS_32_TO_25_31__ETC___d532;
  tUInt8 DEF_fpu_madd_fState_S4_first__19_BITS_64_TO_57_36__ETC___d537;
  tUInt32 DEF_IF_fpu_madd_fState_S4_first__19_BITS_64_TO_57__ETC___d540;
  tUInt32 DEF_IF_fpu_madd_fState_S4_first__19_BITS_32_TO_25__ETC___d535;
  tUInt32 DEF_NOT_fpu_madd_fState_S4_first__19_BITS_64_TO_57_ETC___d551;
  tUInt32 DEF_NOT_fpu_madd_fState_S4_first__19_BITS_32_TO_25_ETC___d547;
  tUInt8 DEF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25_30__ETC___d556;
  tUInt8 DEF_fpu_madd_fState_S4_first__19_BIT_33___d527;
  tUInt8 DEF_fpu_madd_fState_S4_first__19_BIT_65___d526;
  tUInt8 DEF_fpu_madd_fState_S4_first__19_BIT_66___d525;
  tUInt8 DEF_fpu_madd_fState_S4_first__19_BITS_32_TO_25___d531;
  tUInt8 DEF_fpu_madd_fState_S4_first__19_BITS_64_TO_57___d536;
  DEF_fpu_madd_fState_S4_first____d519 = INST_fpu_madd_fState_S4.METH_first();
  DEF_fpu_madd_fState_S4_first__19_BITS_64_TO_57___d536 = primExtract8(8u,
								       108u,
								       DEF_fpu_madd_fState_S4_first____d519,
								       32u,
								       64u,
								       32u,
								       57u);
  DEF_fpu_madd_fState_S4_first__19_BITS_32_TO_25___d531 = primExtract8(8u,
								       108u,
								       DEF_fpu_madd_fState_S4_first____d519,
								       32u,
								       32u,
								       32u,
								       25u);
  DEF_fpu_madd_fState_S4_first__19_BIT_66___d525 = DEF_fpu_madd_fState_S4_first____d519.get_bits_in_word8(2u,
													  2u,
													  1u);
  DEF_fpu_madd_fState_S4_first__19_BIT_33___d527 = DEF_fpu_madd_fState_S4_first____d519.get_bits_in_word8(1u,
													  1u,
													  1u);
  DEF_fpu_madd_fState_S4_first__19_BIT_65___d526 = DEF_fpu_madd_fState_S4_first____d519.get_bits_in_word8(2u,
													  1u,
													  1u);
  DEF_fpu_madd_fState_S4_first__19_BITS_64_TO_57_36__ETC___d537 = DEF_fpu_madd_fState_S4_first__19_BITS_64_TO_57___d536 == (tUInt8)0u;
  DEF_NOT_fpu_madd_fState_S4_first__19_BITS_64_TO_57_ETC___d551 = 134217727u & (((((tUInt32)(!DEF_fpu_madd_fState_S4_first__19_BITS_64_TO_57_36__ETC___d537)) << 26u) | (DEF_fpu_madd_fState_S4_first____d519.get_bits_in_word32(1u,
																												 2u,
																												 23u) << 3u)) | (tUInt32)((tUInt8)0u));
  DEF_IF_fpu_madd_fState_S4_first__19_BITS_64_TO_57__ETC___d540 = DEF_fpu_madd_fState_S4_first__19_BITS_64_TO_57_36__ETC___d537 ? 898u : primSignExt32(10u,
																		       8u,
																		       (tUInt8)((tUInt8)255u & (DEF_fpu_madd_fState_S4_first__19_BITS_64_TO_57___d536 - (tUInt8)127u)));
  DEF_fpu_madd_fState_S4_first__19_BITS_32_TO_25_31__ETC___d532 = DEF_fpu_madd_fState_S4_first__19_BITS_32_TO_25___d531 == (tUInt8)0u;
  DEF_NOT_fpu_madd_fState_S4_first__19_BITS_32_TO_25_ETC___d547 = 134217727u & (((((tUInt32)(!DEF_fpu_madd_fState_S4_first__19_BITS_32_TO_25_31__ETC___d532)) << 26u) | (DEF_fpu_madd_fState_S4_first____d519.get_bits_in_word32(0u,
																												 0u,
																												 25u) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_IF_fpu_madd_fState_S4_first__19_BITS_32_TO_25__ETC___d535 = DEF_fpu_madd_fState_S4_first__19_BITS_32_TO_25_31__ETC___d532 ? 898u : primSignExt32(10u,
																		       8u,
																		       (tUInt8)((tUInt8)255u & (DEF_fpu_madd_fState_S4_first__19_BITS_32_TO_25___d531 - (tUInt8)127u)));
  DEF_sfdBC__h18031 = 268435455u & ((((tUInt32)((tUInt8)0u)) << 27u) | DEF_NOT_fpu_madd_fState_S4_first__19_BITS_32_TO_25_ETC___d547);
  DEF_sfdA__h18030 = 268435455u & ((((tUInt32)((tUInt8)0u)) << 27u) | DEF_NOT_fpu_madd_fState_S4_first__19_BITS_64_TO_57_ETC___d551);
  DEF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25_30__ETC___d556 = (!DEF_fpu_madd_fState_S4_first__19_BIT_66___d525 || !primSLE8(1u,
																10u,
																(tUInt32)(DEF_IF_fpu_madd_fState_S4_first__19_BITS_32_TO_25__ETC___d535),
																10u,
																(tUInt32)(DEF_IF_fpu_madd_fState_S4_first__19_BITS_64_TO_57__ETC___d540))) || (DEF_IF_fpu_madd_fState_S4_first__19_BITS_32_TO_25__ETC___d535 == DEF_IF_fpu_madd_fState_S4_first__19_BITS_64_TO_57__ETC___d540 && !(DEF_sfdBC__h18031 <= DEF_sfdA__h18030));
  DEF_x__h18409 = 268435455u & ((((tUInt32)((tUInt8)0u)) << 27u) | (DEF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25_30__ETC___d556 ? DEF_NOT_fpu_madd_fState_S4_first__19_BITS_32_TO_25_ETC___d547 : DEF_NOT_fpu_madd_fState_S4_first__19_BITS_64_TO_57_ETC___d551));
  DEF_x__h18413 = 268435455u & ((((tUInt32)((tUInt8)0u)) << 27u) | (DEF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25_30__ETC___d556 ? DEF_NOT_fpu_madd_fState_S4_first__19_BITS_64_TO_57_ETC___d551 : DEF_NOT_fpu_madd_fState_S4_first__19_BITS_32_TO_25_ETC___d547));
  DEF_IF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25__ETC___d567.set_bits_in_word(4095u & (((DEF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25_30__ETC___d556 ? DEF_IF_fpu_madd_fState_S4_first__19_BITS_32_TO_25__ETC___d535 : DEF_IF_fpu_madd_fState_S4_first__19_BITS_64_TO_57__ETC___d540) << 2u) | (tUInt32)((tUInt8)((DEF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25_30__ETC___d556 ? 1023u & (DEF_IF_fpu_madd_fState_S4_first__19_BITS_32_TO_25__ETC___d535 - DEF_IF_fpu_madd_fState_S4_first__19_BITS_64_TO_57__ETC___d540) : 1023u & (DEF_IF_fpu_madd_fState_S4_first__19_BITS_64_TO_57__ETC___d540 - DEF_IF_fpu_madd_fState_S4_first__19_BITS_32_TO_25__ETC___d535)) >> 8u))),
										 2u,
										 0u,
										 12u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)255u & (DEF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25_30__ETC___d556 ? 1023u & (DEF_IF_fpu_madd_fState_S4_first__19_BITS_32_TO_25__ETC___d535 - DEF_IF_fpu_madd_fState_S4_first__19_BITS_64_TO_57__ETC___d540) : 1023u & (DEF_IF_fpu_madd_fState_S4_first__19_BITS_64_TO_57__ETC___d540 - DEF_IF_fpu_madd_fState_S4_first__19_BITS_32_TO_25__ETC___d535))))) << 24u) | (tUInt32)(DEF_x__h18409 >> 4u),
												     1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)15u & DEF_x__h18409))) << 28u) | DEF_x__h18413,
															0u);
  DEF_NOT_fpu_madd_fState_S4_first__19_BIT_65_26_EQ__ETC___d568.set_bits_in_word(16383u & (((((tUInt32)(!(DEF_fpu_madd_fState_S4_first__19_BIT_65___d526 == DEF_fpu_madd_fState_S4_first__19_BIT_33___d527))) << 13u) | (((tUInt32)(DEF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25_30__ETC___d556 ? DEF_fpu_madd_fState_S4_first__19_BIT_33___d527 : DEF_fpu_madd_fState_S4_first__19_BIT_65___d526)) << 12u)) | DEF_IF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25__ETC___d567.get_bits_in_word32(2u,
																																																												  0u,
																																																												  12u)),
										 2u,
										 0u,
										 14u).set_whole_word(DEF_IF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25__ETC___d567.get_whole_word(1u),
												     1u).set_whole_word(DEF_IF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25__ETC___d567.get_whole_word(0u),
															0u);
  DEF_fpu_madd_fState_S4_first__19_BIT_107_20_CONCAT_ETC___d569.set_bits_in_word(16777215u & ((((tUInt32)(DEF_fpu_madd_fState_S4_first____d519.get_bits_in_word8(3u,
																				 11u,
																				 1u))) << 23u) | primExtract32(23u,
																							       108u,
																							       DEF_fpu_madd_fState_S4_first____d519,
																							       32u,
																							       106u,
																							       32u,
																							       84u)),
										 3u,
										 0u,
										 24u).set_whole_word((((DEF_fpu_madd_fState_S4_first____d519.get_bits_in_word32(2u,
																				11u,
																				9u) << 23u) | (((tUInt32)(DEF_fpu_madd_fState_S4_first____d519.get_bits_in_word8(2u,
																														 3u,
																														 8u))) << 15u)) | (((tUInt32)(DEF_fpu_madd_fState_S4_first__19_BIT_66___d525)) << 14u)) | DEF_NOT_fpu_madd_fState_S4_first__19_BIT_65_26_EQ__ETC___d568.get_bits_in_word32(2u,
																																																			   0u,
																																																			   14u),
												     2u).set_whole_word(DEF_NOT_fpu_madd_fState_S4_first__19_BIT_65_26_EQ__ETC___d568.get_whole_word(1u),
															1u).set_whole_word(DEF_NOT_fpu_madd_fState_S4_first__19_BIT_65_26_EQ__ETC___d568.get_whole_word(0u),
																	   0u);
  INST_fpu_madd_fState_S4.METH_deq();
  INST_fpu_madd_fState_S5.METH_enq(DEF_fpu_madd_fState_S4_first__19_BIT_107_20_CONCAT_ETC___d569);
}

void MOD_mkZipReduceUnit::RL_fpu_madd_s6_stage()
{
  tUInt32 DEF_guard__h18839;
  tUInt32 DEF_x__h18831;
  tUInt32 DEF_result__h18844;
  tUInt32 DEF_x__h18943;
  tUInt8 DEF_fpu_madd_fState_S5_first__73_BIT_119___d574;
  tUInt32 DEF_fpu_madd_fState_S5_first__73_BITS_65_TO_56___d583;
  tUInt32 DEF_fpu_madd_fState_S5_first__73_BITS_27_TO_0_82_S_ETC___d587;
  tUInt32 DEF_y__h18569;
  tUInt32 DEF_x__h18815;
  DEF_fpu_madd_fState_S5_first____d573 = INST_fpu_madd_fState_S5.METH_first();
  DEF_x__h18815 = primExtract32(28u, 120u, DEF_fpu_madd_fState_S5_first____d573, 32u, 55u, 32u, 28u);
  DEF_y__h18569 = DEF_fpu_madd_fState_S5_first____d573.get_bits_in_word32(0u, 0u, 28u);
  DEF_fpu_madd_fState_S5_first__73_BITS_65_TO_56___d583 = primExtract32(10u,
									120u,
									DEF_fpu_madd_fState_S5_first____d573,
									32u,
									65u,
									32u,
									56u);
  DEF_fpu_madd_fState_S5_first__73_BITS_27_TO_0_82_S_ETC___d587 = primShiftR32(28u,
									       28u,
									       (tUInt32)(DEF_y__h18569),
									       10u,
									       (tUInt32)(DEF_fpu_madd_fState_S5_first__73_BITS_65_TO_56___d583));
  DEF_fpu_madd_fState_S5_first__73_BIT_119___d574 = DEF_fpu_madd_fState_S5_first____d573.get_bits_in_word8(3u,
													   23u,
													   1u);
  DEF_x__h18943 = 1023u & (28u - DEF_fpu_madd_fState_S5_first__73_BITS_65_TO_56___d583);
  DEF_guard__h18839 = primShiftL32(28u, 28u, (tUInt32)(DEF_y__h18569), 10u, (tUInt32)(DEF_x__h18943));
  DEF_result__h18844 = 268435455u & ((((tUInt32)(DEF_fpu_madd_fState_S5_first__73_BITS_27_TO_0_82_S_ETC___d587 >> 1u)) << 1u) | (tUInt32)((tUInt8)((tUInt8)1u & DEF_fpu_madd_fState_S5_first__73_BITS_27_TO_0_82_S_ETC___d587) | !(DEF_guard__h18839 == 0u)));
  DEF_x__h18831 = DEF_fpu_madd_fState_S5_first__73_BIT_119___d574 ? DEF_y__h18569 : (primSLT8(1u,
											      10u,
											      (tUInt32)(DEF_fpu_madd_fState_S5_first__73_BITS_65_TO_56___d583),
											      10u,
											      28u) ? DEF_result__h18844 : (DEF_y__h18569 == 0u ? DEF_y__h18569 : 1u));
  DEF_fpu_madd_fState_S5_first__73_BITS_75_TO_66_80__ETC___d602.set_bits_in_word(DEF_fpu_madd_fState_S5_first____d573.get_bits_in_word8(2u,
																	10u,
																	2u),
										 2u,
										 0u,
										 2u).set_whole_word((((tUInt32)(DEF_fpu_madd_fState_S5_first____d573.get_bits_in_word8(2u,
																				       2u,
																				       8u))) << 24u) | (tUInt32)(DEF_x__h18815 >> 4u),
												    1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)15u & DEF_x__h18815))) << 28u) | DEF_x__h18831,
														       0u);
  DEF_fpu_madd_fState_S5_first__73_BIT_119_74_CONCAT_ETC___d603.set_bits_in_word(16383u & ((((tUInt32)(DEF_fpu_madd_fState_S5_first__73_BIT_119___d574)) << 13u) | DEF_fpu_madd_fState_S5_first____d573.get_bits_in_word32(3u,
																											   10u,
																											   13u)),
										 3u,
										 0u,
										 14u).set_whole_word((((primExtract32(19u,
														      120u,
														      DEF_fpu_madd_fState_S5_first____d573,
														      32u,
														      105u,
														      32u,
														      87u) << 13u) | (((tUInt32)(DEF_fpu_madd_fState_S5_first____d573.get_bits_in_word8(2u,
																									15u,
																									8u))) << 5u)) | (((tUInt32)(DEF_fpu_madd_fState_S5_first____d573.get_bits_in_word8(2u,
																																			   12u,
																																			   3u))) << 2u)) | (tUInt32)(DEF_fpu_madd_fState_S5_first__73_BITS_75_TO_66_80__ETC___d602.get_bits_in_word8(2u,
																																																     0u,
																																																     2u)),
												     2u).set_whole_word(DEF_fpu_madd_fState_S5_first__73_BITS_75_TO_66_80__ETC___d602.get_whole_word(1u),
															1u).set_whole_word(DEF_fpu_madd_fState_S5_first__73_BITS_75_TO_66_80__ETC___d602.get_whole_word(0u),
																	   0u);
  INST_fpu_madd_fState_S5.METH_deq();
  INST_fpu_madd_fState_S6.METH_enq(DEF_fpu_madd_fState_S5_first__73_BIT_119_74_CONCAT_ETC___d603);
}

void MOD_mkZipReduceUnit::RL_fpu_madd_s7_stage()
{
  tUInt32 DEF_x__h19355;
  tUInt32 DEF_x__h19346;
  tUInt32 DEF_y__h19142;
  tUInt32 DEF_x__h19141;
  DEF_fpu_madd_fState_S6_first____d607 = INST_fpu_madd_fState_S6.METH_first();
  DEF_x__h19141 = primExtract32(28u, 110u, DEF_fpu_madd_fState_S6_first____d607, 32u, 55u, 32u, 28u);
  DEF_y__h19142 = DEF_fpu_madd_fState_S6_first____d607.get_bits_in_word32(0u, 0u, 28u);
  DEF_x__h19346 = 268435455u & (DEF_x__h19141 + DEF_y__h19142);
  DEF_x__h19355 = 268435455u & (DEF_x__h19141 - DEF_y__h19142);
  DEF_fpu_madd_fState_S6_first__07_BIT_109_08_CONCAT_ETC___d619.set_bits_in_word(16383u & ((((tUInt32)(DEF_fpu_madd_fState_S6_first____d607.get_bits_in_word8(3u,
																			      13u,
																			      1u))) << 13u) | DEF_fpu_madd_fState_S6_first____d607.get_bits_in_word32(3u,
																												      0u,
																												      13u)),
										 3u,
										 0u,
										 14u).set_whole_word(((DEF_fpu_madd_fState_S6_first____d607.get_bits_in_word32(2u,
																			       13u,
																			       19u) << 13u) | (((tUInt32)(DEF_fpu_madd_fState_S6_first____d607.get_bits_in_word8(2u,
																														 5u,
																														 8u))) << 5u)) | (tUInt32)(DEF_fpu_madd_fState_S6_first____d607.get_bits_in_word8(2u,
																																								  0u,
																																								  5u)),
												     2u).set_whole_word((((tUInt32)(DEF_fpu_madd_fState_S6_first____d607.get_bits_in_word8(1u,
																							   24u,
																							   8u))) << 24u) | (tUInt32)(DEF_x__h19346 >> 4u),
															1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)15u & DEF_x__h19346))) << 28u) | DEF_x__h19355,
																	   0u);
  INST_fpu_madd_fState_S6.METH_deq();
  INST_fpu_madd_fState_S7.METH_enq(DEF_fpu_madd_fState_S6_first__07_BIT_109_08_CONCAT_ETC___d619);
}

void MOD_mkZipReduceUnit::RL_fpu_madd_s8_stage()
{
  tUInt8 DEF_NOT_IF_fpu_madd_fState_S7_first__23_BIT_67_29__ETC___d645;
  tUInt8 DEF_IF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_T_ETC___d757;
  tUInt32 DEF__0_CONCAT_IF_IF_fpu_madd_fState_S7_first__23_BI_ETC___d758;
  tUInt8 DEF_x__h24179;
  tUInt8 DEF__theResult___snd_fst__h23896;
  tUInt8 DEF_guard__h19585;
  tUInt8 DEF__theResult___fst_exp__h23816;
  tUInt8 DEF__theResult___fst_exp__h23870;
  tUInt8 DEF__theResult___fst_exp__h23876;
  tUInt8 DEF__theResult___fst_exp__h23831;
  tUInt8 DEF__theResult___fst_exp__h23879;
  tUInt8 DEF__theResult___fst_exp__h23794;
  tUInt8 DEF__theResult___fst_exp__h23797;
  tUInt8 DEF_fpu_madd_fState_S7_first__23_BITS_65_TO_56_34__ETC___d637;
  tUInt32 DEF_IF_fpu_madd_fState_S7_first__23_BITS_65_TO_56__ETC___d640;
  tUInt32 DEF__theResult___snd__h23811;
  tUInt32 DEF__theResult___snd__h23863;
  tUInt32 DEF__theResult___snd__h23868;
  tUInt8 DEF__0_CONCAT_IF_IF_fpu_madd_fState_S7_first__23_BI_ETC___d760;
  tUInt32 DEF__theResult___snd__h23845;
  tUInt8 DEF_NOT_IF_fpu_madd_fState_S7_first__23_BIT_67_29__ETC___d728;
  tUInt32 DEF__theResult___snd__h23839;
  tUInt32 DEF__theResult___snd__h23827;
  tUInt8 DEF_NOT_IF_fpu_madd_fState_S7_first__23_BIT_67_29__ETC___d647;
  tUInt32 DEF__theResult___snd__h23825;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d642;
  tUInt32 DEF_IF_fpu_madd_fState_S7_first__23_BITS_65_TO_56__ETC___d759;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d700;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d698;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d696;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d694;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d692;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d690;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d688;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d686;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d684;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d682;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d680;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d678;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d676;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d674;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d672;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d670;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d668;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d666;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d664;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d662;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d660;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d658;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d656;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d654;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d652;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d650;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d646;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d633;
  tUInt8 DEF_fpu_madd_fState_S7_first__23_BIT_67___d629;
  tUInt8 DEF_fpu_madd_fState_S7_first__23_BIT_109___d624;
  tUInt8 DEF_fpu_madd_fState_S7_first__23_BITS_76_TO_72___d628;
  tUInt32 DEF_value__h23726;
  tUInt8 DEF_din_exp__h23716;
  tUInt32 DEF_sfdin__h23788;
  tUInt32 DEF__theResult___fst_sfd__h23795;
  tUInt32 DEF_sfd__h19581;
  DEF_fpu_madd_fState_S7_first____d623 = INST_fpu_madd_fState_S7.METH_first();
  DEF_value__h23726 = 1023u & (primExtract32(10u,
					     110u,
					     DEF_fpu_madd_fState_S7_first____d623,
					     32u,
					     65u,
					     32u,
					     56u) + 127u);
  DEF_din_exp__h23716 = (tUInt8)((tUInt8)255u & DEF_value__h23726);
  DEF_fpu_madd_fState_S7_first__23_BITS_76_TO_72___d628 = DEF_fpu_madd_fState_S7_first____d623.get_bits_in_word8(2u,
														 8u,
														 5u);
  DEF_fpu_madd_fState_S7_first__23_BIT_109___d624 = DEF_fpu_madd_fState_S7_first____d623.get_bits_in_word8(3u,
													   13u,
													   1u);
  DEF_fpu_madd_fState_S7_first__23_BIT_67___d629 = DEF_fpu_madd_fState_S7_first____d623.get_bits_in_word8(2u,
													  3u,
													  1u);
  DEF_sfd__h19581 = DEF_fpu_madd_fState_S7_first__23_BIT_67___d629 ? DEF_fpu_madd_fState_S7_first____d623.get_bits_in_word32(0u,
															     0u,
															     28u) : primExtract32(28u,
																		  110u,
																		  DEF_fpu_madd_fState_S7_first____d623,
																		  32u,
																		  55u,
																		  32u,
																		  28u);
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d633 = (tUInt8)(DEF_sfd__h19581 >> 27u);
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d646 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 26u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d650 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 25u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d652 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 24u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d656 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 22u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d654 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 23u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d658 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 21u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d660 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 20u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d662 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 19u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d664 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 18u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d668 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 16u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d666 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 17u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d670 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 15u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d672 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 14u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d676 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 12u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d674 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 13u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d678 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 11u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d680 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 10u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d682 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 9u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d684 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 8u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d686 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 7u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d688 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 6u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d692 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 4u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d690 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 5u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d694 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 3u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d696 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 2u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d698 = (tUInt8)((tUInt8)1u & (DEF_sfd__h19581 >> 1u));
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d700 = (tUInt8)((tUInt8)1u & DEF_sfd__h19581);
  DEF__theResult___snd__h23827 = 268435455u & ((((tUInt32)(67108863u & DEF_sfd__h19581)) << 2u) | (tUInt32)((tUInt8)0u));
  DEF__theResult___snd__h23811 = 268435455u & ((((tUInt32)(134217727u & DEF_sfd__h19581)) << 1u) | (tUInt32)((tUInt8)0u));
  DEF_fpu_madd_fState_S7_first__23_BITS_65_TO_56_34__ETC___d637 = DEF_din_exp__h23716 == (tUInt8)0u;
  DEF_IF_fpu_madd_fState_S7_first__23_BITS_65_TO_56__ETC___d640 = DEF_fpu_madd_fState_S7_first__23_BITS_65_TO_56_34__ETC___d637 ? 386u : primSignExt32(9u,
																		       8u,
																		       (tUInt8)((tUInt8)255u & (DEF_din_exp__h23716 - (tUInt8)127u)));
  DEF_IF_fpu_madd_fState_S7_first__23_BITS_65_TO_56__ETC___d759 = 511u & (DEF_IF_fpu_madd_fState_S7_first__23_BITS_65_TO_56__ETC___d640 - 386u);
  DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d642 = DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d633 && DEF_IF_fpu_madd_fState_S7_first__23_BITS_65_TO_56__ETC___d640 == 127u;
  DEF__theResult___snd__h23863 = primShiftL32(28u,
					      28u,
					      (tUInt32)(DEF_sfd__h19581),
					      9u,
					      (tUInt32)(DEF_IF_fpu_madd_fState_S7_first__23_BITS_65_TO_56__ETC___d759));
  DEF__theResult___fst_exp__h23831 = DEF_fpu_madd_fState_S7_first__23_BITS_65_TO_56_34__ETC___d637 ? (tUInt8)1u : DEF_din_exp__h23716;
  DEF__theResult___fst_exp__h23816 = DEF_fpu_madd_fState_S7_first__23_BITS_65_TO_56_34__ETC___d637 ? (tUInt8)2u : (tUInt8)255u & (DEF_din_exp__h23716 + (tUInt8)1u);
  DEF_IF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_T_ETC___d757 = (tUInt8)31u & ((DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d633 ? (tUInt8)0u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d646 ? (tUInt8)1u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d650 ? (tUInt8)2u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d652 ? (tUInt8)3u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d654 ? (tUInt8)4u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d656 ? (tUInt8)5u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d658 ? (tUInt8)6u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d660 ? (tUInt8)7u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d662 ? (tUInt8)8u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d664 ? (tUInt8)9u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d666 ? (tUInt8)10u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d668 ? (tUInt8)11u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d670 ? (tUInt8)12u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d672 ? (tUInt8)13u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d674 ? (tUInt8)14u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d676 ? (tUInt8)15u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d678 ? (tUInt8)16u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d680 ? (tUInt8)17u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d682 ? (tUInt8)18u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d684 ? (tUInt8)19u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d686 ? (tUInt8)20u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d688 ? (tUInt8)21u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d690 ? (tUInt8)22u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d692 ? (tUInt8)23u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d694 ? (tUInt8)24u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d696 ? (tUInt8)25u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d698 ? (tUInt8)26u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d700 ? (tUInt8)27u : (tUInt8)28u)))))))))))))))))))))))))))) - (tUInt8)1u);
  DEF__theResult___fst_exp__h23870 = (tUInt8)255u & (DEF_din_exp__h23716 - ((tUInt8)255u & DEF_IF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_T_ETC___d757));
  DEF__0_CONCAT_IF_IF_fpu_madd_fState_S7_first__23_BI_ETC___d758 = 511u & ((((tUInt32)((tUInt8)0u)) << 5u) | (tUInt32)(DEF_IF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_T_ETC___d757));
  DEF__0_CONCAT_IF_IF_fpu_madd_fState_S7_first__23_BI_ETC___d760 = primSLE8(1u,
									    9u,
									    (tUInt32)(DEF__0_CONCAT_IF_IF_fpu_madd_fState_S7_first__23_BI_ETC___d758),
									    9u,
									    (tUInt32)(DEF_IF_fpu_madd_fState_S7_first__23_BITS_65_TO_56__ETC___d759));
  DEF__theResult___snd__h23868 = primShiftL32(28u,
					      28u,
					      (tUInt32)(DEF_sfd__h19581),
					      9u,
					      (tUInt32)(DEF__0_CONCAT_IF_IF_fpu_madd_fState_S7_first__23_BI_ETC___d758));
  DEF__theResult___snd__h23845 = 268435455u & ((((tUInt32)(67108863u & (DEF__0_CONCAT_IF_IF_fpu_madd_fState_S7_first__23_BI_ETC___d760 ? DEF__theResult___snd__h23868 : DEF__theResult___snd__h23863))) << 2u) | (tUInt32)((tUInt8)0u));
  DEF_NOT_IF_fpu_madd_fState_S7_first__23_BIT_67_29__ETC___d645 = !DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d633;
  DEF_NOT_IF_fpu_madd_fState_S7_first__23_BIT_67_29__ETC___d647 = DEF_NOT_IF_fpu_madd_fState_S7_first__23_BIT_67_29__ETC___d645 && DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d646;
  DEF_NOT_IF_fpu_madd_fState_S7_first__23_BIT_67_29__ETC___d728 = DEF_NOT_IF_fpu_madd_fState_S7_first__23_BIT_67_29__ETC___d645 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d646 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d650 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d652 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d654 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d656 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d658 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d660 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d662 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d664 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d666 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d668 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d670 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d672 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d674 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d676 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d678 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d680 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d682 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d684 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d686 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d688 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d690 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d692 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d694 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d696 && (!DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d698 && !DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d700))))))))))))))))))))))))));
  DEF__theResult___snd__h23839 = DEF_NOT_IF_fpu_madd_fState_S7_first__23_BIT_67_29__ETC___d728 ? DEF_sfd__h19581 : DEF__theResult___snd__h23845;
  DEF__theResult___snd__h23825 = DEF_NOT_IF_fpu_madd_fState_S7_first__23_BIT_67_29__ETC___d647 ? DEF__theResult___snd__h23827 : DEF__theResult___snd__h23839;
  DEF_sfdin__h23788 = DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d633 ? DEF__theResult___snd__h23811 : DEF__theResult___snd__h23825;
  DEF__theResult___fst_sfd__h23795 = (tUInt32)(DEF_sfdin__h23788 >> 5u);
  DEF__theResult___fst_exp__h23876 = DEF_NOT_IF_fpu_madd_fState_S7_first__23_BIT_67_29__ETC___d728 || !DEF__0_CONCAT_IF_IF_fpu_madd_fState_S7_first__23_BI_ETC___d760 ? (tUInt8)0u : DEF__theResult___fst_exp__h23870;
  DEF__theResult___fst_exp__h23879 = DEF_NOT_IF_fpu_madd_fState_S7_first__23_BIT_67_29__ETC___d647 ? DEF__theResult___fst_exp__h23831 : DEF__theResult___fst_exp__h23876;
  DEF__theResult___fst_exp__h23794 = DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d633 ? DEF__theResult___fst_exp__h23816 : DEF__theResult___fst_exp__h23879;
  DEF__theResult___fst_exp__h23797 = DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d642 ? (tUInt8)254u : DEF__theResult___fst_exp__h23794;
  DEF__theResult___snd_fst__h23896 = (tUInt8)3u & ((((tUInt8)(((tUInt8)((tUInt8)1u & (DEF_sfdin__h23788 >> 4u)) ? (tUInt8)2u : (tUInt8)0u) >> 1u)) << 1u) | !((134217727u & (((tUInt32)((tUInt8)((tUInt8)15u & DEF_sfdin__h23788))) << 23u)) == 0u));
  DEF_guard__h19585 = DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d642 ? (tUInt8)3u : DEF__theResult___snd_fst__h23896;
  DEF_x__h24179 = DEF_fpu_madd_fState_S7_first__23_BIT_109___d624 ? (tUInt8)0u : DEF_guard__h19585;
  DEF_fpu_madd_fState_S7_first__23_BIT_109_24_CONCAT_ETC___d812.set_bits_in_word(8191u & ((((tUInt32)(DEF_fpu_madd_fState_S7_first__23_BIT_109___d624)) << 12u) | DEF_fpu_madd_fState_S7_first____d623.get_bits_in_word32(3u,
																											  1u,
																											  12u)),
										 2u,
										 0u,
										 13u).set_whole_word((((((primExtract32(20u,
															110u,
															DEF_fpu_madd_fState_S7_first____d623,
															32u,
															96u,
															32u,
															77u) << 12u) | (((tUInt32)(DEF_fpu_madd_fState_S7_first__23_BIT_109___d624 ? DEF_fpu_madd_fState_S7_first__23_BITS_76_TO_72___d628 : DEF_fpu_madd_fState_S7_first__23_BITS_76_TO_72___d628 | ((tUInt8)31u & (((DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d642 << 2u) | ((DEF__theResult___fst_exp__h23797 == (tUInt8)0u && !(DEF_guard__h19585 == (tUInt8)0u)) << 1u)) | DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d642)))) << 7u)) | (((tUInt32)(DEF_fpu_madd_fState_S7_first____d623.get_bits_in_word8(2u,
																																																																															       5u,
																																																																															       3u))) << 4u)) | (((tUInt32)(DEF_fpu_madd_fState_S7_first____d623.get_bits_in_word8(2u,
																																																																																										  4u,
																																																																																										  1u))) << 3u)) | (((tUInt32)(!DEF_fpu_madd_fState_S7_first__23_BIT_109___d624 && DEF_fpu_madd_fState_S7_first____d623.get_bits_in_word8(2u,
																																																																																																											 2u,
																																																																																																											 1u))) << 2u)) | (tUInt32)((tUInt8)((DEF_fpu_madd_fState_S7_first__23_BIT_109___d624 ? 0u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d642 ? 2139095039u : 2147483647u & ((((tUInt32)(DEF__theResult___fst_exp__h23794)) << 23u) | DEF__theResult___fst_sfd__h23795))) >> 29u)),
												     1u).set_whole_word(((((tUInt32)(536870911u & (DEF_fpu_madd_fState_S7_first__23_BIT_109___d624 ? 0u : (DEF_IF_fpu_madd_fState_S7_first__23_BIT_67_29_THEN_ETC___d642 ? 2139095039u : 2147483647u & ((((tUInt32)(DEF__theResult___fst_exp__h23794)) << 23u) | DEF__theResult___fst_sfd__h23795))))) << 3u) | (((tUInt32)(DEF_x__h24179)) << 1u)) | (tUInt32)(DEF_fpu_madd_fState_S7_first__23_BIT_67___d629),
															0u);
  INST_fpu_madd_fState_S7.METH_deq();
  INST_fpu_madd_fState_S8.METH_enq(DEF_fpu_madd_fState_S7_first__23_BIT_109_24_CONCAT_ETC___d812);
}

void MOD_mkZipReduceUnit::RL_fpu_madd_s9_stage()
{
  tUInt8 DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_26_20__ETC___d830;
  tUInt8 DEF_IF_fpu_madd_fState_S8_first__16_BITS_33_TO_26__ETC___d888;
  tUInt8 DEF_IF_fpu_madd_fState_S8_first__16_BITS_38_TO_36__ETC___d914;
  tUInt8 DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d907;
  tUInt8 DEF_din_inc___2_exp__h24836;
  tUInt8 DEF_IF_fpu_madd_fState_S8_first__16_BITS_33_TO_26__ETC___d842;
  tUInt8 DEF_out_exp__h24754;
  tUInt8 DEF__theResult___exp__h24751;
  tUInt8 DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d853;
  tUInt8 DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d848;
  tUInt8 DEF__theResult___fst_exp__h24829;
  tUInt8 DEF_IF_fpu_madd_fState_S8_first__16_BITS_33_TO_26__ETC___d867;
  tUInt32 DEF_out_sfd__h24755;
  tUInt32 DEF__theResult___sfd__h24752;
  tUInt32 DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d878;
  tUInt32 DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d876;
  tUInt32 DEF__theResult___fst_sfd__h24830;
  tUInt8 DEF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_EQ_ETC___d825;
  tUInt8 DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_26_20__ETC___d836;
  tUInt8 DEF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_EQ_ETC___d845;
  tUInt32 DEF_IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d921;
  tUInt8 DEF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_EQ_ETC___d856;
  tUInt32 DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d927;
  tUInt32 DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d925;
  tUInt32 DEF_IF_fpu_madd_fState_S8_first__16_BITS_38_TO_36__ETC___d935;
  tUInt8 DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_26_20__ETC___d821;
  tUInt64 DEF_IF_fpu_madd_fState_S8_first__16_BIT_76_17_THEN_ETC___d938;
  tUInt8 DEF_fpu_madd_fState_S8_first__16_BITS_43_TO_39_91__ETC___d899;
  tUInt8 DEF__0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_BI_ETC___d835;
  tUInt8 DEF_fpu_madd_fState_S8_first__16_BIT_3___d829;
  tUInt8 DEF_fpu_madd_fState_S8_first__16_BIT_34___d855;
  tUInt8 DEF_sfd_BITS_24_TO_23___h24743;
  tUInt8 DEF_guard__h24418;
  tUInt8 DEF_fpu_madd_fState_S8_first__16_BITS_38_TO_36___d822;
  tUInt8 DEF_x_first_snd_snd_fst_exp__h24433;
  tUInt32 DEF_sfd_BITS_22_TO_0___h24875;
  tUInt32 DEF_sfd__h24450;
  tUInt32 DEF__0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_BI_ETC___d869;
  tUInt32 DEF_x_first_snd_snd_fst_sfd__h24434;
  tUInt32 DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_3___d917;
  DEF_fpu_madd_fState_S8_first____d816 = INST_fpu_madd_fState_S8.METH_first();
  DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_3___d917 = primExtract32(31u,
								       77u,
								       DEF_fpu_madd_fState_S8_first____d816,
								       32u,
								       33u,
								       32u,
								       3u);
  DEF_x_first_snd_snd_fst_sfd__h24434 = DEF_fpu_madd_fState_S8_first____d816.get_bits_in_word32(0u,
												3u,
												23u);
  DEF_x_first_snd_snd_fst_exp__h24433 = primExtract8(8u,
						     77u,
						     DEF_fpu_madd_fState_S8_first____d816,
						     32u,
						     33u,
						     32u,
						     26u);
  DEF_fpu_madd_fState_S8_first__16_BITS_38_TO_36___d822 = DEF_fpu_madd_fState_S8_first____d816.get_bits_in_word8(1u,
														 4u,
														 3u);
  DEF_guard__h24418 = DEF_fpu_madd_fState_S8_first____d816.get_bits_in_word8(0u, 1u, 2u);
  DEF_fpu_madd_fState_S8_first__16_BIT_34___d855 = DEF_fpu_madd_fState_S8_first____d816.get_bits_in_word8(1u,
													  2u,
													  1u);
  DEF_fpu_madd_fState_S8_first__16_BIT_3___d829 = DEF_fpu_madd_fState_S8_first____d816.get_bits_in_word8(0u,
													 3u,
													 1u);
  DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_26_20__ETC___d821 = DEF_x_first_snd_snd_fst_exp__h24433 == (tUInt8)255u;
  DEF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_EQ_ETC___d845 = DEF_guard__h24418 == (tUInt8)3u;
  DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_26_20__ETC___d836 = DEF_x_first_snd_snd_fst_exp__h24433 == (tUInt8)254u;
  DEF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_EQ_ETC___d825 = DEF_guard__h24418 == (tUInt8)0u;
  DEF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_EQ_ETC___d856 = DEF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_EQ_ETC___d825 || DEF_fpu_madd_fState_S8_first__16_BIT_34___d855;
  DEF_din_inc___2_exp__h24836 = (tUInt8)255u & (DEF_x_first_snd_snd_fst_exp__h24433 + (tUInt8)1u);
  switch (DEF_guard__h24418) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d907 = DEF_fpu_madd_fState_S8_first__16_BIT_34___d855;
    break;
  default:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d907 = DEF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_EQ_ETC___d845 && DEF_fpu_madd_fState_S8_first__16_BIT_34___d855;
  }
  switch (DEF_fpu_madd_fState_S8_first__16_BITS_38_TO_36___d822) {
  case (tUInt8)0u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_38_TO_36__ETC___d914 = DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d907;
    break;
  case (tUInt8)1u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_38_TO_36__ETC___d914 = DEF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_EQ_ETC___d825 ? DEF_fpu_madd_fState_S8_first__16_BIT_34___d855 : (DEF_guard__h24418 == (tUInt8)1u || (DEF_guard__h24418 == (tUInt8)2u || DEF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_EQ_ETC___d845)) && DEF_fpu_madd_fState_S8_first__16_BIT_34___d855;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_38_TO_36__ETC___d914 = DEF_fpu_madd_fState_S8_first__16_BIT_34___d855;
    break;
  default:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_38_TO_36__ETC___d914 = DEF_fpu_madd_fState_S8_first__16_BITS_38_TO_36___d822 == (tUInt8)4u && DEF_fpu_madd_fState_S8_first__16_BIT_34___d855;
  }
  DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_26_20__ETC___d830 = DEF_x_first_snd_snd_fst_exp__h24433 == (tUInt8)0u;
  DEF_sfd__h24450 = 33554431u & ((33554431u & (((((tUInt32)((tUInt8)0u)) << 24u) | (((tUInt32)(!DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_26_20__ETC___d830)) << 23u)) | DEF_x_first_snd_snd_fst_sfd__h24434)) + 1u);
  DEF__0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_BI_ETC___d869 = (tUInt32)(8388607u & (DEF_sfd__h24450 >> 1u));
  DEF_sfd_BITS_22_TO_0___h24875 = (tUInt32)(8388607u & DEF_sfd__h24450);
  DEF_sfd_BITS_24_TO_23___h24743 = (tUInt8)(DEF_sfd__h24450 >> 23u);
  DEF__0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_BI_ETC___d835 = (tUInt8)(DEF_sfd__h24450 >> 24u);
  DEF__theResult___sfd__h24752 = DEF__0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_BI_ETC___d835 ? (DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_26_20__ETC___d836 ? 0u : DEF__0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_BI_ETC___d869) : DEF_sfd_BITS_22_TO_0___h24875;
  switch (DEF_guard__h24418) {
  case (tUInt8)0u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d878 = DEF_x_first_snd_snd_fst_sfd__h24434;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d878 = DEF__theResult___sfd__h24752;
    break;
  default:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d878 = 0u;
  }
  DEF_out_sfd__h24755 = DEF_fpu_madd_fState_S8_first__16_BIT_3___d829 ? DEF__theResult___sfd__h24752 : DEF_x_first_snd_snd_fst_sfd__h24434;
  switch (DEF_guard__h24418) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d876 = DEF_x_first_snd_snd_fst_sfd__h24434;
    break;
  case (tUInt8)2u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d876 = DEF_out_sfd__h24755;
    break;
  case (tUInt8)3u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d876 = DEF__theResult___sfd__h24752;
    break;
  default:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d876 = 0u;
  }
  switch (DEF_fpu_madd_fState_S8_first__16_BITS_38_TO_36___d822) {
  case (tUInt8)0u:
    DEF__theResult___fst_sfd__h24830 = DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d876;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_sfd__h24830 = DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d878;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h24830 = DEF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_EQ_ETC___d856 ? DEF_x_first_snd_snd_fst_sfd__h24434 : DEF__theResult___sfd__h24752;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h24830 = DEF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_EQ_ETC___d825 ? DEF_x_first_snd_snd_fst_sfd__h24434 : (DEF_fpu_madd_fState_S8_first__16_BIT_34___d855 ? DEF__theResult___sfd__h24752 : DEF_x_first_snd_snd_fst_sfd__h24434);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h24830 = DEF_x_first_snd_snd_fst_sfd__h24434;
    break;
  default:
    DEF__theResult___fst_sfd__h24830 = 0u;
  }
  DEF_IF_fpu_madd_fState_S8_first__16_BITS_33_TO_26__ETC___d842 = DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_26_20__ETC___d830 && DEF_sfd_BITS_24_TO_23___h24743 == (tUInt8)1u ? (tUInt8)1u : DEF_x_first_snd_snd_fst_exp__h24433;
  DEF_IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d921 = DEF__0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_BI_ETC___d835 ? (DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_26_20__ETC___d836 ? 2139095040u : 2147483647u & ((((tUInt32)(DEF_din_inc___2_exp__h24836)) << 23u) | DEF__0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_BI_ETC___d869)) : 2147483647u & ((((tUInt32)(DEF_IF_fpu_madd_fState_S8_first__16_BITS_33_TO_26__ETC___d842)) << 23u) | DEF_sfd_BITS_22_TO_0___h24875);
  switch (DEF_guard__h24418) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d925 = DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_3___d917;
    break;
  case (tUInt8)2u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d925 = DEF_fpu_madd_fState_S8_first__16_BIT_3___d829 ? DEF_IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d921 : DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_3___d917;
    break;
  case (tUInt8)3u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d925 = DEF_IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d921;
    break;
  default:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d925 = 0u;
  }
  switch (DEF_guard__h24418) {
  case (tUInt8)0u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d927 = DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_3___d917;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d927 = DEF_IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d921;
    break;
  default:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d927 = 0u;
  }
  switch (DEF_fpu_madd_fState_S8_first__16_BITS_38_TO_36___d822) {
  case (tUInt8)0u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_38_TO_36__ETC___d935 = DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d925;
    break;
  case (tUInt8)1u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_38_TO_36__ETC___d935 = DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d927;
    break;
  case (tUInt8)2u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_38_TO_36__ETC___d935 = DEF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_EQ_ETC___d856 ? DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_3___d917 : DEF_IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d921;
    break;
  case (tUInt8)3u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_38_TO_36__ETC___d935 = DEF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_EQ_ETC___d825 ? DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_3___d917 : (DEF_fpu_madd_fState_S8_first__16_BIT_34___d855 ? DEF_IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d921 : DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_3___d917);
    break;
  case (tUInt8)4u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_38_TO_36__ETC___d935 = DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_3___d917;
    break;
  default:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_38_TO_36__ETC___d935 = 0u;
  }
  DEF__theResult___exp__h24751 = DEF__0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_BI_ETC___d835 ? (DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_26_20__ETC___d836 ? (tUInt8)255u : DEF_din_inc___2_exp__h24836) : DEF_IF_fpu_madd_fState_S8_first__16_BITS_33_TO_26__ETC___d842;
  switch (DEF_guard__h24418) {
  case (tUInt8)0u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d853 = DEF_x_first_snd_snd_fst_exp__h24433;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d853 = DEF__theResult___exp__h24751;
    break;
  default:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d853 = (tUInt8)0u;
  }
  DEF_out_exp__h24754 = DEF_fpu_madd_fState_S8_first__16_BIT_3___d829 ? DEF__theResult___exp__h24751 : DEF_x_first_snd_snd_fst_exp__h24433;
  switch (DEF_guard__h24418) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d848 = DEF_x_first_snd_snd_fst_exp__h24433;
    break;
  case (tUInt8)2u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d848 = DEF_out_exp__h24754;
    break;
  case (tUInt8)3u:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d848 = DEF__theResult___exp__h24751;
    break;
  default:
    DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d848 = (tUInt8)0u;
  }
  switch (DEF_fpu_madd_fState_S8_first__16_BITS_38_TO_36___d822) {
  case (tUInt8)0u:
    DEF__theResult___fst_exp__h24829 = DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d848;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h24829 = DEF_IF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_ETC___d853;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h24829 = DEF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_EQ_ETC___d856 ? DEF_x_first_snd_snd_fst_exp__h24433 : DEF__theResult___exp__h24751;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h24829 = DEF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_EQ_ETC___d825 ? DEF_x_first_snd_snd_fst_exp__h24433 : (DEF_fpu_madd_fState_S8_first__16_BIT_34___d855 ? DEF__theResult___exp__h24751 : DEF_x_first_snd_snd_fst_exp__h24433);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h24829 = DEF_x_first_snd_snd_fst_exp__h24433;
    break;
  default:
    DEF__theResult___fst_exp__h24829 = (tUInt8)0u;
  }
  DEF_IF_fpu_madd_fState_S8_first__16_BITS_33_TO_26__ETC___d867 = DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_26_20__ETC___d821 ? DEF_x_first_snd_snd_fst_exp__h24433 : DEF__theResult___fst_exp__h24829;
  DEF_IF_fpu_madd_fState_S8_first__16_BITS_33_TO_26__ETC___d888 = (DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_26_20__ETC___d821 ? DEF_x_first_snd_snd_fst_sfd__h24434 : DEF__theResult___fst_sfd__h24830) == 0u;
  DEF_fpu_madd_fState_S8_first__16_BITS_43_TO_39_91__ETC___d899 = DEF_fpu_madd_fState_S8_first____d816.get_bits_in_word8(1u,
															 7u,
															 5u) | ((tUInt8)31u & (((DEF_IF_fpu_madd_fState_S8_first__16_BITS_33_TO_26__ETC___d867 == (tUInt8)255u && DEF_IF_fpu_madd_fState_S8_first__16_BITS_33_TO_26__ETC___d888) << 2u) | (!DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_26_20__ETC___d821 && !DEF_fpu_madd_fState_S8_first__16_BITS_2_TO_1_24_EQ_ETC___d825)));
  DEF_IF_fpu_madd_fState_S8_first__16_BIT_76_17_THEN_ETC___d938 = DEF_fpu_madd_fState_S8_first____d816.get_bits_in_word8(2u,
															 12u,
															 1u) ? primExtract64(37u,
																	     77u,
																	     DEF_fpu_madd_fState_S8_first____d816,
																	     32u,
																	     75u,
																	     32u,
																	     39u) : 137438953471llu & (((((tUInt64)(((DEF_fpu_madd_fState_S8_first____d816.get_bits_in_word8(1u,
																													     3u,
																													     1u) && (DEF_IF_fpu_madd_fState_S8_first__16_BITS_33_TO_26__ETC___d867 == (tUInt8)0u && DEF_IF_fpu_madd_fState_S8_first__16_BITS_33_TO_26__ETC___d888)) && !((tUInt8)((tUInt8)1u & DEF_fpu_madd_fState_S8_first__16_BITS_43_TO_39_91__ETC___d899))) && DEF_fpu_madd_fState_S8_first____d816.get_bits_in_word8(0u,
																																																																			  0u,
																																																																			  1u) ? DEF_fpu_madd_fState_S8_first__16_BITS_38_TO_36___d822 == (tUInt8)3u : (DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_26_20__ETC___d821 ? DEF_fpu_madd_fState_S8_first__16_BIT_34___d855 : DEF_IF_fpu_madd_fState_S8_first__16_BITS_38_TO_36__ETC___d914))) << 36u) | (((tUInt64)(DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_26_20__ETC___d821 ? DEF_fpu_madd_fState_S8_first__16_BITS_33_TO_3___d917 : DEF_IF_fpu_madd_fState_S8_first__16_BITS_38_TO_36__ETC___d935)) << 5u)) | (tUInt64)(DEF_fpu_madd_fState_S8_first__16_BITS_43_TO_39_91__ETC___d899));
  INST_fpu_madd_fState_S8.METH_deq();
  INST_fpu_madd_fResult_S9.METH_enq(DEF_IF_fpu_madd_fState_S8_first__16_BIT_76_17_THEN_ETC___d938);
}

void MOD_mkZipReduceUnit::RL_fpu_add_s1_stage()
{
  tUInt8 DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d964;
  tUInt8 DEF_NOT_fpu_add_fOperands_S0_first__42_BIT_25_58___d959;
  tUInt8 DEF_NOT_fpu_add_fOperands_S0_first__42_BIT_57_49___d950;
  tUInt8 DEF_NOT_fpu_add_fOperands_S0_first__42_BIT_66_97_E_ETC___d1015;
  tUInt32 DEF_sfdA__h25357;
  tUInt32 DEF_sfdB__h25358;
  tUInt32 DEF_sfd__h26427;
  tUInt32 DEF_sfd__h26430;
  tUInt32 DEF_x__h31525;
  tUInt32 DEF_x__h31435;
  tUInt8 DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d944;
  tUInt8 DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d953;
  tUInt8 DEF_fpu_add_fOperands_S0_first__42_BITS_57_TO_35_4_ETC___d946;
  tUInt8 DEF_fpu_add_fOperands_S0_first__42_BITS_25_TO_3_54_ETC___d955;
  tUInt8 DEF_NOT_fpu_add_fOperands_S0_first__42_BITS_65_TO__ETC___d1035;
  tUInt8 DEF_NOT_fpu_add_fOperands_S0_first__42_BITS_33_TO__ETC___d1032;
  tUInt8 DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d1021;
  tUInt32 DEF_IF_fpu_add_fOperands_S0_first__42_BITS_33_TO_2_ETC___d1024;
  tUInt8 DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d1025;
  tUInt32 DEF_IF_fpu_add_fOperands_S0_first__42_BITS_65_TO_5_ETC___d1028;
  tUInt8 DEF_fpu_add_fOperands_S0_first__42_BIT_66_97_EQ_fp_ETC___d999;
  tUInt8 DEF_NOT_IF_fpu_add_fOperands_S0_first__42_BITS_33__ETC___d1041;
  tUInt8 DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d963;
  tUInt8 DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d962;
  tUInt8 DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d961;
  tUInt8 DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d960;
  tUInt8 DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d951;
  tUInt8 DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d996;
  tUInt8 DEF_fpu_add_fOperands_S0_first__42_BIT_25___d958;
  tUInt8 DEF_fpu_add_fOperands_S0_first__42_BIT_34___d998;
  tUInt8 DEF_fpu_add_fOperands_S0_first__42_BIT_57___d949;
  tUInt8 DEF_fpu_add_fOperands_S0_first__42_BIT_66___d997;
  tUInt32 DEF_x__h31589;
  tUInt8 DEF_expdiff__h31507;
  tUInt32 DEF_x__h31593;
  tUInt8 DEF_expdiff__h31512;
  tUInt8 DEF_x__h25646;
  tUInt8 DEF_x__h25407;
  tUInt32 DEF_x_first_snd_fst_sfd__h25664;
  tUInt32 DEF_x_first_fst_sfd__h25417;
  tUInt32 DEF_fpu_add_fOperands_S0_first__42_BITS_34_TO_3___d995;
  tUInt32 DEF_fpu_add_fOperands_S0_first__42_BITS_66_TO_35___d994;
  DEF_fpu_add_fOperands_S0_first____d942 = INST_fpu_add_fOperands_S0.METH_first();
  DEF_fpu_add_fOperands_S0_first__42_BITS_66_TO_35___d994 = primExtract32(32u,
									  67u,
									  DEF_fpu_add_fOperands_S0_first____d942,
									  32u,
									  66u,
									  32u,
									  35u);
  DEF_fpu_add_fOperands_S0_first__42_BITS_34_TO_3___d995 = primExtract32(32u,
									 67u,
									 DEF_fpu_add_fOperands_S0_first____d942,
									 32u,
									 34u,
									 32u,
									 3u);
  DEF_x_first_fst_sfd__h25417 = DEF_fpu_add_fOperands_S0_first____d942.get_bits_in_word32(1u,
											  3u,
											  23u);
  DEF_x__h25407 = primExtract8(8u, 67u, DEF_fpu_add_fOperands_S0_first____d942, 32u, 65u, 32u, 58u);
  DEF_x_first_snd_fst_sfd__h25664 = DEF_fpu_add_fOperands_S0_first____d942.get_bits_in_word32(0u,
											      3u,
											      23u);
  DEF_x__h25646 = primExtract8(8u, 67u, DEF_fpu_add_fOperands_S0_first____d942, 32u, 33u, 32u, 26u);
  DEF_fpu_add_fOperands_S0_first__42_BIT_66___d997 = DEF_fpu_add_fOperands_S0_first____d942.get_bits_in_word8(2u,
													      2u,
													      1u);
  DEF_fpu_add_fOperands_S0_first__42_BIT_57___d949 = DEF_fpu_add_fOperands_S0_first____d942.get_bits_in_word8(1u,
													      25u,
													      1u);
  DEF_fpu_add_fOperands_S0_first__42_BIT_34___d998 = DEF_fpu_add_fOperands_S0_first____d942.get_bits_in_word8(1u,
													      2u,
													      1u);
  DEF_fpu_add_fOperands_S0_first__42_BIT_25___d958 = DEF_fpu_add_fOperands_S0_first____d942.get_bits_in_word8(0u,
													      25u,
													      1u);
  DEF_fpu_add_fOperands_S0_first__42_BIT_66_97_EQ_fp_ETC___d999 = DEF_fpu_add_fOperands_S0_first__42_BIT_66___d997 == DEF_fpu_add_fOperands_S0_first__42_BIT_34___d998;
  DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d1025 = DEF_x__h25407 == (tUInt8)0u;
  DEF_IF_fpu_add_fOperands_S0_first__42_BITS_65_TO_5_ETC___d1028 = DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d1025 ? 898u : primSignExt32(10u,
																			 8u,
																			 (tUInt8)((tUInt8)255u & (DEF_x__h25407 - (tUInt8)127u)));
  DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d1021 = DEF_x__h25646 == (tUInt8)0u;
  DEF_IF_fpu_add_fOperands_S0_first__42_BITS_33_TO_2_ETC___d1024 = DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d1021 ? 898u : primSignExt32(10u,
																			 8u,
																			 (tUInt8)((tUInt8)255u & (DEF_x__h25646 - (tUInt8)127u)));
  DEF_x__h31593 = 1023u & (DEF_IF_fpu_add_fOperands_S0_first__42_BITS_65_TO_5_ETC___d1028 - DEF_IF_fpu_add_fOperands_S0_first__42_BITS_33_TO_2_ETC___d1024);
  DEF_expdiff__h31512 = (tUInt8)((tUInt8)255u & DEF_x__h31593);
  DEF_x__h31589 = 1023u & (DEF_IF_fpu_add_fOperands_S0_first__42_BITS_33_TO_2_ETC___d1024 - DEF_IF_fpu_add_fOperands_S0_first__42_BITS_65_TO_5_ETC___d1028);
  DEF_expdiff__h31507 = (tUInt8)((tUInt8)255u & DEF_x__h31589);
  DEF_NOT_fpu_add_fOperands_S0_first__42_BITS_33_TO__ETC___d1032 = !DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d1021;
  DEF_NOT_fpu_add_fOperands_S0_first__42_BITS_65_TO__ETC___d1035 = !DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d1025;
  DEF_fpu_add_fOperands_S0_first__42_BITS_25_TO_3_54_ETC___d955 = DEF_x_first_snd_fst_sfd__h25664 == 0u;
  DEF_fpu_add_fOperands_S0_first__42_BITS_57_TO_35_4_ETC___d946 = DEF_x_first_fst_sfd__h25417 == 0u;
  DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d953 = DEF_x__h25646 == (tUInt8)255u;
  DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d962 = DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d953 && DEF_fpu_add_fOperands_S0_first__42_BIT_25___d958;
  DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d944 = DEF_x__h25407 == (tUInt8)255u;
  DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d961 = DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d944 && DEF_fpu_add_fOperands_S0_first__42_BIT_57___d949;
  DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d963 = DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d944 && DEF_fpu_add_fOperands_S0_first__42_BITS_57_TO_35_4_ETC___d946;
  DEF_sfd__h26430 = 8388607u & ((((tUInt32)((tUInt8)1u)) << 22u) | DEF_fpu_add_fOperands_S0_first____d942.get_bits_in_word32(0u,
															     3u,
															     22u));
  DEF_sfd__h26427 = 8388607u & ((((tUInt32)((tUInt8)1u)) << 22u) | DEF_fpu_add_fOperands_S0_first____d942.get_bits_in_word32(1u,
															     3u,
															     22u));
  DEF_sfdB__h25358 = 268435455u & ((((((tUInt32)((tUInt8)0u)) << 27u) | (((tUInt32)(DEF_NOT_fpu_add_fOperands_S0_first__42_BITS_33_TO__ETC___d1032)) << 26u)) | (DEF_x_first_snd_fst_sfd__h25664 << 3u)) | (tUInt32)((tUInt8)0u));
  DEF_NOT_fpu_add_fOperands_S0_first__42_BIT_66_97_E_ETC___d1015 = !DEF_fpu_add_fOperands_S0_first__42_BIT_66_97_EQ_fp_ETC___d999;
  DEF_sfdA__h25357 = 268435455u & ((((((tUInt32)((tUInt8)0u)) << 27u) | (((tUInt32)(DEF_NOT_fpu_add_fOperands_S0_first__42_BITS_65_TO__ETC___d1035)) << 26u)) | (DEF_x_first_fst_sfd__h25417 << 3u)) | (tUInt32)((tUInt8)0u));
  DEF_NOT_IF_fpu_add_fOperands_S0_first__42_BITS_33__ETC___d1041 = !primSLE8(1u,
									     10u,
									     (tUInt32)(DEF_IF_fpu_add_fOperands_S0_first__42_BITS_33_TO_2_ETC___d1024),
									     10u,
									     (tUInt32)(DEF_IF_fpu_add_fOperands_S0_first__42_BITS_65_TO_5_ETC___d1028)) || (DEF_IF_fpu_add_fOperands_S0_first__42_BITS_33_TO_2_ETC___d1024 == DEF_IF_fpu_add_fOperands_S0_first__42_BITS_65_TO_5_ETC___d1028 && !(DEF_sfdB__h25358 <= DEF_sfdA__h25357));
  DEF_x__h31435 = 268435455u & ((((((tUInt32)((tUInt8)0u)) << 27u) | (((tUInt32)(DEF_NOT_IF_fpu_add_fOperands_S0_first__42_BITS_33__ETC___d1041 ? DEF_NOT_fpu_add_fOperands_S0_first__42_BITS_33_TO__ETC___d1032 : DEF_NOT_fpu_add_fOperands_S0_first__42_BITS_65_TO__ETC___d1035)) << 26u)) | ((DEF_NOT_IF_fpu_add_fOperands_S0_first__42_BITS_33__ETC___d1041 ? DEF_x_first_snd_fst_sfd__h25664 : DEF_x_first_fst_sfd__h25417) << 3u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h31525 = 268435455u & ((((((tUInt32)((tUInt8)0u)) << 27u) | (((tUInt32)(DEF_NOT_IF_fpu_add_fOperands_S0_first__42_BITS_33__ETC___d1041 ? DEF_NOT_fpu_add_fOperands_S0_first__42_BITS_65_TO__ETC___d1035 : DEF_NOT_fpu_add_fOperands_S0_first__42_BITS_33_TO__ETC___d1032)) << 26u)) | ((DEF_NOT_IF_fpu_add_fOperands_S0_first__42_BITS_33__ETC___d1041 ? DEF_x_first_fst_sfd__h25417 : DEF_x_first_snd_fst_sfd__h25664) << 3u)) | (tUInt32)((tUInt8)0u));
  DEF_NOT_fpu_add_fOperands_S0_first__42_BIT_57_49___d950 = !DEF_fpu_add_fOperands_S0_first__42_BIT_57___d949;
  DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d951 = (DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d944 && !DEF_fpu_add_fOperands_S0_first__42_BITS_57_TO_35_4_ETC___d946) && DEF_NOT_fpu_add_fOperands_S0_first__42_BIT_57_49___d950;
  DEF_NOT_fpu_add_fOperands_S0_first__42_BIT_25_58___d959 = !DEF_fpu_add_fOperands_S0_first__42_BIT_25___d958;
  DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d960 = (DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d953 && !DEF_fpu_add_fOperands_S0_first__42_BITS_25_TO_3_54_ETC___d955) && DEF_NOT_fpu_add_fOperands_S0_first__42_BIT_25_58___d959;
  DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d964 = DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d953 && DEF_fpu_add_fOperands_S0_first__42_BITS_25_TO_3_54_ETC___d955;
  DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d996 = DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d963 && DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d964;
  DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d1062.set_bits_in_word(524287u & ((((tUInt32)(DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d951 || (DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d960 || (DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d961 || (DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d962 || (DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d963 || DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d964)))))) << 18u) | (tUInt32)((DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d951 ? (primExtract32(9u,
																																																																											  67u,
																																																																											  DEF_fpu_add_fOperands_S0_first____d942,
																																																																											  32u,
																																																																											  66u,
																																																																											  32u,
																																																																											  58u) << 23u) | DEF_sfd__h26427 : (DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d960 ? (primExtract32(9u,
																																																																																									   67u,
																																																																																									   DEF_fpu_add_fOperands_S0_first____d942,
																																																																																									   32u,
																																																																																									   34u,
																																																																																									   32u,
																																																																																									   26u) << 23u) | DEF_sfd__h26430 : (DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d961 ? DEF_fpu_add_fOperands_S0_first__42_BITS_66_TO_35___d994 : (DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d962 ? DEF_fpu_add_fOperands_S0_first__42_BITS_34_TO_3___d995 : (DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d996 ? ((((tUInt32)(DEF_fpu_add_fOperands_S0_first__42_BIT_66_97_EQ_fp_ETC___d999 && DEF_fpu_add_fOperands_S0_first__42_BIT_66___d997)) << 31u) | (((tUInt32)((tUInt8)255u)) << 23u)) | (DEF_fpu_add_fOperands_S0_first__42_BIT_66_97_EQ_fp_ETC___d999 ? 0u : 4194304u) : (DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d963 ? DEF_fpu_add_fOperands_S0_first__42_BITS_66_TO_35___d994 : DEF_fpu_add_fOperands_S0_first__42_BITS_34_TO_3___d995)))))) >> 14u)),
										  3u,
										  0u,
										  19u).set_whole_word(((((((tUInt32)(16383u & (DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d951 ? (primExtract32(9u,
																									      67u,
																									      DEF_fpu_add_fOperands_S0_first____d942,
																									      32u,
																									      66u,
																									      32u,
																									      58u) << 23u) | DEF_sfd__h26427 : (DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d960 ? (primExtract32(9u,
																																							       67u,
																																							       DEF_fpu_add_fOperands_S0_first____d942,
																																							       32u,
																																							       34u,
																																							       32u,
																																							       26u) << 23u) | DEF_sfd__h26430 : (DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d961 ? DEF_fpu_add_fOperands_S0_first__42_BITS_66_TO_35___d994 : (DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d962 ? DEF_fpu_add_fOperands_S0_first__42_BITS_34_TO_3___d995 : (DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d996 ? ((((tUInt32)(DEF_fpu_add_fOperands_S0_first__42_BIT_66_97_EQ_fp_ETC___d999 && DEF_fpu_add_fOperands_S0_first__42_BIT_66___d997)) << 31u) | (((tUInt32)((tUInt8)255u)) << 23u)) | (DEF_fpu_add_fOperands_S0_first__42_BIT_66_97_EQ_fp_ETC___d999 ? 0u : 4194304u) : (DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d963 ? DEF_fpu_add_fOperands_S0_first__42_BITS_66_TO_35___d994 : DEF_fpu_add_fOperands_S0_first__42_BITS_34_TO_3___d995)))))))) << 18u) | (((tUInt32)((DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d951 || DEF_fpu_add_fOperands_S0_first__42_BITS_33_TO_26_5_ETC___d960) || ((DEF_NOT_fpu_add_fOperands_S0_first__42_BIT_57_49___d950 && DEF_NOT_fpu_add_fOperands_S0_first__42_BIT_25_58___d959) && (DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d996 && DEF_NOT_fpu_add_fOperands_S0_first__42_BIT_66_97_E_ETC___d1015)))) << 17u)) | (((tUInt32)((tUInt8)0u)) << 13u)) | (((tUInt32)(DEF_fpu_add_fOperands_S0_first____d942.get_bits_in_word8(0u,
																																																																																																																																																																																																											       0u,
																																																																																																																																																																																																											       3u))) << 10u)) | (tUInt32)(DEF_x__h31435 >> 18u),
												      2u).set_whole_word((((tUInt32)(262143u & DEF_x__h31435)) << 14u) | (tUInt32)(DEF_x__h31525 >> 14u),
															 1u).set_whole_word((((tUInt32)(16383u & DEF_x__h31525)) << 18u) | (DEF_NOT_IF_fpu_add_fOperands_S0_first__42_BITS_33__ETC___d1041 ? 262143u & ((((((tUInt32)(DEF_fpu_add_fOperands_S0_first__42_BIT_34___d998)) << 17u) | (((tUInt32)(!(DEF_fpu_add_fOperands_S0_first__42_BIT_34___d998 == DEF_fpu_add_fOperands_S0_first__42_BIT_66___d997))) << 16u)) | (((tUInt32)(DEF_x__h25646)) << 8u)) | (tUInt32)(DEF_expdiff__h31507)) : 262143u & ((((((tUInt32)(DEF_fpu_add_fOperands_S0_first__42_BIT_66___d997)) << 17u) | (((tUInt32)(DEF_NOT_fpu_add_fOperands_S0_first__42_BIT_66_97_E_ETC___d1015)) << 16u)) | (((tUInt32)(DEF_x__h25407)) << 8u)) | (tUInt32)(DEF_expdiff__h31512))),
																	    0u);
  INST_fpu_add_fOperands_S0.METH_deq();
  INST_fpu_add_fState_S1.METH_enq(DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d1062);
}

void MOD_mkZipReduceUnit::RL_fpu_add_s2_stage()
{
  tUInt8 DEF_x__h32040;
  tUInt32 DEF_guard__h31979;
  tUInt32 DEF_x__h31949;
  tUInt32 DEF_result__h31984;
  tUInt8 DEF_fpu_add_fState_S1_first__066_BIT_114___d1067;
  tUInt8 DEF_diff__h31747;
  tUInt32 DEF_fpu_add_fState_S1_first__066_BITS_45_TO_18_073_ETC___d1076;
  tUInt32 DEF_opB__h31743;
  tUInt32 DEF_x__h31932;
  DEF_fpu_add_fState_S1_first____d1066 = INST_fpu_add_fState_S1.METH_first();
  DEF_x__h31932 = primExtract32(28u, 115u, DEF_fpu_add_fState_S1_first____d1066, 32u, 73u, 32u, 46u);
  DEF_opB__h31743 = primExtract32(28u,
				  115u,
				  DEF_fpu_add_fState_S1_first____d1066,
				  32u,
				  45u,
				  32u,
				  18u);
  DEF_diff__h31747 = DEF_fpu_add_fState_S1_first____d1066.get_bits_in_word8(0u, 0u, 8u);
  DEF_fpu_add_fState_S1_first__066_BITS_45_TO_18_073_ETC___d1076 = primShiftR32(28u,
										28u,
										(tUInt32)(DEF_opB__h31743),
										8u,
										(tUInt8)(DEF_diff__h31747));
  DEF_fpu_add_fState_S1_first__066_BIT_114___d1067 = DEF_fpu_add_fState_S1_first____d1066.get_bits_in_word8(3u,
													    18u,
													    1u);
  DEF_x__h32040 = (tUInt8)255u & ((tUInt8)28u - DEF_diff__h31747);
  DEF_guard__h31979 = primShiftL32(28u, 28u, (tUInt32)(DEF_opB__h31743), 8u, (tUInt8)(DEF_x__h32040));
  DEF_result__h31984 = 268435455u & ((((tUInt32)(DEF_fpu_add_fState_S1_first__066_BITS_45_TO_18_073_ETC___d1076 >> 1u)) << 1u) | (tUInt32)((tUInt8)((tUInt8)1u & DEF_fpu_add_fState_S1_first__066_BITS_45_TO_18_073_ETC___d1076) | !(DEF_guard__h31979 == 0u)));
  DEF_x__h31949 = DEF_fpu_add_fState_S1_first__066_BIT_114___d1067 ? DEF_opB__h31743 : (DEF_diff__h31747 < (tUInt8)28u ? DEF_result__h31984 : (DEF_opB__h31743 == 0u ? DEF_opB__h31743 : 1u));
  DEF_fpu_add_fState_S1_first__066_BIT_114_067_CONCA_ETC___d1091.set_bits_in_word(2047u & ((((tUInt32)(DEF_fpu_add_fState_S1_first__066_BIT_114___d1067)) << 10u) | DEF_fpu_add_fState_S1_first____d1066.get_bits_in_word32(3u,
																											    8u,
																											    10u)),
										  3u,
										  0u,
										  11u).set_whole_word(((primExtract32(22u,
														      115u,
														      DEF_fpu_add_fState_S1_first____d1066,
														      32u,
														      103u,
														      32u,
														      82u) << 10u) | (((tUInt32)(DEF_fpu_add_fState_S1_first____d1066.get_bits_in_word8(2u,
																									10u,
																									8u))) << 2u)) | (tUInt32)((tUInt8)(DEF_x__h31932 >> 26u)),
												      2u).set_whole_word((((tUInt32)(67108863u & DEF_x__h31932)) << 6u) | (tUInt32)((tUInt8)(DEF_x__h31949 >> 22u)),
															 1u).set_whole_word((((tUInt32)(4194303u & DEF_x__h31949)) << 10u) | DEF_fpu_add_fState_S1_first____d1066.get_bits_in_word32(0u,
																														     8u,
																														     10u),
																	    0u);
  INST_fpu_add_fState_S1.METH_deq();
  INST_fpu_add_fState_S2.METH_enq(DEF_fpu_add_fState_S1_first__066_BIT_114_067_CONCA_ETC___d1091);
}

void MOD_mkZipReduceUnit::RL_fpu_add_s3_stage()
{
  tUInt32 DEF_x__h32448;
  tUInt32 DEF_x__h32431;
  tUInt32 DEF_b__h32267;
  tUInt32 DEF_a__h32265;
  DEF_fpu_add_fState_S2_first____d1095 = INST_fpu_add_fState_S2.METH_first();
  DEF_a__h32265 = primExtract32(28u, 107u, DEF_fpu_add_fState_S2_first____d1095, 32u, 65u, 32u, 38u);
  DEF_b__h32267 = primExtract32(28u, 107u, DEF_fpu_add_fState_S2_first____d1095, 32u, 37u, 32u, 10u);
  DEF_x__h32431 = 268435455u & (DEF_a__h32265 + DEF_b__h32267);
  DEF_x__h32448 = 268435455u & (DEF_a__h32265 - DEF_b__h32267);
  DEF_fpu_add_fState_S2_first__095_BIT_106_096_CONCA_ETC___d1107.set_bits_in_word(2047u & ((((tUInt32)(DEF_fpu_add_fState_S2_first____d1095.get_bits_in_word8(3u,
																			      10u,
																			      1u))) << 10u) | DEF_fpu_add_fState_S2_first____d1095.get_bits_in_word32(3u,
																												      0u,
																												      10u)),
										  3u,
										  0u,
										  11u).set_whole_word(((DEF_fpu_add_fState_S2_first____d1095.get_bits_in_word32(2u,
																				10u,
																				22u) << 10u) | (((tUInt32)(DEF_fpu_add_fState_S2_first____d1095.get_bits_in_word8(2u,
																														  2u,
																														  8u))) << 2u)) | (tUInt32)((tUInt8)(DEF_x__h32431 >> 26u)),
												      2u).set_whole_word((((tUInt32)(67108863u & DEF_x__h32431)) << 6u) | (tUInt32)((tUInt8)(DEF_x__h32448 >> 22u)),
															 1u).set_whole_word((((tUInt32)(4194303u & DEF_x__h32448)) << 10u) | DEF_fpu_add_fState_S2_first____d1095.get_bits_in_word32(0u,
																														     0u,
																														     10u),
																	    0u);
  INST_fpu_add_fState_S2.METH_deq();
  INST_fpu_add_fState_S3.METH_enq(DEF_fpu_add_fState_S2_first__095_BIT_106_096_CONCA_ETC___d1107);
}

void MOD_mkZipReduceUnit::RL_fpu_add_s4_stage()
{
  tUInt8 DEF_NOT_IF_fpu_add_fState_S3_first__111_BIT_8_117__ETC___d1131;
  tUInt8 DEF_IF_IF_fpu_add_fState_S3_first__111_BIT_8_117_T_ETC___d1243;
  tUInt32 DEF__0_CONCAT_IF_IF_fpu_add_fState_S3_first__111_BI_ETC___d1244;
  tUInt8 DEF_x__h37242;
  tUInt8 DEF__theResult___snd_fst__h36967;
  tUInt8 DEF_guard__h32696;
  tUInt8 DEF__theResult___fst_exp__h36887;
  tUInt8 DEF__theResult___fst_exp__h36941;
  tUInt8 DEF__theResult___fst_exp__h36947;
  tUInt8 DEF__theResult___fst_exp__h36902;
  tUInt8 DEF__theResult___fst_exp__h36950;
  tUInt8 DEF__theResult___fst_exp__h36865;
  tUInt8 DEF__theResult___fst_exp__h36868;
  tUInt8 DEF_fpu_add_fState_S3_first__111_BITS_7_TO_0_122_EQ_0___d1123;
  tUInt32 DEF_IF_fpu_add_fState_S3_first__111_BITS_7_TO_0_12_ETC___d1126;
  tUInt32 DEF__theResult___snd__h36882;
  tUInt32 DEF__theResult___snd__h36934;
  tUInt32 DEF__theResult___snd__h36939;
  tUInt8 DEF__0_CONCAT_IF_IF_fpu_add_fState_S3_first__111_BI_ETC___d1246;
  tUInt32 DEF__theResult___snd__h36916;
  tUInt8 DEF_NOT_IF_fpu_add_fState_S3_first__111_BIT_8_117__ETC___d1214;
  tUInt32 DEF__theResult___snd__h36910;
  tUInt32 DEF__theResult___snd__h36898;
  tUInt8 DEF_NOT_IF_fpu_add_fState_S3_first__111_BIT_8_117__ETC___d1133;
  tUInt32 DEF__theResult___snd__h36896;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1128;
  tUInt32 DEF_IF_fpu_add_fState_S3_first__111_BITS_7_TO_0_12_ETC___d1245;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1186;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1184;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1182;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1180;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1178;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1176;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1174;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1172;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1170;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1168;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1166;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1164;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1162;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1160;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1158;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1156;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1154;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1152;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1150;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1148;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1146;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1144;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1142;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1140;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1138;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1136;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1132;
  tUInt8 DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1121;
  tUInt8 DEF_fpu_add_fState_S3_first__111_BIT_8___d1117;
  tUInt8 DEF_fpu_add_fState_S3_first__111_BIT_106___d1112;
  tUInt8 DEF_fpu_add_fState_S3_first__111_BITS_73_TO_69___d1116;
  tUInt8 DEF_din_exp__h36824;
  tUInt32 DEF_sfdin__h36859;
  tUInt32 DEF__theResult___fst_sfd__h36866;
  tUInt32 DEF_sfdin__h32832;
  tUInt32 DEF_result__h33214;
  tUInt32 DEF_result__h33216;
  DEF_fpu_add_fState_S3_first____d1111 = INST_fpu_add_fState_S3.METH_first();
  DEF_result__h33216 = primExtract32(28u,
				     107u,
				     DEF_fpu_add_fState_S3_first____d1111,
				     32u,
				     65u,
				     32u,
				     38u);
  DEF_result__h33214 = primExtract32(28u,
				     107u,
				     DEF_fpu_add_fState_S3_first____d1111,
				     32u,
				     37u,
				     32u,
				     10u);
  DEF_din_exp__h36824 = DEF_fpu_add_fState_S3_first____d1111.get_bits_in_word8(0u, 0u, 8u);
  DEF_fpu_add_fState_S3_first__111_BITS_73_TO_69___d1116 = DEF_fpu_add_fState_S3_first____d1111.get_bits_in_word8(2u,
														  5u,
														  5u);
  DEF_fpu_add_fState_S3_first__111_BIT_106___d1112 = DEF_fpu_add_fState_S3_first____d1111.get_bits_in_word8(3u,
													    10u,
													    1u);
  DEF_fpu_add_fState_S3_first__111_BIT_8___d1117 = DEF_fpu_add_fState_S3_first____d1111.get_bits_in_word8(0u,
													  8u,
													  1u);
  DEF_sfdin__h32832 = DEF_fpu_add_fState_S3_first__111_BIT_8___d1117 ? DEF_result__h33214 : DEF_result__h33216;
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1121 = (tUInt8)(DEF_sfdin__h32832 >> 27u);
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1132 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 26u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1136 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 25u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1138 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 24u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1142 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 22u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1140 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 23u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1144 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 21u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1146 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 20u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1148 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 19u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1152 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 17u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1150 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 18u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1154 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 16u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1156 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 15u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1160 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 13u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1158 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 14u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1162 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 12u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1164 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 11u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1166 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 10u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1168 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 9u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1170 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 8u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1172 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 7u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1176 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 5u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1174 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 6u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1178 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 4u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1180 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 3u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1182 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 2u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1184 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h32832 >> 1u));
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1186 = (tUInt8)((tUInt8)1u & DEF_sfdin__h32832);
  DEF__theResult___snd__h36898 = 268435455u & ((((tUInt32)(67108863u & DEF_sfdin__h32832)) << 2u) | (tUInt32)((tUInt8)0u));
  DEF__theResult___snd__h36882 = 268435455u & ((((tUInt32)(134217727u & DEF_sfdin__h32832)) << 1u) | (tUInt32)((tUInt8)0u));
  DEF_fpu_add_fState_S3_first__111_BITS_7_TO_0_122_EQ_0___d1123 = DEF_din_exp__h36824 == (tUInt8)0u;
  DEF_IF_fpu_add_fState_S3_first__111_BITS_7_TO_0_12_ETC___d1126 = DEF_fpu_add_fState_S3_first__111_BITS_7_TO_0_122_EQ_0___d1123 ? 386u : primSignExt32(9u,
																			8u,
																			(tUInt8)((tUInt8)255u & (DEF_din_exp__h36824 - (tUInt8)127u)));
  DEF_IF_fpu_add_fState_S3_first__111_BITS_7_TO_0_12_ETC___d1245 = 511u & (DEF_IF_fpu_add_fState_S3_first__111_BITS_7_TO_0_12_ETC___d1126 - 386u);
  DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1128 = DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1121 && DEF_IF_fpu_add_fState_S3_first__111_BITS_7_TO_0_12_ETC___d1126 == 127u;
  DEF__theResult___snd__h36934 = primShiftL32(28u,
					      28u,
					      (tUInt32)(DEF_sfdin__h32832),
					      9u,
					      (tUInt32)(DEF_IF_fpu_add_fState_S3_first__111_BITS_7_TO_0_12_ETC___d1245));
  DEF__theResult___fst_exp__h36902 = DEF_fpu_add_fState_S3_first__111_BITS_7_TO_0_122_EQ_0___d1123 ? (tUInt8)1u : DEF_din_exp__h36824;
  DEF__theResult___fst_exp__h36887 = DEF_fpu_add_fState_S3_first__111_BITS_7_TO_0_122_EQ_0___d1123 ? (tUInt8)2u : (tUInt8)255u & (DEF_din_exp__h36824 + (tUInt8)1u);
  DEF_IF_IF_fpu_add_fState_S3_first__111_BIT_8_117_T_ETC___d1243 = (tUInt8)31u & ((DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1121 ? (tUInt8)0u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1132 ? (tUInt8)1u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1136 ? (tUInt8)2u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1138 ? (tUInt8)3u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1140 ? (tUInt8)4u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1142 ? (tUInt8)5u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1144 ? (tUInt8)6u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1146 ? (tUInt8)7u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1148 ? (tUInt8)8u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1150 ? (tUInt8)9u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1152 ? (tUInt8)10u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1154 ? (tUInt8)11u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1156 ? (tUInt8)12u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1158 ? (tUInt8)13u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1160 ? (tUInt8)14u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1162 ? (tUInt8)15u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1164 ? (tUInt8)16u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1166 ? (tUInt8)17u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1168 ? (tUInt8)18u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1170 ? (tUInt8)19u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1172 ? (tUInt8)20u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1174 ? (tUInt8)21u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1176 ? (tUInt8)22u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1178 ? (tUInt8)23u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1180 ? (tUInt8)24u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1182 ? (tUInt8)25u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1184 ? (tUInt8)26u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1186 ? (tUInt8)27u : (tUInt8)28u)))))))))))))))))))))))))))) - (tUInt8)1u);
  DEF__theResult___fst_exp__h36941 = (tUInt8)255u & (DEF_din_exp__h36824 - ((tUInt8)255u & DEF_IF_IF_fpu_add_fState_S3_first__111_BIT_8_117_T_ETC___d1243));
  DEF__0_CONCAT_IF_IF_fpu_add_fState_S3_first__111_BI_ETC___d1244 = 511u & ((((tUInt32)((tUInt8)0u)) << 5u) | (tUInt32)(DEF_IF_IF_fpu_add_fState_S3_first__111_BIT_8_117_T_ETC___d1243));
  DEF__0_CONCAT_IF_IF_fpu_add_fState_S3_first__111_BI_ETC___d1246 = primSLE8(1u,
									     9u,
									     (tUInt32)(DEF__0_CONCAT_IF_IF_fpu_add_fState_S3_first__111_BI_ETC___d1244),
									     9u,
									     (tUInt32)(DEF_IF_fpu_add_fState_S3_first__111_BITS_7_TO_0_12_ETC___d1245));
  DEF__theResult___snd__h36939 = primShiftL32(28u,
					      28u,
					      (tUInt32)(DEF_sfdin__h32832),
					      9u,
					      (tUInt32)(DEF__0_CONCAT_IF_IF_fpu_add_fState_S3_first__111_BI_ETC___d1244));
  DEF__theResult___snd__h36916 = 268435455u & ((((tUInt32)(67108863u & (DEF__0_CONCAT_IF_IF_fpu_add_fState_S3_first__111_BI_ETC___d1246 ? DEF__theResult___snd__h36939 : DEF__theResult___snd__h36934))) << 2u) | (tUInt32)((tUInt8)0u));
  DEF_NOT_IF_fpu_add_fState_S3_first__111_BIT_8_117__ETC___d1131 = !DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1121;
  DEF_NOT_IF_fpu_add_fState_S3_first__111_BIT_8_117__ETC___d1133 = DEF_NOT_IF_fpu_add_fState_S3_first__111_BIT_8_117__ETC___d1131 && DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1132;
  DEF_NOT_IF_fpu_add_fState_S3_first__111_BIT_8_117__ETC___d1214 = DEF_NOT_IF_fpu_add_fState_S3_first__111_BIT_8_117__ETC___d1131 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1132 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1136 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1138 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1140 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1142 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1144 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1146 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1148 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1150 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1152 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1154 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1156 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1158 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1160 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1162 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1164 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1166 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1168 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1170 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1172 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1174 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1176 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1178 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1180 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1182 && (!DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1184 && !DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1186))))))))))))))))))))))))));
  DEF__theResult___snd__h36910 = DEF_NOT_IF_fpu_add_fState_S3_first__111_BIT_8_117__ETC___d1214 ? DEF_sfdin__h32832 : DEF__theResult___snd__h36916;
  DEF__theResult___snd__h36896 = DEF_NOT_IF_fpu_add_fState_S3_first__111_BIT_8_117__ETC___d1133 ? DEF__theResult___snd__h36898 : DEF__theResult___snd__h36910;
  DEF_sfdin__h36859 = DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1121 ? DEF__theResult___snd__h36882 : DEF__theResult___snd__h36896;
  DEF__theResult___fst_sfd__h36866 = (tUInt32)(DEF_sfdin__h36859 >> 5u);
  DEF__theResult___fst_exp__h36947 = DEF_NOT_IF_fpu_add_fState_S3_first__111_BIT_8_117__ETC___d1214 || !DEF__0_CONCAT_IF_IF_fpu_add_fState_S3_first__111_BI_ETC___d1246 ? (tUInt8)0u : DEF__theResult___fst_exp__h36941;
  DEF__theResult___fst_exp__h36950 = DEF_NOT_IF_fpu_add_fState_S3_first__111_BIT_8_117__ETC___d1133 ? DEF__theResult___fst_exp__h36902 : DEF__theResult___fst_exp__h36947;
  DEF__theResult___fst_exp__h36865 = DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1121 ? DEF__theResult___fst_exp__h36887 : DEF__theResult___fst_exp__h36950;
  DEF__theResult___fst_exp__h36868 = DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1128 ? (tUInt8)254u : DEF__theResult___fst_exp__h36865;
  DEF__theResult___snd_fst__h36967 = (tUInt8)3u & ((((tUInt8)(((tUInt8)((tUInt8)1u & (DEF_sfdin__h36859 >> 4u)) ? (tUInt8)2u : (tUInt8)0u) >> 1u)) << 1u) | !((134217727u & (((tUInt32)((tUInt8)((tUInt8)15u & DEF_sfdin__h36859))) << 23u)) == 0u));
  DEF_guard__h32696 = DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1128 ? (tUInt8)3u : DEF__theResult___snd_fst__h36967;
  DEF_x__h37242 = DEF_fpu_add_fState_S3_first__111_BIT_106___d1112 ? (tUInt8)0u : DEF_guard__h32696;
  DEF_fpu_add_fState_S3_first__111_BIT_106_112_CONCA_ETC___d1298.set_bits_in_word(4095u & ((((tUInt32)(DEF_fpu_add_fState_S3_first__111_BIT_106___d1112)) << 11u) | primExtract32(11u,
																						  107u,
																						  DEF_fpu_add_fState_S3_first____d1111,
																						  32u,
																						  105u,
																						  32u,
																						  95u)),
										  2u,
										  0u,
										  12u).set_whole_word(((((DEF_fpu_add_fState_S3_first____d1111.get_bits_in_word32(2u,
																				  10u,
																				  21u) << 11u) | (((tUInt32)(DEF_fpu_add_fState_S3_first__111_BIT_106___d1112 ? DEF_fpu_add_fState_S3_first__111_BITS_73_TO_69___d1116 : DEF_fpu_add_fState_S3_first__111_BITS_73_TO_69___d1116 | ((tUInt8)31u & (((DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1128 << 2u) | ((DEF__theResult___fst_exp__h36868 == (tUInt8)0u && !(DEF_guard__h32696 == (tUInt8)0u)) << 1u)) | DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1128)))) << 6u)) | (((tUInt32)(DEF_fpu_add_fState_S3_first____d1111.get_bits_in_word8(2u,
																																																																																					      2u,
																																																																																					      3u))) << 3u)) | (((tUInt32)(!DEF_fpu_add_fState_S3_first__111_BIT_106___d1112 && DEF_fpu_add_fState_S3_first____d1111.get_bits_in_word8(0u,
																																																																																																						      9u,
																																																																																																						      1u))) << 2u)) | (tUInt32)((tUInt8)((DEF_fpu_add_fState_S3_first__111_BIT_106___d1112 ? 0u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1128 ? 2139095039u : 2147483647u & ((((tUInt32)(DEF__theResult___fst_exp__h36865)) << 23u) | DEF__theResult___fst_sfd__h36866))) >> 29u)),
												      1u).set_whole_word(((((tUInt32)(536870911u & (DEF_fpu_add_fState_S3_first__111_BIT_106___d1112 ? 0u : (DEF_IF_fpu_add_fState_S3_first__111_BIT_8_117_THEN_ETC___d1128 ? 2139095039u : 2147483647u & ((((tUInt32)(DEF__theResult___fst_exp__h36865)) << 23u) | DEF__theResult___fst_sfd__h36866))))) << 3u) | (((tUInt32)(DEF_x__h37242)) << 1u)) | (tUInt32)(DEF_fpu_add_fState_S3_first__111_BIT_8___d1117),
															 0u);
  INST_fpu_add_fState_S3.METH_deq();
  INST_fpu_add_fState_S4.METH_enq(DEF_fpu_add_fState_S3_first__111_BIT_106_112_CONCA_ETC___d1298);
}

void MOD_mkZipReduceUnit::RL_fpu_add_s5_stage()
{
  tUInt64 DEF_IF_IF_fpu_add_fState_S4_first__302_BIT_75_303__ETC___d1435;
  tUInt8 DEF_fpu_add_fState_S4_first__302_BITS_33_TO_26_306_ETC___d1316;
  tUInt8 DEF_IF_fpu_add_fState_S4_first__302_BITS_37_TO_35__ETC___d1408;
  tUInt8 DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1401;
  tUInt8 DEF_out_exp__h37467;
  tUInt8 DEF_din_inc___2_exp__h37899;
  tUInt8 DEF_IF_fpu_add_fState_S4_first__302_BITS_33_TO_26__ETC___d1328;
  tUInt8 DEF_out_exp__h37808;
  tUInt8 DEF__theResult___exp__h37805;
  tUInt8 DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1339;
  tUInt8 DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1334;
  tUInt8 DEF__theResult___fst_exp__h37883;
  tUInt8 DEF__theResult___fst_exp__h37886;
  tUInt32 DEF_out_sfd__h37468;
  tUInt32 DEF_out_sfd__h37809;
  tUInt32 DEF__theResult___sfd__h37806;
  tUInt32 DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1367;
  tUInt32 DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1365;
  tUInt32 DEF__theResult___fst_sfd__h37884;
  tUInt32 DEF__theResult___fst_sfd__h37887;
  tUInt8 DEF_fpu_add_fState_S4_first__302_BITS_2_TO_1_310_E_ETC___d1311;
  tUInt8 DEF_fpu_add_fState_S4_first__302_BITS_33_TO_26_306_ETC___d1322;
  tUInt8 DEF_fpu_add_fState_S4_first__302_BITS_2_TO_1_310_E_ETC___d1331;
  tUInt32 DEF_IF_0b0_CONCAT_NOT_fpu_add_fState_S4_first__302_ETC___d1417;
  tUInt8 DEF_fpu_add_fState_S4_first__302_BITS_2_TO_1_310_E_ETC___d1342;
  tUInt32 DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1423;
  tUInt32 DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1421;
  tUInt32 DEF_IF_fpu_add_fState_S4_first__302_BITS_37_TO_35__ETC___d1431;
  tUInt8 DEF_fpu_add_fState_S4_first__302_BITS_33_TO_26_306_ETC___d1307;
  tUInt8 DEF_fpu_add_fState_S4_first__302_BITS_42_TO_38_382_ETC___d1391;
  tUInt8 DEF__0b0_CONCAT_NOT_fpu_add_fState_S4_first__302_BI_ETC___d1321;
  tUInt8 DEF_fpu_add_fState_S4_first__302_BIT_3___d1315;
  tUInt8 DEF_fpu_add_fState_S4_first__302_BIT_34___d1341;
  tUInt8 DEF_fpu_add_fState_S4_first__302_BIT_75___d1303;
  tUInt8 DEF_sfd_BITS_24_TO_23___h37797;
  tUInt8 DEF_guard__h37475;
  tUInt8 DEF_fpu_add_fState_S4_first__302_BITS_37_TO_35___d1308;
  tUInt8 DEF_fpu_add_fState_S4_first__302_BITS_42_TO_38___d1382;
  tUInt8 DEF_x_first_snd_fst_exp__h37490;
  tUInt32 DEF_sfd_BITS_22_TO_0___h37938;
  tUInt32 DEF_sfd__h37507;
  tUInt32 DEF__0b0_CONCAT_NOT_fpu_add_fState_S4_first__302_BI_ETC___d1358;
  tUInt32 DEF_x_first_snd_fst_sfd__h37491;
  tUInt32 DEF_fpu_add_fState_S4_first__302_BITS_33_TO_3___d1413;
  DEF_fpu_add_fState_S4_first____d1302 = INST_fpu_add_fState_S4.METH_first();
  DEF_fpu_add_fState_S4_first__302_BITS_33_TO_3___d1413 = primExtract32(31u,
									76u,
									DEF_fpu_add_fState_S4_first____d1302,
									32u,
									33u,
									32u,
									3u);
  DEF_x_first_snd_fst_sfd__h37491 = DEF_fpu_add_fState_S4_first____d1302.get_bits_in_word32(0u,
											    3u,
											    23u);
  DEF_x_first_snd_fst_exp__h37490 = primExtract8(8u,
						 76u,
						 DEF_fpu_add_fState_S4_first____d1302,
						 32u,
						 33u,
						 32u,
						 26u);
  DEF_fpu_add_fState_S4_first__302_BITS_42_TO_38___d1382 = DEF_fpu_add_fState_S4_first____d1302.get_bits_in_word8(1u,
														  6u,
														  5u);
  DEF_guard__h37475 = DEF_fpu_add_fState_S4_first____d1302.get_bits_in_word8(0u, 1u, 2u);
  DEF_fpu_add_fState_S4_first__302_BITS_37_TO_35___d1308 = DEF_fpu_add_fState_S4_first____d1302.get_bits_in_word8(1u,
														  3u,
														  3u);
  DEF_fpu_add_fState_S4_first__302_BIT_75___d1303 = DEF_fpu_add_fState_S4_first____d1302.get_bits_in_word8(2u,
													   11u,
													   1u);
  DEF_fpu_add_fState_S4_first__302_BIT_34___d1341 = DEF_fpu_add_fState_S4_first____d1302.get_bits_in_word8(1u,
													   2u,
													   1u);
  DEF_fpu_add_fState_S4_first__302_BIT_3___d1315 = DEF_fpu_add_fState_S4_first____d1302.get_bits_in_word8(0u,
													  3u,
													  1u);
  DEF_fpu_add_fState_S4_first__302_BITS_33_TO_26_306_ETC___d1307 = DEF_x_first_snd_fst_exp__h37490 == (tUInt8)255u;
  DEF_fpu_add_fState_S4_first__302_BITS_2_TO_1_310_E_ETC___d1331 = DEF_guard__h37475 == (tUInt8)3u;
  DEF_fpu_add_fState_S4_first__302_BITS_33_TO_26_306_ETC___d1322 = DEF_x_first_snd_fst_exp__h37490 == (tUInt8)254u;
  DEF_fpu_add_fState_S4_first__302_BITS_2_TO_1_310_E_ETC___d1311 = DEF_guard__h37475 == (tUInt8)0u;
  DEF_fpu_add_fState_S4_first__302_BITS_2_TO_1_310_E_ETC___d1342 = DEF_fpu_add_fState_S4_first__302_BITS_2_TO_1_310_E_ETC___d1311 || DEF_fpu_add_fState_S4_first__302_BIT_34___d1341;
  DEF_out_sfd__h37468 = primExtract32(23u,
				      76u,
				      DEF_fpu_add_fState_S4_first____d1302,
				      32u,
				      65u,
				      32u,
				      43u);
  DEF_din_inc___2_exp__h37899 = (tUInt8)255u & (DEF_x_first_snd_fst_exp__h37490 + (tUInt8)1u);
  DEF_out_exp__h37467 = DEF_fpu_add_fState_S4_first____d1302.get_bits_in_word8(2u, 2u, 8u);
  switch (DEF_guard__h37475) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1401 = DEF_fpu_add_fState_S4_first__302_BIT_34___d1341;
    break;
  default:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1401 = DEF_fpu_add_fState_S4_first__302_BITS_2_TO_1_310_E_ETC___d1331 && DEF_fpu_add_fState_S4_first__302_BIT_34___d1341;
  }
  switch (DEF_fpu_add_fState_S4_first__302_BITS_37_TO_35___d1308) {
  case (tUInt8)0u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_37_TO_35__ETC___d1408 = DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1401;
    break;
  case (tUInt8)1u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_37_TO_35__ETC___d1408 = DEF_fpu_add_fState_S4_first__302_BITS_2_TO_1_310_E_ETC___d1311 ? DEF_fpu_add_fState_S4_first__302_BIT_34___d1341 : (DEF_guard__h37475 == (tUInt8)1u || (DEF_guard__h37475 == (tUInt8)2u || DEF_fpu_add_fState_S4_first__302_BITS_2_TO_1_310_E_ETC___d1331)) && DEF_fpu_add_fState_S4_first__302_BIT_34___d1341;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_37_TO_35__ETC___d1408 = DEF_fpu_add_fState_S4_first__302_BIT_34___d1341;
    break;
  default:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_37_TO_35__ETC___d1408 = DEF_fpu_add_fState_S4_first__302_BITS_37_TO_35___d1308 == (tUInt8)4u && DEF_fpu_add_fState_S4_first__302_BIT_34___d1341;
  }
  DEF_fpu_add_fState_S4_first__302_BITS_33_TO_26_306_ETC___d1316 = DEF_x_first_snd_fst_exp__h37490 == (tUInt8)0u;
  DEF_sfd__h37507 = 33554431u & ((33554431u & (((((tUInt32)((tUInt8)0u)) << 24u) | (((tUInt32)(!DEF_fpu_add_fState_S4_first__302_BITS_33_TO_26_306_ETC___d1316)) << 23u)) | DEF_x_first_snd_fst_sfd__h37491)) + 1u);
  DEF__0b0_CONCAT_NOT_fpu_add_fState_S4_first__302_BI_ETC___d1358 = (tUInt32)(8388607u & (DEF_sfd__h37507 >> 1u));
  DEF_sfd_BITS_22_TO_0___h37938 = (tUInt32)(8388607u & DEF_sfd__h37507);
  DEF_sfd_BITS_24_TO_23___h37797 = (tUInt8)(DEF_sfd__h37507 >> 23u);
  DEF__0b0_CONCAT_NOT_fpu_add_fState_S4_first__302_BI_ETC___d1321 = (tUInt8)(DEF_sfd__h37507 >> 24u);
  DEF__theResult___sfd__h37806 = DEF__0b0_CONCAT_NOT_fpu_add_fState_S4_first__302_BI_ETC___d1321 ? (DEF_fpu_add_fState_S4_first__302_BITS_33_TO_26_306_ETC___d1322 ? 0u : DEF__0b0_CONCAT_NOT_fpu_add_fState_S4_first__302_BI_ETC___d1358) : DEF_sfd_BITS_22_TO_0___h37938;
  switch (DEF_guard__h37475) {
  case (tUInt8)0u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1367 = DEF_x_first_snd_fst_sfd__h37491;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1367 = DEF__theResult___sfd__h37806;
    break;
  default:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1367 = 0u;
  }
  DEF_out_sfd__h37809 = DEF_fpu_add_fState_S4_first__302_BIT_3___d1315 ? DEF__theResult___sfd__h37806 : DEF_x_first_snd_fst_sfd__h37491;
  switch (DEF_guard__h37475) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1365 = DEF_x_first_snd_fst_sfd__h37491;
    break;
  case (tUInt8)2u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1365 = DEF_out_sfd__h37809;
    break;
  case (tUInt8)3u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1365 = DEF__theResult___sfd__h37806;
    break;
  default:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1365 = 0u;
  }
  switch (DEF_fpu_add_fState_S4_first__302_BITS_37_TO_35___d1308) {
  case (tUInt8)0u:
    DEF__theResult___fst_sfd__h37884 = DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1365;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_sfd__h37884 = DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1367;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h37884 = DEF_fpu_add_fState_S4_first__302_BITS_2_TO_1_310_E_ETC___d1342 ? DEF_x_first_snd_fst_sfd__h37491 : DEF__theResult___sfd__h37806;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h37884 = DEF_fpu_add_fState_S4_first__302_BITS_2_TO_1_310_E_ETC___d1311 ? DEF_x_first_snd_fst_sfd__h37491 : (DEF_fpu_add_fState_S4_first__302_BIT_34___d1341 ? DEF__theResult___sfd__h37806 : DEF_x_first_snd_fst_sfd__h37491);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h37884 = DEF_x_first_snd_fst_sfd__h37491;
    break;
  default:
    DEF__theResult___fst_sfd__h37884 = 0u;
  }
  DEF__theResult___fst_sfd__h37887 = DEF_fpu_add_fState_S4_first__302_BITS_33_TO_26_306_ETC___d1307 ? DEF_x_first_snd_fst_sfd__h37491 : DEF__theResult___fst_sfd__h37884;
  DEF_IF_fpu_add_fState_S4_first__302_BITS_33_TO_26__ETC___d1328 = DEF_fpu_add_fState_S4_first__302_BITS_33_TO_26_306_ETC___d1316 && DEF_sfd_BITS_24_TO_23___h37797 == (tUInt8)1u ? (tUInt8)1u : DEF_x_first_snd_fst_exp__h37490;
  DEF_IF_0b0_CONCAT_NOT_fpu_add_fState_S4_first__302_ETC___d1417 = DEF__0b0_CONCAT_NOT_fpu_add_fState_S4_first__302_BI_ETC___d1321 ? (DEF_fpu_add_fState_S4_first__302_BITS_33_TO_26_306_ETC___d1322 ? 2139095040u : 2147483647u & ((((tUInt32)(DEF_din_inc___2_exp__h37899)) << 23u) | DEF__0b0_CONCAT_NOT_fpu_add_fState_S4_first__302_BI_ETC___d1358)) : 2147483647u & ((((tUInt32)(DEF_IF_fpu_add_fState_S4_first__302_BITS_33_TO_26__ETC___d1328)) << 23u) | DEF_sfd_BITS_22_TO_0___h37938);
  switch (DEF_guard__h37475) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1421 = DEF_fpu_add_fState_S4_first__302_BITS_33_TO_3___d1413;
    break;
  case (tUInt8)2u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1421 = DEF_fpu_add_fState_S4_first__302_BIT_3___d1315 ? DEF_IF_0b0_CONCAT_NOT_fpu_add_fState_S4_first__302_ETC___d1417 : DEF_fpu_add_fState_S4_first__302_BITS_33_TO_3___d1413;
    break;
  case (tUInt8)3u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1421 = DEF_IF_0b0_CONCAT_NOT_fpu_add_fState_S4_first__302_ETC___d1417;
    break;
  default:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1421 = 0u;
  }
  switch (DEF_guard__h37475) {
  case (tUInt8)0u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1423 = DEF_fpu_add_fState_S4_first__302_BITS_33_TO_3___d1413;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1423 = DEF_IF_0b0_CONCAT_NOT_fpu_add_fState_S4_first__302_ETC___d1417;
    break;
  default:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1423 = 0u;
  }
  switch (DEF_fpu_add_fState_S4_first__302_BITS_37_TO_35___d1308) {
  case (tUInt8)0u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_37_TO_35__ETC___d1431 = DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1421;
    break;
  case (tUInt8)1u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_37_TO_35__ETC___d1431 = DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1423;
    break;
  case (tUInt8)2u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_37_TO_35__ETC___d1431 = DEF_fpu_add_fState_S4_first__302_BITS_2_TO_1_310_E_ETC___d1342 ? DEF_fpu_add_fState_S4_first__302_BITS_33_TO_3___d1413 : DEF_IF_0b0_CONCAT_NOT_fpu_add_fState_S4_first__302_ETC___d1417;
    break;
  case (tUInt8)3u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_37_TO_35__ETC___d1431 = DEF_fpu_add_fState_S4_first__302_BITS_2_TO_1_310_E_ETC___d1311 ? DEF_fpu_add_fState_S4_first__302_BITS_33_TO_3___d1413 : (DEF_fpu_add_fState_S4_first__302_BIT_34___d1341 ? DEF_IF_0b0_CONCAT_NOT_fpu_add_fState_S4_first__302_ETC___d1417 : DEF_fpu_add_fState_S4_first__302_BITS_33_TO_3___d1413);
    break;
  case (tUInt8)4u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_37_TO_35__ETC___d1431 = DEF_fpu_add_fState_S4_first__302_BITS_33_TO_3___d1413;
    break;
  default:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_37_TO_35__ETC___d1431 = 0u;
  }
  DEF__theResult___exp__h37805 = DEF__0b0_CONCAT_NOT_fpu_add_fState_S4_first__302_BI_ETC___d1321 ? (DEF_fpu_add_fState_S4_first__302_BITS_33_TO_26_306_ETC___d1322 ? (tUInt8)255u : DEF_din_inc___2_exp__h37899) : DEF_IF_fpu_add_fState_S4_first__302_BITS_33_TO_26__ETC___d1328;
  switch (DEF_guard__h37475) {
  case (tUInt8)0u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1339 = DEF_x_first_snd_fst_exp__h37490;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1339 = DEF__theResult___exp__h37805;
    break;
  default:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1339 = (tUInt8)0u;
  }
  DEF_out_exp__h37808 = DEF_fpu_add_fState_S4_first__302_BIT_3___d1315 ? DEF__theResult___exp__h37805 : DEF_x_first_snd_fst_exp__h37490;
  switch (DEF_guard__h37475) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1334 = DEF_x_first_snd_fst_exp__h37490;
    break;
  case (tUInt8)2u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1334 = DEF_out_exp__h37808;
    break;
  case (tUInt8)3u:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1334 = DEF__theResult___exp__h37805;
    break;
  default:
    DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1334 = (tUInt8)0u;
  }
  switch (DEF_fpu_add_fState_S4_first__302_BITS_37_TO_35___d1308) {
  case (tUInt8)0u:
    DEF__theResult___fst_exp__h37883 = DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1334;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h37883 = DEF_IF_fpu_add_fState_S4_first__302_BITS_2_TO_1_31_ETC___d1339;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h37883 = DEF_fpu_add_fState_S4_first__302_BITS_2_TO_1_310_E_ETC___d1342 ? DEF_x_first_snd_fst_exp__h37490 : DEF__theResult___exp__h37805;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h37883 = DEF_fpu_add_fState_S4_first__302_BITS_2_TO_1_310_E_ETC___d1311 ? DEF_x_first_snd_fst_exp__h37490 : (DEF_fpu_add_fState_S4_first__302_BIT_34___d1341 ? DEF__theResult___exp__h37805 : DEF_x_first_snd_fst_exp__h37490);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h37883 = DEF_x_first_snd_fst_exp__h37490;
    break;
  default:
    DEF__theResult___fst_exp__h37883 = (tUInt8)0u;
  }
  DEF__theResult___fst_exp__h37886 = DEF_fpu_add_fState_S4_first__302_BITS_33_TO_26_306_ETC___d1307 ? DEF_x_first_snd_fst_exp__h37490 : DEF__theResult___fst_exp__h37883;
  DEF_fpu_add_fState_S4_first__302_BITS_42_TO_38_382_ETC___d1391 = DEF_fpu_add_fState_S4_first__302_BITS_42_TO_38___d1382 | ((tUInt8)31u & (((DEF__theResult___fst_exp__h37886 == (tUInt8)255u && DEF__theResult___fst_sfd__h37887 == 0u) << 2u) | (!DEF_fpu_add_fState_S4_first__302_BITS_33_TO_26_306_ETC___d1307 && !DEF_fpu_add_fState_S4_first__302_BITS_2_TO_1_310_E_ETC___d1311)));
  DEF_IF_IF_fpu_add_fState_S4_first__302_BIT_75_303__ETC___d1435 = 137438953471llu & (((((tUInt64)((((DEF_fpu_add_fState_S4_first__302_BIT_75___d1303 ? DEF_out_exp__h37467 : DEF__theResult___fst_exp__h37886) == (tUInt8)0u && (DEF_fpu_add_fState_S4_first__302_BIT_75___d1303 ? DEF_out_sfd__h37468 : DEF__theResult___fst_sfd__h37887) == 0u) && (DEF_fpu_add_fState_S4_first__302_BIT_75___d1303 ? !DEF_fpu_add_fState_S4_first____d1302.get_bits_in_word8(1u,
																																																								 6u,
																																																								 1u) : !((tUInt8)((tUInt8)1u & DEF_fpu_add_fState_S4_first__302_BITS_42_TO_38_382_ETC___d1391)))) && DEF_fpu_add_fState_S4_first____d1302.get_bits_in_word8(0u,
																																																																											    0u,
																																																																											    1u) ? DEF_fpu_add_fState_S4_first__302_BITS_37_TO_35___d1308 == (tUInt8)3u : (DEF_fpu_add_fState_S4_first__302_BIT_75___d1303 ? DEF_fpu_add_fState_S4_first____d1302.get_bits_in_word8(2u,
																																																																																																		   10u,
																																																																																																		   1u) : (DEF_fpu_add_fState_S4_first__302_BITS_33_TO_26_306_ETC___d1307 ? DEF_fpu_add_fState_S4_first__302_BIT_34___d1341 : DEF_IF_fpu_add_fState_S4_first__302_BITS_37_TO_35__ETC___d1408)))) << 36u) | (((tUInt64)(DEF_fpu_add_fState_S4_first__302_BIT_75___d1303 ? primExtract32(31u,
																																																																																																																																				      76u,
																																																																																																																																				      DEF_fpu_add_fState_S4_first____d1302,
																																																																																																																																				      32u,
																																																																																																																																				      73u,
																																																																																																																																				      32u,
																																																																																																																																				      43u) : (DEF_fpu_add_fState_S4_first__302_BITS_33_TO_26_306_ETC___d1307 ? DEF_fpu_add_fState_S4_first__302_BITS_33_TO_3___d1413 : DEF_IF_fpu_add_fState_S4_first__302_BITS_37_TO_35__ETC___d1431))) << 5u)) | (tUInt64)(DEF_fpu_add_fState_S4_first__302_BIT_75___d1303 ? DEF_fpu_add_fState_S4_first__302_BITS_42_TO_38___d1382 : DEF_fpu_add_fState_S4_first__302_BITS_42_TO_38_382_ETC___d1391));
  INST_fpu_add_fState_S4.METH_deq();
  INST_fpu_add_fResult_S5.METH_enq(DEF_IF_IF_fpu_add_fState_S4_first__302_BIT_75_303__ETC___d1435);
}

void MOD_mkZipReduceUnit::RL_rl_pipe_response_mul()
{
  tUInt8 DEF_m_count_439_EQ_0___d1444;
  tUInt8 DEF_m_count_439_EQ_1___d1447;
  tUInt8 DEF_m_count_439_EQ_2___d1448;
  tUInt8 DEF_m_count_439_EQ_3___d1449;
  tUInt8 DEF_m_count_439_EQ_4___d1450;
  tUInt8 DEF_m_count_439_EQ_5___d1451;
  tUInt8 DEF_m_count_439_EQ_6___d1452;
  tUInt8 DEF_m_count_439_EQ_7___d1453;
  tUInt8 DEF_m_count_439_EQ_8___d1454;
  tUInt8 DEF_m_count_439_EQ_9___d1455;
  tUInt8 DEF_m_count_439_EQ_10___d1456;
  tUInt8 DEF_m_count_439_EQ_11___d1457;
  tUInt8 DEF_m_count_439_EQ_12___d1458;
  tUInt8 DEF_m_count_439_EQ_13___d1459;
  tUInt8 DEF_m_count_439_EQ_14___d1460;
  tUInt8 DEF_m_count_439_EQ_15___d1461;
  tUInt8 DEF_m_count_439_EQ_16___d1462;
  tUInt8 DEF_m_count_439_EQ_17___d1463;
  tUInt8 DEF_m_count_439_EQ_18___d1464;
  tUInt8 DEF_m_count_439_EQ_19___d1465;
  tUInt8 DEF_m_count_439_EQ_20___d1466;
  tUInt8 DEF_m_count_439_EQ_21___d1467;
  tUInt8 DEF_m_count_439_EQ_22___d1468;
  tUInt8 DEF_m_count_439_EQ_23___d1469;
  tUInt8 DEF_m_count_439_EQ_24___d1470;
  tUInt8 DEF_m_count_439_EQ_25___d1471;
  tUInt8 DEF_m_count_439_EQ_26___d1472;
  tUInt8 DEF_m_count_439_EQ_27___d1473;
  tUInt8 DEF_m_count_439_EQ_28___d1474;
  tUInt8 DEF_m_count_439_EQ_29___d1475;
  tUInt8 DEF_m_count_439_EQ_30___d1476;
  tUInt8 DEF_m_count_439_EQ_31___d1477;
  tUInt32 DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446;
  DEF_x__h45584 = INST_m_count.METH_read();
  DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446 = (tUInt32)(INST_fpu_madd_fResult_S9.METH_first() >> 5u);
  DEF_m_count_439_EQ_31___d1477 = DEF_x__h45584 == 31u;
  DEF_m_count_439_EQ_30___d1476 = DEF_x__h45584 == 30u;
  DEF_m_count_439_EQ_29___d1475 = DEF_x__h45584 == 29u;
  DEF_m_count_439_EQ_28___d1474 = DEF_x__h45584 == 28u;
  DEF_m_count_439_EQ_27___d1473 = DEF_x__h45584 == 27u;
  DEF_m_count_439_EQ_26___d1472 = DEF_x__h45584 == 26u;
  DEF_m_count_439_EQ_25___d1471 = DEF_x__h45584 == 25u;
  DEF_m_count_439_EQ_24___d1470 = DEF_x__h45584 == 24u;
  DEF_m_count_439_EQ_22___d1468 = DEF_x__h45584 == 22u;
  DEF_m_count_439_EQ_23___d1469 = DEF_x__h45584 == 23u;
  DEF_m_count_439_EQ_21___d1467 = DEF_x__h45584 == 21u;
  DEF_m_count_439_EQ_20___d1466 = DEF_x__h45584 == 20u;
  DEF_m_count_439_EQ_19___d1465 = DEF_x__h45584 == 19u;
  DEF_m_count_439_EQ_18___d1464 = DEF_x__h45584 == 18u;
  DEF_m_count_439_EQ_17___d1463 = DEF_x__h45584 == 17u;
  DEF_m_count_439_EQ_16___d1462 = DEF_x__h45584 == 16u;
  DEF_m_count_439_EQ_15___d1461 = DEF_x__h45584 == 15u;
  DEF_m_count_439_EQ_14___d1460 = DEF_x__h45584 == 14u;
  DEF_m_count_439_EQ_13___d1459 = DEF_x__h45584 == 13u;
  DEF_m_count_439_EQ_12___d1458 = DEF_x__h45584 == 12u;
  DEF_m_count_439_EQ_11___d1457 = DEF_x__h45584 == 11u;
  DEF_m_count_439_EQ_10___d1456 = DEF_x__h45584 == 10u;
  DEF_m_count_439_EQ_9___d1455 = DEF_x__h45584 == 9u;
  DEF_m_count_439_EQ_8___d1454 = DEF_x__h45584 == 8u;
  DEF_m_count_439_EQ_7___d1453 = DEF_x__h45584 == 7u;
  DEF_m_count_439_EQ_6___d1452 = DEF_x__h45584 == 6u;
  DEF_m_count_439_EQ_5___d1451 = DEF_x__h45584 == 5u;
  DEF_m_count_439_EQ_4___d1450 = DEF_x__h45584 == 4u;
  DEF_m_count_439_EQ_3___d1449 = DEF_x__h45584 == 3u;
  DEF_m_count_439_EQ_2___d1448 = DEF_x__h45584 == 2u;
  DEF_m_count_439_EQ_1___d1447 = DEF_x__h45584 == 1u;
  DEF_m_count_439_EQ_0___d1444 = DEF_x__h45584 == 0u;
  DEF_x__h45468 = DEF_x__h45584 + 1u;
  INST_fpu_madd_fResult_S9.METH_deq();
  if (DEF_m_count_439_EQ_0___d1444)
    INST_out_0.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_1___d1447)
    INST_out_1.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_2___d1448)
    INST_out_2.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_3___d1449)
    INST_out_3.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_4___d1450)
    INST_out_4.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_5___d1451)
    INST_out_5.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_6___d1452)
    INST_out_6.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_7___d1453)
    INST_out_7.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_8___d1454)
    INST_out_8.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_10___d1456)
    INST_out_10.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_9___d1455)
    INST_out_9.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_11___d1457)
    INST_out_11.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_12___d1458)
    INST_out_12.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_13___d1459)
    INST_out_13.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_14___d1460)
    INST_out_14.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_15___d1461)
    INST_out_15.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_16___d1462)
    INST_out_16.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_17___d1463)
    INST_out_17.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_18___d1464)
    INST_out_18.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_19___d1465)
    INST_out_19.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_20___d1466)
    INST_out_20.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_21___d1467)
    INST_out_21.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_22___d1468)
    INST_out_22.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_23___d1469)
    INST_out_23.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_24___d1470)
    INST_out_24.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_25___d1471)
    INST_out_25.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_26___d1472)
    INST_out_26.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_27___d1473)
    INST_out_27.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_28___d1474)
    INST_out_28.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_29___d1475)
    INST_out_29.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_30___d1476)
    INST_out_30.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (DEF_m_count_439_EQ_31___d1477)
    INST_out_31.METH_write(DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,32",
		   &__str_literal_1,
		   DEF_fpu_madd_fResult_S9_first__445_BITS_36_TO_5___d1446);
  INST_m_count.METH_write(DEF_x__h45468);
}

void MOD_mkZipReduceUnit::RL_rl_end_multiply()
{
  INST_m_count.METH_write(0u);
  INST_state.METH_write((tUInt8)2u);
}

void MOD_mkZipReduceUnit::RL_rl_start_acc()
{
  tUInt32 DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1619;
  tUInt8 DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550;
  tUInt8 DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584;
  tUInt32 DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618;
  tUInt8 DEF__read_exp__h45022;
  tUInt8 DEF__read_exp__h45016;
  tUInt8 DEF__read_exp__h45028;
  tUInt8 DEF__read_exp__h45034;
  tUInt8 DEF__read_exp__h45040;
  tUInt8 DEF__read_exp__h45046;
  tUInt8 DEF__read_exp__h45052;
  tUInt8 DEF__read_exp__h45058;
  tUInt8 DEF__read_exp__h45064;
  tUInt8 DEF__read_exp__h45070;
  tUInt8 DEF__read_exp__h45076;
  tUInt8 DEF__read_exp__h45082;
  tUInt8 DEF__read_exp__h45088;
  tUInt8 DEF__read_exp__h45094;
  tUInt8 DEF__read_exp__h45100;
  tUInt8 DEF__read_exp__h45106;
  tUInt8 DEF__read_exp__h45112;
  tUInt8 DEF__read_exp__h45118;
  tUInt8 DEF__read_exp__h45124;
  tUInt8 DEF__read_exp__h45130;
  tUInt8 DEF__read_exp__h45136;
  tUInt8 DEF__read_exp__h45142;
  tUInt8 DEF__read_exp__h45148;
  tUInt8 DEF__read_exp__h45154;
  tUInt8 DEF__read_exp__h45160;
  tUInt8 DEF__read_exp__h45166;
  tUInt8 DEF__read_exp__h45172;
  tUInt8 DEF__read_exp__h45178;
  tUInt8 DEF__read_exp__h45184;
  tUInt8 DEF__read_exp__h45190;
  tUInt8 DEF__read_exp__h45196;
  tUInt8 DEF__read_exp__h45202;
  tUInt32 DEF__read_sfd__h45023;
  tUInt32 DEF__read_sfd__h45017;
  tUInt32 DEF__read_sfd__h45029;
  tUInt32 DEF__read_sfd__h45035;
  tUInt32 DEF__read_sfd__h45041;
  tUInt32 DEF__read_sfd__h45047;
  tUInt32 DEF__read_sfd__h45053;
  tUInt32 DEF__read_sfd__h45059;
  tUInt32 DEF__read_sfd__h45065;
  tUInt32 DEF__read_sfd__h45071;
  tUInt32 DEF__read_sfd__h45077;
  tUInt32 DEF__read_sfd__h45083;
  tUInt32 DEF__read_sfd__h45089;
  tUInt32 DEF__read_sfd__h45095;
  tUInt32 DEF__read_sfd__h45101;
  tUInt32 DEF__read_sfd__h45107;
  tUInt32 DEF__read_sfd__h45113;
  tUInt32 DEF__read_sfd__h45119;
  tUInt32 DEF__read_sfd__h45125;
  tUInt32 DEF__read_sfd__h45131;
  tUInt32 DEF__read_sfd__h45137;
  tUInt32 DEF__read_sfd__h45143;
  tUInt32 DEF__read_sfd__h45149;
  tUInt32 DEF__read_sfd__h45155;
  tUInt32 DEF__read_sfd__h45161;
  tUInt32 DEF__read_sfd__h45167;
  tUInt32 DEF__read_sfd__h45173;
  tUInt32 DEF__read_sfd__h45179;
  tUInt32 DEF__read_sfd__h45185;
  tUInt32 DEF__read_sfd__h45191;
  tUInt32 DEF__read_sfd__h45197;
  tUInt32 DEF__read_sfd__h45203;
  tUInt32 DEF_out_0___d1485;
  tUInt32 DEF_out_1___d1487;
  tUInt32 DEF_out_2___d1489;
  tUInt32 DEF_out_3___d1491;
  tUInt32 DEF_out_4___d1493;
  tUInt32 DEF_out_5___d1495;
  tUInt32 DEF_out_6___d1497;
  tUInt32 DEF_out_7___d1499;
  tUInt32 DEF_out_8___d1501;
  tUInt32 DEF_out_9___d1503;
  tUInt32 DEF_out_10___d1505;
  tUInt32 DEF_out_11___d1507;
  tUInt32 DEF_out_12___d1509;
  tUInt32 DEF_out_13___d1511;
  tUInt32 DEF_out_14___d1513;
  tUInt32 DEF_out_15___d1515;
  tUInt32 DEF_out_16___d1517;
  tUInt32 DEF_out_17___d1519;
  tUInt32 DEF_out_18___d1521;
  tUInt32 DEF_out_19___d1523;
  tUInt32 DEF_out_20___d1525;
  tUInt32 DEF_out_21___d1527;
  tUInt32 DEF_out_22___d1529;
  tUInt32 DEF_out_23___d1531;
  tUInt32 DEF_out_24___d1533;
  tUInt32 DEF_out_25___d1535;
  tUInt32 DEF_out_26___d1537;
  tUInt32 DEF_out_27___d1539;
  tUInt32 DEF_out_28___d1541;
  tUInt32 DEF_out_29___d1543;
  tUInt32 DEF_out_30___d1545;
  tUInt32 DEF_out_31___d1547;
  DEF_x__h45584 = INST_m_count.METH_read();
  DEF_out_31___d1547 = INST_out_31.METH_read();
  DEF_out_30___d1545 = INST_out_30.METH_read();
  DEF_out_29___d1543 = INST_out_29.METH_read();
  DEF_out_28___d1541 = INST_out_28.METH_read();
  DEF_out_26___d1537 = INST_out_26.METH_read();
  DEF_out_27___d1539 = INST_out_27.METH_read();
  DEF_out_25___d1535 = INST_out_25.METH_read();
  DEF_out_24___d1533 = INST_out_24.METH_read();
  DEF_out_23___d1531 = INST_out_23.METH_read();
  DEF_out_22___d1529 = INST_out_22.METH_read();
  DEF_out_21___d1527 = INST_out_21.METH_read();
  DEF_out_19___d1523 = INST_out_19.METH_read();
  DEF_out_20___d1525 = INST_out_20.METH_read();
  DEF_out_18___d1521 = INST_out_18.METH_read();
  DEF_out_17___d1519 = INST_out_17.METH_read();
  DEF_out_16___d1517 = INST_out_16.METH_read();
  DEF_out_15___d1515 = INST_out_15.METH_read();
  DEF_out_14___d1513 = INST_out_14.METH_read();
  DEF_out_12___d1509 = INST_out_12.METH_read();
  DEF_out_13___d1511 = INST_out_13.METH_read();
  DEF_out_11___d1507 = INST_out_11.METH_read();
  DEF_out_10___d1505 = INST_out_10.METH_read();
  DEF_out_9___d1503 = INST_out_9.METH_read();
  DEF_out_8___d1501 = INST_out_8.METH_read();
  DEF_out_6___d1497 = INST_out_6.METH_read();
  DEF_out_7___d1499 = INST_out_7.METH_read();
  DEF_out_5___d1495 = INST_out_5.METH_read();
  DEF_out_4___d1493 = INST_out_4.METH_read();
  DEF_out_3___d1491 = INST_out_3.METH_read();
  DEF_out_2___d1489 = INST_out_2.METH_read();
  DEF_out_1___d1487 = INST_out_1.METH_read();
  DEF_acc_read____d1484 = INST_acc.METH_read();
  DEF_out_0___d1485 = INST_out_0.METH_read();
  DEF__read_sfd__h45203 = (tUInt32)(8388607u & DEF_out_31___d1547);
  DEF__read_sfd__h45197 = (tUInt32)(8388607u & DEF_out_30___d1545);
  DEF__read_sfd__h45191 = (tUInt32)(8388607u & DEF_out_29___d1543);
  DEF__read_sfd__h45185 = (tUInt32)(8388607u & DEF_out_28___d1541);
  DEF__read_sfd__h45179 = (tUInt32)(8388607u & DEF_out_27___d1539);
  DEF__read_sfd__h45167 = (tUInt32)(8388607u & DEF_out_25___d1535);
  DEF__read_sfd__h45173 = (tUInt32)(8388607u & DEF_out_26___d1537);
  DEF__read_sfd__h45161 = (tUInt32)(8388607u & DEF_out_24___d1533);
  DEF__read_sfd__h45155 = (tUInt32)(8388607u & DEF_out_23___d1531);
  DEF__read_sfd__h45149 = (tUInt32)(8388607u & DEF_out_22___d1529);
  DEF__read_sfd__h45143 = (tUInt32)(8388607u & DEF_out_21___d1527);
  DEF__read_sfd__h45137 = (tUInt32)(8388607u & DEF_out_20___d1525);
  DEF__read_sfd__h45125 = (tUInt32)(8388607u & DEF_out_18___d1521);
  DEF__read_sfd__h45131 = (tUInt32)(8388607u & DEF_out_19___d1523);
  DEF__read_sfd__h45119 = (tUInt32)(8388607u & DEF_out_17___d1519);
  DEF__read_sfd__h45113 = (tUInt32)(8388607u & DEF_out_16___d1517);
  DEF__read_sfd__h45107 = (tUInt32)(8388607u & DEF_out_15___d1515);
  DEF__read_sfd__h45101 = (tUInt32)(8388607u & DEF_out_14___d1513);
  DEF__read_sfd__h45089 = (tUInt32)(8388607u & DEF_out_12___d1509);
  DEF__read_sfd__h45095 = (tUInt32)(8388607u & DEF_out_13___d1511);
  DEF__read_sfd__h45083 = (tUInt32)(8388607u & DEF_out_11___d1507);
  DEF__read_sfd__h45077 = (tUInt32)(8388607u & DEF_out_10___d1505);
  DEF__read_sfd__h45071 = (tUInt32)(8388607u & DEF_out_9___d1503);
  DEF__read_sfd__h45065 = (tUInt32)(8388607u & DEF_out_8___d1501);
  DEF__read_sfd__h45059 = (tUInt32)(8388607u & DEF_out_7___d1499);
  DEF__read_sfd__h45047 = (tUInt32)(8388607u & DEF_out_5___d1495);
  DEF__read_sfd__h45053 = (tUInt32)(8388607u & DEF_out_6___d1497);
  DEF__read_sfd__h45041 = (tUInt32)(8388607u & DEF_out_4___d1493);
  DEF__read_sfd__h45035 = (tUInt32)(8388607u & DEF_out_3___d1491);
  DEF__read_sfd__h45029 = (tUInt32)(8388607u & DEF_out_2___d1489);
  DEF__read_sfd__h45017 = (tUInt32)(8388607u & DEF_out_0___d1485);
  DEF__read_sfd__h45023 = (tUInt32)(8388607u & DEF_out_1___d1487);
  DEF__read_exp__h45196 = (tUInt8)((tUInt8)255u & (DEF_out_30___d1545 >> 23u));
  DEF__read_exp__h45202 = (tUInt8)((tUInt8)255u & (DEF_out_31___d1547 >> 23u));
  DEF__read_exp__h45190 = (tUInt8)((tUInt8)255u & (DEF_out_29___d1543 >> 23u));
  DEF__read_exp__h45184 = (tUInt8)((tUInt8)255u & (DEF_out_28___d1541 >> 23u));
  DEF__read_exp__h45178 = (tUInt8)((tUInt8)255u & (DEF_out_27___d1539 >> 23u));
  DEF__read_exp__h45172 = (tUInt8)((tUInt8)255u & (DEF_out_26___d1537 >> 23u));
  DEF__read_exp__h45166 = (tUInt8)((tUInt8)255u & (DEF_out_25___d1535 >> 23u));
  DEF__read_exp__h45154 = (tUInt8)((tUInt8)255u & (DEF_out_23___d1531 >> 23u));
  DEF__read_exp__h45160 = (tUInt8)((tUInt8)255u & (DEF_out_24___d1533 >> 23u));
  DEF__read_exp__h45148 = (tUInt8)((tUInt8)255u & (DEF_out_22___d1529 >> 23u));
  DEF__read_exp__h45142 = (tUInt8)((tUInt8)255u & (DEF_out_21___d1527 >> 23u));
  DEF__read_exp__h45136 = (tUInt8)((tUInt8)255u & (DEF_out_20___d1525 >> 23u));
  DEF__read_exp__h45130 = (tUInt8)((tUInt8)255u & (DEF_out_19___d1523 >> 23u));
  DEF__read_exp__h45118 = (tUInt8)((tUInt8)255u & (DEF_out_17___d1519 >> 23u));
  DEF__read_exp__h45124 = (tUInt8)((tUInt8)255u & (DEF_out_18___d1521 >> 23u));
  DEF__read_exp__h45112 = (tUInt8)((tUInt8)255u & (DEF_out_16___d1517 >> 23u));
  DEF__read_exp__h45106 = (tUInt8)((tUInt8)255u & (DEF_out_15___d1515 >> 23u));
  DEF__read_exp__h45100 = (tUInt8)((tUInt8)255u & (DEF_out_14___d1513 >> 23u));
  DEF__read_exp__h45094 = (tUInt8)((tUInt8)255u & (DEF_out_13___d1511 >> 23u));
  DEF__read_exp__h45088 = (tUInt8)((tUInt8)255u & (DEF_out_12___d1509 >> 23u));
  DEF__read_exp__h45076 = (tUInt8)((tUInt8)255u & (DEF_out_10___d1505 >> 23u));
  DEF__read_exp__h45082 = (tUInt8)((tUInt8)255u & (DEF_out_11___d1507 >> 23u));
  DEF__read_exp__h45070 = (tUInt8)((tUInt8)255u & (DEF_out_9___d1503 >> 23u));
  DEF__read_exp__h45064 = (tUInt8)((tUInt8)255u & (DEF_out_8___d1501 >> 23u));
  DEF__read_exp__h45058 = (tUInt8)((tUInt8)255u & (DEF_out_7___d1499 >> 23u));
  DEF__read_exp__h45052 = (tUInt8)((tUInt8)255u & (DEF_out_6___d1497 >> 23u));
  DEF__read_exp__h45046 = (tUInt8)((tUInt8)255u & (DEF_out_5___d1495 >> 23u));
  DEF__read_exp__h45034 = (tUInt8)((tUInt8)255u & (DEF_out_3___d1491 >> 23u));
  DEF__read_exp__h45040 = (tUInt8)((tUInt8)255u & (DEF_out_4___d1493 >> 23u));
  DEF__read_exp__h45028 = (tUInt8)((tUInt8)255u & (DEF_out_2___d1489 >> 23u));
  DEF__read_exp__h45016 = (tUInt8)((tUInt8)255u & (DEF_out_0___d1485 >> 23u));
  DEF__read_exp__h45022 = (tUInt8)((tUInt8)255u & (DEF_out_1___d1487 >> 23u));
  switch (DEF_x__h45584) {
  case 0u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45017;
    break;
  case 1u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45023;
    break;
  case 2u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45029;
    break;
  case 3u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45035;
    break;
  case 4u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45041;
    break;
  case 5u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45047;
    break;
  case 6u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45053;
    break;
  case 7u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45059;
    break;
  case 8u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45065;
    break;
  case 9u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45071;
    break;
  case 10u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45077;
    break;
  case 11u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45083;
    break;
  case 12u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45089;
    break;
  case 13u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45095;
    break;
  case 14u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45101;
    break;
  case 15u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45107;
    break;
  case 16u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45113;
    break;
  case 17u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45119;
    break;
  case 18u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45125;
    break;
  case 19u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45131;
    break;
  case 20u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45137;
    break;
  case 21u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45143;
    break;
  case 22u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45149;
    break;
  case 23u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45155;
    break;
  case 24u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45161;
    break;
  case 25u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45167;
    break;
  case 26u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45173;
    break;
  case 27u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45179;
    break;
  case 28u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45185;
    break;
  case 29u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45191;
    break;
  case 30u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45197;
    break;
  case 31u:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = DEF__read_sfd__h45203;
    break;
  default:
    DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618 = 2796202u;
  }
  switch (DEF_x__h45584) {
  case 0u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45016;
    break;
  case 1u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45022;
    break;
  case 2u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45028;
    break;
  case 3u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45034;
    break;
  case 4u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45040;
    break;
  case 5u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45046;
    break;
  case 6u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45052;
    break;
  case 7u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45058;
    break;
  case 8u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45064;
    break;
  case 9u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45070;
    break;
  case 10u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45076;
    break;
  case 11u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45082;
    break;
  case 12u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45088;
    break;
  case 13u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45094;
    break;
  case 14u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45100;
    break;
  case 15u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45106;
    break;
  case 16u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45112;
    break;
  case 17u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45118;
    break;
  case 18u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45124;
    break;
  case 19u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45130;
    break;
  case 20u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45136;
    break;
  case 21u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45142;
    break;
  case 22u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45148;
    break;
  case 23u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45154;
    break;
  case 24u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45160;
    break;
  case 25u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45166;
    break;
  case 26u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45172;
    break;
  case 27u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45178;
    break;
  case 28u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45184;
    break;
  case 29u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45190;
    break;
  case 30u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45196;
    break;
  case 31u:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = DEF__read_exp__h45202;
    break;
  default:
    DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584 = (tUInt8)170u;
  }
  switch (DEF_x__h45584) {
  case 0u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_0___d1485 >> 31u);
    break;
  case 1u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_1___d1487 >> 31u);
    break;
  case 2u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_2___d1489 >> 31u);
    break;
  case 3u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_3___d1491 >> 31u);
    break;
  case 4u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_4___d1493 >> 31u);
    break;
  case 5u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_5___d1495 >> 31u);
    break;
  case 6u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_6___d1497 >> 31u);
    break;
  case 7u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_7___d1499 >> 31u);
    break;
  case 8u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_8___d1501 >> 31u);
    break;
  case 9u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_9___d1503 >> 31u);
    break;
  case 10u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_10___d1505 >> 31u);
    break;
  case 11u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_11___d1507 >> 31u);
    break;
  case 12u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_12___d1509 >> 31u);
    break;
  case 13u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_13___d1511 >> 31u);
    break;
  case 14u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_14___d1513 >> 31u);
    break;
  case 15u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_15___d1515 >> 31u);
    break;
  case 16u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_16___d1517 >> 31u);
    break;
  case 17u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_17___d1519 >> 31u);
    break;
  case 18u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_18___d1521 >> 31u);
    break;
  case 19u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_19___d1523 >> 31u);
    break;
  case 20u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_20___d1525 >> 31u);
    break;
  case 21u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_21___d1527 >> 31u);
    break;
  case 22u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_22___d1529 >> 31u);
    break;
  case 23u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_23___d1531 >> 31u);
    break;
  case 24u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_24___d1533 >> 31u);
    break;
  case 25u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_25___d1535 >> 31u);
    break;
  case 26u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_26___d1537 >> 31u);
    break;
  case 27u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_27___d1539 >> 31u);
    break;
  case 28u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_28___d1541 >> 31u);
    break;
  case 29u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_29___d1543 >> 31u);
    break;
  case 30u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_30___d1545 >> 31u);
    break;
  case 31u:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)(DEF_out_31___d1547 >> 31u);
    break;
  default:
    DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550 = (tUInt8)0u;
  }
  DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1619 = ((((tUInt32)(DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1550)) << 31u) | (((tUInt32)(DEF_SEL_ARR_out_0_485_BITS_30_TO_23_551_out_1_487__ETC___d1584)) << 23u)) | DEF_SEL_ARR_out_0_485_BITS_22_TO_0_585_out_1_487_B_ETC___d1618;
  DEF_acc_read__484_CONCAT_SEL_ARR_out_0_485_BIT_31__ETC___d1620.set_bits_in_word((tUInt8)(DEF_acc_read____d1484 >> 29u),
										  2u,
										  0u,
										  3u).set_whole_word((((tUInt32)(536870911u & DEF_acc_read____d1484)) << 3u) | (tUInt32)((tUInt8)(DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1619 >> 29u)),
												     1u).set_whole_word((((tUInt32)(536870911u & DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1619)) << 3u) | (tUInt32)((tUInt8)0u),
															0u);
  DEF_x__h45468 = DEF_x__h45584 + 1u;
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,32,32",
		   &__str_literal_2,
		   DEF_acc_read____d1484,
		   DEF_SEL_ARR_out_0_485_BIT_31_486_out_1_487_BIT_31__ETC___d1619);
  INST_fpu_add_fOperands_S0.METH_enq(DEF_acc_read__484_CONCAT_SEL_ARR_out_0_485_BIT_31__ETC___d1620);
  INST_state.METH_write((tUInt8)3u);
  INST_m_count.METH_write(DEF_x__h45468);
}

void MOD_mkZipReduceUnit::RL_rl_pipe_response_add()
{
  tUInt8 DEF_IF_m_count_439_EQ_alloc_size_440_479_THEN_4_EL_ETC___d1626;
  tUInt32 DEF_fpu_add_fResult_S5_first__624_BITS_36_TO_5___d1625;
  DEF_x__h45584 = INST_m_count.METH_read();
  DEF_y__h45585 = INST_alloc_size.METH_read();
  DEF_fpu_add_fResult_S5_first__624_BITS_36_TO_5___d1625 = (tUInt32)(INST_fpu_add_fResult_S5.METH_first() >> 5u);
  DEF_m_count_439_EQ_alloc_size_440___d1479 = DEF_x__h45584 == DEF_y__h45585;
  DEF_IF_m_count_439_EQ_alloc_size_440_479_THEN_4_EL_ETC___d1626 = DEF_m_count_439_EQ_alloc_size_440___d1479 ? (tUInt8)4u : (tUInt8)2u;
  INST_fpu_add_fResult_S5.METH_deq();
  INST_acc.METH_write(DEF_fpu_add_fResult_S5_first__624_BITS_36_TO_5___d1625);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,32,32,32",
		   &__str_literal_3,
		   DEF_x__h45584,
		   DEF_y__h45585,
		   DEF_fpu_add_fResult_S5_first__624_BITS_36_TO_5___d1625);
  INST_state.METH_write(DEF_IF_m_count_439_EQ_alloc_size_440_479_THEN_4_EL_ETC___d1626);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_m_count_439_EQ_alloc_size_440___d1479)
      dollar_display(sim_hdl, this, "s", &__str_literal_4);
  if (DEF_m_count_439_EQ_alloc_size_440___d1479)
    INST_r_count.METH_write(0u);
  if (DEF_m_count_439_EQ_alloc_size_440___d1479)
    INST_m_count.METH_write(0u);
}


/* Methods */

void MOD_mkZipReduceUnit::METH_request_put(tUWide ARG_request_put)
{
  tUInt32 DEF_x__h45858;
  tUInt8 DEF_NOT_request_put_BIT_64_627___d1629;
  tUInt32 DEF_x__h45844;
  tUInt8 DEF_request_put_BIT_64___d1627;
  PORT_request_put = ARG_request_put;
  DEF_request_put_BIT_64___d1627 = ARG_request_put.get_bits_in_word8(2u, 0u, 1u);
  DEF_x__h45844 = INST_r_count.METH_read();
  DEF__0_CONCAT_DONTCARE_CONCAT_request_put_BITS_63_T_ETC___d1631.set_bits_in_word((tUInt8)(2863311530llu >> 29u),
										   3u,
										   0u,
										   4u).set_whole_word((((tUInt32)(536870911u & 2863311530llu)) << 3u) | (tUInt32)(ARG_request_put.get_bits_in_word8(1u,
																								    29u,
																								    3u)),
												      2u).set_whole_word(primExtract32(32u,
																       65u,
																       ARG_request_put,
																       32u,
																       60u,
																       32u,
																       29u),
															 1u).set_whole_word((ARG_request_put.get_bits_in_word32(0u,
																						0u,
																						29u) << 3u) | (tUInt32)((tUInt8)0u),
																	    0u);
  DEF_NOT_request_put_BIT_64_627___d1629 = !DEF_request_put_BIT_64___d1627;
  DEF_x__h45858 = DEF_x__h45844 + 1u;
  if (DEF_request_put_BIT_64___d1627)
    INST_alloc_size.METH_write(DEF_x__h45844);
  if (DEF_request_put_BIT_64___d1627)
    INST_state.METH_write((tUInt8)1u);
  if (DEF_NOT_request_put_BIT_64_627___d1629)
    INST_fpu_madd_fOperand_S0.METH_enq(DEF__0_CONCAT_DONTCARE_CONCAT_request_put_BITS_63_T_ETC___d1631);
  if (DEF_NOT_request_put_BIT_64_627___d1629)
    INST_r_count.METH_write(DEF_x__h45858);
}

tUInt8 MOD_mkZipReduceUnit::METH_RDY_request_put()
{
  tUInt8 DEF_CAN_FIRE_request_put;
  tUInt8 PORT_RDY_request_put;
  DEF_state_read____d1437 = INST_state.METH_read();
  DEF_CAN_FIRE_request_put = DEF_state_read____d1437 == (tUInt8)0u && INST_fpu_madd_fOperand_S0.METH_i_notFull();
  PORT_RDY_request_put = DEF_CAN_FIRE_request_put;
  return PORT_RDY_request_put;
}

tUInt32 MOD_mkZipReduceUnit::METH_response_get()
{
  tUInt32 PORT_response_get;
  DEF_acc_read____d1484 = INST_acc.METH_read();
  PORT_response_get = DEF_acc_read____d1484;
  INST_state.METH_write((tUInt8)0u);
  return PORT_response_get;
}

tUInt8 MOD_mkZipReduceUnit::METH_RDY_response_get()
{
  tUInt8 DEF_CAN_FIRE_response_get;
  tUInt8 PORT_RDY_response_get;
  DEF_state_read____d1437 = INST_state.METH_read();
  DEF_CAN_FIRE_response_get = DEF_state_read____d1437 == (tUInt8)4u;
  PORT_RDY_response_get = DEF_CAN_FIRE_response_get;
  return PORT_RDY_response_get;
}


/* Reset routines */

void MOD_mkZipReduceUnit::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_state.reset_RST(ARG_rst_in);
  INST_r_count.reset_RST(ARG_rst_in);
  INST_out_9.reset_RST(ARG_rst_in);
  INST_out_8.reset_RST(ARG_rst_in);
  INST_out_7.reset_RST(ARG_rst_in);
  INST_out_6.reset_RST(ARG_rst_in);
  INST_out_5.reset_RST(ARG_rst_in);
  INST_out_4.reset_RST(ARG_rst_in);
  INST_out_31.reset_RST(ARG_rst_in);
  INST_out_30.reset_RST(ARG_rst_in);
  INST_out_3.reset_RST(ARG_rst_in);
  INST_out_29.reset_RST(ARG_rst_in);
  INST_out_28.reset_RST(ARG_rst_in);
  INST_out_27.reset_RST(ARG_rst_in);
  INST_out_26.reset_RST(ARG_rst_in);
  INST_out_25.reset_RST(ARG_rst_in);
  INST_out_24.reset_RST(ARG_rst_in);
  INST_out_23.reset_RST(ARG_rst_in);
  INST_out_22.reset_RST(ARG_rst_in);
  INST_out_21.reset_RST(ARG_rst_in);
  INST_out_20.reset_RST(ARG_rst_in);
  INST_out_2.reset_RST(ARG_rst_in);
  INST_out_19.reset_RST(ARG_rst_in);
  INST_out_18.reset_RST(ARG_rst_in);
  INST_out_17.reset_RST(ARG_rst_in);
  INST_out_16.reset_RST(ARG_rst_in);
  INST_out_15.reset_RST(ARG_rst_in);
  INST_out_14.reset_RST(ARG_rst_in);
  INST_out_13.reset_RST(ARG_rst_in);
  INST_out_12.reset_RST(ARG_rst_in);
  INST_out_11.reset_RST(ARG_rst_in);
  INST_out_10.reset_RST(ARG_rst_in);
  INST_out_1.reset_RST(ARG_rst_in);
  INST_out_0.reset_RST(ARG_rst_in);
  INST_m_count.reset_RST(ARG_rst_in);
  INST_fpu_madd_fState_S8.reset_RST(ARG_rst_in);
  INST_fpu_madd_fState_S7.reset_RST(ARG_rst_in);
  INST_fpu_madd_fState_S6.reset_RST(ARG_rst_in);
  INST_fpu_madd_fState_S5.reset_RST(ARG_rst_in);
  INST_fpu_madd_fState_S4.reset_RST(ARG_rst_in);
  INST_fpu_madd_fState_S3.reset_RST(ARG_rst_in);
  INST_fpu_madd_fState_S2.reset_RST(ARG_rst_in);
  INST_fpu_madd_fState_S1.reset_RST(ARG_rst_in);
  INST_fpu_madd_fResult_S9.reset_RST(ARG_rst_in);
  INST_fpu_madd_fProd_S3.reset_RST(ARG_rst_in);
  INST_fpu_madd_fProd_S2.reset_RST(ARG_rst_in);
  INST_fpu_madd_fOperand_S0.reset_RST(ARG_rst_in);
  INST_fpu_add_fState_S4.reset_RST(ARG_rst_in);
  INST_fpu_add_fState_S3.reset_RST(ARG_rst_in);
  INST_fpu_add_fState_S2.reset_RST(ARG_rst_in);
  INST_fpu_add_fState_S1.reset_RST(ARG_rst_in);
  INST_fpu_add_fResult_S5.reset_RST(ARG_rst_in);
  INST_fpu_add_fOperands_S0.reset_RST(ARG_rst_in);
  INST_alloc_size.reset_RST(ARG_rst_in);
  INST_acc.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkZipReduceUnit::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkZipReduceUnit::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_acc.dump_state(indent + 2u);
  INST_alloc_size.dump_state(indent + 2u);
  INST_fpu_add_fOperands_S0.dump_state(indent + 2u);
  INST_fpu_add_fResult_S5.dump_state(indent + 2u);
  INST_fpu_add_fState_S1.dump_state(indent + 2u);
  INST_fpu_add_fState_S2.dump_state(indent + 2u);
  INST_fpu_add_fState_S3.dump_state(indent + 2u);
  INST_fpu_add_fState_S4.dump_state(indent + 2u);
  INST_fpu_madd_fOperand_S0.dump_state(indent + 2u);
  INST_fpu_madd_fProd_S2.dump_state(indent + 2u);
  INST_fpu_madd_fProd_S3.dump_state(indent + 2u);
  INST_fpu_madd_fResult_S9.dump_state(indent + 2u);
  INST_fpu_madd_fState_S1.dump_state(indent + 2u);
  INST_fpu_madd_fState_S2.dump_state(indent + 2u);
  INST_fpu_madd_fState_S3.dump_state(indent + 2u);
  INST_fpu_madd_fState_S4.dump_state(indent + 2u);
  INST_fpu_madd_fState_S5.dump_state(indent + 2u);
  INST_fpu_madd_fState_S6.dump_state(indent + 2u);
  INST_fpu_madd_fState_S7.dump_state(indent + 2u);
  INST_fpu_madd_fState_S8.dump_state(indent + 2u);
  INST_m_count.dump_state(indent + 2u);
  INST_out_0.dump_state(indent + 2u);
  INST_out_1.dump_state(indent + 2u);
  INST_out_10.dump_state(indent + 2u);
  INST_out_11.dump_state(indent + 2u);
  INST_out_12.dump_state(indent + 2u);
  INST_out_13.dump_state(indent + 2u);
  INST_out_14.dump_state(indent + 2u);
  INST_out_15.dump_state(indent + 2u);
  INST_out_16.dump_state(indent + 2u);
  INST_out_17.dump_state(indent + 2u);
  INST_out_18.dump_state(indent + 2u);
  INST_out_19.dump_state(indent + 2u);
  INST_out_2.dump_state(indent + 2u);
  INST_out_20.dump_state(indent + 2u);
  INST_out_21.dump_state(indent + 2u);
  INST_out_22.dump_state(indent + 2u);
  INST_out_23.dump_state(indent + 2u);
  INST_out_24.dump_state(indent + 2u);
  INST_out_25.dump_state(indent + 2u);
  INST_out_26.dump_state(indent + 2u);
  INST_out_27.dump_state(indent + 2u);
  INST_out_28.dump_state(indent + 2u);
  INST_out_29.dump_state(indent + 2u);
  INST_out_3.dump_state(indent + 2u);
  INST_out_30.dump_state(indent + 2u);
  INST_out_31.dump_state(indent + 2u);
  INST_out_4.dump_state(indent + 2u);
  INST_out_5.dump_state(indent + 2u);
  INST_out_6.dump_state(indent + 2u);
  INST_out_7.dump_state(indent + 2u);
  INST_out_8.dump_state(indent + 2u);
  INST_out_9.dump_state(indent + 2u);
  INST_r_count.dump_state(indent + 2u);
  INST_state.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkZipReduceUnit::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 95u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25__ETC___d567", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d165", 133u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_fpu_madd_fState_S4_first__19_BIT_65_26_EQ__ETC___d568", 78u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE_CONCAT_request_put_BITS_63_T_ETC___d1631", 100u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "acc_read__484_CONCAT_SEL_ARR_out_0_485_BIT_31__ETC___d1620", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "acc_read____d1484", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d1062", 115u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_add_fOperands_S0_first____d942", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_add_fState_S1_first__066_BIT_114_067_CONCA_ETC___d1091", 107u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_add_fState_S1_first____d1066", 115u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_add_fState_S2_first__095_BIT_106_096_CONCA_ETC___d1107", 107u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_add_fState_S2_first____d1095", 107u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_add_fState_S3_first__111_BIT_106_112_CONCA_ETC___d1298", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_add_fState_S3_first____d1111", 107u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_add_fState_S4_first____d1302", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d164", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fOperand_S0_first____d4", 100u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S1_first__71_BIT_132_75_CONCAT_ETC___d179", 85u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S1_first____d171", 133u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S2_first__88_BIT_84_89_CONCAT__ETC___d193", 85u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S2_first____d188", 85u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S3_first__99_BIT_84_00_CONCAT__ETC___d515", 108u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S3_first____d199", 85u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S4_first__19_BIT_107_20_CONCAT_ETC___d569", 120u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S4_first____d519", 108u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S5_first__73_BITS_75_TO_66_80__ETC___d602", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S5_first__73_BIT_119_74_CONCAT_ETC___d603", 110u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S5_first____d573", 120u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S6_first__07_BIT_109_08_CONCAT_ETC___d619", 110u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S6_first____d607", 110u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S7_first__23_BIT_109_24_CONCAT_ETC___d812", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S7_first____d623", 110u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S8_first____d816", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_count_439_EQ_alloc_size_440___d1479", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "state_read____d1437", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h45468", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h45584", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h45585", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "request_put", 65u);
  num = INST_acc.dump_VCD_defs(num);
  num = INST_alloc_size.dump_VCD_defs(num);
  num = INST_fpu_add_fOperands_S0.dump_VCD_defs(num);
  num = INST_fpu_add_fResult_S5.dump_VCD_defs(num);
  num = INST_fpu_add_fState_S1.dump_VCD_defs(num);
  num = INST_fpu_add_fState_S2.dump_VCD_defs(num);
  num = INST_fpu_add_fState_S3.dump_VCD_defs(num);
  num = INST_fpu_add_fState_S4.dump_VCD_defs(num);
  num = INST_fpu_madd_fOperand_S0.dump_VCD_defs(num);
  num = INST_fpu_madd_fProd_S2.dump_VCD_defs(num);
  num = INST_fpu_madd_fProd_S3.dump_VCD_defs(num);
  num = INST_fpu_madd_fResult_S9.dump_VCD_defs(num);
  num = INST_fpu_madd_fState_S1.dump_VCD_defs(num);
  num = INST_fpu_madd_fState_S2.dump_VCD_defs(num);
  num = INST_fpu_madd_fState_S3.dump_VCD_defs(num);
  num = INST_fpu_madd_fState_S4.dump_VCD_defs(num);
  num = INST_fpu_madd_fState_S5.dump_VCD_defs(num);
  num = INST_fpu_madd_fState_S6.dump_VCD_defs(num);
  num = INST_fpu_madd_fState_S7.dump_VCD_defs(num);
  num = INST_fpu_madd_fState_S8.dump_VCD_defs(num);
  num = INST_m_count.dump_VCD_defs(num);
  num = INST_out_0.dump_VCD_defs(num);
  num = INST_out_1.dump_VCD_defs(num);
  num = INST_out_10.dump_VCD_defs(num);
  num = INST_out_11.dump_VCD_defs(num);
  num = INST_out_12.dump_VCD_defs(num);
  num = INST_out_13.dump_VCD_defs(num);
  num = INST_out_14.dump_VCD_defs(num);
  num = INST_out_15.dump_VCD_defs(num);
  num = INST_out_16.dump_VCD_defs(num);
  num = INST_out_17.dump_VCD_defs(num);
  num = INST_out_18.dump_VCD_defs(num);
  num = INST_out_19.dump_VCD_defs(num);
  num = INST_out_2.dump_VCD_defs(num);
  num = INST_out_20.dump_VCD_defs(num);
  num = INST_out_21.dump_VCD_defs(num);
  num = INST_out_22.dump_VCD_defs(num);
  num = INST_out_23.dump_VCD_defs(num);
  num = INST_out_24.dump_VCD_defs(num);
  num = INST_out_25.dump_VCD_defs(num);
  num = INST_out_26.dump_VCD_defs(num);
  num = INST_out_27.dump_VCD_defs(num);
  num = INST_out_28.dump_VCD_defs(num);
  num = INST_out_29.dump_VCD_defs(num);
  num = INST_out_3.dump_VCD_defs(num);
  num = INST_out_30.dump_VCD_defs(num);
  num = INST_out_31.dump_VCD_defs(num);
  num = INST_out_4.dump_VCD_defs(num);
  num = INST_out_5.dump_VCD_defs(num);
  num = INST_out_6.dump_VCD_defs(num);
  num = INST_out_7.dump_VCD_defs(num);
  num = INST_out_8.dump_VCD_defs(num);
  num = INST_out_9.dump_VCD_defs(num);
  num = INST_r_count.dump_VCD_defs(num);
  num = INST_state.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkZipReduceUnit::dump_VCD(tVCDDumpType dt,
				   unsigned int levels,
				   MOD_mkZipReduceUnit &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkZipReduceUnit::vcd_defs(tVCDDumpType dt, MOD_mkZipReduceUnit &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 133u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 100u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 115u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 107u);
    vcd_write_x(sim_hdl, num++, 115u);
    vcd_write_x(sim_hdl, num++, 107u);
    vcd_write_x(sim_hdl, num++, 107u);
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 107u);
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 100u);
    vcd_write_x(sim_hdl, num++, 85u);
    vcd_write_x(sim_hdl, num++, 133u);
    vcd_write_x(sim_hdl, num++, 85u);
    vcd_write_x(sim_hdl, num++, 85u);
    vcd_write_x(sim_hdl, num++, 108u);
    vcd_write_x(sim_hdl, num++, 85u);
    vcd_write_x(sim_hdl, num++, 120u);
    vcd_write_x(sim_hdl, num++, 108u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 110u);
    vcd_write_x(sim_hdl, num++, 120u);
    vcd_write_x(sim_hdl, num++, 110u);
    vcd_write_x(sim_hdl, num++, 110u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 110u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 65u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25__ETC___d567) != DEF_IF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25__ETC___d567)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25__ETC___d567, 76u);
	backing.DEF_IF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25__ETC___d567 = DEF_IF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25__ETC___d567;
      }
      ++num;
      if ((backing.DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d165) != DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d165)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d165, 133u);
	backing.DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d165 = DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d165;
      }
      ++num;
      if ((backing.DEF_NOT_fpu_madd_fState_S4_first__19_BIT_65_26_EQ__ETC___d568) != DEF_NOT_fpu_madd_fState_S4_first__19_BIT_65_26_EQ__ETC___d568)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_fpu_madd_fState_S4_first__19_BIT_65_26_EQ__ETC___d568, 78u);
	backing.DEF_NOT_fpu_madd_fState_S4_first__19_BIT_65_26_EQ__ETC___d568 = DEF_NOT_fpu_madd_fState_S4_first__19_BIT_65_26_EQ__ETC___d568;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE_CONCAT_request_put_BITS_63_T_ETC___d1631) != DEF__0_CONCAT_DONTCARE_CONCAT_request_put_BITS_63_T_ETC___d1631)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE_CONCAT_request_put_BITS_63_T_ETC___d1631, 100u);
	backing.DEF__0_CONCAT_DONTCARE_CONCAT_request_put_BITS_63_T_ETC___d1631 = DEF__0_CONCAT_DONTCARE_CONCAT_request_put_BITS_63_T_ETC___d1631;
      }
      ++num;
      if ((backing.DEF_acc_read__484_CONCAT_SEL_ARR_out_0_485_BIT_31__ETC___d1620) != DEF_acc_read__484_CONCAT_SEL_ARR_out_0_485_BIT_31__ETC___d1620)
      {
	vcd_write_val(sim_hdl, num, DEF_acc_read__484_CONCAT_SEL_ARR_out_0_485_BIT_31__ETC___d1620, 67u);
	backing.DEF_acc_read__484_CONCAT_SEL_ARR_out_0_485_BIT_31__ETC___d1620 = DEF_acc_read__484_CONCAT_SEL_ARR_out_0_485_BIT_31__ETC___d1620;
      }
      ++num;
      if ((backing.DEF_acc_read____d1484) != DEF_acc_read____d1484)
      {
	vcd_write_val(sim_hdl, num, DEF_acc_read____d1484, 32u);
	backing.DEF_acc_read____d1484 = DEF_acc_read____d1484;
      }
      ++num;
      if ((backing.DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d1062) != DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d1062)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d1062, 115u);
	backing.DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d1062 = DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d1062;
      }
      ++num;
      if ((backing.DEF_fpu_add_fOperands_S0_first____d942) != DEF_fpu_add_fOperands_S0_first____d942)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_add_fOperands_S0_first____d942, 67u);
	backing.DEF_fpu_add_fOperands_S0_first____d942 = DEF_fpu_add_fOperands_S0_first____d942;
      }
      ++num;
      if ((backing.DEF_fpu_add_fState_S1_first__066_BIT_114_067_CONCA_ETC___d1091) != DEF_fpu_add_fState_S1_first__066_BIT_114_067_CONCA_ETC___d1091)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_add_fState_S1_first__066_BIT_114_067_CONCA_ETC___d1091, 107u);
	backing.DEF_fpu_add_fState_S1_first__066_BIT_114_067_CONCA_ETC___d1091 = DEF_fpu_add_fState_S1_first__066_BIT_114_067_CONCA_ETC___d1091;
      }
      ++num;
      if ((backing.DEF_fpu_add_fState_S1_first____d1066) != DEF_fpu_add_fState_S1_first____d1066)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_add_fState_S1_first____d1066, 115u);
	backing.DEF_fpu_add_fState_S1_first____d1066 = DEF_fpu_add_fState_S1_first____d1066;
      }
      ++num;
      if ((backing.DEF_fpu_add_fState_S2_first__095_BIT_106_096_CONCA_ETC___d1107) != DEF_fpu_add_fState_S2_first__095_BIT_106_096_CONCA_ETC___d1107)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_add_fState_S2_first__095_BIT_106_096_CONCA_ETC___d1107, 107u);
	backing.DEF_fpu_add_fState_S2_first__095_BIT_106_096_CONCA_ETC___d1107 = DEF_fpu_add_fState_S2_first__095_BIT_106_096_CONCA_ETC___d1107;
      }
      ++num;
      if ((backing.DEF_fpu_add_fState_S2_first____d1095) != DEF_fpu_add_fState_S2_first____d1095)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_add_fState_S2_first____d1095, 107u);
	backing.DEF_fpu_add_fState_S2_first____d1095 = DEF_fpu_add_fState_S2_first____d1095;
      }
      ++num;
      if ((backing.DEF_fpu_add_fState_S3_first__111_BIT_106_112_CONCA_ETC___d1298) != DEF_fpu_add_fState_S3_first__111_BIT_106_112_CONCA_ETC___d1298)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_add_fState_S3_first__111_BIT_106_112_CONCA_ETC___d1298, 76u);
	backing.DEF_fpu_add_fState_S3_first__111_BIT_106_112_CONCA_ETC___d1298 = DEF_fpu_add_fState_S3_first__111_BIT_106_112_CONCA_ETC___d1298;
      }
      ++num;
      if ((backing.DEF_fpu_add_fState_S3_first____d1111) != DEF_fpu_add_fState_S3_first____d1111)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_add_fState_S3_first____d1111, 107u);
	backing.DEF_fpu_add_fState_S3_first____d1111 = DEF_fpu_add_fState_S3_first____d1111;
      }
      ++num;
      if ((backing.DEF_fpu_add_fState_S4_first____d1302) != DEF_fpu_add_fState_S4_first____d1302)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_add_fState_S4_first____d1302, 76u);
	backing.DEF_fpu_add_fState_S4_first____d1302 = DEF_fpu_add_fState_S4_first____d1302;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d164) != DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d164)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d164, 91u);
	backing.DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d164 = DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d164;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fOperand_S0_first____d4) != DEF_fpu_madd_fOperand_S0_first____d4)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fOperand_S0_first____d4, 100u);
	backing.DEF_fpu_madd_fOperand_S0_first____d4 = DEF_fpu_madd_fOperand_S0_first____d4;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S1_first__71_BIT_132_75_CONCAT_ETC___d179) != DEF_fpu_madd_fState_S1_first__71_BIT_132_75_CONCAT_ETC___d179)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S1_first__71_BIT_132_75_CONCAT_ETC___d179, 85u);
	backing.DEF_fpu_madd_fState_S1_first__71_BIT_132_75_CONCAT_ETC___d179 = DEF_fpu_madd_fState_S1_first__71_BIT_132_75_CONCAT_ETC___d179;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S1_first____d171) != DEF_fpu_madd_fState_S1_first____d171)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S1_first____d171, 133u);
	backing.DEF_fpu_madd_fState_S1_first____d171 = DEF_fpu_madd_fState_S1_first____d171;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S2_first__88_BIT_84_89_CONCAT__ETC___d193) != DEF_fpu_madd_fState_S2_first__88_BIT_84_89_CONCAT__ETC___d193)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S2_first__88_BIT_84_89_CONCAT__ETC___d193, 85u);
	backing.DEF_fpu_madd_fState_S2_first__88_BIT_84_89_CONCAT__ETC___d193 = DEF_fpu_madd_fState_S2_first__88_BIT_84_89_CONCAT__ETC___d193;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S2_first____d188) != DEF_fpu_madd_fState_S2_first____d188)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S2_first____d188, 85u);
	backing.DEF_fpu_madd_fState_S2_first____d188 = DEF_fpu_madd_fState_S2_first____d188;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S3_first__99_BIT_84_00_CONCAT__ETC___d515) != DEF_fpu_madd_fState_S3_first__99_BIT_84_00_CONCAT__ETC___d515)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S3_first__99_BIT_84_00_CONCAT__ETC___d515, 108u);
	backing.DEF_fpu_madd_fState_S3_first__99_BIT_84_00_CONCAT__ETC___d515 = DEF_fpu_madd_fState_S3_first__99_BIT_84_00_CONCAT__ETC___d515;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S3_first____d199) != DEF_fpu_madd_fState_S3_first____d199)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S3_first____d199, 85u);
	backing.DEF_fpu_madd_fState_S3_first____d199 = DEF_fpu_madd_fState_S3_first____d199;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S4_first__19_BIT_107_20_CONCAT_ETC___d569) != DEF_fpu_madd_fState_S4_first__19_BIT_107_20_CONCAT_ETC___d569)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S4_first__19_BIT_107_20_CONCAT_ETC___d569, 120u);
	backing.DEF_fpu_madd_fState_S4_first__19_BIT_107_20_CONCAT_ETC___d569 = DEF_fpu_madd_fState_S4_first__19_BIT_107_20_CONCAT_ETC___d569;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S4_first____d519) != DEF_fpu_madd_fState_S4_first____d519)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S4_first____d519, 108u);
	backing.DEF_fpu_madd_fState_S4_first____d519 = DEF_fpu_madd_fState_S4_first____d519;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S5_first__73_BITS_75_TO_66_80__ETC___d602) != DEF_fpu_madd_fState_S5_first__73_BITS_75_TO_66_80__ETC___d602)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S5_first__73_BITS_75_TO_66_80__ETC___d602, 66u);
	backing.DEF_fpu_madd_fState_S5_first__73_BITS_75_TO_66_80__ETC___d602 = DEF_fpu_madd_fState_S5_first__73_BITS_75_TO_66_80__ETC___d602;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S5_first__73_BIT_119_74_CONCAT_ETC___d603) != DEF_fpu_madd_fState_S5_first__73_BIT_119_74_CONCAT_ETC___d603)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S5_first__73_BIT_119_74_CONCAT_ETC___d603, 110u);
	backing.DEF_fpu_madd_fState_S5_first__73_BIT_119_74_CONCAT_ETC___d603 = DEF_fpu_madd_fState_S5_first__73_BIT_119_74_CONCAT_ETC___d603;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S5_first____d573) != DEF_fpu_madd_fState_S5_first____d573)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S5_first____d573, 120u);
	backing.DEF_fpu_madd_fState_S5_first____d573 = DEF_fpu_madd_fState_S5_first____d573;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S6_first__07_BIT_109_08_CONCAT_ETC___d619) != DEF_fpu_madd_fState_S6_first__07_BIT_109_08_CONCAT_ETC___d619)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S6_first__07_BIT_109_08_CONCAT_ETC___d619, 110u);
	backing.DEF_fpu_madd_fState_S6_first__07_BIT_109_08_CONCAT_ETC___d619 = DEF_fpu_madd_fState_S6_first__07_BIT_109_08_CONCAT_ETC___d619;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S6_first____d607) != DEF_fpu_madd_fState_S6_first____d607)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S6_first____d607, 110u);
	backing.DEF_fpu_madd_fState_S6_first____d607 = DEF_fpu_madd_fState_S6_first____d607;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S7_first__23_BIT_109_24_CONCAT_ETC___d812) != DEF_fpu_madd_fState_S7_first__23_BIT_109_24_CONCAT_ETC___d812)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S7_first__23_BIT_109_24_CONCAT_ETC___d812, 77u);
	backing.DEF_fpu_madd_fState_S7_first__23_BIT_109_24_CONCAT_ETC___d812 = DEF_fpu_madd_fState_S7_first__23_BIT_109_24_CONCAT_ETC___d812;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S7_first____d623) != DEF_fpu_madd_fState_S7_first____d623)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S7_first____d623, 110u);
	backing.DEF_fpu_madd_fState_S7_first____d623 = DEF_fpu_madd_fState_S7_first____d623;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S8_first____d816) != DEF_fpu_madd_fState_S8_first____d816)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S8_first____d816, 77u);
	backing.DEF_fpu_madd_fState_S8_first____d816 = DEF_fpu_madd_fState_S8_first____d816;
      }
      ++num;
      if ((backing.DEF_m_count_439_EQ_alloc_size_440___d1479) != DEF_m_count_439_EQ_alloc_size_440___d1479)
      {
	vcd_write_val(sim_hdl, num, DEF_m_count_439_EQ_alloc_size_440___d1479, 1u);
	backing.DEF_m_count_439_EQ_alloc_size_440___d1479 = DEF_m_count_439_EQ_alloc_size_440___d1479;
      }
      ++num;
      if ((backing.DEF_state_read____d1437) != DEF_state_read____d1437)
      {
	vcd_write_val(sim_hdl, num, DEF_state_read____d1437, 3u);
	backing.DEF_state_read____d1437 = DEF_state_read____d1437;
      }
      ++num;
      if ((backing.DEF_x__h45468) != DEF_x__h45468)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h45468, 32u);
	backing.DEF_x__h45468 = DEF_x__h45468;
      }
      ++num;
      if ((backing.DEF_x__h45584) != DEF_x__h45584)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h45584, 32u);
	backing.DEF_x__h45584 = DEF_x__h45584;
      }
      ++num;
      if ((backing.DEF_y__h45585) != DEF_y__h45585)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h45585, 32u);
	backing.DEF_y__h45585 = DEF_y__h45585;
      }
      ++num;
      if ((backing.PORT_request_put) != PORT_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_request_put, 65u);
	backing.PORT_request_put = PORT_request_put;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25__ETC___d567, 76u);
      backing.DEF_IF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25__ETC___d567 = DEF_IF_NOT_fpu_madd_fState_S4_first__19_BIT_66_25__ETC___d567;
      vcd_write_val(sim_hdl, num++, DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d165, 133u);
      backing.DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d165 = DEF_IF_fpu_madd_fOperand_S0_first_BIT_99_THEN_IF_f_ETC___d165;
      vcd_write_val(sim_hdl, num++, DEF_NOT_fpu_madd_fState_S4_first__19_BIT_65_26_EQ__ETC___d568, 78u);
      backing.DEF_NOT_fpu_madd_fState_S4_first__19_BIT_65_26_EQ__ETC___d568 = DEF_NOT_fpu_madd_fState_S4_first__19_BIT_65_26_EQ__ETC___d568;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl,
		    num++,
		    DEF__0_CONCAT_DONTCARE_CONCAT_request_put_BITS_63_T_ETC___d1631,
		    100u);
      backing.DEF__0_CONCAT_DONTCARE_CONCAT_request_put_BITS_63_T_ETC___d1631 = DEF__0_CONCAT_DONTCARE_CONCAT_request_put_BITS_63_T_ETC___d1631;
      vcd_write_val(sim_hdl, num++, DEF_acc_read__484_CONCAT_SEL_ARR_out_0_485_BIT_31__ETC___d1620, 67u);
      backing.DEF_acc_read__484_CONCAT_SEL_ARR_out_0_485_BIT_31__ETC___d1620 = DEF_acc_read__484_CONCAT_SEL_ARR_out_0_485_BIT_31__ETC___d1620;
      vcd_write_val(sim_hdl, num++, DEF_acc_read____d1484, 32u);
      backing.DEF_acc_read____d1484 = DEF_acc_read____d1484;
      vcd_write_val(sim_hdl, num++, DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d1062, 115u);
      backing.DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d1062 = DEF_fpu_add_fOperands_S0_first__42_BITS_65_TO_58_4_ETC___d1062;
      vcd_write_val(sim_hdl, num++, DEF_fpu_add_fOperands_S0_first____d942, 67u);
      backing.DEF_fpu_add_fOperands_S0_first____d942 = DEF_fpu_add_fOperands_S0_first____d942;
      vcd_write_val(sim_hdl, num++, DEF_fpu_add_fState_S1_first__066_BIT_114_067_CONCA_ETC___d1091, 107u);
      backing.DEF_fpu_add_fState_S1_first__066_BIT_114_067_CONCA_ETC___d1091 = DEF_fpu_add_fState_S1_first__066_BIT_114_067_CONCA_ETC___d1091;
      vcd_write_val(sim_hdl, num++, DEF_fpu_add_fState_S1_first____d1066, 115u);
      backing.DEF_fpu_add_fState_S1_first____d1066 = DEF_fpu_add_fState_S1_first____d1066;
      vcd_write_val(sim_hdl, num++, DEF_fpu_add_fState_S2_first__095_BIT_106_096_CONCA_ETC___d1107, 107u);
      backing.DEF_fpu_add_fState_S2_first__095_BIT_106_096_CONCA_ETC___d1107 = DEF_fpu_add_fState_S2_first__095_BIT_106_096_CONCA_ETC___d1107;
      vcd_write_val(sim_hdl, num++, DEF_fpu_add_fState_S2_first____d1095, 107u);
      backing.DEF_fpu_add_fState_S2_first____d1095 = DEF_fpu_add_fState_S2_first____d1095;
      vcd_write_val(sim_hdl, num++, DEF_fpu_add_fState_S3_first__111_BIT_106_112_CONCA_ETC___d1298, 76u);
      backing.DEF_fpu_add_fState_S3_first__111_BIT_106_112_CONCA_ETC___d1298 = DEF_fpu_add_fState_S3_first__111_BIT_106_112_CONCA_ETC___d1298;
      vcd_write_val(sim_hdl, num++, DEF_fpu_add_fState_S3_first____d1111, 107u);
      backing.DEF_fpu_add_fState_S3_first____d1111 = DEF_fpu_add_fState_S3_first____d1111;
      vcd_write_val(sim_hdl, num++, DEF_fpu_add_fState_S4_first____d1302, 76u);
      backing.DEF_fpu_add_fState_S4_first____d1302 = DEF_fpu_add_fState_S4_first____d1302;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d164, 91u);
      backing.DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d164 = DEF_fpu_madd_fOperand_S0_first_BIT_99_AND_fpu_madd_ETC___d164;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fOperand_S0_first____d4, 100u);
      backing.DEF_fpu_madd_fOperand_S0_first____d4 = DEF_fpu_madd_fOperand_S0_first____d4;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S1_first__71_BIT_132_75_CONCAT_ETC___d179, 85u);
      backing.DEF_fpu_madd_fState_S1_first__71_BIT_132_75_CONCAT_ETC___d179 = DEF_fpu_madd_fState_S1_first__71_BIT_132_75_CONCAT_ETC___d179;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S1_first____d171, 133u);
      backing.DEF_fpu_madd_fState_S1_first____d171 = DEF_fpu_madd_fState_S1_first____d171;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S2_first__88_BIT_84_89_CONCAT__ETC___d193, 85u);
      backing.DEF_fpu_madd_fState_S2_first__88_BIT_84_89_CONCAT__ETC___d193 = DEF_fpu_madd_fState_S2_first__88_BIT_84_89_CONCAT__ETC___d193;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S2_first____d188, 85u);
      backing.DEF_fpu_madd_fState_S2_first____d188 = DEF_fpu_madd_fState_S2_first____d188;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S3_first__99_BIT_84_00_CONCAT__ETC___d515, 108u);
      backing.DEF_fpu_madd_fState_S3_first__99_BIT_84_00_CONCAT__ETC___d515 = DEF_fpu_madd_fState_S3_first__99_BIT_84_00_CONCAT__ETC___d515;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S3_first____d199, 85u);
      backing.DEF_fpu_madd_fState_S3_first____d199 = DEF_fpu_madd_fState_S3_first____d199;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S4_first__19_BIT_107_20_CONCAT_ETC___d569, 120u);
      backing.DEF_fpu_madd_fState_S4_first__19_BIT_107_20_CONCAT_ETC___d569 = DEF_fpu_madd_fState_S4_first__19_BIT_107_20_CONCAT_ETC___d569;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S4_first____d519, 108u);
      backing.DEF_fpu_madd_fState_S4_first____d519 = DEF_fpu_madd_fState_S4_first____d519;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S5_first__73_BITS_75_TO_66_80__ETC___d602, 66u);
      backing.DEF_fpu_madd_fState_S5_first__73_BITS_75_TO_66_80__ETC___d602 = DEF_fpu_madd_fState_S5_first__73_BITS_75_TO_66_80__ETC___d602;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S5_first__73_BIT_119_74_CONCAT_ETC___d603, 110u);
      backing.DEF_fpu_madd_fState_S5_first__73_BIT_119_74_CONCAT_ETC___d603 = DEF_fpu_madd_fState_S5_first__73_BIT_119_74_CONCAT_ETC___d603;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S5_first____d573, 120u);
      backing.DEF_fpu_madd_fState_S5_first____d573 = DEF_fpu_madd_fState_S5_first____d573;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S6_first__07_BIT_109_08_CONCAT_ETC___d619, 110u);
      backing.DEF_fpu_madd_fState_S6_first__07_BIT_109_08_CONCAT_ETC___d619 = DEF_fpu_madd_fState_S6_first__07_BIT_109_08_CONCAT_ETC___d619;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S6_first____d607, 110u);
      backing.DEF_fpu_madd_fState_S6_first____d607 = DEF_fpu_madd_fState_S6_first____d607;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S7_first__23_BIT_109_24_CONCAT_ETC___d812, 77u);
      backing.DEF_fpu_madd_fState_S7_first__23_BIT_109_24_CONCAT_ETC___d812 = DEF_fpu_madd_fState_S7_first__23_BIT_109_24_CONCAT_ETC___d812;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S7_first____d623, 110u);
      backing.DEF_fpu_madd_fState_S7_first____d623 = DEF_fpu_madd_fState_S7_first____d623;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S8_first____d816, 77u);
      backing.DEF_fpu_madd_fState_S8_first____d816 = DEF_fpu_madd_fState_S8_first____d816;
      vcd_write_val(sim_hdl, num++, DEF_m_count_439_EQ_alloc_size_440___d1479, 1u);
      backing.DEF_m_count_439_EQ_alloc_size_440___d1479 = DEF_m_count_439_EQ_alloc_size_440___d1479;
      vcd_write_val(sim_hdl, num++, DEF_state_read____d1437, 3u);
      backing.DEF_state_read____d1437 = DEF_state_read____d1437;
      vcd_write_val(sim_hdl, num++, DEF_x__h45468, 32u);
      backing.DEF_x__h45468 = DEF_x__h45468;
      vcd_write_val(sim_hdl, num++, DEF_x__h45584, 32u);
      backing.DEF_x__h45584 = DEF_x__h45584;
      vcd_write_val(sim_hdl, num++, DEF_y__h45585, 32u);
      backing.DEF_y__h45585 = DEF_y__h45585;
      vcd_write_val(sim_hdl, num++, PORT_request_put, 65u);
      backing.PORT_request_put = PORT_request_put;
    }
}

void MOD_mkZipReduceUnit::vcd_prims(tVCDDumpType dt, MOD_mkZipReduceUnit &backing)
{
  INST_acc.dump_VCD(dt, backing.INST_acc);
  INST_alloc_size.dump_VCD(dt, backing.INST_alloc_size);
  INST_fpu_add_fOperands_S0.dump_VCD(dt, backing.INST_fpu_add_fOperands_S0);
  INST_fpu_add_fResult_S5.dump_VCD(dt, backing.INST_fpu_add_fResult_S5);
  INST_fpu_add_fState_S1.dump_VCD(dt, backing.INST_fpu_add_fState_S1);
  INST_fpu_add_fState_S2.dump_VCD(dt, backing.INST_fpu_add_fState_S2);
  INST_fpu_add_fState_S3.dump_VCD(dt, backing.INST_fpu_add_fState_S3);
  INST_fpu_add_fState_S4.dump_VCD(dt, backing.INST_fpu_add_fState_S4);
  INST_fpu_madd_fOperand_S0.dump_VCD(dt, backing.INST_fpu_madd_fOperand_S0);
  INST_fpu_madd_fProd_S2.dump_VCD(dt, backing.INST_fpu_madd_fProd_S2);
  INST_fpu_madd_fProd_S3.dump_VCD(dt, backing.INST_fpu_madd_fProd_S3);
  INST_fpu_madd_fResult_S9.dump_VCD(dt, backing.INST_fpu_madd_fResult_S9);
  INST_fpu_madd_fState_S1.dump_VCD(dt, backing.INST_fpu_madd_fState_S1);
  INST_fpu_madd_fState_S2.dump_VCD(dt, backing.INST_fpu_madd_fState_S2);
  INST_fpu_madd_fState_S3.dump_VCD(dt, backing.INST_fpu_madd_fState_S3);
  INST_fpu_madd_fState_S4.dump_VCD(dt, backing.INST_fpu_madd_fState_S4);
  INST_fpu_madd_fState_S5.dump_VCD(dt, backing.INST_fpu_madd_fState_S5);
  INST_fpu_madd_fState_S6.dump_VCD(dt, backing.INST_fpu_madd_fState_S6);
  INST_fpu_madd_fState_S7.dump_VCD(dt, backing.INST_fpu_madd_fState_S7);
  INST_fpu_madd_fState_S8.dump_VCD(dt, backing.INST_fpu_madd_fState_S8);
  INST_m_count.dump_VCD(dt, backing.INST_m_count);
  INST_out_0.dump_VCD(dt, backing.INST_out_0);
  INST_out_1.dump_VCD(dt, backing.INST_out_1);
  INST_out_10.dump_VCD(dt, backing.INST_out_10);
  INST_out_11.dump_VCD(dt, backing.INST_out_11);
  INST_out_12.dump_VCD(dt, backing.INST_out_12);
  INST_out_13.dump_VCD(dt, backing.INST_out_13);
  INST_out_14.dump_VCD(dt, backing.INST_out_14);
  INST_out_15.dump_VCD(dt, backing.INST_out_15);
  INST_out_16.dump_VCD(dt, backing.INST_out_16);
  INST_out_17.dump_VCD(dt, backing.INST_out_17);
  INST_out_18.dump_VCD(dt, backing.INST_out_18);
  INST_out_19.dump_VCD(dt, backing.INST_out_19);
  INST_out_2.dump_VCD(dt, backing.INST_out_2);
  INST_out_20.dump_VCD(dt, backing.INST_out_20);
  INST_out_21.dump_VCD(dt, backing.INST_out_21);
  INST_out_22.dump_VCD(dt, backing.INST_out_22);
  INST_out_23.dump_VCD(dt, backing.INST_out_23);
  INST_out_24.dump_VCD(dt, backing.INST_out_24);
  INST_out_25.dump_VCD(dt, backing.INST_out_25);
  INST_out_26.dump_VCD(dt, backing.INST_out_26);
  INST_out_27.dump_VCD(dt, backing.INST_out_27);
  INST_out_28.dump_VCD(dt, backing.INST_out_28);
  INST_out_29.dump_VCD(dt, backing.INST_out_29);
  INST_out_3.dump_VCD(dt, backing.INST_out_3);
  INST_out_30.dump_VCD(dt, backing.INST_out_30);
  INST_out_31.dump_VCD(dt, backing.INST_out_31);
  INST_out_4.dump_VCD(dt, backing.INST_out_4);
  INST_out_5.dump_VCD(dt, backing.INST_out_5);
  INST_out_6.dump_VCD(dt, backing.INST_out_6);
  INST_out_7.dump_VCD(dt, backing.INST_out_7);
  INST_out_8.dump_VCD(dt, backing.INST_out_8);
  INST_out_9.dump_VCD(dt, backing.INST_out_9);
  INST_r_count.dump_VCD(dt, backing.INST_r_count);
  INST_state.dump_VCD(dt, backing.INST_state);
}
