// Seed: 4220822879
module module_0 (
    input  tri0 id_0,
    output tri0 id_1,
    output tri1 id_2
);
  assign (pull1, highz0) id_2 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input supply0 id_2,
    output supply1 id_3,
    output supply1 id_4,
    output tri id_5,
    output wor id_6,
    output wire id_7,
    input wand id_8,
    input tri id_9,
    input uwire id_10,
    input uwire id_11,
    input wor id_12
);
  assign id_1 = id_10;
  always id_3 = 1 & 1;
  assign id_6 = id_11;
  xor (id_6, id_10, id_15, id_8, id_9, id_11, id_14, id_16, id_12, id_2, id_17);
  wire id_14;
  wor id_15;
  supply1 id_16 = id_10 < id_15;
  if (id_2) wand id_17, id_18 = 1;
  module_0(
      id_12, id_0, id_6
  );
endmodule
