{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541085938302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541085938309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 01 12:25:38 2018 " "Processing started: Thu Nov 01 12:25:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541085938309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085938309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROCESSADOR -c PROCESSADOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROCESSADOR -c PROCESSADOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085938309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541085938933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541085938933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-CONTROL16_BH " "Found design unit 1: CONTROL-CONTROL16_BH" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953535 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXTENSOR16-implements " "Found design unit 1: EXTENSOR16-implements" {  } { { "EXTENSOR16.vhd" "" { Text "C:/Users/Victor/Documents/Processador/EXTENSOR16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953537 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXTENSOR16 " "Found entity 1: EXTENSOR16" {  } { { "EXTENSOR16.vhd" "" { Text "C:/Users/Victor/Documents/Processador/EXTENSOR16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM16-RAM_BH " "Found design unit 1: RAM16-RAM_BH" {  } { { "RAM16.vhd" "" { Text "C:/Users/Victor/Documents/Processador/RAM16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953539 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM16 " "Found entity 1: RAM16" {  } { { "RAM16.vhd" "" { Text "C:/Users/Victor/Documents/Processador/RAM16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbank16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGBANK16-REGBANK16_BH " "Found design unit 1: REGBANK16-REGBANK16_BH" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Processador/REGBANK16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953542 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGBANK16 " "Found entity 1: REGBANK16" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Processador/REGBANK16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM16-ROM_BH " "Found design unit 1: ROM16-ROM_BH" {  } { { "ROM16.vhd" "" { Text "C:/Users/Victor/Documents/Processador/ROM16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953544 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM16 " "Found entity 1: ROM16" {  } { { "ROM16.vhd" "" { Text "C:/Users/Victor/Documents/Processador/ROM16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMA4-SOMA4_BH " "Found design unit 1: SOMA4-SOMA4_BH" {  } { { "SOMA4.vhd" "" { Text "C:/Users/Victor/Documents/Processador/SOMA4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953547 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOMA4 " "Found entity 1: SOMA4" {  } { { "SOMA4.vhd" "" { Text "C:/Users/Victor/Documents/Processador/SOMA4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMA16BITS-adder_bh " "Found design unit 1: SOMA16BITS-adder_bh" {  } { { "SOMA16BITS.vhd" "" { Text "C:/Users/Victor/Documents/Processador/SOMA16BITS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953549 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOMA16BITS " "Found entity 1: SOMA16BITS" {  } { { "SOMA16BITS.vhd" "" { Text "C:/Users/Victor/Documents/Processador/SOMA16BITS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qand-implements " "Found design unit 1: Qand-implements" {  } { { "Qand.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Qand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953551 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qand " "Found entity 1: Qand" {  } { { "Qand.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Qand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qor-implements " "Found design unit 1: Qor-implements" {  } { { "Qor.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Qor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953553 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qor " "Found entity 1: Qor" {  } { { "Qor.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Qor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qxor-implements " "Found design unit 1: Qxor-implements" {  } { { "Qxor.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Qxor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953556 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qxor " "Found entity 1: Qxor" {  } { { "Qxor.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Qxor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_2bits-implements " "Found design unit 1: Shift_2bits-implements" {  } { { "Shift_2bits.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Shift_2bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953556 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_2bits " "Found entity 1: Shift_2bits" {  } { { "Shift_2bits.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Shift_2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula-implements " "Found design unit 1: Ula-implements" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953562 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ula " "Found entity 1: Ula" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_4op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer_4op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_4op-implements " "Found design unit 1: multiplexer_4op-implements" {  } { { "multiplexer_4op.vhd" "" { Text "C:/Users/Victor/Documents/Processador/multiplexer_4op.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953564 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_4op " "Found entity 1: multiplexer_4op" {  } { { "multiplexer_4op.vhd" "" { Text "C:/Users/Victor/Documents/Processador/multiplexer_4op.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_5pos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer_5pos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer_5pos-implements " "Found design unit 1: Multiplexer_5pos-implements" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953566 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_5pos " "Found entity 1: Multiplexer_5pos" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541085953566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953566 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ula " "Elaborating entity \"Ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541085953645 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lixo00 Ula.vhd(80) " "VHDL Signal Declaration warning at Ula.vhd(80): used implicit default value for signal \"lixo00\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541085953648 "|Ula"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lixo01 Ula.vhd(80) " "VHDL Signal Declaration warning at Ula.vhd(80): used implicit default value for signal \"lixo01\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541085953648 "|Ula"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lixo02 Ula.vhd(81) " "Verilog HDL or VHDL warning at Ula.vhd(81): object \"lixo02\" assigned a value but never read" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541085953649 "|Ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOMA16BITS SOMA16BITS:Soma_1 " "Elaborating entity \"SOMA16BITS\" for hierarchy \"SOMA16BITS:Soma_1\"" {  } { { "Ula.vhd" "Soma_1" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541085953680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_4op multiplexer_4op:Multiplexer_01 " "Elaborating entity \"multiplexer_4op\" for hierarchy \"multiplexer_4op:Multiplexer_01\"" {  } { { "Ula.vhd" "Multiplexer_01" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541085953703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qand Qand:And_01 " "Elaborating entity \"Qand\" for hierarchy \"Qand:And_01\"" {  } { { "Ula.vhd" "And_01" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541085953743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qor Qor:Or_01 " "Elaborating entity \"Qor\" for hierarchy \"Qor:Or_01\"" {  } { { "Ula.vhd" "Or_01" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541085953744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_2bits Shift_2bits:Shift_01 " "Elaborating entity \"Shift_2bits\" for hierarchy \"Shift_2bits:Shift_01\"" {  } { { "Ula.vhd" "Shift_01" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541085953746 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a Shift_2bits.vhd(18) " "VHDL Process Statement warning at Shift_2bits.vhd(18): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shift_2bits.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Shift_2bits.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541085953746 "|Ula|Shift_2bits:Shift_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a Shift_2bits.vhd(20) " "VHDL Process Statement warning at Shift_2bits.vhd(20): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shift_2bits.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Shift_2bits.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541085953746 "|Ula|Shift_2bits:Shift_01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qxor Qxor:Xor_01 " "Elaborating entity \"Qxor\" for hierarchy \"Qxor:Xor_01\"" {  } { { "Ula.vhd" "Xor_01" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541085953747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_5pos Multiplexer_5pos:Multiplexer_03 " "Elaborating entity \"Multiplexer_5pos\" for hierarchy \"Multiplexer_5pos:Multiplexer_03\"" {  } { { "Ula.vhd" "Multiplexer_03" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541085953749 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a Multiplexer_5pos.vhd(20) " "VHDL Process Statement warning at Multiplexer_5pos.vhd(20): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541085953750 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b Multiplexer_5pos.vhd(22) " "VHDL Process Statement warning at Multiplexer_5pos.vhd(22): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541085953750 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c Multiplexer_5pos.vhd(24) " "VHDL Process Statement warning at Multiplexer_5pos.vhd(24): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541085953750 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d Multiplexer_5pos.vhd(26) " "VHDL Process Statement warning at Multiplexer_5pos.vhd(26): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541085953750 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e Multiplexer_5pos.vhd(28) " "VHDL Process Statement warning at Multiplexer_5pos.vhd(28): signal \"e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541085953750 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x Multiplexer_5pos.vhd(17) " "VHDL Process Statement warning at Multiplexer_5pos.vhd(17): inferring latch(es) for signal or variable \"x\", which holds its previous value in one or more paths through the process" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541085953750 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] Multiplexer_5pos.vhd(17) " "Inferred latch for \"x\[0\]\" at Multiplexer_5pos.vhd(17)" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953750 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] Multiplexer_5pos.vhd(17) " "Inferred latch for \"x\[1\]\" at Multiplexer_5pos.vhd(17)" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953750 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] Multiplexer_5pos.vhd(17) " "Inferred latch for \"x\[2\]\" at Multiplexer_5pos.vhd(17)" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953750 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] Multiplexer_5pos.vhd(17) " "Inferred latch for \"x\[3\]\" at Multiplexer_5pos.vhd(17)" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953750 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] Multiplexer_5pos.vhd(17) " "Inferred latch for \"x\[4\]\" at Multiplexer_5pos.vhd(17)" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953750 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] Multiplexer_5pos.vhd(17) " "Inferred latch for \"x\[5\]\" at Multiplexer_5pos.vhd(17)" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953750 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] Multiplexer_5pos.vhd(17) " "Inferred latch for \"x\[6\]\" at Multiplexer_5pos.vhd(17)" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953750 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] Multiplexer_5pos.vhd(17) " "Inferred latch for \"x\[7\]\" at Multiplexer_5pos.vhd(17)" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953750 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\] Multiplexer_5pos.vhd(17) " "Inferred latch for \"x\[8\]\" at Multiplexer_5pos.vhd(17)" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953751 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\] Multiplexer_5pos.vhd(17) " "Inferred latch for \"x\[9\]\" at Multiplexer_5pos.vhd(17)" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953751 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\] Multiplexer_5pos.vhd(17) " "Inferred latch for \"x\[10\]\" at Multiplexer_5pos.vhd(17)" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953751 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\] Multiplexer_5pos.vhd(17) " "Inferred latch for \"x\[11\]\" at Multiplexer_5pos.vhd(17)" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953751 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\] Multiplexer_5pos.vhd(17) " "Inferred latch for \"x\[12\]\" at Multiplexer_5pos.vhd(17)" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953751 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\] Multiplexer_5pos.vhd(17) " "Inferred latch for \"x\[13\]\" at Multiplexer_5pos.vhd(17)" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953751 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\] Multiplexer_5pos.vhd(17) " "Inferred latch for \"x\[14\]\" at Multiplexer_5pos.vhd(17)" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953751 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\] Multiplexer_5pos.vhd(17) " "Inferred latch for \"x\[15\]\" at Multiplexer_5pos.vhd(17)" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085953751 "|Ula|Multiplexer_5pos:Multiplexer_03"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer_5pos:Multiplexer_03\|x\[0\] " "Latch Multiplexer_5pos:Multiplexer_03\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541085955177 ""}  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541085955177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer_5pos:Multiplexer_03\|x\[1\] " "Latch Multiplexer_5pos:Multiplexer_03\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541085955177 ""}  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541085955177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer_5pos:Multiplexer_03\|x\[2\] " "Latch Multiplexer_5pos:Multiplexer_03\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541085955177 ""}  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541085955177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer_5pos:Multiplexer_03\|x\[3\] " "Latch Multiplexer_5pos:Multiplexer_03\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541085955177 ""}  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541085955177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer_5pos:Multiplexer_03\|x\[4\] " "Latch Multiplexer_5pos:Multiplexer_03\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541085955178 ""}  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541085955178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer_5pos:Multiplexer_03\|x\[5\] " "Latch Multiplexer_5pos:Multiplexer_03\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541085955178 ""}  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541085955178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer_5pos:Multiplexer_03\|x\[6\] " "Latch Multiplexer_5pos:Multiplexer_03\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541085955178 ""}  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541085955178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer_5pos:Multiplexer_03\|x\[7\] " "Latch Multiplexer_5pos:Multiplexer_03\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541085955178 ""}  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541085955178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer_5pos:Multiplexer_03\|x\[8\] " "Latch Multiplexer_5pos:Multiplexer_03\|x\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541085955178 ""}  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541085955178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer_5pos:Multiplexer_03\|x\[9\] " "Latch Multiplexer_5pos:Multiplexer_03\|x\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541085955178 ""}  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541085955178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer_5pos:Multiplexer_03\|x\[10\] " "Latch Multiplexer_5pos:Multiplexer_03\|x\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541085955178 ""}  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541085955178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer_5pos:Multiplexer_03\|x\[11\] " "Latch Multiplexer_5pos:Multiplexer_03\|x\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541085955178 ""}  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541085955178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer_5pos:Multiplexer_03\|x\[12\] " "Latch Multiplexer_5pos:Multiplexer_03\|x\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541085955179 ""}  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541085955179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer_5pos:Multiplexer_03\|x\[13\] " "Latch Multiplexer_5pos:Multiplexer_03\|x\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541085955179 ""}  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541085955179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer_5pos:Multiplexer_03\|x\[14\] " "Latch Multiplexer_5pos:Multiplexer_03\|x\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541085955179 ""}  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541085955179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer_5pos:Multiplexer_03\|x\[15\] " "Latch Multiplexer_5pos:Multiplexer_03\|x\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541085955179 ""}  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541085955179 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541085955715 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541085956672 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541085956672 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "181 " "Implemented 181 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541085957842 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541085957842 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541085957842 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541085957842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541085957893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 01 12:25:57 2018 " "Processing ended: Thu Nov 01 12:25:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541085957893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541085957893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541085957893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541085957893 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541085969134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541085969141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 01 12:26:08 2018 " "Processing started: Thu Nov 01 12:26:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541085969141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1541085969141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp PROCESSADOR -c PROCESSADOR --netlist_type=sgate " "Command: quartus_npp PROCESSADOR -c PROCESSADOR --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1541085969141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1541085969590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541085969747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 01 12:26:09 2018 " "Processing ended: Thu Nov 01 12:26:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541085969747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541085969747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541085969747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1541085969747 ""}
