{"vcs1":{"timestamp_begin":1745964797.548354815, "rt":0.95, "ut":0.28, "st":0.06}}
{"vcselab":{"timestamp_begin":1745964798.569802898, "rt":0.55, "ut":0.23, "st":0.03}}
{"link":{"timestamp_begin":1745964799.162663462, "rt":0.57, "ut":0.17, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745964797.336270329}
{"VCS_COMP_START_TIME": 1745964797.336270329}
{"VCS_COMP_END_TIME": 1745964799.891266947}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263960}}
{"vcselab": {"peak_mem": 140056}}
