--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Tools\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 1 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf
Framework.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10188 paths analyzed, 922 endpoints analyzed, 22 failing endpoints
 22 timing errors detected. (22 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.870ns.
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_39 (SLICE_X54Y44.B4), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.269ns (Levels of Logic = 6)
  Clock Path Skew:      -0.131ns (1.163 - 1.294)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y7.DOADO15  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X56Y43.B6      net (fanout=1)        0.540   XLXN_142<15>
    SLICE_X56Y43.B       Tilo                  0.053   Data_in<15>
                                                       XLXI_23/Mmux_Cpu_data4bus71
    SLICE_X56Y43.C6      net (fanout=32)       0.143   Data_in<15>
    SLICE_X56Y43.CMUX    Tilo                  0.296   Data_in<15>
                                                       M5/Mmux_Disp_num_36
                                                       M5/Mmux_Disp_num_2_f7_5
    SLICE_X57Y42.A1      net (fanout=14)       0.672   Disp_num<15>
    SLICE_X57Y42.A       Tilo                  0.053   Data_in<13>
                                                       U6/XLXI_2/HTS4/MSEG/AND17
    SLICE_X56Y42.B3      net (fanout=1)        0.344   U6/XLXI_2/HTS4/MSEG/XLXN_46
    SLICE_X56Y42.B       Tilo                  0.053   M5/disp_data<15>
                                                       U6/XLXI_2/HTS4/MSEG/XLXI_41
    SLICE_X54Y44.D4      net (fanout=1)        0.559   U6/XLXN_16<39>
    SLICE_X54Y44.DMUX    Tilo                  0.178   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_4/Mmux_o331
    SLICE_X54Y44.B4      net (fanout=1)        0.317   U6/XLXN_14<39>
    SLICE_X54Y44.CLK     Tas                  -0.019   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_1/buffer_39_rstpot
                                                       U6/XLXI_1/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.269ns (2.694ns logic, 2.575ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.258ns (Levels of Logic = 6)
  Clock Path Skew:      -0.131ns (1.163 - 1.294)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y7.DOADO14  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y41.B6      net (fanout=1)        0.536   XLXN_142<14>
    SLICE_X59Y41.B       Tilo                  0.053   Data_in<14>
                                                       XLXI_23/Mmux_Cpu_data4bus61
    SLICE_X59Y41.C6      net (fanout=32)       0.138   Data_in<14>
    SLICE_X59Y41.CMUX    Tilo                  0.296   Data_in<14>
                                                       M5/Mmux_Disp_num_35
                                                       M5/Mmux_Disp_num_2_f7_4
    SLICE_X57Y43.A4      net (fanout=14)       0.599   Disp_num<14>
    SLICE_X57Y43.A       Tilo                  0.053   U6/XLXI_2/HTS4/MSEG/XLXN_39
                                                       U6/XLXI_2/HTS4/MSEG/AND19
    SLICE_X56Y42.B4      net (fanout=2)        0.415   U6/XLXI_2/HTS4/MSEG/XLXN_39
    SLICE_X56Y42.B       Tilo                  0.053   M5/disp_data<15>
                                                       U6/XLXI_2/HTS4/MSEG/XLXI_41
    SLICE_X54Y44.D4      net (fanout=1)        0.559   U6/XLXN_16<39>
    SLICE_X54Y44.DMUX    Tilo                  0.178   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_4/Mmux_o331
    SLICE_X54Y44.B4      net (fanout=1)        0.317   U6/XLXN_14<39>
    SLICE_X54Y44.CLK     Tas                  -0.019   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_1/buffer_39_rstpot
                                                       U6/XLXI_1/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.258ns (2.694ns logic, 2.564ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.210ns (Levels of Logic = 6)
  Clock Path Skew:      -0.131ns (1.163 - 1.294)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y7.DOADO12  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X56Y40.B6      net (fanout=1)        0.540   XLXN_142<12>
    SLICE_X56Y40.B       Tilo                  0.053   Data_in<12>
                                                       XLXI_23/Mmux_Cpu_data4bus41
    SLICE_X56Y40.C6      net (fanout=32)       0.143   Data_in<12>
    SLICE_X56Y40.CMUX    Tilo                  0.296   Data_in<12>
                                                       M5/Mmux_Disp_num_33
                                                       M5/Mmux_Disp_num_2_f7_2
    SLICE_X57Y43.A6      net (fanout=14)       0.542   Disp_num<12>
    SLICE_X57Y43.A       Tilo                  0.053   U6/XLXI_2/HTS4/MSEG/XLXN_39
                                                       U6/XLXI_2/HTS4/MSEG/AND19
    SLICE_X56Y42.B4      net (fanout=2)        0.415   U6/XLXI_2/HTS4/MSEG/XLXN_39
    SLICE_X56Y42.B       Tilo                  0.053   M5/disp_data<15>
                                                       U6/XLXI_2/HTS4/MSEG/XLXI_41
    SLICE_X54Y44.D4      net (fanout=1)        0.559   U6/XLXN_16<39>
    SLICE_X54Y44.DMUX    Tilo                  0.178   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_4/Mmux_o331
    SLICE_X54Y44.B4      net (fanout=1)        0.317   U6/XLXN_14<39>
    SLICE_X54Y44.CLK     Tas                  -0.019   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_1/buffer_39_rstpot
                                                       U6/XLXI_1/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.210ns (2.694ns logic, 2.516ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_5 (SLICE_X54Y42.C5), 55 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.231ns (Levels of Logic = 7)
  Clock Path Skew:      -0.131ns (1.163 - 1.294)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y7.DOADO30  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y37.C6      net (fanout=1)        0.400   XLXN_142<30>
    SLICE_X59Y37.C       Tilo                  0.053   M5/Mmux_Disp_num11
                                                       XLXI_23/Mmux_Cpu_data4bus241
    SLICE_X59Y37.D4      net (fanout=32)       0.317   Data_in<30>
    SLICE_X59Y37.D       Tilo                  0.053   M5/Mmux_Disp_num11
                                                       M5/Mmux_Disp_num12
    SLICE_X53Y44.D5      net (fanout=2)        0.607   M5/Mmux_Disp_num11
    SLICE_X53Y44.D       Tilo                  0.053   SEGDT_OBUF
                                                       M5/Mmux_Disp_num13
    SLICE_X52Y43.D5      net (fanout=13)       0.402   Disp_num<30>
    SLICE_X52Y43.D       Tilo                  0.053   U6/XLXI_2/HTS0/MSEG/XLXN_49
                                                       U6/XLXI_2/HTS0/MSEG/AND14
    SLICE_X53Y44.A5      net (fanout=2)        0.346   U6/XLXI_2/HTS0/MSEG/XLXN_49
    SLICE_X53Y44.A       Tilo                  0.053   SEGDT_OBUF
                                                       U6/XLXI_2/HTS0/MSEG/XLXI_39
    SLICE_X54Y42.D3      net (fanout=1)        0.569   U6/XLXN_16<5>
    SLICE_X54Y42.D       Tilo                  0.053   U6/XLXI_1/buffer<5>
                                                       U6/XLXI_4/Mmux_o561
    SLICE_X54Y42.C5      net (fanout=1)        0.212   U6/XLXN_14<5>
    SLICE_X54Y42.CLK     Tas                  -0.020   U6/XLXI_1/buffer<5>
                                                       U6/XLXI_1/buffer_5_rstpot
                                                       U6/XLXI_1/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      5.231ns (2.378ns logic, 2.853ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.152ns (Levels of Logic = 6)
  Clock Path Skew:      -0.131ns (1.163 - 1.294)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y7.DOADO28  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X55Y43.B6      net (fanout=1)        0.701   XLXN_142<28>
    SLICE_X55Y43.B       Tilo                  0.053   Data_in<28>
                                                       XLXI_23/Mmux_Cpu_data4bus211
    SLICE_X55Y43.C6      net (fanout=32)       0.127   Data_in<28>
    SLICE_X55Y43.CMUX    Tilo                  0.296   Data_in<28>
                                                       M5/Mmux_Disp_num_320
                                                       M5/Mmux_Disp_num_2_f7_19
    SLICE_X52Y43.D4      net (fanout=14)       0.629   Disp_num<28>
    SLICE_X52Y43.D       Tilo                  0.053   U6/XLXI_2/HTS0/MSEG/XLXN_49
                                                       U6/XLXI_2/HTS0/MSEG/AND14
    SLICE_X53Y44.A5      net (fanout=2)        0.346   U6/XLXI_2/HTS0/MSEG/XLXN_49
    SLICE_X53Y44.A       Tilo                  0.053   SEGDT_OBUF
                                                       U6/XLXI_2/HTS0/MSEG/XLXI_39
    SLICE_X54Y42.D3      net (fanout=1)        0.569   U6/XLXN_16<5>
    SLICE_X54Y42.D       Tilo                  0.053   U6/XLXI_1/buffer<5>
                                                       U6/XLXI_4/Mmux_o561
    SLICE_X54Y42.C5      net (fanout=1)        0.212   U6/XLXN_14<5>
    SLICE_X54Y42.CLK     Tas                  -0.020   U6/XLXI_1/buffer<5>
                                                       U6/XLXI_1/buffer_5_rstpot
                                                       U6/XLXI_1/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      5.152ns (2.568ns logic, 2.584ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.090ns (Levels of Logic = 6)
  Clock Path Skew:      -0.131ns (1.163 - 1.294)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y7.DOADO31  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y45.A6      net (fanout=1)        0.563   XLXN_142<31>
    SLICE_X59Y45.A       Tilo                  0.053   XLXI_19/XLXI_1/XLXI_1/register_31<991>
                                                       XLXI_23/Mmux_Cpu_data4bus251
    SLICE_X56Y44.C5      net (fanout=32)       0.325   Data_in<31>
    SLICE_X56Y44.CMUX    Tilo                  0.296   U6/XLXN_16<35>
                                                       M5/Mmux_Disp_num23_G
                                                       M5/Mmux_Disp_num23
    SLICE_X52Y43.D6      net (fanout=15)       0.507   Disp_num<31>
    SLICE_X52Y43.D       Tilo                  0.053   U6/XLXI_2/HTS0/MSEG/XLXN_49
                                                       U6/XLXI_2/HTS0/MSEG/AND14
    SLICE_X53Y44.A5      net (fanout=2)        0.346   U6/XLXI_2/HTS0/MSEG/XLXN_49
    SLICE_X53Y44.A       Tilo                  0.053   SEGDT_OBUF
                                                       U6/XLXI_2/HTS0/MSEG/XLXI_39
    SLICE_X54Y42.D3      net (fanout=1)        0.569   U6/XLXN_16<5>
    SLICE_X54Y42.D       Tilo                  0.053   U6/XLXI_1/buffer<5>
                                                       U6/XLXI_4/Mmux_o561
    SLICE_X54Y42.C5      net (fanout=1)        0.212   U6/XLXN_14<5>
    SLICE_X54Y42.CLK     Tas                  -0.020   U6/XLXI_1/buffer<5>
                                                       U6/XLXI_1/buffer_5_rstpot
                                                       U6/XLXI_1/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      5.090ns (2.568ns logic, 2.522ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_15 (SLICE_X66Y41.C6), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.247ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.655 - 0.711)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y7.DOADO26  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y39.B6      net (fanout=1)        0.656   XLXN_142<26>
    SLICE_X63Y39.B       Tilo                  0.053   Data_in<26>
                                                       XLXI_23/Mmux_Cpu_data4bus191
    SLICE_X63Y39.C6      net (fanout=32)       0.139   Data_in<26>
    SLICE_X63Y39.CMUX    Tilo                  0.296   Data_in<26>
                                                       M5/Mmux_Disp_num_318
                                                       M5/Mmux_Disp_num_2_f7_17
    SLICE_X63Y42.A5      net (fanout=14)       0.713   Disp_num<26>
    SLICE_X63Y42.A       Tilo                  0.053   U6/XLXN_16<10>
                                                       U6/XLXI_2/HTS1/MSEG/AND19
    SLICE_X65Y41.A5      net (fanout=2)        0.327   U6/XLXI_2/HTS1/MSEG/XLXN_39
    SLICE_X65Y41.A       Tilo                  0.053   U6/XLXN_16<47>
                                                       U6/XLXI_2/HTS1/MSEG/XLXI_41
    SLICE_X66Y41.D1      net (fanout=1)        0.582   U6/XLXN_16<15>
    SLICE_X66Y41.DMUX    Tilo                  0.180   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_4/Mmux_o71
    SLICE_X66Y41.C6      net (fanout=1)        0.135   U6/XLXN_14<15>
    SLICE_X66Y41.CLK     Tas                  -0.020   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_1/buffer_15_rstpot
                                                       U6/XLXI_1/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      5.247ns (2.695ns logic, 2.552ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.237ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.655 - 0.711)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y7.DOADO25  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y40.B6      net (fanout=1)        0.547   XLXN_142<25>
    SLICE_X63Y40.B       Tilo                  0.053   Data_in<25>
                                                       XLXI_23/Mmux_Cpu_data4bus181
    SLICE_X63Y40.C6      net (fanout=32)       0.138   Data_in<25>
    SLICE_X63Y40.CMUX    Tilo                  0.296   Data_in<25>
                                                       M5/Mmux_Disp_num_317
                                                       M5/Mmux_Disp_num_2_f7_16
    SLICE_X63Y42.B4      net (fanout=14)       0.704   Disp_num<25>
    SLICE_X63Y42.B       Tilo                  0.053   U6/XLXN_16<10>
                                                       U6/XLXI_2/HTS1/MSEG/AND18
    SLICE_X65Y41.A4      net (fanout=2)        0.436   U6/XLXI_2/HTS1/MSEG/XLXN_24
    SLICE_X65Y41.A       Tilo                  0.053   U6/XLXN_16<47>
                                                       U6/XLXI_2/HTS1/MSEG/XLXI_41
    SLICE_X66Y41.D1      net (fanout=1)        0.582   U6/XLXN_16<15>
    SLICE_X66Y41.DMUX    Tilo                  0.180   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_4/Mmux_o71
    SLICE_X66Y41.C6      net (fanout=1)        0.135   U6/XLXN_14<15>
    SLICE_X66Y41.CLK     Tas                  -0.020   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_1/buffer_15_rstpot
                                                       U6/XLXI_1/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      5.237ns (2.695ns logic, 2.542ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.166ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.655 - 0.711)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y7.DOADO25  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y40.B6      net (fanout=1)        0.547   XLXN_142<25>
    SLICE_X63Y40.B       Tilo                  0.053   Data_in<25>
                                                       XLXI_23/Mmux_Cpu_data4bus181
    SLICE_X63Y40.C6      net (fanout=32)       0.138   Data_in<25>
    SLICE_X63Y40.CMUX    Tilo                  0.296   Data_in<25>
                                                       M5/Mmux_Disp_num_317
                                                       M5/Mmux_Disp_num_2_f7_16
    SLICE_X64Y41.A1      net (fanout=14)       0.732   Disp_num<25>
    SLICE_X64Y41.A       Tilo                  0.053   M5/disp_data<11>
                                                       U6/XLXI_2/HTS1/MSEG/AND17
    SLICE_X65Y41.A3      net (fanout=1)        0.337   U6/XLXI_2/HTS1/MSEG/XLXN_46
    SLICE_X65Y41.A       Tilo                  0.053   U6/XLXN_16<47>
                                                       U6/XLXI_2/HTS1/MSEG/XLXI_41
    SLICE_X66Y41.D1      net (fanout=1)        0.582   U6/XLXN_16<15>
    SLICE_X66Y41.DMUX    Tilo                  0.180   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_4/Mmux_o71
    SLICE_X66Y41.C6      net (fanout=1)        0.135   U6/XLXN_14<15>
    SLICE_X66Y41.CLK     Tas                  -0.020   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_1/buffer_15_rstpot
                                                       U6/XLXI_1/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      5.166ns (2.695ns logic, 2.471ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_39 (SLICE_X54Y44.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_40 (FF)
  Destination:          U6/XLXI_1/buffer_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.672 - 0.481)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_40 to U6/XLXI_1/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y44.AQ      Tcko                  0.100   U6/XLXI_1/buffer<8>
                                                       U6/XLXI_1/buffer_40
    SLICE_X54Y44.B5      net (fanout=2)        0.230   U6/XLXI_1/buffer<40>
    SLICE_X54Y44.CLK     Tah         (-Th)     0.059   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_1/buffer_39_rstpot
                                                       U6/XLXI_1/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.041ns logic, 0.230ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_7 (SLICE_X54Y44.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_8 (FF)
  Destination:          U6/XLXI_1/buffer_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.332ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.672 - 0.481)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_8 to U6/XLXI_1/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y44.BQ      Tcko                  0.100   U6/XLXI_1/buffer<8>
                                                       U6/XLXI_1/buffer_8
    SLICE_X54Y44.C1      net (fanout=2)        0.291   U6/XLXI_1/buffer<8>
    SLICE_X54Y44.CLK     Tah         (-Th)     0.059   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_1/buffer_7_rstpot
                                                       U6/XLXI_1/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      0.332ns (0.041ns logic, 0.291ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_35 (SLICE_X55Y45.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_36 (FF)
  Destination:          U6/XLXI_1/buffer_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 1)
  Clock Path Skew:      0.192ns (0.672 - 0.480)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_36 to U6/XLXI_1/buffer_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y41.AQ      Tcko                  0.100   U6/XLXI_1/buffer<36>
                                                       U6/XLXI_1/buffer_36
    SLICE_X55Y45.A4      net (fanout=2)        0.284   U6/XLXI_1/buffer<36>
    SLICE_X55Y45.CLK     Tah         (-Th)     0.032   U6/XLXI_1/buffer<3>
                                                       U6/XLXI_1/buffer_35_rstpot
                                                       U6/XLXI_1/buffer_35
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.068ns logic, 0.284ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y7.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y7.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y7.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    6.045|    5.435|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 22  Score: 3925  (Setup/Max: 3925, Hold: 0)

Constraints cover 10188 paths, 0 nets, and 2078 connections

Design statistics:
   Minimum period:  10.870ns{1}   (Maximum frequency:  91.996MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 11 13:37:34 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 792 MB



