# Makefile to build the school executable
# Variables:
# CC: the compiler to be used
# SRC: the .c files
# OBJ: the .o files
# NAME: the name of the executable

CC = gcc
SRC = main.c school.c
OBJ = $(SRC:.c=.o)
NAME = school

# Default rule
all: $(NAME)

# Rule to build the executable
$(NAME): $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

# Rule to build object files
%.o: %.c
	$(CC) -c $< -o $@
