// Seed: 1666863296
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output id_12;
  inout id_11;
  inout id_10;
  output id_9;
  input id_8;
  inout id_7;
  inout id_6;
  output id_5;
  inout id_4;
  input id_3;
  output id_2;
  inout id_1;
  reg   id_12;
  logic id_13;
  always @(posedge id_4) id_12 <= id_7;
endmodule
