INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/Desktop/Final Project/project 2/project_2.srcs/sources_1/new/3_bit_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/Desktop/Final Project/project 2/project_2.srcs/sources_1/imports/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/Desktop/Final Project/project 2/project_2.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/Desktop/Final Project/project 2/project_2.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/Desktop/Final Project/project 2/project_2.srcs/sources_1/imports/Final Project/Lab_3/Lab3.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/Desktop/Final Project/project 2/project_2.srcs/sources_1/imports/Final Project/Lab_3/Lab3.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/Desktop/Final Project/project 2/project_2.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/Desktop/Final Project/project 2/project_2.srcs/sources_1/imports/Final Project/Lab_7/Lab7.srcs/sources_1/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/Desktop/Final Project/project 2/project_2.srcs/sources_1/new/MUX_2_to_1_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_to_1_3bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/Desktop/Final Project/project 2/project_2.srcs/sources_1/new/MUX_2_to_1_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_to_1_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/Desktop/Final Project/project 2/project_2.srcs/sources_1/new/MUX_8_to_1_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/Desktop/Final Project/project 2/project_2.srcs/sources_1/new/Pc_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/Desktop/Final Project/project 2/project_2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PROCESSOR
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/Desktop/Final Project/project 2/project_2.srcs/sources_1/new/Programme_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/Desktop/Final Project/project 2/project_2.srcs/sources_1/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/Desktop/Final Project/project 2/project_2.srcs/sources_1/imports/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/Desktop/Final Project/project 2/project_2.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/Desktop/Final Project/project 2/project_2.srcs/sources_1/imports/Final Project/Lab_5_counter/Lab5_counter.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/Desktop/Final Project/project 2/project_2.srcs/sim_1/new/Sim_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_PROCESSOR
