<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/apb/dma/channel.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>channel.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../../storage.js"></script><script src="../../../../crates.js"></script><script defer src="../../../../main.js"></script><script defer src="../../../../source-script.js"></script><script defer src="../../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../../libtegra/index.html"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><div id="settings-menu" tabindex="-1">
                                <a href="../../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
</pre><pre class="rust"><code><span class="kw">use</span> <span class="ident">tock_registers</span>::{<span class="ident">register_bitfields</span>, <span class="ident">register_structs</span>, <span class="ident">registers</span>::<span class="kw-2">*</span>};

<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::memory_map::apb_dma</span>::<span class="kw-2">*</span>;

<span class="doccomment">/// A pointer to the APB DMA Channel 0 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_0</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH0</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 1 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_1</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH1</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 2 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_2</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH2</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 3 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_3</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH3</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 4 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_4</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH4</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 5 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_5</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH5</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 6 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_6</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH6</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 7 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_7</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH7</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 8 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_8</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH8</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 9 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_9</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH9</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 10 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_10</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH10</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 11 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_11</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH11</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 12 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_12</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH12</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 13 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_13</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH13</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 14 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_14</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH14</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 15 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_15</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH15</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 16 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_16</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH16</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 17 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_17</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH17</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 18 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_18</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH18</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 19 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_19</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH19</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 20 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_20</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH20</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 21 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_21</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH21</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 22 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_22</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH22</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 23 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_23</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH23</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 24 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_24</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH24</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 25 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_25</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH25</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 26 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_26</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH26</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 27 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_27</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH27</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 28 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_28</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH28</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 29 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_29</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH29</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 30 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_30</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH30</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;
<span class="doccomment">/// A pointer to the APB DMA Channel 31 register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CHANNEL_31</span>: <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span> <span class="op">=</span> <span class="ident">CH31</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">ChannelRegisters</span>;

<span class="macro">register_bitfields!</span> {
    <span class="ident">u32</span>,

    <span class="doccomment">/// Bitfields of the `APBDMACHAN_CHANNEL_CSR_0` register.</span>
    <span class="kw">pub</span> <span class="ident">APBDMACHAN_CHANNEL_CSR_0</span> [
        <span class="doccomment">/// Enables DMA channel transfer.</span>
        <span class="ident">ENB</span> <span class="ident">OFFSET</span>(<span class="number">31</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Generates interrupts when DMA block transfer completes.</span>
        <span class="ident">IE_EOC</span> <span class="ident">OFFSET</span>(<span class="number">30</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Holds this Processor until DMA block transfer completes.</span>
        <span class="ident">HOLD</span> <span class="ident">OFFSET</span>(<span class="number">29</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// DMA Transfer Direction.</span>
        <span class="ident">DIR</span> <span class="ident">OFFSET</span>(<span class="number">28</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">AhbWrite</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">AhbRead</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Run Once or Run Multiple Mode (Allow Retriggering of this Channel).</span>
        <span class="ident">ONCE</span> <span class="ident">OFFSET</span>(<span class="number">27</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">MultipleBlock</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">SingleBlock</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Whether Flow Control should be enabled.</span>
        <span class="ident">FLOW</span> <span class="ident">OFFSET</span>(<span class="number">21</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">REQ_SEL</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">5</span>) [
            <span class="ident">CntrReq</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">ApbifCh0</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">ApbifCh1</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">ApbbifCh2</span> <span class="op">=</span> <span class="number">3</span>,
            <span class="ident">ApbbifCh3</span> <span class="op">=</span> <span class="number">4</span>,
            <span class="ident">Qspi</span> <span class="op">=</span> <span class="number">5</span>,
            <span class="ident">ApbifCh4</span> <span class="op">=</span> <span class="number">6</span>,
            <span class="ident">ApbifCh5</span> <span class="op">=</span> <span class="number">7</span>,
            <span class="ident">UartA</span> <span class="op">=</span> <span class="number">8</span>,
            <span class="ident">UartB</span> <span class="op">=</span> <span class="number">9</span>,
            <span class="ident">UartC</span> <span class="op">=</span> <span class="number">10</span>,
            <span class="ident">Dtv</span> <span class="op">=</span> <span class="number">11</span>,
            <span class="ident">ApbifCh6</span> <span class="op">=</span> <span class="number">12</span>,
            <span class="ident">ApbifCh7</span> <span class="op">=</span> <span class="number">13</span>,
            <span class="ident">AbifCh8</span> <span class="op">=</span> <span class="number">14</span>,
            <span class="ident">Sl2b1</span> <span class="op">=</span> <span class="number">15</span>,
            <span class="ident">Sl2b2</span> <span class="op">=</span> <span class="number">16</span>,
            <span class="ident">Sl2b3</span> <span class="op">=</span> <span class="number">17</span>,
            <span class="ident">Sl2b4</span> <span class="op">=</span> <span class="number">18</span>,
            <span class="ident">UartD</span> <span class="op">=</span> <span class="number">19</span>,
            <span class="ident">I2c</span> <span class="op">=</span> <span class="number">21</span>,
            <span class="ident">I2c2</span> <span class="op">=</span> <span class="number">22</span>,
            <span class="ident">I2c3</span> <span class="op">=</span> <span class="number">23</span>,
            <span class="ident">DvcI2c</span> <span class="op">=</span> <span class="number">24</span>,
            <span class="ident">I2c4</span> <span class="op">=</span> <span class="number">26</span>,
            <span class="ident">Sl2b5</span> <span class="op">=</span> <span class="number">27</span>,
            <span class="ident">Sl2b6</span> <span class="op">=</span> <span class="number">28</span>,
            <span class="ident">ApbifCh9</span> <span class="op">=</span> <span class="number">29</span>,
            <span class="ident">I2c6</span> <span class="op">=</span> <span class="number">30</span>
        ]
    ],

    <span class="doccomment">/// Bitfields of the `APBDMACHAN_CHANNEL_STA_0` register.</span>
    <span class="kw">pub</span> <span class="ident">APBDMACHAN_CHANNEL_STA_0</span> [
        <span class="doccomment">/// Indicates whether DMA Channel Status is active.</span>
        <span class="ident">BSY</span> <span class="ident">OFFSET</span>(<span class="number">31</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Wait</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Active</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Write `1` to clear the flag.</span>
        <span class="ident">ISE_EOC</span> <span class="ident">OFFSET</span>(<span class="number">30</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">NoIntr</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Intr</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Holding Status of Processor.</span>
        <span class="ident">HALT</span> <span class="ident">OFFSET</span>(<span class="number">29</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">NoHalt</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Halt</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Whether Ping or Pong buffer transfer has completed.</span>
        <span class="ident">PING_PONG_STA</span> <span class="ident">OFFSET</span>(<span class="number">28</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">PingIntrSta</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">PongIntrSta</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Indicates whether the current DMA channel is transferring data.</span>
        <span class="ident">DMA_ACTIVITY</span> <span class="ident">OFFSET</span>(<span class="number">27</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Idle</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Busy</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Indicates the status of channel pause.</span>
        <span class="ident">CHANNEL_PAUSE</span> <span class="ident">OFFSET</span>(<span class="number">26</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `APBDMACHAN_CHANNEL_DMA_BYTE_STA_0` register.</span>
    <span class="kw">pub</span> <span class="ident">APBDMACHAN_CHANNEL_DMA_BYTE_STA_0</span> [
        <span class="doccomment">/// Indicates the actual DMA Data Transfer Count in bytes.</span>
        <span class="ident">DMA_COUNT</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">32</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `APBDMACHAN_CHANNEL_CSRE_0` register.</span>
    <span class="kw">pub</span> <span class="ident">APBDMACHAN_CHANNEL_CSRE_0</span> [
        <span class="doccomment">/// When enabled, pauses data transfers on the channel.</span>
        <span class="ident">CHANNEL_PAUSE</span> <span class="ident">OFFSET</span>(<span class="number">31</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Resume</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Pause</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Enable on Non-Zero Value.</span>
        <span class="ident">TRIG_SEL</span> <span class="ident">OFFSET</span>(<span class="number">14</span>) <span class="ident">NUMBITS</span>(<span class="number">5</span>) [
            <span class="ident">Na1</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Smp24</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">Smp25</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">Smp26</span> <span class="op">=</span> <span class="number">3</span>,
            <span class="ident">Smp27</span> <span class="op">=</span> <span class="number">4</span>,
            <span class="ident">XrqA</span> <span class="op">=</span> <span class="number">5</span>,
            <span class="ident">XrqB</span> <span class="op">=</span> <span class="number">6</span>,
            <span class="ident">Tmr1</span> <span class="op">=</span> <span class="number">7</span>,
            <span class="ident">Tmr2</span> <span class="op">=</span> <span class="number">8</span>,
            <span class="ident">Apb0</span> <span class="op">=</span> <span class="number">9</span>,
            <span class="ident">Apb1</span> <span class="op">=</span> <span class="number">10</span>,
            <span class="ident">Apb2</span> <span class="op">=</span> <span class="number">11</span>,
            <span class="ident">Apb3</span> <span class="op">=</span> <span class="number">12</span>,
            <span class="ident">Apb4</span> <span class="op">=</span> <span class="number">13</span>,
            <span class="ident">Apb5</span> <span class="op">=</span> <span class="number">14</span>,
            <span class="ident">Apb6</span> <span class="op">=</span> <span class="number">15</span>,
            <span class="ident">Apb7</span> <span class="op">=</span> <span class="number">16</span>,
            <span class="ident">Apb8</span> <span class="op">=</span> <span class="number">17</span>,
            <span class="ident">Apb9</span> <span class="op">=</span> <span class="number">18</span>,
            <span class="ident">Apb10</span> <span class="op">=</span> <span class="number">19</span>,
            <span class="ident">Apb11</span> <span class="op">=</span> <span class="number">20</span>,
            <span class="ident">Apb12</span> <span class="op">=</span> <span class="number">21</span>,
            <span class="ident">Apb13</span> <span class="op">=</span> <span class="number">22</span>,
            <span class="ident">Apb14</span> <span class="op">=</span> <span class="number">23</span>,
            <span class="ident">Apb15</span> <span class="op">=</span> <span class="number">24</span>,
            <span class="ident">Apb16</span> <span class="op">=</span> <span class="number">25</span>,
            <span class="ident">Apb17</span> <span class="op">=</span> <span class="number">26</span>,
            <span class="ident">Apb18</span> <span class="op">=</span> <span class="number">27</span>,
            <span class="ident">Apb19</span> <span class="op">=</span> <span class="number">28</span>,
            <span class="ident">Apb20</span> <span class="op">=</span> <span class="number">29</span>,
            <span class="ident">Apb21</span> <span class="op">=</span> <span class="number">30</span>,
            <span class="ident">Apb22</span> <span class="op">=</span> <span class="number">31</span>,
            <span class="ident">Apb23</span> <span class="op">=</span> <span class="number">32</span>,
            <span class="ident">Apb24</span> <span class="op">=</span> <span class="number">33</span>,
            <span class="ident">Apb25</span> <span class="op">=</span> <span class="number">34</span>,
            <span class="ident">Apb26</span> <span class="op">=</span> <span class="number">35</span>,
            <span class="ident">Apb27</span> <span class="op">=</span> <span class="number">36</span>,
            <span class="ident">Apb28</span> <span class="op">=</span> <span class="number">37</span>,
            <span class="ident">Apb29</span> <span class="op">=</span> <span class="number">38</span>,
            <span class="ident">Apb30</span> <span class="op">=</span> <span class="number">39</span>,
            <span class="ident">Apb31</span> <span class="op">=</span> <span class="number">40</span>
        ]
    ],

    <span class="doccomment">/// Bitfields of the `APBDMACHAN_CHANNEL_AHB_PTR_0` register.</span>
    <span class="kw">pub</span> <span class="ident">APBDMACHAN_CHANNEL_AHB_PTR_0</span> [
        <span class="doccomment">/// APB-DMA Starting Address for AHB Bus.</span>
        <span class="ident">AHB_BASE</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">30</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `APBDMACHAN_CHANNEL_AHB_SEQ_0` register.</span>
    <span class="kw">pub</span> <span class="ident">APBDMACHAN_CHANNEL_AHB_SEQ_0</span> [
        <span class="doccomment">/// Where an interrupt should be issued to.</span>
        <span class="ident">INTR_ENB</span> <span class="ident">OFFSET</span>(<span class="number">31</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Cop</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Cpu</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// AHB Bus Width.</span>
        <span class="ident">AHB_BUS_WIDTH</span> <span class="ident">OFFSET</span>(<span class="number">28</span>) <span class="ident">NUMBITS</span>(<span class="number">3</span>) [
            <span class="ident">BusWidth8</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">BusWidth16</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">BusWidth32</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">BusWidth64</span> <span class="op">=</span> <span class="number">3</span>,
            <span class="ident">BusWidth128</span> <span class="op">=</span> <span class="number">4</span>
        ],

        <span class="doccomment">/// When enabled, the data going to the AHB is exchanged backwards as 8-bit chunks.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Example: `[31:0] --&gt; {[7:0], [15:8], [23:16], [31:24]}`.</span>
        <span class="ident">AHB_DATA_SWAP</span> <span class="ident">OFFSET</span>(<span class="number">27</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// AHB Burst Size DMA Burst Length (encoded).</span>
        <span class="ident">AHB_BURST</span> <span class="ident">OFFSET</span>(<span class="number">24</span>) <span class="ident">NUMBITS</span>(<span class="number">3</span>) [
            <span class="ident">DmaBurst1Words</span> <span class="op">=</span> <span class="number">4</span>,
            <span class="ident">DmaBurst4Words</span> <span class="op">=</span> <span class="number">5</span>,
            <span class="ident">DmaBurst8Words</span> <span class="op">=</span> <span class="number">6</span>
        ],

        <span class="doccomment">/// 2X Double Buffering Mode (for Run-Multiple Mode with No Wrap Operations).</span>
        <span class="ident">DBL_BUF</span> <span class="ident">OFFSET</span>(<span class="number">19</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">ReloadFor1XBlocks</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">ReloadFor2XBlocks</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// AHB Address Wrap-around Window.</span>
        <span class="ident">AHB_ADDR_WRAP</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">3</span>) [
            <span class="ident">NoWrap</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">WrapOn1Words</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">WrapOn2Words</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">WrapOn4Words</span> <span class="op">=</span> <span class="number">3</span>,
            <span class="ident">WrapOn8Words</span> <span class="op">=</span> <span class="number">4</span>,
            <span class="ident">WrapOn16Words</span> <span class="op">=</span> <span class="number">5</span>,
            <span class="ident">WrapOn32Words</span> <span class="op">=</span> <span class="number">6</span>,
            <span class="ident">WrapOn64Words</span> <span class="op">=</span> <span class="number">7</span>
        ]
    ],

    <span class="doccomment">/// Bitfields of the `APBDMACHAN_CHANNEL_APB_PTR_0` register.</span>
    <span class="kw">pub</span> <span class="ident">APBDMACHAN_CHANNEL_APB_PTR_0</span> [
        <span class="doccomment">/// APB-DMA Starting address for APB Bus.</span>
        <span class="ident">APB_BASE</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">30</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `APBDMACHAN_CHANNEL_APB_SEQ_0` register.</span>
    <span class="kw">pub</span> <span class="ident">APBDMACHAN_CHANNEL_APB_SEQ_0</span> [
        <span class="doccomment">/// APB bus width.</span>
        <span class="ident">APB_BUS_WIDTH</span> <span class="ident">OFFSET</span>(<span class="number">28</span>) <span class="ident">NUMBITS</span>(<span class="number">3</span>) [
            <span class="ident">BusWidth8</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">BusWidth16</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">BusWidth32</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">BusWidth64</span> <span class="op">=</span> <span class="number">3</span>,
            <span class="ident">BusWidth128</span> <span class="op">=</span> <span class="number">4</span>
        ],

        <span class="doccomment">/// When enabled, the data going to the APB is exchanged backwards as 8-bit chunks.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Example: `[31:0] --&gt; {[7:0], [15:8], [23:16], [31:24]}`.</span>
        <span class="ident">APB_DATA_SWAP</span> <span class="ident">OFFSET</span>(<span class="number">27</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// APB Address Wrap-around Window.</span>
        <span class="ident">APB_ADDR_WRAP</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">3</span>) [
            <span class="ident">NoWrap</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">WrapOn1Words</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">WrapOn2Words</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">WrapOn4Words</span> <span class="op">=</span> <span class="number">3</span>,
            <span class="ident">WrapOn8Words</span> <span class="op">=</span> <span class="number">4</span>,
            <span class="ident">WrapOn16Words</span> <span class="op">=</span> <span class="number">5</span>,
            <span class="ident">WrapOn32Words</span> <span class="op">=</span> <span class="number">6</span>,
            <span class="ident">WrapOn64Words</span> <span class="op">=</span> <span class="number">7</span>
        ]
    ],

    <span class="doccomment">/// Bitfields of the `APBDMACHAN_CHANNEL_WCOUNT_0` register.</span>
    <span class="kw">pub</span> <span class="ident">APBDMACHAN_CHANNEL_WCOUNT_0</span> [
        <span class="doccomment">/// Number of 32-bit word cycles.</span>
        <span class="ident">WCOUNT</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">28</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `DMACHAN_CHANNEL_WORD_TRANSFER_0` register.</span>
    <span class="kw">pub</span> <span class="ident">DMACHAN_CHANNEL_WORD_TRANSFER_0</span> [
        <span class="doccomment">/// APB-Current 32-bit Word Cycles.</span>
        <span class="ident">COUNT</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">28</span>) []
    ]
}

<span class="macro">register_structs!</span> {
    <span class="doccomment">/// Representation of the APB DMA Channel registers.</span>
    <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">non_snake_case</span>)]</span>
    <span class="kw">pub</span> <span class="ident">ChannelRegisters</span> {
        (<span class="number">0x00</span> =&gt; <span class="kw">pub</span> <span class="ident">APBDMACHAN_CHANNEL_CSR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">APBDMACHAN_CHANNEL_CSR_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x04</span> =&gt; <span class="kw">pub</span> <span class="ident">APBDMACHAN_CHANNEL_STA_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">APBDMACHAN_CHANNEL_STA_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x08</span> =&gt; <span class="kw">pub</span> <span class="ident">APBDMACHAN_CHANNEL_DMA_BYTE_STA_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">APBDMACHAN_CHANNEL_DMA_BYTE_STA_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x0C</span> =&gt; <span class="kw">pub</span> <span class="ident">APBDMACHAN_CHANNEL_CSRE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">APBDMACHAN_CHANNEL_CSRE_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x10</span> =&gt; <span class="kw">pub</span> <span class="ident">APBDMACHAN_CHANNEL_AHB_PTR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">APBDMACHAN_CHANNEL_AHB_PTR_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x14</span> =&gt; <span class="kw">pub</span> <span class="ident">APBDMACHAN_CHANNEL_AHB_SEQ_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">APBDMACHAN_CHANNEL_AHB_SEQ_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x18</span> =&gt; <span class="kw">pub</span> <span class="ident">APBDMACHAN_CHANNEL_APB_PTR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">APBDMACHAN_CHANNEL_APB_PTR_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x1C</span> =&gt; <span class="kw">pub</span> <span class="ident">APBDMACHAN_CHANNEL_APB_SEQ_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">APBDMACHAN_CHANNEL_APB_SEQ_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x20</span> =&gt; <span class="kw">pub</span> <span class="ident">APBDMACHAN_CHANNEL_WCOUNT_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">APBDMACHAN_CHANNEL_WCOUNT_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x24</span> =&gt; <span class="kw">pub</span> <span class="ident">DMACHAN_CHANNEL_WORD_TRANSFER_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">DMACHAN_CHANNEL_WORD_TRANSFER_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x28</span> =&gt; @<span class="ident">END</span>),
    }
}

<span class="macro">assert_eq_size!</span>(<span class="ident">ChannelRegisters</span>, [<span class="ident">u8</span>; <span class="number">0x28</span>]);
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="libtegra" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.63.0-nightly (ca122c7eb 2022-06-13)" ></div>
</body></html>