Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/ANDRES/Documents/GitHub/arquitortura/ALU/TB_isim_beh.exe -prj C:/Users/ANDRES/Documents/GitHub/arquitortura/ALU/TB_beh.prj work.TB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/ANDRES/Documents/GitHub/arquitortura/ALU/../practica1.vhd" into library work
Parsing VHDL file "C:/Users/ANDRES/Documents/GitHub/arquitortura/ALU/TB.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "C:/Users/ANDRES/Documents/GitHub/arquitortura/ALU/../practica1.vhd" Line 58: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Users/ANDRES/Documents/GitHub/arquitortura/ALU/../practica1.vhd" Line 67: Range is empty (null range)
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity ALU [\ALU(4)\]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/ANDRES/Documents/GitHub/arquitortura/ALU/TB_isim_beh.exe
Fuse Memory Usage: 29948 KB
Fuse CPU Usage: 999 ms
