
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1044 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/pa.fromHdl.tcl}
# create_project -name Processor_Project -dir "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/planAhead_run_3" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "IO_Processor.ucf" [current_fileset -constrset]
Adding file 'C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/IO_Processor.ucf' to fileset 'constrs_1'
# add_files [list {ipcore_dir/dualportMem.ngc}]
# add_files [list {ipcore_dir/debounce_counter.ngc}]
# set hdlfile [add_files [list {ZeroExtend_4bit.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ZeroExtend_12bit.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SignExtend_8bit.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SignExtend_1bit.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SignExtend_12bit.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Reg_File.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Mux_4bit_3i_1o.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Mux_16bit_6i_1o.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Mux_16bit_4i_1o.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Mux_16bit_3i_1o.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Mux_16bit_2i_1o.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {LeftShift_4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/dualportMem.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/debounce_counter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Control_Unit.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {check_noOp.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Append_Buffer.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ALU_16bit.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Adder_16.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {test_lcd.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {LCD_Decoder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Final_Processor.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {debouncer.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {IO_Processor.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top IO_Processor $srcset
# add_files [list {IO_Processor.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/blockmem16kx1.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/debounce_counter.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/distrMemDualPort.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/dualportMem.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/ZeroExtend_4bit.v" into library work
Analyzing Verilog file "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/ZeroExtend_12bit.v" into library work
Analyzing Verilog file "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/test_lcd.v" into library work
Analyzing Verilog file "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/SignExtend_8bit.v" into library work
Analyzing Verilog file "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/SignExtend_1bit.v" into library work
Analyzing Verilog file "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/SignExtend_12bit.v" into library work
Analyzing Verilog file "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/Reg_File.v" into library work
Analyzing Verilog file "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/Mux_4bit_3i_1o.v" into library work
Analyzing Verilog file "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/Mux_16bit_6i_1o.v" into library work
Analyzing Verilog file "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/Mux_16bit_4i_1o.v" into library work
Analyzing Verilog file "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/Mux_16bit_3i_1o.v" into library work
Analyzing Verilog file "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/Mux_16bit_2i_1o.v" into library work
Analyzing Verilog file "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/LeftShift_4.v" into library work
Analyzing Verilog file "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/LCD_Decoder.v" into library work
Analyzing Verilog file "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/ipcore_dir/dualportMem.v" into library work
Analyzing Verilog file "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/ipcore_dir/debounce_counter.v" into library work
Analyzing Verilog file "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/Control_Unit.v" into library work
Analyzing Verilog file "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/check_noOp.v" into library work
Analyzing Verilog file "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/ALU_16bit.v" into library work
Analyzing Verilog file "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/Adder_16.v" into library work
Analyzing Verilog file "C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/IO_Processor.vf" into library work
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design dualportMem.ngc ...
WARNING:NetListWriters:298 - No output is written to dualportMem.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dualportMem.edif ...
ngc2edif: Total memory usage is 75700 kilobytes

Reading core file 'C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/ipcore_dir/dualportMem.ngc' for (cell view 'dualportMem', library 'work', file 'dualportMem.v')
Parsing EDIF File [./.Xil/PlanAhead-13336-JOHNSOR2-W541/ngc2edif/dualportMem.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-13336-JOHNSOR2-W541/ngc2edif/dualportMem.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design debounce_counter.ngc ...
WARNING:NetListWriters:298 - No output is written to debounce_counter.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file debounce_counter.edif ...
ngc2edif: Total memory usage is 75700 kilobytes

Reading core file 'C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/ipcore_dir/debounce_counter.ngc' for (cell view 'debounce_counter', library 'work', file 'debounce_counter.v')
Parsing EDIF File [./.Xil/PlanAhead-13336-JOHNSOR2-W541/ngc2edif/debounce_counter.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-13336-JOHNSOR2-W541/ngc2edif/debounce_counter.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/IO_Processor.ucf]
Finished Parsing UCF File [C:/Users/johnsor2/Documents/College/Junior/Q1/Comp Arch I/Current SVN/IO_Processor.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: bdaad6f9
open_rtl_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 588.172 ; gain = 163.578
update_compile_order -fileset sim_1
set_property iostandard LVTTL [get_ports [list Resetbtn]]
set_property iostandard LVCMOS33 [get_ports [list a]]
set_property iostandard LVCMOS33 [get_ports [list b]]
set_property iostandard LVCMOS33 [get_ports [list c]]
set_property iostandard LVCMOS33 [get_ports [list Clock]]
set_property iostandard LVCMOS33 [get_ports [list d]]
set_property iostandard LVCMOS33 [get_ports [list e]]
set_property iostandard LVCMOS25 [get_ports [list rs]]
set_property iostandard LVCMOS25 [get_ports [list Clock]]
set_property iostandard LVCMOS33 [get_ports [list rs]]
set_property iostandard LVCMOS33 [get_ports [list rw]]
set_property iostandard LVCMOS33 [get_ports [list sf_e]]
set_property drive 4 [get_ports [list a]]
set_property drive 4 [get_ports [list b]]
set_property drive 4 [get_ports [list c]]
set_property drive 4 [get_ports [list d]]
set_property drive 4 [get_ports [list e]]
set_property drive 4 [get_ports [list rs]]
set_property drive 4 [get_ports [list rw]]
set_property drive 4 [get_ports [list sf_e]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Nov 09 10:27:58 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
