{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 28 23:57:28 2013 " "Info: Processing started: Mon Jan 28 23:57:28 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file part6.v" { { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Info (12023): Found entity 1: part6" {  } { { "part6.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 decoder_7seq " "Info (12023): Found entity 2: decoder_7seq" {  } { { "part6.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part6.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part6 " "Info (12127): Elaborating entity \"part6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 part6.v(7) " "Warning (10230): Verilog HDL assignment warning at part6.v(7): truncated value with size 17 to match size of target (16)" {  } { { "part6.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part6.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 part6.v(23) " "Warning (10230): Verilog HDL assignment warning at part6.v(23): truncated value with size 5 to match size of target (4)" {  } { { "part6.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part6.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 part6.v(33) " "Warning (10230): Verilog HDL assignment warning at part6.v(33): truncated value with size 5 to match size of target (4)" {  } { { "part6.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part6.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_NON_CONST_LOOP" "250 part6.v(15) " "Error (10119): Verilog HDL Loop Statement error at part6.v(15): loop with non-constant loop condition must terminate within 250 iterations" {  } { { "part6.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part6.v" 15 0 0 } }  } 0 10119 "Verilog HDL Loop Statement error at %2!s!: loop with non-constant loop condition must terminate within %1!d! iterations" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "T0 part6.v(13) " "Warning (10855): Verilog HDL warning at part6.v(13): initial value for variable T0 should be constant" {  } { { "part6.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part6.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Z0 part6.v(13) " "Warning (10855): Verilog HDL warning at part6.v(13): initial value for variable Z0 should be constant" {  } { { "part6.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part6.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "c1 part6.v(13) " "Warning (10855): Verilog HDL warning at part6.v(13): initial value for variable c1 should be constant" {  } { { "part6.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part6.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "S0 part6.v(13) " "Warning (10855): Verilog HDL warning at part6.v(13): initial value for variable S0 should be constant" {  } { { "part6.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part6.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "T1 part6.v(13) " "Warning (10855): Verilog HDL warning at part6.v(13): initial value for variable T1 should be constant" {  } { { "part6.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part6.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Z1 part6.v(13) " "Warning (10855): Verilog HDL warning at part6.v(13): initial value for variable Z1 should be constant" {  } { { "part6.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part6.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "c2 part6.v(13) " "Warning (10855): Verilog HDL warning at part6.v(13): initial value for variable c2 should be constant" {  } { { "part6.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part6.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "S1 part6.v(13) " "Warning (10855): Verilog HDL warning at part6.v(13): initial value for variable S1 should be constant" {  } { { "part6.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part6.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "S2 part6.v(13) " "Warning (10855): Verilog HDL warning at part6.v(13): initial value for variable S2 should be constant" {  } { { "part6.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part6.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error (12153): Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 13 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "285 " "Error: Peak virtual memory: 285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 28 23:57:28 2013 " "Error: Processing ended: Mon Jan 28 23:57:28 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 13 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 4 errors, 13 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
