# Solving Memory Safety Programs on the Architecture Level

## New Architecture
[USS'01] [StackGhost: Hardware facilitatedstack
protection](http://projects.cerias.purdue.edu/stackghost/stackghost.pdf)

[MICRO'04] [Hardware and Binary Modification Support for Code Pointer Protection
From Buffer
Overflow](http://www.ece.northwestern.edu/~memik/courses/452/presentations/sec_1.pdf)

[HPCA'07] [MemTracker: Efficient and Programmable Support for Memory Access
Monitoring and
Debugging](https://www.cc.gatech.edu/~milos/venkataramani_hpca07.pdf) 

[ISCA'14] [The CHERI capability model: Revisiting RISC in an age of
risk](https://www.cl.cam.ac.uk/research/security/ctsrd/pdfs/201406-isca2014-cheri.pdf) 

[ASPLOS'15] [Beyond the PDP-11: Architectural support for a memory-safe C
abstract
machine](https://www.cl.cam.ac.uk/research/security/ctsrd/pdfs/201503-asplos2015-cheri-cmachine.pdf)
[[note](notes/arch/cheri15.md)]

[ASPLOS'17] [CHERI JNI: Sinking the Java security model into the
C](https://www.cl.cam.ac.uk/research/security/ctsrd/pdfs/201704-asplos-cherijni.pdf)


[ASPLOS'19] [CheriABI: Enforcing Valid Pointer Provenance and Minimizing Pointer Privilege 
in the POSIX C Run-time
Environment](https://www.cl.cam.ac.uk/research/security/ctsrd/pdfs/201904-asplos-cheriabi.pdf)

[MICRO'19] [CHERIvoke: Characterising Pointer Revocation using CHERI 
Capabilities for Temporal Memory
Safety](https://www.cl.cam.ac.uk/research/security/ctsrd/pdfs/201910micro-cheri-temporal-safety.pdf)

## Exploiting Hardware Features
[USS'19] [ERIM: Secure, Efficient In-process Isolation with Protection Keys
(MPK)](https://www.usenix.org/system/files/sec19-vahldiek-oberwagner_0.pdf)
