// Seed: 1835905787
module module_0 (
    input wand id_0
);
  assign id_2 = 1'b0;
  module_2(
      id_2
  );
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input wire id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    input wire id_7,
    input uwire id_8
);
  always id_0 <= 1;
  module_0(
      id_3
  );
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  always_comb begin
    assert (id_1);
  end
  tri id_2 = id_2 - id_2;
  assign id_2 = 1;
  wire id_3;
endmodule
