[INF:CM0023] Creating log file ../../build/regression/Disable/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<36> s<35> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<3> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<3> l<1:8> el<1:11>
n<> u<3> t<Module_ansi_header> p<33> c<1> s<32> l<1:1> el<1:12>
n<loop> u<4> t<StringConst> p<15> s<9> l<3:23> el<3:27>
n<loop> u<5> t<StringConst> p<6> l<4:18> el<4:22>
n<> u<6> t<Disable_statement> p<7> c<5> l<4:10> el<4:23>
n<> u<7> t<Statement_item> p<8> c<6> l<4:10> el<4:23>
n<> u<8> t<Statement> p<9> c<7> l<4:10> el<4:23>
n<> u<9> t<Statement_or_null> p<15> c<8> s<13> l<4:10> el<4:23>
n<> u<10> t<Disable_statement> p<11> l<5:10> el<5:23>
n<> u<11> t<Statement_item> p<12> c<10> l<5:10> el<5:23>
n<> u<12> t<Statement> p<13> c<11> l<5:10> el<5:23>
n<> u<13> t<Statement_or_null> p<15> c<12> s<14> l<5:10> el<5:23>
n<> u<14> t<End> p<15> l<6:7> el<6:10>
n<> u<15> t<Seq_block> p<16> c<4> l<3:15> el<6:10>
n<> u<16> t<Statement_item> p<17> c<15> l<3:15> el<6:10>
n<> u<17> t<Statement> p<18> c<16> l<3:15> el<6:10>
n<> u<18> t<Statement_or_null> p<20> c<17> l<3:15> el<6:10>
n<> u<19> t<Forever> p<20> s<18> l<3:7> el<3:14>
n<> u<20> t<Loop_statement> p<21> c<19> l<3:7> el<6:10>
n<> u<21> t<Statement_item> p<22> c<20> l<3:7> el<6:10>
n<> u<22> t<Statement> p<23> c<21> l<3:7> el<6:10>
n<> u<23> t<Statement_or_null> p<25> c<22> s<24> l<3:7> el<6:10>
n<> u<24> t<End> p<25> l<7:4> el<7:7>
n<> u<25> t<Seq_block> p<26> c<23> l<2:12> el<7:7>
n<> u<26> t<Statement_item> p<27> c<25> l<2:12> el<7:7>
n<> u<27> t<Statement> p<28> c<26> l<2:12> el<7:7>
n<> u<28> t<Statement_or_null> p<29> c<27> l<2:12> el<7:7>
n<> u<29> t<Initial_construct> p<30> c<28> l<2:4> el<7:7>
n<> u<30> t<Module_common_item> p<31> c<29> l<2:4> el<7:7>
n<> u<31> t<Module_or_generate_item> p<32> c<30> l<2:4> el<7:7>
n<> u<32> t<Non_port_module_item> p<33> c<31> l<2:4> el<7:7>
n<> u<33> t<Module_declaration> p<34> c<3> l<1:1> el<8:10>
n<> u<34> t<Description> p<35> c<33> l<1:1> el<8:10>
n<> u<35> t<Source_text> p<36> c<34> l<1:1> el<8:10>
n<> u<36> t<Top_level_rule> l<1:1> el<9:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/Disable/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/Disable/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/Disable/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:8:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiProcess:
  \_initial: , line:2:4, endln:7:7, parent:work@top
    |vpiStmt:
    \_begin: (work@top), line:2:12, endln:7:7
      |vpiFullName:work@top
      |vpiStmt:
      \_forever_stmt: , line:3:7, endln:3:14, parent:work@top
        |vpiStmt:
        \_named_begin: (work@top.loop), line:3:15, endln:6:10
          |vpiName:loop
          |vpiFullName:work@top.loop
          |vpiStmt:
          \_disable: , line:4:10, endln:4:23, parent:work@top.loop
            |vpiExpr:
            \_named_begin: (work@top.loop), line:3:15, endln:6:10
          |vpiStmt:
          \_disable_fork: , line:5:10, endln:5:23, parent:work@top.loop
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:8:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:2:4, endln:7:7, parent:work@top
    |vpiStmt:
    \_begin: (work@top), line:2:12, endln:7:7
      |vpiFullName:work@top
      |vpiStmt:
      \_forever_stmt: , line:3:7, endln:3:14, parent:work@top
        |vpiStmt:
        \_named_begin: (work@top.loop), line:3:15, endln:6:10
          |vpiName:loop
          |vpiFullName:work@top.loop
          |vpiStmt:
          \_disable: , line:4:10, endln:4:23, parent:work@top.loop
            |vpiExpr:
            \_named_begin: (work@top.loop), line:3:15, endln:6:10
          |vpiStmt:
          \_disable_fork: , line:5:10, endln:5:23, parent:work@top.loop
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/Disable/dut.sv | ${SURELOG_DIR}/build/regression/Disable/roundtrip/dut_000.sv | 0 | 8 | 

