

================================================================
== Vivado HLS Report for 'dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s'
================================================================
* Date:           Fri Aug  5 17:07:12 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.753 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2312|     2312| 11.560 us | 11.560 us |  2312|  2312|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                  |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                             Instance                             |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_240  |product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_246  |product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_252  |product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_258  |product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_264  |product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2306|     2306|         4|          1|          1|  2304|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     239|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      5|      190|      45|    -|
|Memory               |       15|      -|        0|       0|    -|
|Multiplexer          |        -|      -|        -|     182|    -|
|Register             |        0|      -|      152|       1|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |       15|      5|      342|     467|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     2160|   2760|   663360|  331680|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |   ~0   |  100|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     4320|   5520|  1326720|  663360|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-------+----+----+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-------+----+----+-----+
    |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_240  |product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s  |        0|      1|  38|   9|    0|
    |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_246  |product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s  |        0|      1|  38|   9|    0|
    |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_252  |product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s  |        0|      1|  38|   9|    0|
    |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_258  |product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s  |        0|      1|  38|   9|    0|
    |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_264  |product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s  |        0|      1|  38|   9|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-------+----+----+-----+
    |Total                                                             |                                                       |        0|      5| 190|  45|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+--------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory |                         Module                         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------+--------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |w17_V_U  |dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s_w17_V  |       15|  0|   0|    0|  11520|    6|     1|        69120|
    +---------+--------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total    |                                                        |       15|  0|   0|    0|  11520|    6|     1|        69120|
    +---------+--------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_339_p2                 |     +    |      0|  0|  23|          16|          16|
    |acc_1_V_fu_345_p2                 |     +    |      0|  0|  23|          16|          16|
    |acc_2_V_fu_351_p2                 |     +    |      0|  0|  23|          16|          16|
    |acc_3_V_fu_357_p2                 |     +    |      0|  0|  23|          16|          16|
    |acc_4_V_fu_363_p2                 |     +    |      0|  0|  23|          16|          16|
    |add_ln398_1_fu_306_p2             |     +    |      0|  0|  20|          13|          13|
    |add_ln398_2_fu_317_p2             |     +    |      0|  0|  21|          14|          13|
    |add_ln398_3_fu_328_p2             |     +    |      0|  0|  21|          14|          14|
    |add_ln398_fu_295_p2               |     +    |      0|  0|  20|          13|          12|
    |i_in_fu_276_p2                    |     +    |      0|  0|  19|          12|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln389_fu_270_p2              |   icmp   |      0|  0|  13|          12|          12|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 239|         164|         151|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  41|          8|    1|          8|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |data_V_V_blk_n           |   9|          2|    1|          2|
    |i_in_0_reg_229           |   9|          2|   12|         24|
    |real_start               |   9|          2|    1|          2|
    |res_V_V_blk_n            |   9|          2|    1|          2|
    |res_V_V_din              |  33|          6|   16|         96|
    |tmp_V_13_reg_203         |   9|          2|   16|         32|
    |tmp_V_14_reg_190         |   9|          2|   16|         32|
    |tmp_V_15_reg_177         |   9|          2|   16|         32|
    |tmp_V_16_reg_164         |   9|          2|   16|         32|
    |tmp_V_reg_216            |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 182|         38|  115|        300|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   7|   0|    7|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_in_0_reg_229           |  12|   0|   12|          0|
    |icmp_ln389_reg_369       |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_V_13_reg_203         |  16|   0|   16|          0|
    |tmp_V_14_reg_190         |  16|   0|   16|          0|
    |tmp_V_15_reg_177         |  16|   0|   16|          0|
    |tmp_V_16_reg_164         |  16|   0|   16|          0|
    |tmp_V_18_reg_403         |  16|   0|   16|          0|
    |tmp_V_reg_216            |  16|   0|   16|          0|
    |w17_V_load_1_reg_417     |   6|   0|    6|          0|
    |w17_V_load_2_reg_422     |   6|   0|    6|          0|
    |w17_V_load_3_reg_427     |   6|   0|    6|          0|
    |w17_V_load_4_reg_432     |   6|   0|    6|          0|
    |w17_V_load_reg_412       |   6|   0|    6|          0|
    |icmp_ln389_reg_369       |   0|   1|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 152|   1|  153|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_done           | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|start_out         | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|start_write       | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                     data_V_V                     |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                     data_V_V                     |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                     data_V_V                     |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |                      res_V_V                     |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                      res_V_V                     |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                      res_V_V                     |    pointer   |
+------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str298, i32 0, i32 0, [1 x i8]* @p_str299, [1 x i8]* @p_str300, [1 x i8]* @p_str301, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str302, [1 x i8]* @p_str303)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str291, i32 0, i32 0, [1 x i8]* @p_str292, [1 x i8]* @p_str293, [1 x i8]* @p_str294, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str295, [1 x i8]* @p_str296)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.83ns)   --->   "br label %.preheader75" [firmware/nnet_utils/nnet_dense_resource.h:389]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 3.15>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_V_16 = phi i16 [ -323, %.preheader75.preheader ], [ %acc_4_V, %hls_label_28 ]"   --->   Operation 14 'phi' 'tmp_V_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_V_15 = phi i16 [ -799, %.preheader75.preheader ], [ %acc_3_V, %hls_label_28 ]"   --->   Operation 15 'phi' 'tmp_V_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_V_14 = phi i16 [ -106, %.preheader75.preheader ], [ %acc_2_V, %hls_label_28 ]"   --->   Operation 16 'phi' 'tmp_V_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_V_13 = phi i16 [ 40, %.preheader75.preheader ], [ %acc_1_V, %hls_label_28 ]"   --->   Operation 17 'phi' 'tmp_V_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_V = phi i16 [ -666, %.preheader75.preheader ], [ %acc_0_V, %hls_label_28 ]"   --->   Operation 18 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_in_0 = phi i12 [ 0, %.preheader75.preheader ], [ %i_in, %hls_label_28 ]"   --->   Operation 19 'phi' 'i_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.93ns)   --->   "%icmp_ln389 = icmp eq i12 %i_in_0, -1792" [firmware/nnet_utils/nnet_dense_resource.h:389]   --->   Operation 20 'icmp' 'icmp_ln389' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2304, i64 2304, i64 2304)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.35ns)   --->   "%i_in = add i12 %i_in_0, 1" [firmware/nnet_utils/nnet_dense_resource.h:389]   --->   Operation 22 'add' 'i_in' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln389, label %.preheader.0, label %hls_label_28" [firmware/nnet_utils/nnet_dense_resource.h:389]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln389 = zext i12 %i_in_0 to i14" [firmware/nnet_utils/nnet_dense_resource.h:389]   --->   Operation 24 'zext' 'zext_ln389' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln389_1 = zext i12 %i_in_0 to i13" [firmware/nnet_utils/nnet_dense_resource.h:389]   --->   Operation 25 'zext' 'zext_ln389_1' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln399 = zext i12 %i_in_0 to i64" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 26 'zext' 'zext_ln399' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%w17_V_addr = getelementptr [11520 x i6]* @w17_V, i64 0, i64 %zext_ln399" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 27 'getelementptr' 'w17_V_addr' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.77ns)   --->   "%w17_V_load = load i6* %w17_V_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 28 'load' 'w17_V_load' <Predicate = (!icmp_ln389)> <Delay = 1.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 11520> <ROM>
ST_2 : Operation 29 [1/1] (1.36ns)   --->   "%add_ln398 = add i13 %zext_ln389_1, 2304" [firmware/nnet_utils/nnet_dense_resource.h:398]   --->   Operation 29 'add' 'add_ln398' <Predicate = (!icmp_ln389)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln399_1 = zext i13 %add_ln398 to i64" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 30 'zext' 'zext_ln399_1' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%w17_V_addr_1 = getelementptr [11520 x i6]* @w17_V, i64 0, i64 %zext_ln399_1" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 31 'getelementptr' 'w17_V_addr_1' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.77ns)   --->   "%w17_V_load_1 = load i6* %w17_V_addr_1, align 1" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 32 'load' 'w17_V_load_1' <Predicate = (!icmp_ln389)> <Delay = 1.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 11520> <ROM>
ST_2 : Operation 33 [1/1] (1.36ns)   --->   "%add_ln398_1 = add i13 %zext_ln389_1, -3584" [firmware/nnet_utils/nnet_dense_resource.h:398]   --->   Operation 33 'add' 'add_ln398_1' <Predicate = (!icmp_ln389)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln399_2 = zext i13 %add_ln398_1 to i64" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 34 'zext' 'zext_ln399_2' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%w17_V_addr_2 = getelementptr [11520 x i6]* @w17_V, i64 0, i64 %zext_ln399_2" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 35 'getelementptr' 'w17_V_addr_2' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.77ns)   --->   "%w17_V_load_2 = load i6* %w17_V_addr_2, align 1" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 36 'load' 'w17_V_load_2' <Predicate = (!icmp_ln389)> <Delay = 1.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 11520> <ROM>
ST_2 : Operation 37 [1/1] (1.38ns)   --->   "%add_ln398_2 = add i14 %zext_ln389, 6912" [firmware/nnet_utils/nnet_dense_resource.h:398]   --->   Operation 37 'add' 'add_ln398_2' <Predicate = (!icmp_ln389)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln399_3 = zext i14 %add_ln398_2 to i64" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 38 'zext' 'zext_ln399_3' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%w17_V_addr_3 = getelementptr [11520 x i6]* @w17_V, i64 0, i64 %zext_ln399_3" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 39 'getelementptr' 'w17_V_addr_3' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.77ns)   --->   "%w17_V_load_3 = load i6* %w17_V_addr_3, align 1" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 40 'load' 'w17_V_load_3' <Predicate = (!icmp_ln389)> <Delay = 1.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 11520> <ROM>
ST_2 : Operation 41 [1/1] (1.38ns)   --->   "%add_ln398_3 = add i14 %zext_ln389, -7168" [firmware/nnet_utils/nnet_dense_resource.h:398]   --->   Operation 41 'add' 'add_ln398_3' <Predicate = (!icmp_ln389)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln399_4 = zext i14 %add_ln398_3 to i64" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 42 'zext' 'zext_ln399_4' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%w17_V_addr_4 = getelementptr [11520 x i6]* @w17_V, i64 0, i64 %zext_ln399_4" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 43 'getelementptr' 'w17_V_addr_4' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.77ns)   --->   "%w17_V_load_4 = load i6* %w17_V_addr_4, align 1" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 44 'load' 'w17_V_load_4' <Predicate = (!icmp_ln389)> <Delay = 1.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 11520> <ROM>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 45 [1/1] (2.18ns)   --->   "%tmp_V_18 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_V)" [firmware/nnet_utils/nnet_dense_resource.h:392]   --->   Operation 45 'read' 'tmp_V_18' <Predicate = (!icmp_ln389)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 46 [1/2] (1.77ns)   --->   "%w17_V_load = load i6* %w17_V_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 46 'load' 'w17_V_load' <Predicate = (!icmp_ln389)> <Delay = 1.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 11520> <ROM>
ST_3 : Operation 47 [1/2] (1.77ns)   --->   "%w17_V_load_1 = load i6* %w17_V_addr_1, align 1" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 47 'load' 'w17_V_load_1' <Predicate = (!icmp_ln389)> <Delay = 1.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 11520> <ROM>
ST_3 : Operation 48 [1/2] (1.77ns)   --->   "%w17_V_load_2 = load i6* %w17_V_addr_2, align 1" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 48 'load' 'w17_V_load_2' <Predicate = (!icmp_ln389)> <Delay = 1.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 11520> <ROM>
ST_3 : Operation 49 [1/2] (1.77ns)   --->   "%w17_V_load_3 = load i6* %w17_V_addr_3, align 1" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 49 'load' 'w17_V_load_3' <Predicate = (!icmp_ln389)> <Delay = 1.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 11520> <ROM>
ST_3 : Operation 50 [1/2] (1.77ns)   --->   "%w17_V_load_4 = load i6* %w17_V_addr_4, align 1" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 50 'load' 'w17_V_load_4' <Predicate = (!icmp_ln389)> <Delay = 1.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 11520> <ROM>

State 4 <SV = 3> <Delay = 3.75>
ST_4 : Operation 51 [2/2] (3.75ns)   --->   "%p_0 = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %tmp_V_18, i6 %w17_V_load)" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 51 'call' 'p_0' <Predicate = (!icmp_ln389)> <Delay = 3.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 52 [2/2] (3.75ns)   --->   "%p_0_1 = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %tmp_V_18, i6 %w17_V_load_1)" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 52 'call' 'p_0_1' <Predicate = (!icmp_ln389)> <Delay = 3.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 53 [2/2] (3.75ns)   --->   "%p_0_2 = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %tmp_V_18, i6 %w17_V_load_2)" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 53 'call' 'p_0_2' <Predicate = (!icmp_ln389)> <Delay = 3.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 54 [2/2] (3.75ns)   --->   "%p_0_3 = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %tmp_V_18, i6 %w17_V_load_3)" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 54 'call' 'p_0_3' <Predicate = (!icmp_ln389)> <Delay = 3.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 55 [2/2] (3.75ns)   --->   "%p_0_4 = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %tmp_V_18, i6 %w17_V_load_4)" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 55 'call' 'p_0_4' <Predicate = (!icmp_ln389)> <Delay = 3.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.41>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str49)" [firmware/nnet_utils/nnet_dense_resource.h:389]   --->   Operation 56 'specregionbegin' 'tmp' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:390]   --->   Operation 57 'specpipeline' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_5 : Operation 58 [1/2] (0.00ns)   --->   "%p_0 = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %tmp_V_18, i6 %w17_V_load)" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 58 'call' 'p_0' <Predicate = (!icmp_ln389)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 59 [1/1] (1.41ns)   --->   "%acc_0_V = add i16 %p_0, %tmp_V" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 59 'add' 'acc_0_V' <Predicate = (!icmp_ln389)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/2] (0.00ns)   --->   "%p_0_1 = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %tmp_V_18, i6 %w17_V_load_1)" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 60 'call' 'p_0_1' <Predicate = (!icmp_ln389)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 61 [1/1] (1.41ns)   --->   "%acc_1_V = add i16 %p_0_1, %tmp_V_13" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 61 'add' 'acc_1_V' <Predicate = (!icmp_ln389)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/2] (0.00ns)   --->   "%p_0_2 = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %tmp_V_18, i6 %w17_V_load_2)" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 62 'call' 'p_0_2' <Predicate = (!icmp_ln389)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 63 [1/1] (1.41ns)   --->   "%acc_2_V = add i16 %p_0_2, %tmp_V_14" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 63 'add' 'acc_2_V' <Predicate = (!icmp_ln389)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/2] (0.00ns)   --->   "%p_0_3 = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %tmp_V_18, i6 %w17_V_load_3)" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 64 'call' 'p_0_3' <Predicate = (!icmp_ln389)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 65 [1/1] (1.41ns)   --->   "%acc_3_V = add i16 %p_0_3, %tmp_V_15" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 65 'add' 'acc_3_V' <Predicate = (!icmp_ln389)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/2] (0.00ns)   --->   "%p_0_4 = call fastcc i16 @"product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"(i16 %tmp_V_18, i6 %w17_V_load_4)" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 66 'call' 'p_0_4' <Predicate = (!icmp_ln389)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 67 [1/1] (1.41ns)   --->   "%acc_4_V = add i16 %p_0_4, %tmp_V_16" [firmware/nnet_utils/nnet_dense_resource.h:399]   --->   Operation 67 'add' 'acc_4_V' <Predicate = (!icmp_ln389)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str49, i32 %tmp)" [firmware/nnet_utils/nnet_dense_resource.h:404]   --->   Operation 68 'specregionend' 'empty_66' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader75" [firmware/nnet_utils/nnet_dense_resource.h:389]   --->   Operation 69 'br' <Predicate = (!icmp_ln389)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.18>
ST_6 : Operation 70 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_dense_resource.h:413]   --->   Operation 70 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

State 7 <SV = 3> <Delay = 2.18>
ST_7 : Operation 71 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 %tmp_V_13)" [firmware/nnet_utils/nnet_dense_resource.h:413]   --->   Operation 71 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

State 8 <SV = 4> <Delay = 2.18>
ST_8 : Operation 72 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 %tmp_V_14)" [firmware/nnet_utils/nnet_dense_resource.h:413]   --->   Operation 72 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

State 9 <SV = 5> <Delay = 2.18>
ST_9 : Operation 73 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 %tmp_V_15)" [firmware/nnet_utils/nnet_dense_resource.h:413]   --->   Operation 73 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

State 10 <SV = 6> <Delay = 2.18>
ST_10 : Operation 74 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 %tmp_V_16)" [firmware/nnet_utils/nnet_dense_resource.h:413]   --->   Operation 74 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_resource.h:416]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w17_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000000000]
specinterface_ln0  (specinterface    ) [ 00000000000]
br_ln389           (br               ) [ 01111100000]
tmp_V_16           (phi              ) [ 00111111111]
tmp_V_15           (phi              ) [ 00111111110]
tmp_V_14           (phi              ) [ 00111111100]
tmp_V_13           (phi              ) [ 00111111000]
tmp_V              (phi              ) [ 00111110000]
i_in_0             (phi              ) [ 00100000000]
icmp_ln389         (icmp             ) [ 00111100000]
empty              (speclooptripcount) [ 00000000000]
i_in               (add              ) [ 01111100000]
br_ln389           (br               ) [ 00000000000]
zext_ln389         (zext             ) [ 00000000000]
zext_ln389_1       (zext             ) [ 00000000000]
zext_ln399         (zext             ) [ 00000000000]
w17_V_addr         (getelementptr    ) [ 00110000000]
add_ln398          (add              ) [ 00000000000]
zext_ln399_1       (zext             ) [ 00000000000]
w17_V_addr_1       (getelementptr    ) [ 00110000000]
add_ln398_1        (add              ) [ 00000000000]
zext_ln399_2       (zext             ) [ 00000000000]
w17_V_addr_2       (getelementptr    ) [ 00110000000]
add_ln398_2        (add              ) [ 00000000000]
zext_ln399_3       (zext             ) [ 00000000000]
w17_V_addr_3       (getelementptr    ) [ 00110000000]
add_ln398_3        (add              ) [ 00000000000]
zext_ln399_4       (zext             ) [ 00000000000]
w17_V_addr_4       (getelementptr    ) [ 00110000000]
tmp_V_18           (read             ) [ 00101000000]
w17_V_load         (load             ) [ 00101000000]
w17_V_load_1       (load             ) [ 00101000000]
w17_V_load_2       (load             ) [ 00101000000]
w17_V_load_3       (load             ) [ 00101000000]
w17_V_load_4       (load             ) [ 00101000000]
tmp                (specregionbegin  ) [ 00000000000]
specpipeline_ln390 (specpipeline     ) [ 00000000000]
p_0                (call             ) [ 00000000000]
acc_0_V            (add              ) [ 01111100000]
p_0_1              (call             ) [ 00000000000]
acc_1_V            (add              ) [ 01111100000]
p_0_2              (call             ) [ 00000000000]
acc_2_V            (add              ) [ 01111100000]
p_0_3              (call             ) [ 00000000000]
acc_3_V            (add              ) [ 01111100000]
p_0_4              (call             ) [ 00000000000]
acc_4_V            (add              ) [ 01111100000]
empty_66           (specregionend    ) [ 00000000000]
br_ln389           (br               ) [ 01111100000]
write_ln413        (write            ) [ 00000000000]
write_ln413        (write            ) [ 00000000000]
write_ln413        (write            ) [ 00000000000]
write_ln413        (write            ) [ 00000000000]
write_ln413        (write            ) [ 00000000000]
ret_ln416          (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w17_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w17_V"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str298"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str299"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str300"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str301"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str302"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str303"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str291"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str292"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str293"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str294"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str295"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str296"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_V_18_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_18/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="0" index="2" bw="16" slack="1"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln413/6 write_ln413/7 write_ln413/8 write_ln413/9 write_ln413/10 "/>
</bind>
</comp>

<comp id="103" class="1004" name="w17_V_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="12" slack="0"/>
<pin id="107" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w17_V_addr/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="14" slack="0"/>
<pin id="112" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="0"/>
<pin id="123" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="124" dir="0" index="5" bw="6" slack="0"/>
<pin id="125" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="8" bw="14" slack="0"/>
<pin id="136" dir="0" index="9" bw="6" slack="2147483647"/>
<pin id="137" dir="0" index="10" bw="0" slack="0"/>
<pin id="147" dir="0" index="12" bw="14" slack="2147483647"/>
<pin id="148" dir="0" index="13" bw="6" slack="2147483647"/>
<pin id="149" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="16" bw="14" slack="2147483647"/>
<pin id="160" dir="0" index="17" bw="6" slack="2147483647"/>
<pin id="161" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="6" slack="1"/>
<pin id="126" dir="1" index="7" bw="6" slack="1"/>
<pin id="138" dir="1" index="11" bw="6" slack="1"/>
<pin id="150" dir="1" index="15" bw="6" slack="1"/>
<pin id="162" dir="1" index="19" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w17_V_load/2 w17_V_load_1/2 w17_V_load_2/2 w17_V_load_3/2 w17_V_load_4/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="w17_V_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="13" slack="0"/>
<pin id="120" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w17_V_addr_1/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="w17_V_addr_2_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="13" slack="0"/>
<pin id="132" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w17_V_addr_2/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="w17_V_addr_3_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="14" slack="0"/>
<pin id="144" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w17_V_addr_3/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="w17_V_addr_4_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="14" slack="0"/>
<pin id="156" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w17_V_addr_4/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="tmp_V_16_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="1"/>
<pin id="166" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_16 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_V_16_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="16" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_16/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="tmp_V_15_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="1"/>
<pin id="179" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_15 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_V_15_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="16" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_15/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="tmp_V_14_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="1"/>
<pin id="192" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_14 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_V_14_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="16" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_14/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="tmp_V_13_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="1"/>
<pin id="205" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_13 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_V_13_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="16" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_13/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_V_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="1"/>
<pin id="218" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_V_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="16" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="i_in_0_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="1"/>
<pin id="231" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_in_0 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="i_in_0_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="12" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_in_0/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="1"/>
<pin id="243" dir="0" index="2" bw="6" slack="1"/>
<pin id="244" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="1"/>
<pin id="249" dir="0" index="2" bw="6" slack="1"/>
<pin id="250" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0_1/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="1"/>
<pin id="255" dir="0" index="2" bw="6" slack="1"/>
<pin id="256" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0_2/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="1"/>
<pin id="261" dir="0" index="2" bw="6" slack="1"/>
<pin id="262" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0_3/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="1"/>
<pin id="267" dir="0" index="2" bw="6" slack="1"/>
<pin id="268" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0_4/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln389_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="0"/>
<pin id="272" dir="0" index="1" bw="12" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln389/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="i_in_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_in/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln389_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="0"/>
<pin id="284" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln389/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln389_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="12" slack="0"/>
<pin id="288" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln389_1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln399_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln399/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln398_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="12" slack="0"/>
<pin id="297" dir="0" index="1" bw="13" slack="0"/>
<pin id="298" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln398/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln399_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="13" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln399_1/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln398_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="12" slack="0"/>
<pin id="308" dir="0" index="1" bw="13" slack="0"/>
<pin id="309" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln398_1/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln399_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="13" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln399_2/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln398_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="12" slack="0"/>
<pin id="319" dir="0" index="1" bw="14" slack="0"/>
<pin id="320" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln398_2/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln399_3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="14" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln399_3/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln398_3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="12" slack="0"/>
<pin id="330" dir="0" index="1" bw="14" slack="0"/>
<pin id="331" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln398_3/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln399_4_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="14" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln399_4/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="acc_0_V_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="0" index="1" bw="16" slack="3"/>
<pin id="342" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="acc_1_V_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="16" slack="3"/>
<pin id="348" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_V/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="acc_2_V_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="0" index="1" bw="16" slack="3"/>
<pin id="354" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_2_V/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="acc_3_V_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="0" index="1" bw="16" slack="3"/>
<pin id="360" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_3_V/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="acc_4_V_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="0"/>
<pin id="365" dir="0" index="1" bw="16" slack="3"/>
<pin id="366" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_4_V/5 "/>
</bind>
</comp>

<comp id="369" class="1005" name="icmp_ln389_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln389 "/>
</bind>
</comp>

<comp id="373" class="1005" name="i_in_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="0"/>
<pin id="375" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_in "/>
</bind>
</comp>

<comp id="378" class="1005" name="w17_V_addr_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="14" slack="1"/>
<pin id="380" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w17_V_addr "/>
</bind>
</comp>

<comp id="383" class="1005" name="w17_V_addr_1_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="14" slack="1"/>
<pin id="385" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w17_V_addr_1 "/>
</bind>
</comp>

<comp id="388" class="1005" name="w17_V_addr_2_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="14" slack="1"/>
<pin id="390" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w17_V_addr_2 "/>
</bind>
</comp>

<comp id="393" class="1005" name="w17_V_addr_3_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="14" slack="1"/>
<pin id="395" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w17_V_addr_3 "/>
</bind>
</comp>

<comp id="398" class="1005" name="w17_V_addr_4_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="14" slack="1"/>
<pin id="400" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w17_V_addr_4 "/>
</bind>
</comp>

<comp id="403" class="1005" name="tmp_V_18_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="1"/>
<pin id="405" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_18 "/>
</bind>
</comp>

<comp id="412" class="1005" name="w17_V_load_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="6" slack="1"/>
<pin id="414" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w17_V_load "/>
</bind>
</comp>

<comp id="417" class="1005" name="w17_V_load_1_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="1"/>
<pin id="419" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w17_V_load_1 "/>
</bind>
</comp>

<comp id="422" class="1005" name="w17_V_load_2_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="1"/>
<pin id="424" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w17_V_load_2 "/>
</bind>
</comp>

<comp id="427" class="1005" name="w17_V_load_3_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="6" slack="1"/>
<pin id="429" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w17_V_load_3 "/>
</bind>
</comp>

<comp id="432" class="1005" name="w17_V_load_4_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="6" slack="1"/>
<pin id="434" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w17_V_load_4 "/>
</bind>
</comp>

<comp id="437" class="1005" name="acc_0_V_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="1"/>
<pin id="439" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_0_V "/>
</bind>
</comp>

<comp id="442" class="1005" name="acc_1_V_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="1"/>
<pin id="444" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_1_V "/>
</bind>
</comp>

<comp id="447" class="1005" name="acc_2_V_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="1"/>
<pin id="449" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_2_V "/>
</bind>
</comp>

<comp id="452" class="1005" name="acc_3_V_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="1"/>
<pin id="454" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_3_V "/>
</bind>
</comp>

<comp id="457" class="1005" name="acc_4_V_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="1"/>
<pin id="459" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_4_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="70" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="88" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="60" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="60" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="116" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="60" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="128" pin="3"/><net_sink comp="110" pin=5"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="60" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="110" pin=8"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="60" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="110" pin=10"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="175"><net_src comp="164" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="188"><net_src comp="177" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="193"><net_src comp="44" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="201"><net_src comp="190" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="195" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="206"><net_src comp="46" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="214"><net_src comp="203" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="208" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="227"><net_src comp="216" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="232"><net_src comp="50" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="245"><net_src comp="72" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="72" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="72" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="72" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="72" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="233" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="52" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="233" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="58" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="233" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="233" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="233" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="299"><net_src comp="286" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="62" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="310"><net_src comp="286" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="64" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="321"><net_src comp="282" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="66" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="332"><net_src comp="282" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="68" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="343"><net_src comp="240" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="216" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="246" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="203" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="252" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="190" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="258" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="177" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="264" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="164" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="270" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="276" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="381"><net_src comp="103" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="386"><net_src comp="116" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="391"><net_src comp="128" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="110" pin=5"/></net>

<net id="396"><net_src comp="140" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="110" pin=8"/></net>

<net id="401"><net_src comp="152" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="110" pin=10"/></net>

<net id="406"><net_src comp="90" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="409"><net_src comp="403" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="410"><net_src comp="403" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="415"><net_src comp="110" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="420"><net_src comp="110" pin="7"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="425"><net_src comp="110" pin="11"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="430"><net_src comp="110" pin="15"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="435"><net_src comp="110" pin="19"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="440"><net_src comp="339" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="445"><net_src comp="345" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="450"><net_src comp="351" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="455"><net_src comp="357" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="460"><net_src comp="363" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="169" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_V | {6 7 8 9 10 }
	Port: w17_V | {}
 - Input state : 
	Port: dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> : data_V_V | {3 }
	Port: dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> : w17_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln389 : 1
		i_in : 1
		br_ln389 : 2
		zext_ln389 : 1
		zext_ln389_1 : 1
		zext_ln399 : 1
		w17_V_addr : 2
		w17_V_load : 3
		add_ln398 : 2
		zext_ln399_1 : 3
		w17_V_addr_1 : 4
		w17_V_load_1 : 5
		add_ln398_1 : 2
		zext_ln399_2 : 3
		w17_V_addr_2 : 4
		w17_V_load_2 : 5
		add_ln398_2 : 2
		zext_ln399_3 : 3
		w17_V_addr_3 : 4
		w17_V_load_3 : 5
		add_ln398_3 : 2
		zext_ln399_4 : 3
		w17_V_addr_4 : 4
		w17_V_load_4 : 5
	State 3
	State 4
	State 5
		acc_0_V : 1
		acc_1_V : 1
		acc_2_V : 1
		acc_3_V : 1
		acc_4_V : 1
		empty_66 : 1
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|---------|
| Operation|                          Functional Unit                         |  DSP48E |    FF   |   LUT   |
|----------|------------------------------------------------------------------|---------|---------|---------|
|          |                            i_in_fu_276                           |    0    |    0    |    19   |
|          |                         add_ln398_fu_295                         |    0    |    0    |    20   |
|          |                        add_ln398_1_fu_306                        |    0    |    0    |    20   |
|          |                        add_ln398_2_fu_317                        |    0    |    0    |    21   |
|    add   |                        add_ln398_3_fu_328                        |    0    |    0    |    21   |
|          |                          acc_0_V_fu_339                          |    0    |    0    |    23   |
|          |                          acc_1_V_fu_345                          |    0    |    0    |    23   |
|          |                          acc_2_V_fu_351                          |    0    |    0    |    23   |
|          |                          acc_3_V_fu_357                          |    0    |    0    |    23   |
|          |                          acc_4_V_fu_363                          |    0    |    0    |    23   |
|----------|------------------------------------------------------------------|---------|---------|---------|
|          | grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_240 |    1    |    21   |    0    |
|          | grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_246 |    1    |    21   |    0    |
|   call   | grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_252 |    1    |    21   |    0    |
|          | grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_258 |    1    |    21   |    0    |
|          | grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_264 |    1    |    21   |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                         icmp_ln389_fu_270                        |    0    |    0    |    13   |
|----------|------------------------------------------------------------------|---------|---------|---------|
|   read   |                        tmp_V_18_read_fu_90                       |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|
|   write  |                          grp_write_fu_96                         |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|
|          |                         zext_ln389_fu_282                        |    0    |    0    |    0    |
|          |                        zext_ln389_1_fu_286                       |    0    |    0    |    0    |
|          |                         zext_ln399_fu_290                        |    0    |    0    |    0    |
|   zext   |                        zext_ln399_1_fu_301                       |    0    |    0    |    0    |
|          |                        zext_ln399_2_fu_312                       |    0    |    0    |    0    |
|          |                        zext_ln399_3_fu_323                       |    0    |    0    |    0    |
|          |                        zext_ln399_4_fu_334                       |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                  |    5    |   105   |   229   |
|----------|------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   acc_0_V_reg_437  |   16   |
|   acc_1_V_reg_442  |   16   |
|   acc_2_V_reg_447  |   16   |
|   acc_3_V_reg_452  |   16   |
|   acc_4_V_reg_457  |   16   |
|   i_in_0_reg_229   |   12   |
|    i_in_reg_373    |   12   |
| icmp_ln389_reg_369 |    1   |
|  tmp_V_13_reg_203  |   16   |
|  tmp_V_14_reg_190  |   16   |
|  tmp_V_15_reg_177  |   16   |
|  tmp_V_16_reg_164  |   16   |
|  tmp_V_18_reg_403  |   16   |
|    tmp_V_reg_216   |   16   |
|w17_V_addr_1_reg_383|   14   |
|w17_V_addr_2_reg_388|   14   |
|w17_V_addr_3_reg_393|   14   |
|w17_V_addr_4_reg_398|   14   |
| w17_V_addr_reg_378 |   14   |
|w17_V_load_1_reg_417|    6   |
|w17_V_load_2_reg_422|    6   |
|w17_V_load_3_reg_427|    6   |
|w17_V_load_4_reg_432|    6   |
| w17_V_load_reg_412 |    6   |
+--------------------+--------+
|        Total       |   301  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_96  |  p2  |   5  |  16  |   80   ||    27   |
| grp_access_fu_110 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_110 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_110 |  p5  |   2  |   6  |   12   ||    9    |
| grp_access_fu_110 |  p8  |   2  |  14  |   28   ||    9    |
| grp_access_fu_110 |  p10 |   2  |   0  |    0   ||    9    |
|  tmp_V_16_reg_164 |  p0  |   2  |  16  |   32   ||    9    |
|  tmp_V_15_reg_177 |  p0  |   2  |  16  |   32   ||    9    |
|  tmp_V_14_reg_190 |  p0  |   2  |  16  |   32   ||    9    |
|  tmp_V_13_reg_203 |  p0  |   2  |  16  |   32   ||    9    |
|   tmp_V_reg_216   |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   308  ||  9.4355 ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   105  |   229  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   117  |
|  Register |    -   |    -   |   301  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    9   |   406  |   346  |
+-----------+--------+--------+--------+--------+
