
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000715                       # Number of seconds simulated
sim_ticks                                   714590256                       # Number of ticks simulated
final_tick                                  714590256                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  66397                       # Simulator instruction rate (inst/s)
host_op_rate                                   153423                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              176355571                       # Simulator tick rate (ticks/s)
host_mem_usage                                 692136                       # Number of bytes of host memory used
host_seconds                                     4.05                       # Real time elapsed on the host
sim_insts                                      269038                       # Number of instructions simulated
sim_ops                                        621667                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           376                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    714590256                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            48128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           117056                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              165184                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        48128                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          48128                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks         5696                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5696                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst               752                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              1829                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2581                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks             89                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  89                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst            67350485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           163808559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              231159043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst       67350485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          67350485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks          7971001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               7971001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks          7971001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst           67350485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          163808559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             239130045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         2581                       # Number of read requests accepted
system.mem_ctrl.avgNetLat                        0.00                       # Average network latency to DRAM controller
system.mem_ctrl.writeReqs                          89                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2581                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        89                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  164736                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      448                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4096                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   165184                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5696                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                113                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                157                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                256                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                232                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                187                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                214                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                191                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                177                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                243                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                168                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               126                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                64                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               148                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               164                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                97                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 11                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  9                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  3                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 6                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                15                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 9                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                10                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      145256696                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2581                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    89                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1563                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      633                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      258                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      108                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        9                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          380                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     444.294737                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    274.399502                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    381.128774                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            86     22.63%     22.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           88     23.16%     45.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           38     10.00%     55.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           24      6.32%     62.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           19      5.00%     67.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           13      3.42%     70.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           17      4.47%     75.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      2.37%     77.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           86     22.63%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           380                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      636.750000                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     182.549634                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1108.435045                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127              3     75.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2176-2303            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 4    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                      32487010                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 80749510                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    12870000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      12621.22                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31371.22                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        230.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          5.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     231.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       7.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.85                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.80                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.04                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.10                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.76                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2209                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       49                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  85.82                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 55.06                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       54403.26                       # Average gap between requests
system.mem_ctrl.pageHitRate                     84.79                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1378020                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    732435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10902780                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                   62640                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          12292800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              19395960                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                346560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         46018380                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          4468320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         134064000                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               229661895                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             321.389179                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             112563344                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        162392                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        5206000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     558599256                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     11638578                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       38059264                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    100924766                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1335180                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    709665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  7475580                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                  271440                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          12907440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              25528020                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                448320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         35025360                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          8665920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         134487540                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               226854465                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             317.460457                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime              99805652                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        495232                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        5472000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     558063256                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     22563200                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       51175148                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     76821420                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    714590256                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   71528                       # Number of BP lookups
system.cpu.branchPred.condPredicted             71528                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3549                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                61524                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1176                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                334                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           61524                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              26172                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            35352                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1906                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    714590256                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 6016                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    714590256                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    714590256                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       714590256                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1900507                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             110658                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         347350                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       71528                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              27348                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1726250                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    7272                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           463                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     28324                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1618                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1841053                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.418603                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.698316                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1725183     93.71%     93.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3921      0.21%     93.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2906      0.16%     94.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2533      0.14%     94.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    19840      1.08%     95.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2559      0.14%     95.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2705      0.15%     95.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     6294      0.34%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    75112      4.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1841053                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.037636                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.182767                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    87081                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1648941                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     72849                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 28546                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3636                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 747057                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3636                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    98998                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1518527                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3144                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     82656                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                134092                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 736232                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 18687                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  56092                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  15405                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  45648                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              957205                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               2000999                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1227216                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             12083                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                820897                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   136084                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 49                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             52                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    198979                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               107186                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               26816                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              6280                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1029                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     719542                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  48                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    852483                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               420                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           97731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       148181                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             21                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1841053                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.463041                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.316922                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1555469     84.49%     84.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               89502      4.86%     89.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               50116      2.72%     92.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               31392      1.71%     93.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               63604      3.45%     97.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               18139      0.99%     98.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               15308      0.83%     99.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                8570      0.47%     99.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                8953      0.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1841053                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    5802     14.01%     14.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     14.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     14.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    25      0.06%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     14.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  35307     85.23%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   263      0.63%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                12      0.03%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               16      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6982      0.82%      0.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                506491     59.41%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 7197      0.84%     61.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 32627      3.83%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3057      0.36%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               269964     31.67%     96.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               24304      2.85%     99.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1509      0.18%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            352      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 852483                       # Type of FU issued
system.cpu.iq.rate                           0.448556                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       41425                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.048593                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            3577767                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            807010                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       671281                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10093                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10392                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4433                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 881877                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5049                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            25752                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14971                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          117                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6555                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        167765                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3636                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  793874                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 18710                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              719590                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1619                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                107186                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                26816                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 44                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   5494                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  9263                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             91                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            719                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         3566                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 4285                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                847644                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                270128                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4835                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       294297                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    60717                       # Number of branches executed
system.cpu.iew.exec_stores                      24169                       # Number of stores executed
system.cpu.iew.exec_rate                     0.446009                       # Inst execution rate
system.cpu.iew.wb_sent                         676656                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        675714                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    533018                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1075332                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.355544                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.495678                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           97819                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3574                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1825973                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.340458                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.392395                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1659136     90.86%     90.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        67625      3.70%     94.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8771      0.48%     95.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        27390      1.50%     96.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5931      0.32%     96.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         7324      0.40%     97.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1676      0.09%     97.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1030      0.06%     97.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        47090      2.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1825973                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               269038                       # Number of instructions committed
system.cpu.commit.committedOps                 621667                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         112444                       # Number of memory references committed
system.cpu.commit.loads                         92183                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      57243                       # Number of branches committed
system.cpu.commit.fp_insts                       2964                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    614308                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  583                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5662      0.91%      0.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           462023     74.32%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            7012      1.13%     76.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            32602      5.24%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1924      0.31%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           91515     14.72%     96.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          19925      3.21%     99.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          668      0.11%     99.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.05%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            621667                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 47090                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2498369                       # The number of ROB reads
system.cpu.rob.rob_writes                     1454383                       # The number of ROB writes
system.cpu.timesIdled                             469                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           59454                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      269038                       # Number of Instructions Simulated
system.cpu.committedOps                        621667                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               7.064084                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.064084                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.141561                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.141561                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1456395                       # number of integer regfile reads
system.cpu.int_regfile_writes                  658471                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6752                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3698                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    437072                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   217321                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  424469                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    714590256                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1853                       # number of replacements
system.cpu.dcache.tags.tagsinuse           251.837299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               76688                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2109                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.362257                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          36666768                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   251.837299                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.983739                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983739                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            666605                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           666605                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    714590256                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        57214                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           57214                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        19474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          19474                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         76688                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            76688                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        76688                       # number of overall hits
system.cpu.dcache.overall_hits::total           76688                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         5598                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5598                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          776                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          776                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         6374                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6374                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         6374                       # number of overall misses
system.cpu.dcache.overall_misses::total          6374                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    282435032                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    282435032                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     50773536                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     50773536                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    333208568                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    333208568                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    333208568                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    333208568                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        62812                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        62812                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        20250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        20250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        83062                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        83062                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        83062                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        83062                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.089123                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.089123                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.038321                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038321                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.076738                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.076738                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.076738                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.076738                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50452.846016                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50452.846016                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 65429.814433                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65429.814433                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 52276.210857                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52276.210857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 52276.210857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52276.210857                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1491372                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             13694                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   108.906967                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          699                       # number of writebacks
system.cpu.dcache.writebacks::total               699                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         4259                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4259                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4265                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4265                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4265                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4265                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1339                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1339                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          770                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          770                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2109                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2109                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2109                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2109                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data        13558                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total        13558                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data           11                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           11                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data        13569                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        13569                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     74170136                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     74170136                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     49439112                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     49439112                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    123609248                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    123609248                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    123609248                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    123609248                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   2263988120                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   2263988120                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   2263988120                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   2263988120                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.021318                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021318                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.038025                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038025                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.025391                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025391                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.025391                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025391                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55392.185213                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55392.185213                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 64206.638961                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64206.638961                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58610.359412                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58610.359412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58610.359412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58610.359412                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 166985.404927                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 166985.404927                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 166850.034638                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 166850.034638                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    714590256                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               257                       # number of replacements
system.cpu.icache.tags.tagsinuse           494.608300                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               27259                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               765                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.632680                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   494.608300                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.966032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.966032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          508                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            227357                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           227357                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    714590256                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        27259                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           27259                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         27259                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            27259                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        27259                       # number of overall hits
system.cpu.icache.overall_hits::total           27259                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1065                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1065                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1065                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1065                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1065                       # number of overall misses
system.cpu.icache.overall_misses::total          1065                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     65423247                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65423247                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     65423247                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65423247                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     65423247                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65423247                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        28324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        28324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        28324                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        28324                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        28324                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        28324                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.037601                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037601                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.037601                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037601                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.037601                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037601                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 61430.278873                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61430.278873                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 61430.278873                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61430.278873                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 61430.278873                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61430.278873                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1018                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   254.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          300                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          300                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          300                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          300                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          300                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          300                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          765                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          765                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          765                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          765                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          765                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          765                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     50281351                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50281351                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     50281351                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50281351                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     50281351                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50281351                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.027009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.027009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.027009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.027009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.027009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.027009                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 65727.256209                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65727.256209                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 65727.256209                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65727.256209                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 65727.256209                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65727.256209                       # average overall mshr miss latency
system.fpga.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga.clk_domain.clock                     6667                       # Clock period in ticks
system.fpga.dtb.walker.pwrStateResidencyTicks::UNDEFINED    714590256                       # Cumulative time (in ticks) in various power states
system.fpga.itb.walker.pwrStateResidencyTicks::UNDEFINED    714590256                       # Cumulative time (in ticks) in various power states
system.fpga.pwrStateResidencyTicks::ON      714590256                       # Cumulative time (in ticks) in various power states
system.fpga.numCycles                           42200                       # number of cpu cycles simulated
system.fpga.numWorkItemsStarted                     0                       # number of work items this cpu started
system.fpga.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.l2bus.snoop_filter.tot_requests          10086                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         3381                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests         3769                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              310                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          310                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    714590256                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                18657                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               20759                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                  11                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                 11                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           788                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1889                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                771                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               771                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2103                       # Transaction distribution
system.l2bus.pkt_count_system.fpga.dcache_port::system.l2cache.cpu_side         6190                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.fpga.dcache_port::total         6190                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1787                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.icache.mem_side::total         1787                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.fpga.control_port        27131                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         6071                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::total        33202                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   41179                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.fpga.dcache_port::system.l2cache.cpu_side         4352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.fpga.dcache_port::total         4352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        48960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::total        48960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.fpga.control_port       108520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       179712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::total       288232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   341544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              4581                       # Total snoops (count)
system.l2bus.snoopTraffic                       21752                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              35665                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.121408                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.326605                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    31335     87.86%     87.86% # Request fanout histogram
system.l2bus.snoop_fanout::1                     4330     12.14%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                35665                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             12696240                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.reqLayer1.occupancy              5282390                       # Layer occupancy (ticks)
system.l2bus.reqLayer1.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4790650                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.7                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              863295                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer2.occupancy            15071048                       # Layer occupancy (ticks)
system.l2bus.respLayer2.utilization               2.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    714590256                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                  567                       # number of replacements
system.l2cache.tags.tagsinuse             1896.885637                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   3385                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2585                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.309478                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks     3.267277                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst   411.876751                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  1481.741610                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.001595                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.201112                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.723507                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.926214                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2018                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2018                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.985352                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                51113                       # Number of tag accesses
system.l2cache.tags.data_accesses               51113                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    714590256                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadReq_hits::fpga.data           1088                       # number of ReadReq hits
system.l2cache.ReadReq_hits::total               1088                       # number of ReadReq hits
system.l2cache.WritebackDirty_hits::writebacks          699                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          699                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            29                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               29                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          251                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          264                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               13                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              280                       # number of demand (read+write) hits
system.l2cache.demand_hits::fpga.data            1088                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1381                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              13                       # number of overall hits
system.l2cache.overall_hits::cpu.data             280                       # number of overall hits
system.l2cache.overall_hits::fpga.data           1088                       # number of overall hits
system.l2cache.overall_hits::total               1381                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          742                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            742                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          752                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1087                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1839                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            752                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           1829                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2581                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           752                       # number of overall misses
system.l2cache.overall_misses::cpu.data          1829                       # number of overall misses
system.l2cache.overall_misses::total             2581                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     47928344                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     47928344                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     48773216                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     70311248                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    119084464                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     48773216                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    118239592                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    167012808                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     48773216                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    118239592                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    167012808                       # number of overall miss cycles
system.l2cache.ReadReq_accesses::fpga.data         1088                       # number of ReadReq accesses(hits+misses)
system.l2cache.ReadReq_accesses::total           1088                       # number of ReadReq accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::writebacks          699                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          699                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data          771                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          771                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          765                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         1338                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2103                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          765                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         2109                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::fpga.data         1088                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3962                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          765                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         2109                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::fpga.data         1088                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3962                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.962387                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.962387                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.983007                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.812407                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.874465                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.983007                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.867236                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.651439                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.983007                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.867236                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.651439                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 64593.455526                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 64593.455526                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst        64858                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 64683.760810                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 64755.010332                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst        64858                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 64647.125205                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 64708.565672                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst        64858                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 64647.125205                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 64708.565672                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks              89                       # number of writebacks
system.l2cache.writebacks::total                   89                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks           96                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           96                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          742                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          742                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          752                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1087                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1839                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          752                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         1829                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2581                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          752                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         1829                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2581                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     44580440                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     44580440                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     45380192                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     65406704                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    110786896                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     45380192                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    109987144                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    155367336                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     45380192                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    109987144                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    155367336                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.962387                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.962387                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.983007                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.812407                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.874465                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.983007                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.867236                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.651439                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.983007                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.867236                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.651439                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60081.455526                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60081.455526                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst        60346                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 60171.760810                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60243.010332                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst        60346                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 60135.125205                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60196.565672                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst        60346                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 60135.125205                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60196.565672                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2934                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    714590256                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1839                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           89                       # Transaction distribution
system.membus.trans_dist::CleanEvict              264                       # Transaction distribution
system.membus.trans_dist::ReadExReq               742                       # Transaction distribution
system.membus.trans_dist::ReadExResp              742                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1839                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         5515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       170880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       170880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  170880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2581                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2581    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2581                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1237040                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            5587058                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
