Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 390344320de94caa909290ca49060c5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Computer_tp_behav xil_defaultlib.Computer_tp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 3 for port comm_bus [K:/Users/mohammed/Desktop/8_bit_computer_v02/8_bit_computer_v01.srcs/sources_1/new/Computer.v:267]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 3 for port comm_bus [K:/Users/mohammed/Desktop/8_bit_computer_v02/8_bit_computer_v01.srcs/sources_1/new/Computer.v:293]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_generation
Compiling module xil_defaultlib.Secounce_Counter
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.CommonBus
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.Interrupt
Compiling module xil_defaultlib.OUTPR
Compiling module xil_defaultlib.INPR
Compiling module xil_defaultlib.Computer
Compiling module xil_defaultlib.Computer_tp
Compiling module xil_defaultlib.glbl
Built simulation snapshot Computer_tp_behav
