{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1362731196656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1362731196657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 00:26:36 2013 " "Processing started: Fri Mar 08 00:26:36 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1362731196657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1362731196657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 141L -c 141L --convert_bdf_to_verilog=//psf/Home/Documents/cse141L/processor_3.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off 141L -c 141L --convert_bdf_to_verilog=//psf/Home/Documents/cse141L/processor_3.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1362731196657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processor_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor_3 " "Found entity 1: processor_3" {  } { { "processor_3.bdf" "" { Schematic "//psf/Home/Documents/cse141L/processor_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362731196941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362731196941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1362731196957 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "mux2 inst7 " "Block or symbol \"mux2\" of instance \"inst7\" overlaps another block or symbol" {  } { { "processor_3.bdf" "" { Schematic "//psf/Home/Documents/cse141L/processor_3.bdf" { { 200 1992 2184 296 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1 1362731196957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Verilog File 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Create Verilog File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1362731196972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 00:26:36 2013 " "Processing ended: Fri Mar 08 00:26:36 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1362731196972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1362731196972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1362731196972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1362731196972 ""}
