ISim log file
Running: C:\Users\Jingning Zhang\Documents\GitHub\EC413Project\MulticycleCPU\Datapath_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 35.  For instance uut/selectinstruction/, width 32 of formal port Out is not equal to width 1 of actual signal InsSrc.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 35.  For instance uut/IF/, width 32 of formal port PC is not equal to width 1 of actual signal InsSrc.
WARNING:  For instance uut/ID/, width 1 of formal port IRWrite is not equal to width 32 of actual constant.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 48.  For instance uut/selectwhichregistertowrite/, width 5 of formal port Out is not equal to width 1 of actual signal RegBeingWritten.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 49.  For instance uut/RF/, width 32 of formal port write_data is not equal to width 1 of actual variable write_data_reg. 
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 51.  For instance uut/RF/, width 5 of formal port write_address is not equal to width 1 of actual signal RegbeingWritten.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 82.  For instance uut/pcsrc/, width 32 of formal port In0 is not equal to width 1 of actual signal IncrementPC.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 50.  For instance uut/MEM/, width 32 of formal port WriteData is not equal to width 1 of actual variable WriteData_mem. 
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath_tb.v" Line 37.  For instance Datapath_tb/uut/, width 2 of formal port PCSrc is not equal to width 1 of actual variable PCSrc. 
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 35.  For instance uut/selectinstruction/, width 32 of formal port Out is not equal to width 1 of actual signal InsSrc.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 35.  For instance uut/IF/, width 32 of formal port PC is not equal to width 1 of actual signal InsSrc.
WARNING:  For instance uut/ID/, width 1 of formal port IRWrite is not equal to width 32 of actual constant.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 48.  For instance uut/selectwhichregistertowrite/, width 5 of formal port Out is not equal to width 1 of actual signal RegBeingWritten.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 49.  For instance uut/RF/, width 32 of formal port write_data is not equal to width 1 of actual variable write_data_reg. 
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 51.  For instance uut/RF/, width 5 of formal port write_address is not equal to width 1 of actual signal RegbeingWritten.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 82.  For instance uut/pcsrc/, width 32 of formal port In0 is not equal to width 1 of actual signal IncrementPC.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 50.  For instance uut/MEM/, width 32 of formal port WriteData is not equal to width 1 of actual variable WriteData_mem. 
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath_tb.v" Line 37.  For instance Datapath_tb/uut/, width 2 of formal port PCSrc is not equal to width 1 of actual variable PCSrc. 
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 40.  For instance uut/selectinstruction/, width 32 of formal port Out is not equal to width 1 of actual signal InsSrc.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 40.  For instance uut/IF/, width 32 of formal port PC is not equal to width 1 of actual signal InsSrc.
WARNING:  For instance uut/ID/, width 1 of formal port IRWrite is not equal to width 32 of actual constant.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 53.  For instance uut/selectwhichregistertowrite/, width 5 of formal port Out is not equal to width 1 of actual signal RegBeingWritten.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 54.  For instance uut/RF/, width 32 of formal port write_data is not equal to width 1 of actual variable write_data_reg. 
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 56.  For instance uut/RF/, width 5 of formal port write_address is not equal to width 1 of actual signal RegbeingWritten.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 87.  For instance uut/pcsrc/, width 32 of formal port In0 is not equal to width 1 of actual signal IncrementPC.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 55.  For instance uut/MEM/, width 32 of formal port WriteData is not equal to width 1 of actual variable WriteData_mem. 
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath_tb.v" Line 37.  For instance Datapath_tb/uut/, width 2 of formal port PCSrc is not equal to width 1 of actual variable PCSrc. 
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 40.  For instance uut/selectinstruction/, width 32 of formal port Out is not equal to width 1 of actual signal InsSrc.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 40.  For instance uut/IF/, width 32 of formal port PC is not equal to width 1 of actual signal InsSrc.
WARNING:  For instance uut/ID/, width 1 of formal port IRWrite is not equal to width 32 of actual constant.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 53.  For instance uut/selectwhichregistertowrite/, width 5 of formal port Out is not equal to width 1 of actual signal RegBeingWritten.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 54.  For instance uut/RF/, width 32 of formal port write_data is not equal to width 1 of actual variable write_data_reg. 
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 56.  For instance uut/RF/, width 5 of formal port write_address is not equal to width 1 of actual signal RegbeingWritten.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 87.  For instance uut/pcsrc/, width 32 of formal port In0 is not equal to width 1 of actual signal IncrementPC.
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 55.  For instance uut/MEM/, width 32 of formal port WriteData is not equal to width 1 of actual variable WriteData_mem. 
WARNING: File "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath_tb.v" Line 37.  For instance Datapath_tb/uut/, width 2 of formal port PCSrc is not equal to width 1 of actual variable PCSrc. 
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
