Loading plugins phase: Elapsed time ==> 1s.525ms
Initializing data phase: Elapsed time ==> 16s.083ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Emmily\!Spring2015\CarLab\TickReading.BundleComparator\TickReading.BundleComparator\TickReading.Bundle01\TickReading.cydsn\TickReading.cyprj -d CY8C3866AXI-040 -s C:\Users\Emmily\!Spring2015\CarLab\TickReading.BundleComparator\TickReading.BundleComparator\TickReading.Bundle01\TickReading.cydsn\Generated_Source\PSoC3 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "Side_Rangefinder_Comparator.Vplus" on TopDesign is unconnected.
 * C:\Users\Emmily\!Spring2015\CarLab\TickReading.BundleComparator\TickReading.BundleComparator\TickReading.Bundle01\TickReading.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2296)
 * C:\Users\Emmily\!Spring2015\CarLab\TickReading.BundleComparator\TickReading.BundleComparator\TickReading.Bundle01\TickReading.cydsn\TopDesign\TopDesign.cysch (Shape_1104.4)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 7s.315ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.407ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  TickReading.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Emmily\!Spring2015\CarLab\TickReading.BundleComparator\TickReading.BundleComparator\TickReading.Bundle01\TickReading.cydsn\TickReading.cyprj -dcpsoc3 TickReading.v -verilog
======================================================================

======================================================================
Compiling:  TickReading.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Emmily\!Spring2015\CarLab\TickReading.BundleComparator\TickReading.BundleComparator\TickReading.Bundle01\TickReading.cydsn\TickReading.cyprj -dcpsoc3 TickReading.v -verilog
======================================================================

======================================================================
Compiling:  TickReading.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Emmily\!Spring2015\CarLab\TickReading.BundleComparator\TickReading.BundleComparator\TickReading.Bundle01\TickReading.cydsn\TickReading.cyprj -dcpsoc3 -verilog TickReading.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed May 06 20:00:22 2015


======================================================================
Compiling:  TickReading.v
Program  :   vpp
Options  :    -yv2 -q10 TickReading.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed May 06 20:00:22 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_20\B_Counter_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'TickReading.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v (line 684, col 42):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v (line 704, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  TickReading.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Emmily\!Spring2015\CarLab\TickReading.BundleComparator\TickReading.BundleComparator\TickReading.Bundle01\TickReading.cydsn\TickReading.cyprj -dcpsoc3 -verilog TickReading.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed May 06 20:00:24 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Emmily\!Spring2015\CarLab\TickReading.BundleComparator\TickReading.BundleComparator\TickReading.Bundle01\TickReading.cydsn\codegentemp\TickReading.ctl'.
Linking 'C:\Users\Emmily\!Spring2015\CarLab\TickReading.BundleComparator\TickReading.BundleComparator\TickReading.Bundle01\TickReading.cydsn\codegentemp\TickReading.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_20\B_Counter_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  TickReading.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Emmily\!Spring2015\CarLab\TickReading.BundleComparator\TickReading.BundleComparator\TickReading.Bundle01\TickReading.cydsn\TickReading.cyprj -dcpsoc3 -verilog TickReading.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed May 06 20:00:28 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Emmily\!Spring2015\CarLab\TickReading.BundleComparator\TickReading.BundleComparator\TickReading.Bundle01\TickReading.cydsn\codegentemp\TickReading.ctl'.
Linking 'C:\Users\Emmily\!Spring2015\CarLab\TickReading.BundleComparator\TickReading.BundleComparator\TickReading.Bundle01\TickReading.cydsn\codegentemp\TickReading.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_20\B_Counter_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM:Net_101\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	Net_1157
	Net_1158
	\PWM:PWMUDB:MODULE_1:b_31\
	\PWM:PWMUDB:MODULE_1:b_30\
	\PWM:PWMUDB:MODULE_1:b_29\
	\PWM:PWMUDB:MODULE_1:b_28\
	\PWM:PWMUDB:MODULE_1:b_27\
	\PWM:PWMUDB:MODULE_1:b_26\
	\PWM:PWMUDB:MODULE_1:b_25\
	\PWM:PWMUDB:MODULE_1:b_24\
	\PWM:PWMUDB:MODULE_1:b_23\
	\PWM:PWMUDB:MODULE_1:b_22\
	\PWM:PWMUDB:MODULE_1:b_21\
	\PWM:PWMUDB:MODULE_1:b_20\
	\PWM:PWMUDB:MODULE_1:b_19\
	\PWM:PWMUDB:MODULE_1:b_18\
	\PWM:PWMUDB:MODULE_1:b_17\
	\PWM:PWMUDB:MODULE_1:b_16\
	\PWM:PWMUDB:MODULE_1:b_15\
	\PWM:PWMUDB:MODULE_1:b_14\
	\PWM:PWMUDB:MODULE_1:b_13\
	\PWM:PWMUDB:MODULE_1:b_12\
	\PWM:PWMUDB:MODULE_1:b_11\
	\PWM:PWMUDB:MODULE_1:b_10\
	\PWM:PWMUDB:MODULE_1:b_9\
	\PWM:PWMUDB:MODULE_1:b_8\
	\PWM:PWMUDB:MODULE_1:b_7\
	\PWM:PWMUDB:MODULE_1:b_6\
	\PWM:PWMUDB:MODULE_1:b_5\
	\PWM:PWMUDB:MODULE_1:b_4\
	\PWM:PWMUDB:MODULE_1:b_3\
	\PWM:PWMUDB:MODULE_1:b_2\
	\PWM:PWMUDB:MODULE_1:b_1\
	\PWM:PWMUDB:MODULE_1:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1159
	Net_1156
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\
	\Hall_Counter:Net_82\
	\Hall_Counter:Net_95\
	\Hall_Counter:Net_91\
	\Hall_Counter:Net_102\
	\Hall_Counter:CounterUDB:ctrl_cmod_2\
	\Hall_Counter:CounterUDB:ctrl_cmod_1\
	\Hall_Counter:CounterUDB:ctrl_cmod_0\
	Net_723
	Net_1832
	\Lines_Per_Frame_Counter:Net_82\
	\Lines_Per_Frame_Counter:Net_95\
	\Lines_Per_Frame_Counter:Net_91\
	\Lines_Per_Frame_Counter:Net_102\
	\Lines_Per_Frame_Counter:CounterUDB:ctrl_cmod_2\
	\Lines_Per_Frame_Counter:CounterUDB:ctrl_cmod_1\
	\Lines_Per_Frame_Counter:CounterUDB:ctrl_cmod_0\
	\Line_Timer:Net_260\
	Net_1822
	\Line_Timer:Net_53\
	\Line_Timer:TimerUDB:ctrl_ten\
	\Line_Timer:TimerUDB:ctrl_tmode_1\
	\Line_Timer:TimerUDB:ctrl_tmode_0\
	Net_1821
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_1\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_1\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_0\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_0\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_1\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_1\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lti_0\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gti_0\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_0\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_0\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xneq\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlt\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlte\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgt\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgte\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:lt\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:gt\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:gte\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:lte\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:neq\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_1\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_0\
	\Line_Timer:TimerUDB:zeros_3\
	\Line_Timer:TimerUDB:zeros_2\
	\Line_Timer:Net_102\
	\Line_Timer:Net_266\
	\PWM_Steering:Net_101\
	\PWM_Steering:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Steering:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Steering:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Steering:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Steering:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Steering:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Steering:PWMUDB:capt_rising\
	\PWM_Steering:PWMUDB:capt_falling\
	\PWM_Steering:PWMUDB:trig_rise\
	\PWM_Steering:PWMUDB:trig_fall\
	\PWM_Steering:PWMUDB:sc_kill\
	\PWM_Steering:PWMUDB:km_run\
	\PWM_Steering:PWMUDB:min_kill\
	\PWM_Steering:PWMUDB:km_tc\
	\PWM_Steering:PWMUDB:db_tc\
	\PWM_Steering:PWMUDB:dith_sel\
	\PWM_Steering:PWMUDB:compare2\
	Net_1901
	Net_1902
	\PWM_Steering:PWMUDB:MODULE_4:b_31\
	\PWM_Steering:PWMUDB:MODULE_4:b_30\
	\PWM_Steering:PWMUDB:MODULE_4:b_29\
	\PWM_Steering:PWMUDB:MODULE_4:b_28\
	\PWM_Steering:PWMUDB:MODULE_4:b_27\
	\PWM_Steering:PWMUDB:MODULE_4:b_26\
	\PWM_Steering:PWMUDB:MODULE_4:b_25\
	\PWM_Steering:PWMUDB:MODULE_4:b_24\
	\PWM_Steering:PWMUDB:MODULE_4:b_23\
	\PWM_Steering:PWMUDB:MODULE_4:b_22\
	\PWM_Steering:PWMUDB:MODULE_4:b_21\
	\PWM_Steering:PWMUDB:MODULE_4:b_20\
	\PWM_Steering:PWMUDB:MODULE_4:b_19\
	\PWM_Steering:PWMUDB:MODULE_4:b_18\
	\PWM_Steering:PWMUDB:MODULE_4:b_17\
	\PWM_Steering:PWMUDB:MODULE_4:b_16\
	\PWM_Steering:PWMUDB:MODULE_4:b_15\
	\PWM_Steering:PWMUDB:MODULE_4:b_14\
	\PWM_Steering:PWMUDB:MODULE_4:b_13\
	\PWM_Steering:PWMUDB:MODULE_4:b_12\
	\PWM_Steering:PWMUDB:MODULE_4:b_11\
	\PWM_Steering:PWMUDB:MODULE_4:b_10\
	\PWM_Steering:PWMUDB:MODULE_4:b_9\
	\PWM_Steering:PWMUDB:MODULE_4:b_8\
	\PWM_Steering:PWMUDB:MODULE_4:b_7\
	\PWM_Steering:PWMUDB:MODULE_4:b_6\
	\PWM_Steering:PWMUDB:MODULE_4:b_5\
	\PWM_Steering:PWMUDB:MODULE_4:b_4\
	\PWM_Steering:PWMUDB:MODULE_4:b_3\
	\PWM_Steering:PWMUDB:MODULE_4:b_2\
	\PWM_Steering:PWMUDB:MODULE_4:b_1\
	\PWM_Steering:PWMUDB:MODULE_4:b_0\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_31\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_30\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_29\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_28\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_27\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_26\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_25\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_24\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_31\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_30\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_29\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_28\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_27\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_26\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_25\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_24\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_23\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_22\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_21\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_20\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_19\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_18\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_17\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_16\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_15\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_14\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_13\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_12\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_11\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_10\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_9\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_8\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_7\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_6\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_5\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_4\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_3\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_2\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_1\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_0\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_31\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_30\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_29\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_28\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_27\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_26\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_25\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_24\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_23\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_22\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_21\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_20\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_19\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_18\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_17\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_16\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_15\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_14\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_13\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_12\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_11\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_10\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_9\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_8\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_7\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_6\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_5\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_4\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_3\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_2\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1903
	Net_1900
	\PWM_Steering:Net_113\
	\PWM_Steering:Net_107\
	\PWM_Steering:Net_114\
	Net_2093
	Net_2094
	Net_2096
	Net_2097
	Net_2098
	Net_2099
	Net_2211
	\Wait_Counter:Net_89\
	\Wait_Counter:Net_95\
	\Wait_Counter:Net_102\
	\I2C_Pressure:Net_767\
	Net_2231
	\I2C_Pressure:Net_847\
	Net_2232
	\I2C_Pressure:Net_875\
	Net_2255
	\Altimeter_Counter:Net_89\
	\Altimeter_Counter:Net_95\
	\Altimeter_Counter:Net_102\
	\ADC_Side_Rangefinder:Net_481\
	\ADC_Side_Rangefinder:Net_482\

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_2\

Deleted 338 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Hall_To_PSOC_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing one to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM:PWMUDB:hwCapture\ to zero
Aliasing \PWM:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM:PWMUDB:cmp2\ to zero
Aliasing \PWM:PWMUDB:pwm1_i\ to zero
Aliasing \PWM:PWMUDB:pwm2_i\ to zero
Aliasing \PWM:PWMUDB:status_6\ to zero
Aliasing \PWM:PWMUDB:status_4\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:reset\ to zero
Aliasing \PWM:PWMUDB:cs_addr_2\ to \PWM:PWMUDB:status_2\
Aliasing \PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Hall_Counter:Net_89\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Hall_Counter:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Hall_Counter:CounterUDB:ctrl_capmode_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_630 to zero
Aliasing tmpOE__Input_LED_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_2046 to zero
Aliasing tmpOE__Vertical_Sync_Frame_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Lines_Per_Frame_Counter:Net_89\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Lines_Per_Frame_Counter:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Lines_Per_Frame_Counter:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Lines_Per_Frame_Counter:CounterUDB:capt_rising\ to zero
Aliasing \Line_Timer:TimerUDB:ctrl_cmode_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Line_Timer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Line_Timer:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Line_Timer:TimerUDB:sIntCapCount:MODIN4_1\ to \Line_Timer:TimerUDB:sIntCapCount:MODIN2_1\
Aliasing \Line_Timer:TimerUDB:sIntCapCount:MODIN4_0\ to \Line_Timer:TimerUDB:sIntCapCount:MODIN2_0\
Aliasing \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Line_Timer:TimerUDB:status_6\ to zero
Aliasing \Line_Timer:TimerUDB:status_5\ to zero
Aliasing \Line_Timer:TimerUDB:status_4\ to zero
Aliasing \Line_Timer:TimerUDB:status_0\ to \Line_Timer:TimerUDB:tc_i\
Aliasing tmpOE__Steering_Output_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Horizontal_Sync_Line_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Composite_Video_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Camera_Threshold:Net_83\ to zero
Aliasing \Camera_Threshold:Net_81\ to zero
Aliasing \Camera_Threshold:Net_82\ to zero
Aliasing \PWM_Steering:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Steering:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Steering:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Steering:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Steering:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Steering:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Steering:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Steering:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Steering:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Steering:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Steering:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Steering:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Steering:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Steering:PWMUDB:cmp2\ to zero
Aliasing \PWM_Steering:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Steering:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Steering:PWMUDB:status_6\ to zero
Aliasing \PWM_Steering:PWMUDB:status_4\ to zero
Aliasing \PWM_Steering:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Steering:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Steering:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Steering:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Steering:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Steering:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Steering:PWMUDB:reset\ to zero
Aliasing \PWM_Steering:PWMUDB:cs_addr_2\ to \PWM_Steering:PWMUDB:status_2\
Aliasing \PWM_Steering:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__elevator_test_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__elevator_input_2_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__drive_output_2_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__drive_output_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__elevator_input_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Elevator_Threshold:Net_83\ to zero
Aliasing \Elevator_Threshold:Net_81\ to zero
Aliasing \Elevator_Threshold:Net_82\ to zero
Aliasing \Drive_Control_Reg:clk\ to zero
Aliasing \Drive_Control_Reg:rst\ to zero
Aliasing \Wait_Counter:Net_82\ to zero
Aliasing \Wait_Counter:Net_91\ to zero
Aliasing \Wall_Threshold:Net_83\ to zero
Aliasing \Wall_Threshold:Net_81\ to zero
Aliasing \Wall_Threshold:Net_82\ to zero
Aliasing \I2C_Pressure:Net_747\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \I2C_Pressure:Net_748\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pressure_SCL_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pressure_SDA_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Altimeter_Counter:Net_82\ to zero
Aliasing \Altimeter_Counter:Net_91\ to zero
Aliasing tmpOE__Pixy_Input_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__side_rangefinder_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_Side_Rangefinder:soc\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_Side_Rangefinder:Net_7\ to zero
Aliasing \ADC_Side_Rangefinder:Net_8\ to zero
Aliasing \PWM:PWMUDB:tc_reg_i\\D\ to \PWM:PWMUDB:status_2\
Aliasing \PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM:PWMUDB:prevCompare1\\D\ to \PWM:PWMUDB:pwm_temp\
Aliasing \Hall_Counter:CounterUDB:cmp_out_reg_i\\D\ to \Hall_Counter:CounterUDB:prevCompare\\D\
Aliasing \Lines_Per_Frame_Counter:CounterUDB:prevCapture\\D\ to zero
Aliasing \Lines_Per_Frame_Counter:CounterUDB:cmp_out_reg_i\\D\ to \Lines_Per_Frame_Counter:CounterUDB:prevCompare\\D\
Aliasing \Line_Timer:TimerUDB:hwEnable_reg\\D\ to \Line_Timer:TimerUDB:run_mode\
Aliasing \PWM_Steering:PWMUDB:tc_reg_i\\D\ to \PWM_Steering:PWMUDB:status_2\
Aliasing \PWM_Steering:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Steering:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Steering:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Steering:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Steering:PWMUDB:prevCompare1\\D\ to \PWM_Steering:PWMUDB:pwm_temp\
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[2] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[3] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[4] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[5] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[6] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[7] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire tmpOE__Hall_To_PSOC_net_0[26] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire one[33] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Rhs of wire \PWM:PWMUDB:ctrl_enable\[44] = \PWM:PWMUDB:control_7\[45]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[59] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[60] = \PWM:PWMUDB:ctrl_enable\[44]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[64] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[66] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[67] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[68] = \PWM:PWMUDB:runmode_enable\[65]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[72] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[73] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[75] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[76] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[79] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[83] = \PWM:PWMUDB:MODULE_1:g2:a0:s_1\[369]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[85] = \PWM:PWMUDB:MODULE_1:g2:a0:s_0\[370]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[86] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[87] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[88] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[89] = zero[8]
Removing Rhs of wire \PWM:PWMUDB:compare1\[91] = \PWM:PWMUDB:cmp1_less\[92]
Removing Lhs of wire \PWM:PWMUDB:cmp2\[96] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[97] = \PWM:PWMUDB:cmp1\[95]
Removing Rhs of wire \PWM:Net_96\[100] = \PWM:PWMUDB:pwm_reg_i\[99]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[101] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[102] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:status_6\[107] = zero[8]
Removing Rhs of wire \PWM:PWMUDB:status_0\[108] = \PWM:PWMUDB:cmp1_status_reg\[109]
Removing Rhs of wire \PWM:PWMUDB:status_1\[110] = \PWM:PWMUDB:cmp2_status_reg\[111]
Removing Lhs of wire \PWM:PWMUDB:status_2\[112] = \PWM:PWMUDB:tc_i\[36]
Removing Rhs of wire \PWM:PWMUDB:status_3\[113] = \PWM:PWMUDB:fifo_full\[114]
Removing Lhs of wire \PWM:PWMUDB:status_4\[115] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status\[119] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[120] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[121] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[122] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[123] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[124] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[125] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:reset\[127] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[130] = \PWM:PWMUDB:tc_i\[36]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[131] = \PWM:PWMUDB:runmode_enable\[65]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[132] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_23\[251] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_22\[252] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_21\[253] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_20\[254] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_19\[255] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_18\[256] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_17\[257] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_16\[258] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_15\[259] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_14\[260] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_13\[261] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_12\[262] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_11\[263] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_10\[264] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_9\[265] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_8\[266] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_7\[267] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_6\[268] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_5\[269] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_4\[270] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_3\[271] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_2\[272] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_1\[273] = \PWM:PWMUDB:MODIN1_1\[274]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_1\[274] = \PWM:PWMUDB:dith_count_1\[82]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_0\[275] = \PWM:PWMUDB:MODIN1_0\[276]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_0\[276] = \PWM:PWMUDB:dith_count_0\[84]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[408] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[409] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Rhs of wire Net_2071[410] = \PWM:Net_96\[100]
Removing Rhs of wire Net_1074[416] = \Hall_Counter:Net_43\[417]
Removing Rhs of wire Net_658[418] = \Hall_Counter:Net_49\[419]
Removing Rhs of wire Net_658[418] = \Hall_Counter:CounterUDB:tc_reg_i\[475]
Removing Lhs of wire \Hall_Counter:Net_89\[421] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \Hall_Counter:CounterUDB:ctrl_capmode_1\[431] = zero[8]
Removing Lhs of wire \Hall_Counter:CounterUDB:ctrl_capmode_0\[432] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \Hall_Counter:CounterUDB:ctrl_enable\[444] = \Hall_Counter:CounterUDB:control_7\[436]
Removing Lhs of wire Net_630[451] = zero[8]
Removing Lhs of wire \Hall_Counter:CounterUDB:final_enable\[454] = \Hall_Counter:CounterUDB:control_7\[436]
Removing Lhs of wire \Hall_Counter:CounterUDB:counter_enable\[455] = \Hall_Counter:CounterUDB:control_7\[436]
Removing Rhs of wire \Hall_Counter:CounterUDB:status_0\[456] = \Hall_Counter:CounterUDB:cmp_out_status\[457]
Removing Rhs of wire \Hall_Counter:CounterUDB:status_1\[458] = \Hall_Counter:CounterUDB:per_zero\[459]
Removing Rhs of wire \Hall_Counter:CounterUDB:status_2\[460] = \Hall_Counter:CounterUDB:overflow_status\[461]
Removing Rhs of wire \Hall_Counter:CounterUDB:status_3\[462] = \Hall_Counter:CounterUDB:underflow_status\[463]
Removing Lhs of wire \Hall_Counter:CounterUDB:status_4\[464] = \Hall_Counter:CounterUDB:hwCapture\[449]
Removing Rhs of wire \Hall_Counter:CounterUDB:status_5\[465] = \Hall_Counter:CounterUDB:fifo_full\[466]
Removing Rhs of wire \Hall_Counter:CounterUDB:status_6\[467] = \Hall_Counter:CounterUDB:fifo_nempty\[468]
Removing Lhs of wire \Hall_Counter:CounterUDB:dp_dir\[470] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Rhs of wire \Hall_Counter:CounterUDB:cmp_out_i\[476] = \Hall_Counter:CounterUDB:cmp_less\[477]
Removing Lhs of wire \Hall_Counter:CounterUDB:cs_addr_2\[483] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \Hall_Counter:CounterUDB:cs_addr_1\[484] = \Hall_Counter:CounterUDB:count_enable\[482]
Removing Lhs of wire \Hall_Counter:CounterUDB:cs_addr_0\[485] = \Hall_Counter:CounterUDB:reload\[450]
Removing Lhs of wire tmpOE__Input_LED_net_0[614] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire Net_2046[619] = zero[8]
Removing Rhs of wire Net_1535[624] = \Lines_Per_Frame_Counter:Net_49\[634]
Removing Rhs of wire Net_1535[624] = \Lines_Per_Frame_Counter:CounterUDB:tc_reg_i\[689]
Removing Lhs of wire tmpOE__Vertical_Sync_Frame_net_0[628] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \Lines_Per_Frame_Counter:Net_89\[636] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:ctrl_capmode_1\[645] = zero[8]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:ctrl_capmode_0\[646] = zero[8]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:ctrl_enable\[658] = \Lines_Per_Frame_Counter:CounterUDB:control_7\[650]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:capt_rising\[660] = zero[8]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:capt_falling\[661] = \Lines_Per_Frame_Counter:CounterUDB:prevCapture\[659]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:reload\[664] = Net_1809[621]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:final_enable\[665] = \Lines_Per_Frame_Counter:CounterUDB:control_7\[650]
Removing Rhs of wire \Lines_Per_Frame_Counter:CounterUDB:status_0\[670] = \Lines_Per_Frame_Counter:CounterUDB:cmp_out_status\[671]
Removing Rhs of wire \Lines_Per_Frame_Counter:CounterUDB:status_1\[672] = \Lines_Per_Frame_Counter:CounterUDB:per_zero\[673]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:status_2\[674] = \Lines_Per_Frame_Counter:CounterUDB:overflow_status\[667]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:status_3\[675] = \Lines_Per_Frame_Counter:CounterUDB:underflow_status\[668]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:status_4\[676] = \Lines_Per_Frame_Counter:CounterUDB:hwCapture\[663]
Removing Rhs of wire \Lines_Per_Frame_Counter:CounterUDB:status_5\[677] = \Lines_Per_Frame_Counter:CounterUDB:fifo_full\[678]
Removing Rhs of wire \Lines_Per_Frame_Counter:CounterUDB:status_6\[679] = \Lines_Per_Frame_Counter:CounterUDB:fifo_nempty\[680]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:dp_dir\[683] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Rhs of wire \Lines_Per_Frame_Counter:CounterUDB:cmp_out_i\[690] = \Lines_Per_Frame_Counter:CounterUDB:cmp_equal\[691]
Removing Rhs of wire Net_1816[694] = \Lines_Per_Frame_Counter:CounterUDB:cmp_out_reg_i\[693]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:cs_addr_2\[698] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:cs_addr_1\[699] = \Lines_Per_Frame_Counter:CounterUDB:count_enable\[697]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:cs_addr_0\[700] = Net_1809[621]
Removing Rhs of wire Net_1790[778] = \Line_Timer:Net_55\[779]
Removing Lhs of wire \Line_Timer:TimerUDB:ctrl_enable\[795] = \Line_Timer:TimerUDB:control_7\[787]
Removing Lhs of wire \Line_Timer:TimerUDB:ctrl_cmode_1\[797] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \Line_Timer:TimerUDB:ctrl_cmode_0\[798] = zero[8]
Removing Lhs of wire \Line_Timer:TimerUDB:ctrl_ic_1\[801] = \Line_Timer:TimerUDB:control_1\[793]
Removing Lhs of wire \Line_Timer:TimerUDB:ctrl_ic_0\[802] = \Line_Timer:TimerUDB:control_0\[794]
Removing Rhs of wire Net_1607[804] = \Camera_Comp:Net_9\[1000]
Removing Rhs of wire \Line_Timer:TimerUDB:timer_enable\[807] = \Line_Timer:TimerUDB:runmode_enable\[880]
Removing Rhs of wire \Line_Timer:TimerUDB:run_mode\[808] = \Line_Timer:TimerUDB:hwEnable\[809]
Removing Lhs of wire \Line_Timer:TimerUDB:trigger_enable\[811] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \Line_Timer:TimerUDB:tc_i\[813] = \Line_Timer:TimerUDB:status_tc\[810]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_2\[819] = \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\[858]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_3_1\[820] = \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\[875]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_3_0\[822] = \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\[876]
Removing Lhs of wire \Line_Timer:TimerUDB:capt_fifo_load_int\[824] = \Line_Timer:TimerUDB:capt_int_temp\[823]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_1\[825] = \Line_Timer:TimerUDB:sIntCapCount:MODIN2_1\[826]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODIN2_1\[826] = \Line_Timer:TimerUDB:int_capt_count_1\[818]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_0\[827] = \Line_Timer:TimerUDB:sIntCapCount:MODIN2_0\[828]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODIN2_0\[828] = \Line_Timer:TimerUDB:int_capt_count_0\[821]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_1\[829] = \Line_Timer:TimerUDB:sIntCapCount:MODIN3_1\[830]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODIN3_1\[830] = \Line_Timer:TimerUDB:control_1\[793]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_0\[831] = \Line_Timer:TimerUDB:sIntCapCount:MODIN3_0\[832]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODIN3_0\[832] = \Line_Timer:TimerUDB:control_0\[794]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_1\[833] = \Line_Timer:TimerUDB:int_capt_count_1\[818]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_0\[834] = \Line_Timer:TimerUDB:int_capt_count_0\[821]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_1\[835] = \Line_Timer:TimerUDB:control_1\[793]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_0\[836] = \Line_Timer:TimerUDB:control_0\[794]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_1\[837] = \Line_Timer:TimerUDB:int_capt_count_1\[818]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_0\[838] = \Line_Timer:TimerUDB:int_capt_count_0\[821]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_1\[839] = \Line_Timer:TimerUDB:control_1\[793]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_0\[840] = \Line_Timer:TimerUDB:control_0\[794]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\[843] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_0\[844] = \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\[842]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eqi_0\[846] = \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\[845]
Removing Rhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\[858] = \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_1\[847]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_1\[869] = \Line_Timer:TimerUDB:int_capt_count_1\[818]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODIN4_1\[870] = \Line_Timer:TimerUDB:int_capt_count_1\[818]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_0\[871] = \Line_Timer:TimerUDB:int_capt_count_0\[821]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODIN4_0\[872] = \Line_Timer:TimerUDB:int_capt_count_0\[821]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[878] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[879] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \Line_Timer:TimerUDB:status_6\[882] = zero[8]
Removing Lhs of wire \Line_Timer:TimerUDB:status_5\[883] = zero[8]
Removing Lhs of wire \Line_Timer:TimerUDB:status_4\[884] = zero[8]
Removing Lhs of wire \Line_Timer:TimerUDB:status_0\[885] = \Line_Timer:TimerUDB:status_tc\[810]
Removing Lhs of wire \Line_Timer:TimerUDB:status_1\[886] = \Line_Timer:TimerUDB:capt_int_temp\[823]
Removing Rhs of wire \Line_Timer:TimerUDB:status_2\[887] = \Line_Timer:TimerUDB:fifo_full\[888]
Removing Rhs of wire \Line_Timer:TimerUDB:status_3\[889] = \Line_Timer:TimerUDB:fifo_nempty\[890]
Removing Lhs of wire \Line_Timer:TimerUDB:cs_addr_2\[892] = Net_1535[624]
Removing Lhs of wire \Line_Timer:TimerUDB:cs_addr_1\[893] = \Line_Timer:TimerUDB:trig_reg\[881]
Removing Lhs of wire \Line_Timer:TimerUDB:cs_addr_0\[894] = \Line_Timer:TimerUDB:per_zero\[812]
Removing Lhs of wire tmpOE__Steering_Output_net_0[978] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Rhs of wire Net_1884[979] = \PWM_Steering:Net_96\[1077]
Removing Rhs of wire Net_1884[979] = \PWM_Steering:PWMUDB:pwm_reg_i\[1076]
Removing Lhs of wire tmpOE__Horizontal_Sync_Line_net_0[985] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire tmpOE__Composite_Video_net_0[991] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \Camera_Threshold:Net_83\[1005] = zero[8]
Removing Lhs of wire \Camera_Threshold:Net_81\[1006] = zero[8]
Removing Lhs of wire \Camera_Threshold:Net_82\[1007] = zero[8]
Removing Rhs of wire \PWM_Steering:PWMUDB:ctrl_enable\[1021] = \PWM_Steering:PWMUDB:control_7\[1022]
Removing Lhs of wire \PWM_Steering:PWMUDB:hwCapture\[1036] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:hwEnable\[1037] = \PWM_Steering:PWMUDB:ctrl_enable\[1021]
Removing Lhs of wire \PWM_Steering:PWMUDB:trig_out\[1041] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \PWM_Steering:PWMUDB:runmode_enable\\R\[1043] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:runmode_enable\\S\[1044] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:final_enable\[1045] = \PWM_Steering:PWMUDB:runmode_enable\[1042]
Removing Lhs of wire \PWM_Steering:PWMUDB:ltch_kill_reg\\R\[1049] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:ltch_kill_reg\\S\[1050] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:min_kill_reg\\R\[1052] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:min_kill_reg\\S\[1053] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:final_kill\[1056] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_1\[1060] = \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_1\[1346]
Removing Lhs of wire \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_0\[1062] = \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_0\[1347]
Removing Lhs of wire \PWM_Steering:PWMUDB:dith_count_1\\R\[1063] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:dith_count_1\\S\[1064] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:dith_count_0\\R\[1065] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:dith_count_0\\S\[1066] = zero[8]
Removing Rhs of wire \PWM_Steering:PWMUDB:compare1\[1068] = \PWM_Steering:PWMUDB:cmp1_less\[1069]
Removing Lhs of wire \PWM_Steering:PWMUDB:cmp2\[1073] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:pwm_temp\[1074] = \PWM_Steering:PWMUDB:cmp1\[1072]
Removing Lhs of wire \PWM_Steering:PWMUDB:pwm1_i\[1078] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:pwm2_i\[1079] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:status_6\[1084] = zero[8]
Removing Rhs of wire \PWM_Steering:PWMUDB:status_0\[1085] = \PWM_Steering:PWMUDB:cmp1_status_reg\[1086]
Removing Rhs of wire \PWM_Steering:PWMUDB:status_1\[1087] = \PWM_Steering:PWMUDB:cmp2_status_reg\[1088]
Removing Lhs of wire \PWM_Steering:PWMUDB:status_2\[1089] = \PWM_Steering:PWMUDB:tc_i\[1013]
Removing Rhs of wire \PWM_Steering:PWMUDB:status_3\[1090] = \PWM_Steering:PWMUDB:fifo_full\[1091]
Removing Lhs of wire \PWM_Steering:PWMUDB:status_4\[1092] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:cmp2_status\[1096] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:cmp1_status_reg\\R\[1097] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:cmp1_status_reg\\S\[1098] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:cmp2_status_reg\\R\[1099] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:cmp2_status_reg\\S\[1100] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:final_kill_reg\\R\[1101] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:final_kill_reg\\S\[1102] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:reset\[1104] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:cs_addr_2\[1107] = \PWM_Steering:PWMUDB:tc_i\[1013]
Removing Lhs of wire \PWM_Steering:PWMUDB:cs_addr_1\[1108] = \PWM_Steering:PWMUDB:runmode_enable\[1042]
Removing Lhs of wire \PWM_Steering:PWMUDB:cs_addr_0\[1109] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_23\[1228] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_22\[1229] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_21\[1230] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_20\[1231] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_19\[1232] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_18\[1233] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_17\[1234] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_16\[1235] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_15\[1236] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_14\[1237] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_13\[1238] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_12\[1239] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_11\[1240] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_10\[1241] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_9\[1242] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_8\[1243] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_7\[1244] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_6\[1245] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_5\[1246] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_4\[1247] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_3\[1248] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_2\[1249] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_1\[1250] = \PWM_Steering:PWMUDB:MODIN5_1\[1251]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODIN5_1\[1251] = \PWM_Steering:PWMUDB:dith_count_1\[1059]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_0\[1252] = \PWM_Steering:PWMUDB:MODIN5_0\[1253]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODIN5_0\[1253] = \PWM_Steering:PWMUDB:dith_count_0\[1061]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1385] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1386] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire tmpOE__elevator_test_net_0[1393] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Rhs of wire Net_1957[1394] = \Elevator_Comparator:Net_9\[1435]
Removing Lhs of wire tmpOE__elevator_input_2_net_0[1400] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire tmpOE__drive_output_2_net_0[1407] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire tmpOE__drive_output_1_net_0[1414] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Rhs of wire Net_1930[1420] = \mux_1:tmp__mux_1_reg\[1469]
Removing Rhs of wire Net_1924[1421] = \Drive_Control_Reg:control_out_0\[1445]
Removing Rhs of wire Net_1924[1421] = \Drive_Control_Reg:control_0\[1468]
Removing Lhs of wire tmpOE__elevator_input_net_0[1424] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \Elevator_Threshold:Net_83\[1437] = zero[8]
Removing Lhs of wire \Elevator_Threshold:Net_81\[1438] = zero[8]
Removing Lhs of wire \Elevator_Threshold:Net_82\[1439] = zero[8]
Removing Lhs of wire \Drive_Control_Reg:clk\[1443] = zero[8]
Removing Lhs of wire \Drive_Control_Reg:rst\[1444] = zero[8]
Removing Rhs of wire Net_2263[1446] = \Drive_Control_Reg:control_out_1\[1447]
Removing Rhs of wire Net_2263[1446] = \Drive_Control_Reg:control_1\[1467]
Removing Rhs of wire Net_2103[1473] = \Elevator_Comparator_1:Net_9\[1474]
Removing Rhs of wire Net_2146[1478] = \Wait_Counter:Net_42\[1486]
Removing Lhs of wire \Wait_Counter:Net_82\[1482] = zero[8]
Removing Lhs of wire \Wait_Counter:Net_91\[1483] = zero[8]
Removing Lhs of wire \Wall_Threshold:Net_83\[1492] = zero[8]
Removing Lhs of wire \Wall_Threshold:Net_81\[1493] = zero[8]
Removing Lhs of wire \Wall_Threshold:Net_82\[1494] = zero[8]
Removing Lhs of wire \I2C_Pressure:sda_x_wire\[1506] = \I2C_Pressure:Net_643_1\[1503]
Removing Lhs of wire \I2C_Pressure:tmpOE__Bufoe_SDA_net_0\[1507] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \I2C_Pressure:Net_747\[1509] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \I2C_Pressure:scl_x_wire\[1511] = \I2C_Pressure:Net_643_0\[1502]
Removing Lhs of wire \I2C_Pressure:tmpOE__Bufoe_SCL_net_0\[1512] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \I2C_Pressure:Net_748\[1514] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \I2C_Pressure:Net_697\[1516] = \I2C_Pressure:Net_643_2\[1504]
Removing Lhs of wire tmpOE__Pressure_SCL_net_0[1525] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire tmpOE__Pressure_SDA_net_0[1530] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \Altimeter_Counter:Net_82\[1536] = zero[8]
Removing Lhs of wire \Altimeter_Counter:Net_91\[1537] = zero[8]
Removing Rhs of wire Net_2244[1541] = \Altimeter_Counter:Net_42\[1540]
Removing Lhs of wire tmpOE__Pixy_Input_net_0[1549] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire tmpOE__side_rangefinder_net_0[1556] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Rhs of wire Net_2271[1566] = \Side_Rangefinder_Comparator:Net_9\[1567]
Removing Rhs of wire \ADC_Side_Rangefinder:aclock\[1571] = \ADC_Side_Rangefinder:Net_478\[1606]
Removing Rhs of wire \ADC_Side_Rangefinder:mod_dat_3\[1572] = \ADC_Side_Rangefinder:Net_471_3\[1607]
Removing Rhs of wire \ADC_Side_Rangefinder:mod_dat_2\[1573] = \ADC_Side_Rangefinder:Net_471_2\[1608]
Removing Rhs of wire \ADC_Side_Rangefinder:mod_dat_1\[1574] = \ADC_Side_Rangefinder:Net_471_1\[1609]
Removing Rhs of wire \ADC_Side_Rangefinder:mod_dat_0\[1575] = \ADC_Side_Rangefinder:Net_471_0\[1610]
Removing Lhs of wire \ADC_Side_Rangefinder:soc\[1576] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \ADC_Side_Rangefinder:Net_488\[1583] = \ADC_Side_Rangefinder:Net_40\[1582]
Removing Lhs of wire \ADC_Side_Rangefinder:Net_7\[1603] = zero[8]
Removing Lhs of wire \ADC_Side_Rangefinder:Net_8\[1604] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:tc_reg_i\\D\[1628] = \PWM:PWMUDB:tc_i\[36]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[1629] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[1630] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[1633] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[1634] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \PWM:PWMUDB:pwm_reg_i\\D\[1637] = \PWM:PWMUDB:pwm_i\[98]
Removing Lhs of wire \PWM:PWMUDB:pwm1_reg_i\\D\[1638] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:pwm2_reg_i\\D\[1639] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[1640] = \PWM:PWMUDB:cmp1_status\[118]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[1641] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[1642] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[1643] = \PWM:PWMUDB:cmp1\[95]
Removing Lhs of wire \Hall_Counter:CounterUDB:prevCapture\\D\[1644] = Net_965[27]
Removing Lhs of wire \Hall_Counter:CounterUDB:overflow_reg_i\\D\[1645] = \Hall_Counter:CounterUDB:overflow\[452]
Removing Lhs of wire \Hall_Counter:CounterUDB:underflow_reg_i\\D\[1646] = \Hall_Counter:CounterUDB:underflow\[453]
Removing Lhs of wire \Hall_Counter:CounterUDB:tc_reg_i\\D\[1647] = \Hall_Counter:CounterUDB:tc_i\[474]
Removing Lhs of wire \Hall_Counter:CounterUDB:prevCompare\\D\[1648] = \Hall_Counter:CounterUDB:cmp_out_i\[476]
Removing Lhs of wire \Hall_Counter:CounterUDB:cmp_out_reg_i\\D\[1649] = \Hall_Counter:CounterUDB:cmp_out_i\[476]
Removing Lhs of wire \Hall_Counter:CounterUDB:count_stored_i\\D\[1650] = Net_1169[32]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:prevCapture\\D\[1651] = zero[8]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:overflow_reg_i\\D\[1653] = \Lines_Per_Frame_Counter:CounterUDB:overflow\[682]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:underflow_reg_i\\D\[1654] = \Lines_Per_Frame_Counter:CounterUDB:underflow\[685]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:tc_reg_i\\D\[1655] = \Lines_Per_Frame_Counter:CounterUDB:tc_i\[688]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:prevCompare\\D\[1656] = \Lines_Per_Frame_Counter:CounterUDB:cmp_out_i\[690]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:cmp_out_reg_i\\D\[1657] = \Lines_Per_Frame_Counter:CounterUDB:cmp_out_i\[690]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:count_stored_i\\D\[1658] = Net_1208[696]
Removing Lhs of wire \Line_Timer:TimerUDB:capture_last\\D\[1659] = Net_1607[804]
Removing Lhs of wire \Line_Timer:TimerUDB:tc_reg_i\\D\[1660] = \Line_Timer:TimerUDB:status_tc\[810]
Removing Lhs of wire \Line_Timer:TimerUDB:hwEnable_reg\\D\[1661] = \Line_Timer:TimerUDB:run_mode\[808]
Removing Lhs of wire \Line_Timer:TimerUDB:capture_out_reg_i\\D\[1662] = \Line_Timer:TimerUDB:capt_fifo_load\[806]
Removing Lhs of wire \PWM_Steering:PWMUDB:tc_reg_i\\D\[1666] = \PWM_Steering:PWMUDB:tc_i\[1013]
Removing Lhs of wire \PWM_Steering:PWMUDB:prevCapture\\D\[1667] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:trig_last\\D\[1668] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:ltch_kill_reg\\D\[1671] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \PWM_Steering:PWMUDB:min_kill_reg\\D\[1672] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \PWM_Steering:PWMUDB:pwm_reg_i\\D\[1675] = \PWM_Steering:PWMUDB:pwm_i\[1075]
Removing Lhs of wire \PWM_Steering:PWMUDB:pwm1_reg_i\\D\[1676] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:pwm2_reg_i\\D\[1677] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:cmp1_status_reg\\D\[1678] = \PWM_Steering:PWMUDB:cmp1_status\[1095]
Removing Lhs of wire \PWM_Steering:PWMUDB:cmp2_status_reg\\D\[1679] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:final_kill_reg\\D\[1680] = tmpOE__Hall_To_PSOC_net_0[26]
Removing Lhs of wire \PWM_Steering:PWMUDB:prevCompare1\\D\[1681] = \PWM_Steering:PWMUDB:cmp1\[1072]

------------------------------------------------------
Aliased 0 equations, 342 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Hall_To_PSOC_net_0' (cost = 0):
tmpOE__Hall_To_PSOC_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 0):
\PWM:PWMUDB:cmp1\ <= (\PWM:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Hall_Counter:CounterUDB:capt_rising\' (cost = 2):
\Hall_Counter:CounterUDB:capt_rising\ <= ((not \Hall_Counter:CounterUDB:prevCapture\ and Net_965));

Note:  Expanding virtual equation for '\Hall_Counter:CounterUDB:capt_falling\' (cost = 1):
\Hall_Counter:CounterUDB:capt_falling\ <= ((not Net_965 and \Hall_Counter:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Hall_Counter:CounterUDB:capt_either_edge\' (cost = 0):
\Hall_Counter:CounterUDB:capt_either_edge\ <= ((not Net_965 and \Hall_Counter:CounterUDB:prevCapture\)
	OR (not \Hall_Counter:CounterUDB:prevCapture\ and Net_965));

Note:  Expanding virtual equation for '\Hall_Counter:CounterUDB:hwCapture\' (cost = 1):
\Hall_Counter:CounterUDB:hwCapture\ <= ((not \Hall_Counter:CounterUDB:prevCapture\ and Net_965));

Note:  Expanding virtual equation for '\Hall_Counter:CounterUDB:overflow\' (cost = 0):
\Hall_Counter:CounterUDB:overflow\ <= (\Hall_Counter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Hall_Counter:CounterUDB:underflow\' (cost = 0):
\Hall_Counter:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1809' (cost = 0):
Net_1809 <= (not Net_1254);

Note:  Expanding virtual equation for '\Lines_Per_Frame_Counter:CounterUDB:capt_either_edge\' (cost = 0):
\Lines_Per_Frame_Counter:CounterUDB:capt_either_edge\ <= (\Lines_Per_Frame_Counter:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Lines_Per_Frame_Counter:CounterUDB:overflow\' (cost = 0):
\Lines_Per_Frame_Counter:CounterUDB:overflow\ <= (\Lines_Per_Frame_Counter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Lines_Per_Frame_Counter:CounterUDB:underflow\' (cost = 0):
\Lines_Per_Frame_Counter:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lines_Per_Frame_Counter:CounterUDB:counter_enable\' (cost = 1):
\Lines_Per_Frame_Counter:CounterUDB:counter_enable\ <= ((not \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\ and \Lines_Per_Frame_Counter:CounterUDB:control_7\));

Note:  Expanding virtual equation for 'Net_1208' (cost = 0):
Net_1208 <= (not Net_1824);

Note:  Expanding virtual equation for 'Net_1607' (cost = 0):
Net_1607 <= (not \Camera_Comp:Net_1\);

Note:  Expanding virtual equation for '\Line_Timer:TimerUDB:run_mode\' (cost = 2):
\Line_Timer:TimerUDB:run_mode\ <= ((Net_1816 and \Line_Timer:TimerUDB:control_7\));

Note:  Expanding virtual equation for '\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= ((not \Line_Timer:TimerUDB:control_1\ and not \Line_Timer:TimerUDB:int_capt_count_1\)
	OR (\Line_Timer:TimerUDB:control_1\ and \Line_Timer:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \Line_Timer:TimerUDB:control_0\ and not \Line_Timer:TimerUDB:int_capt_count_0\)
	OR (\Line_Timer:TimerUDB:control_0\ and \Line_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 4):
\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\ <= ((not \Line_Timer:TimerUDB:control_1\ and not \Line_Timer:TimerUDB:control_0\ and not \Line_Timer:TimerUDB:int_capt_count_1\ and not \Line_Timer:TimerUDB:int_capt_count_0\)
	OR (not \Line_Timer:TimerUDB:control_1\ and not \Line_Timer:TimerUDB:int_capt_count_1\ and \Line_Timer:TimerUDB:control_0\ and \Line_Timer:TimerUDB:int_capt_count_0\)
	OR (not \Line_Timer:TimerUDB:control_0\ and not \Line_Timer:TimerUDB:int_capt_count_0\ and \Line_Timer:TimerUDB:control_1\ and \Line_Timer:TimerUDB:int_capt_count_1\)
	OR (\Line_Timer:TimerUDB:control_1\ and \Line_Timer:TimerUDB:control_0\ and \Line_Timer:TimerUDB:int_capt_count_1\ and \Line_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\' (cost = 60):
\Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\ <= ((not \Line_Timer:TimerUDB:control_1\ and not \Line_Timer:TimerUDB:control_0\ and not \Line_Timer:TimerUDB:int_capt_count_1\ and not \Line_Timer:TimerUDB:int_capt_count_0\)
	OR (not \Line_Timer:TimerUDB:control_1\ and not \Line_Timer:TimerUDB:int_capt_count_1\ and \Line_Timer:TimerUDB:control_0\ and \Line_Timer:TimerUDB:int_capt_count_0\)
	OR (not \Line_Timer:TimerUDB:control_0\ and not \Line_Timer:TimerUDB:int_capt_count_0\ and \Line_Timer:TimerUDB:control_1\ and \Line_Timer:TimerUDB:int_capt_count_1\)
	OR (\Line_Timer:TimerUDB:control_1\ and \Line_Timer:TimerUDB:control_0\ and \Line_Timer:TimerUDB:int_capt_count_1\ and \Line_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Line_Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\' (cost = 0):
\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\ <= (not \Line_Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:cmp1\' (cost = 0):
\PWM_Steering:PWMUDB:cmp1\ <= (\PWM_Steering:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Steering:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \PWM_Steering:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Steering:PWMUDB:dith_count_1\ and \PWM_Steering:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_1930' (cost = 2):
Net_1930 <= ((Net_2071 and Net_2263));

Note:  Expanding virtual equation for 'Net_1927' (cost = 0):
Net_1927 <= (not Net_1924);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lines_Per_Frame_Counter:CounterUDB:overflow_status\' (cost = 1):
\Lines_Per_Frame_Counter:CounterUDB:overflow_status\ <= ((not \Lines_Per_Frame_Counter:CounterUDB:overflow_reg_i\ and \Lines_Per_Frame_Counter:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\Lines_Per_Frame_Counter:CounterUDB:underflow_status\' (cost = 0):
\Lines_Per_Frame_Counter:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\Line_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\Line_Timer:TimerUDB:fifo_load_polarized\ <= ((\Line_Timer:TimerUDB:capture_last\ and \Camera_Comp:Net_1\));

Note:  Expanding virtual equation for '\Line_Timer:TimerUDB:timer_enable\' (cost = 2):
\Line_Timer:TimerUDB:timer_enable\ <= ((Net_1816 and \Line_Timer:TimerUDB:control_7\));

Note:  Expanding virtual equation for '\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\' (cost = 8):
\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\ <= ((not \Line_Timer:TimerUDB:int_capt_count_0\ and \Line_Timer:TimerUDB:int_capt_count_1\)
	OR (not \Line_Timer:TimerUDB:int_capt_count_1\ and \Line_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \PWM_Steering:PWMUDB:dith_count_0\ and \PWM_Steering:PWMUDB:dith_count_1\)
	OR (not \PWM_Steering:PWMUDB:dith_count_1\ and \PWM_Steering:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Virtual signal \Line_Timer:TimerUDB:capt_fifo_load\ with ( cost: 102 or cost_inv: 4)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Line_Timer:TimerUDB:capt_fifo_load\ <= ((Net_1816 and \Line_Timer:TimerUDB:control_7\ and \Line_Timer:TimerUDB:capture_last\ and \Camera_Comp:Net_1\));

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 77 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Hall_Counter:CounterUDB:underflow\ to zero
Aliasing \Hall_Counter:CounterUDB:status_3\ to zero
Aliasing \Lines_Per_Frame_Counter:CounterUDB:hwCapture\ to zero
Aliasing \Lines_Per_Frame_Counter:CounterUDB:underflow_status\ to zero
Aliasing \Lines_Per_Frame_Counter:CounterUDB:underflow\ to zero
Aliasing \Line_Timer:TimerUDB:trig_reg\ to \Line_Timer:TimerUDB:run_mode\
Aliasing \PWM_Steering:PWMUDB:final_capture\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \PWM:PWMUDB:final_capture\[133] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[379] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[389] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[399] = zero[8]
Removing Lhs of wire \Hall_Counter:CounterUDB:underflow\[453] = zero[8]
Removing Lhs of wire \Hall_Counter:CounterUDB:status_3\[462] = zero[8]
Removing Lhs of wire \Hall_Counter:CounterUDB:tc_i\[474] = \Hall_Counter:CounterUDB:per_equal\[471]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:hwCapture\[663] = zero[8]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:underflow_status\[668] = zero[8]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:underflow\[685] = zero[8]
Removing Lhs of wire \Lines_Per_Frame_Counter:CounterUDB:tc_i\[688] = \Lines_Per_Frame_Counter:CounterUDB:per_equal\[684]
Removing Lhs of wire \Line_Timer:TimerUDB:trig_reg\[881] = \Line_Timer:TimerUDB:run_mode\[808]
Removing Lhs of wire \PWM_Steering:PWMUDB:final_capture\[1110] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1356] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1366] = zero[8]
Removing Lhs of wire \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1376] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[1631] = \PWM:PWMUDB:ctrl_enable\[44]
Removing Lhs of wire \PWM_Steering:PWMUDB:runmode_enable\\D\[1669] = \PWM_Steering:PWMUDB:ctrl_enable\[1021]

------------------------------------------------------
Aliased 0 equations, 18 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Emmily\!Spring2015\CarLab\TickReading.BundleComparator\TickReading.BundleComparator\TickReading.Bundle01\TickReading.cydsn\TickReading.cyprj -dcpsoc3 TickReading.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 8s.458ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.1.0.607, Family: PSoC3, Started at: Wednesday, 06 May 2015 20:00:30
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Emmily\!Spring2015\CarLab\TickReading.BundleComparator\TickReading.BundleComparator\TickReading.Bundle01\TickReading.cydsn\TickReading.cyprj -d CY8C3866AXI-040 TickReading.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Hall_Counter:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Lines_Per_Frame_Counter:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Lines_Per_Frame_Counter:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steering:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steering:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steering:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steering:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steering:PWMUDB:trig_last\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation '\Hall_Counter:CounterUDB:cmp_out_reg_i\:macrocell'
    Removed unused cell/equation '\Hall_Counter:CounterUDB:underflow_reg_i\:macrocell'
    Removed unused cell/equation '\Line_Timer:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\Line_Timer:TimerUDB:hwEnable_reg\:macrocell'
    Removed unused cell/equation '\Line_Timer:TimerUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\Lines_Per_Frame_Counter:CounterUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\Lines_Per_Frame_Counter:CounterUDB:underflow_reg_i\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_Steering:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_Steering:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_Steering:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_Steering:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Steering:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Steering:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_Steering:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Steering:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_Steering:PWMUDB:sc_kill_tmp\\D\:macrocell'
Done removing unused cells.
Assigning clock BUS_CLK to clock BUS_CLK because it is a pass-through
Assigning clock BUS_CLK_1 to clock BUS_CLK because it is a pass-through
Assigning clock BUS_CLK_2 to clock BUS_CLK because it is a pass-through
Assigning clock BUS_CLK_3 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock I2C_Pressure_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_Side_Rangefinder_Ext_CP_Clk'. Fanout=1, Signal=\ADC_Side_Rangefinder:Net_487\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_Side_Rangefinder_theACLK'. Fanout=1, Signal=\ADC_Side_Rangefinder:Net_40\
    Digital Clock 1: Automatic-assigning  clock 'Clock_Hall'. Fanout=4, Signal=Net_1169
    Digital Clock 2: Automatic-assigning  clock 'Clock_Steering'. Fanout=2, Signal=Net_1853
    Digital Clock 3: Automatic-assigning  clock 'Wait_Clock'. Fanout=1, Signal=Net_2114
    Digital Clock 4: Automatic-assigning  clock 'Altimeter_Clock'. Fanout=1, Signal=Net_2243
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Hall_Counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Hall_Counter:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Line_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Lines_Per_Frame_Counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Lines_Per_Frame_Counter:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Hall was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Hall, EnableOut: Constant 1
    UDB Clk/Enable \PWM:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_Hall was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Hall, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Steering:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Steering was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Steering, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_Steering was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Steering, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_1208:macrocell'
    Removed unused cell/equation 'Net_1607:macrocell'
    Removed unused cell/equation '\Line_Timer:TimerUDB:capt_int_temp\\D\:macrocell'
    Removed unused cell/equation '\Line_Timer:TimerUDB:int_capt_count_0\\D\:macrocell'
    Removed unused cell/equation '\Line_Timer:TimerUDB:int_capt_count_1\\D\:macrocell'
    Removed unused cell/equation '\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\\D\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_Steering:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_Steering:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_Steering:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_Steering:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_Steering:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Lines_Per_Frame_Counter:CounterUDB:prevCompare\, Duplicate of Net_1816 
    MacroCell: Name=\Lines_Per_Frame_Counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lines_Per_Frame_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Lines_Per_Frame_Counter:CounterUDB:prevCompare\ (fanout=1)

    Removing \Lines_Per_Frame_Counter:CounterUDB:overflow_reg_i\, Duplicate of Net_1535 
    MacroCell: Name=\Lines_Per_Frame_Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lines_Per_Frame_Counter:CounterUDB:per_equal\
        );
        Output = \Lines_Per_Frame_Counter:CounterUDB:overflow_reg_i\ (fanout=2)

    Removing \Hall_Counter:CounterUDB:overflow_reg_i\, Duplicate of Net_658 
    MacroCell: Name=\Hall_Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Hall_Counter:CounterUDB:per_equal\
        );
        Output = \Hall_Counter:CounterUDB:overflow_reg_i\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_Steering:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_Steering:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Composite_Video(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_1446 ,
            pad => Composite_Video(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Hall_To_PSOC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_965 ,
            pad => Hall_To_PSOC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Horizontal_Sync_Line(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_1824 ,
            pad => Horizontal_Sync_Line(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Input_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_965 ,
            pad => Input_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pixy_Input(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_2265 ,
            pad => Pixy_Input(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pressure_SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => \I2C_Pressure:Net_854\ ,
            input => \I2C_Pressure:Net_643_0\ ,
            pad => Pressure_SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pressure_SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => \I2C_Pressure:Net_855\ ,
            input => \I2C_Pressure:Net_643_1\ ,
            pad => Pressure_SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Steering_Output(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_1884 ,
            pad => Steering_Output(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vertical_Sync_Frame(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_1254 ,
            pad => Vertical_Sync_Frame(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = drive_output_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_1932 ,
            pad => drive_output_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = drive_output_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_1933 ,
            pad => drive_output_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = elevator_input(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_1947 ,
            pad => elevator_input(0)_PAD );
        Properties:
        {
        }

    Pin : Name = elevator_input_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_2102 ,
            pad => elevator_input_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = elevator_test(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_1957 ,
            pad => elevator_test(0)_PAD );
        Properties:
        {
        }

    Pin : Name = side_rangefinder(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_2266 ,
            pad => side_rangefinder(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1535, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lines_Per_Frame_Counter:CounterUDB:per_equal\
        );
        Output = Net_1535 (fanout=9)

    MacroCell: Name=Net_1809, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1254
        );
        Output = Net_1809 (fanout=3)

    MacroCell: Name=Net_1816, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lines_Per_Frame_Counter:CounterUDB:cmp_out_i\
        );
        Output = Net_1816 (fanout=4)

    MacroCell: Name=Net_1884, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1853) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steering:PWMUDB:ctrl_enable\ * 
              \PWM_Steering:PWMUDB:compare1\
        );
        Output = Net_1884 (fanout=1)

    MacroCell: Name=Net_1932, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2071 * !Net_1924 * Net_2263
        );
        Output = Net_1932 (fanout=1)

    MacroCell: Name=Net_1933, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2071 * Net_1924 * Net_2263
        );
        Output = Net_1933 (fanout=1)

    MacroCell: Name=Net_1957, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Elevator_Comparator:Net_1\
        );
        Output = Net_1957 (fanout=2)

    MacroCell: Name=Net_2071, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1169) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:ctrl_enable\ * \PWM:PWMUDB:compare1\
        );
        Output = Net_2071 (fanout=2)

    MacroCell: Name=Net_2103, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Elevator_Comparator_1:Net_1\
        );
        Output = Net_2103 (fanout=1)

    MacroCell: Name=Net_2271, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Side_Rangefinder_Comparator:Net_1\
        );
        Output = Net_2271 (fanout=1)

    MacroCell: Name=Net_658, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Hall_Counter:CounterUDB:per_equal\
        );
        Output = Net_658 (fanout=2)

    MacroCell: Name=\Hall_Counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Hall_Counter:CounterUDB:control_7\ * 
              !\Hall_Counter:CounterUDB:count_stored_i\ * Net_1169_local
        );
        Output = \Hall_Counter:CounterUDB:count_enable\ (fanout=3)

    MacroCell: Name=\Hall_Counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1169_local
        );
        Output = \Hall_Counter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Hall_Counter:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_965 * !\Hall_Counter:CounterUDB:prevCapture\
        );
        Output = \Hall_Counter:CounterUDB:hwCapture\ (fanout=4)

    MacroCell: Name=\Hall_Counter:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_965
        );
        Output = \Hall_Counter:CounterUDB:prevCapture\ (fanout=2)

    MacroCell: Name=\Hall_Counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Hall_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Hall_Counter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Hall_Counter:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_965 * !\Hall_Counter:CounterUDB:prevCapture\
            + \Hall_Counter:CounterUDB:per_equal\
        );
        Output = \Hall_Counter:CounterUDB:reload\ (fanout=3)

    MacroCell: Name=\Hall_Counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Hall_Counter:CounterUDB:cmp_out_i\ * 
              !\Hall_Counter:CounterUDB:prevCompare\
        );
        Output = \Hall_Counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Hall_Counter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_658 * \Hall_Counter:CounterUDB:per_equal\
        );
        Output = \Hall_Counter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Line_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1816 * \Line_Timer:TimerUDB:control_7\ * 
              \Line_Timer:TimerUDB:capture_last\ * \Camera_Comp:Net_1\
        );
        Output = \Line_Timer:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Line_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1535 * !\Line_Timer:TimerUDB:control_1\ * 
              !\Line_Timer:TimerUDB:control_0\ * 
              \Line_Timer:TimerUDB:capt_fifo_load\ * 
              !\Line_Timer:TimerUDB:int_capt_count_1\ * 
              !\Line_Timer:TimerUDB:int_capt_count_0\
            + !Net_1535 * !\Line_Timer:TimerUDB:control_1\ * 
              \Line_Timer:TimerUDB:control_0\ * 
              \Line_Timer:TimerUDB:capt_fifo_load\ * 
              !\Line_Timer:TimerUDB:int_capt_count_1\ * 
              \Line_Timer:TimerUDB:int_capt_count_0\
            + !Net_1535 * \Line_Timer:TimerUDB:control_1\ * 
              !\Line_Timer:TimerUDB:control_0\ * 
              \Line_Timer:TimerUDB:capt_fifo_load\ * 
              \Line_Timer:TimerUDB:int_capt_count_1\ * 
              !\Line_Timer:TimerUDB:int_capt_count_0\
            + !Net_1535 * \Line_Timer:TimerUDB:control_1\ * 
              \Line_Timer:TimerUDB:control_0\ * 
              \Line_Timer:TimerUDB:capt_fifo_load\ * 
              \Line_Timer:TimerUDB:int_capt_count_1\ * 
              \Line_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Line_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Line_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Camera_Comp:Net_1\
        );
        Output = \Line_Timer:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Line_Timer:TimerUDB:int_capt_count_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1535 * !\Line_Timer:TimerUDB:control_1\ * 
              \Line_Timer:TimerUDB:capt_fifo_load\ * 
              \Line_Timer:TimerUDB:int_capt_count_1\ * 
              !\Line_Timer:TimerUDB:int_capt_count_0\
            + !Net_1535 * \Line_Timer:TimerUDB:control_1\ * 
              \Line_Timer:TimerUDB:capt_fifo_load\ * 
              !\Line_Timer:TimerUDB:int_capt_count_1\ * 
              !\Line_Timer:TimerUDB:int_capt_count_0\
            + !Net_1535 * \Line_Timer:TimerUDB:control_0\ * 
              \Line_Timer:TimerUDB:capt_fifo_load\ * 
              !\Line_Timer:TimerUDB:int_capt_count_0\
            + !Net_1535 * !\Line_Timer:TimerUDB:capt_fifo_load\ * 
              \Line_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Line_Timer:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Line_Timer:TimerUDB:int_capt_count_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1535 * !\Line_Timer:TimerUDB:control_1\ * 
              \Line_Timer:TimerUDB:int_capt_count_1\ * 
              !\Line_Timer:TimerUDB:int_capt_count_0\
            + !Net_1535 * \Line_Timer:TimerUDB:control_1\ * 
              \Line_Timer:TimerUDB:capt_fifo_load\ * 
              !\Line_Timer:TimerUDB:int_capt_count_1\ * 
              \Line_Timer:TimerUDB:int_capt_count_0\
            + !Net_1535 * !\Line_Timer:TimerUDB:control_0\ * 
              \Line_Timer:TimerUDB:capt_fifo_load\ * 
              !\Line_Timer:TimerUDB:int_capt_count_1\ * 
              \Line_Timer:TimerUDB:int_capt_count_0\
            + !Net_1535 * \Line_Timer:TimerUDB:control_0\ * 
              \Line_Timer:TimerUDB:int_capt_count_1\ * 
              !\Line_Timer:TimerUDB:int_capt_count_0\
            + !Net_1535 * !\Line_Timer:TimerUDB:capt_fifo_load\ * 
              \Line_Timer:TimerUDB:int_capt_count_1\
        );
        Output = \Line_Timer:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Line_Timer:TimerUDB:run_mode\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1816 * \Line_Timer:TimerUDB:control_7\
        );
        Output = \Line_Timer:TimerUDB:run_mode\ (fanout=2)

    MacroCell: Name=\Line_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1816 * \Line_Timer:TimerUDB:control_7\ * 
              \Line_Timer:TimerUDB:per_zero\
        );
        Output = \Line_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Lines_Per_Frame_Counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lines_Per_Frame_Counter:CounterUDB:control_7\ * 
              !\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\ * 
              !\Lines_Per_Frame_Counter:CounterUDB:count_stored_i\ * 
              !Net_1824
        );
        Output = \Lines_Per_Frame_Counter:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Lines_Per_Frame_Counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1824
        );
        Output = \Lines_Per_Frame_Counter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1254 * !Net_1535 * 
              \Lines_Per_Frame_Counter:CounterUDB:per_equal\
            + Net_1254 * \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\
        );
        Output = \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\Lines_Per_Frame_Counter:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1535 * \Lines_Per_Frame_Counter:CounterUDB:per_equal\
        );
        Output = \Lines_Per_Frame_Counter:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\Lines_Per_Frame_Counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lines_Per_Frame_Counter:CounterUDB:cmp_out_i\ * !Net_1816
        );
        Output = \Lines_Per_Frame_Counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1169) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1169) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:compare1\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1169) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:ctrl_enable\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1169) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:compare1\ * !\PWM:PWMUDB:prevCompare1\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:final_kill_reg\
        );
        Output = \PWM:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\PWM_Steering:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1853) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_Steering:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_Steering:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1853) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steering:PWMUDB:compare1\
        );
        Output = \PWM_Steering:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Steering:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1853) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steering:PWMUDB:ctrl_enable\
        );
        Output = \PWM_Steering:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_Steering:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1853) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steering:PWMUDB:compare1\ * 
              !\PWM_Steering:PWMUDB:prevCompare1\
        );
        Output = \PWM_Steering:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_Steering:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Steering:PWMUDB:final_kill_reg\
        );
        Output = \PWM_Steering:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=6)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Hall_Counter:CounterUDB:sC24:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Hall_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Hall_Counter:CounterUDB:reload\ ,
            f0_load => \Hall_Counter:CounterUDB:hwCapture\ ,
            chain_out => \Hall_Counter:CounterUDB:sC24:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Hall_Counter:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\Hall_Counter:CounterUDB:sC24:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Hall_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Hall_Counter:CounterUDB:reload\ ,
            f0_load => \Hall_Counter:CounterUDB:hwCapture\ ,
            chain_in => \Hall_Counter:CounterUDB:sC24:counterdp:carry0\ ,
            chain_out => \Hall_Counter:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Hall_Counter:CounterUDB:sC24:counterdp:u0\
        Next in chain : \Hall_Counter:CounterUDB:sC24:counterdp:u2\

    datapathcell: Name =\Hall_Counter:CounterUDB:sC24:counterdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Hall_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Hall_Counter:CounterUDB:reload\ ,
            f0_load => \Hall_Counter:CounterUDB:hwCapture\ ,
            ce0_comb => \Hall_Counter:CounterUDB:per_equal\ ,
            z0_comb => \Hall_Counter:CounterUDB:status_1\ ,
            cl1_comb => \Hall_Counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Hall_Counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Hall_Counter:CounterUDB:status_5\ ,
            chain_in => \Hall_Counter:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Hall_Counter:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\Line_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_1535 ,
            cs_addr_1 => \Line_Timer:TimerUDB:run_mode\ ,
            cs_addr_0 => \Line_Timer:TimerUDB:per_zero\ ,
            f0_load => \Line_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \Line_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Line_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Line_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_1535 ,
            cs_addr_1 => \Line_Timer:TimerUDB:run_mode\ ,
            cs_addr_0 => \Line_Timer:TimerUDB:per_zero\ ,
            f0_load => \Line_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Line_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Line_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Line_Timer:TimerUDB:status_2\ ,
            chain_in => \Line_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Line_Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Lines_Per_Frame_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_1809 ,
            chain_out => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Lines_Per_Frame_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_1809 ,
            ce0_comb => \Lines_Per_Frame_Counter:CounterUDB:per_equal\ ,
            z0_comb => \Lines_Per_Frame_Counter:CounterUDB:status_1\ ,
            ce1_comb => \Lines_Per_Frame_Counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Lines_Per_Frame_Counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Lines_Per_Frame_Counter:CounterUDB:status_5\ ,
            chain_in => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1169 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1169 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM:PWMUDB:compare1\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
            chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_Steering:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1853 ,
            cs_addr_2 => \PWM_Steering:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Steering:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Steering:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Steering:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1853 ,
            cs_addr_2 => \PWM_Steering:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Steering:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Steering:PWMUDB:compare1\ ,
            z0_comb => \PWM_Steering:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Steering:PWMUDB:status_3\ ,
            chain_in => \PWM_Steering:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \Hall_Counter:CounterUDB:status_6\ ,
            status_5 => \Hall_Counter:CounterUDB:status_5\ ,
            status_4 => \Hall_Counter:CounterUDB:hwCapture\ ,
            status_2 => \Hall_Counter:CounterUDB:status_2\ ,
            status_1 => \Hall_Counter:CounterUDB:status_1\ ,
            status_0 => \Hall_Counter:CounterUDB:status_0\ ,
            interrupt => Net_1074 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Line_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_1535 ,
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Line_Timer:TimerUDB:status_3\ ,
            status_2 => \Line_Timer:TimerUDB:status_2\ ,
            status_1 => \Line_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \Line_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_1790 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            reset => Net_1809 ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \Lines_Per_Frame_Counter:CounterUDB:status_6\ ,
            status_5 => \Lines_Per_Frame_Counter:CounterUDB:status_5\ ,
            status_2 => \Lines_Per_Frame_Counter:CounterUDB:overflow_status\ ,
            status_1 => \Lines_Per_Frame_Counter:CounterUDB:status_1\ ,
            status_0 => \Lines_Per_Frame_Counter:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM:PWMUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            clock => Net_1169 ,
            status_5 => \PWM:PWMUDB:status_5\ ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:tc_i\ ,
            status_0 => \PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            clock => Net_1853 ,
            status_5 => \PWM_Steering:PWMUDB:status_5\ ,
            status_3 => \PWM_Steering:PWMUDB:status_3\ ,
            status_2 => \PWM_Steering:PWMUDB:tc_i\ ,
            status_0 => \PWM_Steering:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Drive_Control_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Drive_Control_Reg:control_7\ ,
            control_6 => \Drive_Control_Reg:control_6\ ,
            control_5 => \Drive_Control_Reg:control_5\ ,
            control_4 => \Drive_Control_Reg:control_4\ ,
            control_3 => \Drive_Control_Reg:control_3\ ,
            control_2 => \Drive_Control_Reg:control_2\ ,
            control_1 => Net_2263 ,
            control_0 => Net_1924 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Hall_Counter:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Hall_Counter:CounterUDB:control_7\ ,
            control_6 => \Hall_Counter:CounterUDB:control_6\ ,
            control_5 => \Hall_Counter:CounterUDB:control_5\ ,
            control_4 => \Hall_Counter:CounterUDB:control_4\ ,
            control_3 => \Hall_Counter:CounterUDB:control_3\ ,
            control_2 => \Hall_Counter:CounterUDB:control_2\ ,
            control_1 => \Hall_Counter:CounterUDB:control_1\ ,
            control_0 => \Hall_Counter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Line_Timer:TimerUDB:control_7\ ,
            control_6 => \Line_Timer:TimerUDB:control_6\ ,
            control_5 => \Line_Timer:TimerUDB:control_5\ ,
            control_4 => \Line_Timer:TimerUDB:control_4\ ,
            control_3 => \Line_Timer:TimerUDB:control_3\ ,
            control_2 => \Line_Timer:TimerUDB:control_2\ ,
            control_1 => \Line_Timer:TimerUDB:control_1\ ,
            control_0 => \Line_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Lines_Per_Frame_Counter:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Lines_Per_Frame_Counter:CounterUDB:control_7\ ,
            control_6 => \Lines_Per_Frame_Counter:CounterUDB:control_6\ ,
            control_5 => \Lines_Per_Frame_Counter:CounterUDB:control_5\ ,
            control_4 => \Lines_Per_Frame_Counter:CounterUDB:control_4\ ,
            control_3 => \Lines_Per_Frame_Counter:CounterUDB:control_3\ ,
            control_2 => \Lines_Per_Frame_Counter:CounterUDB:control_2\ ,
            control_1 => \Lines_Per_Frame_Counter:CounterUDB:control_1\ ,
            control_0 => \Lines_Per_Frame_Counter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1169 ,
            control_7 => \PWM:PWMUDB:ctrl_enable\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1853 ,
            control_7 => \PWM_Steering:PWMUDB:ctrl_enable\ ,
            control_6 => \PWM_Steering:PWMUDB:control_6\ ,
            control_5 => \PWM_Steering:PWMUDB:control_5\ ,
            control_4 => \PWM_Steering:PWMUDB:control_4\ ,
            control_3 => \PWM_Steering:PWMUDB:control_3\ ,
            control_2 => \PWM_Steering:PWMUDB:control_2\ ,
            control_1 => \PWM_Steering:PWMUDB:control_1\ ,
            control_0 => \PWM_Steering:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ISR_100_Lines
        PORT MAP (
            interrupt => Net_1535 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_50_Lines
        PORT MAP (
            interrupt => Net_1790 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =ISR_Altimeter
        PORT MAP (
            interrupt => Net_2244 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_Elevator
        PORT MAP (
            interrupt => Net_1957 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =ISR_Elevator_2
        PORT MAP (
            interrupt => Net_2103 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =ISR_Hall
        PORT MAP (
            interrupt => Net_1074 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_Overflow
        PORT MAP (
            interrupt => Net_658 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_Pixy
        PORT MAP (
            interrupt => Net_2265 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_Side_Rangefinder
        PORT MAP (
            interrupt => Net_2271 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =ISR_Wait
        PORT MAP (
            interrupt => Net_2146 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_Side_Rangefinder:IRQ\
        PORT MAP (
            interrupt => Net_2287 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C_Pressure:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_Pressure:Net_643_2\ );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    5 :    3 :    8 :  62.50%
Analog domain clock dividers  :    1 :    3 :    4 :  25.00%
Pins                          :   25 :   47 :   72 :  34.72%
Macrocells                    :   42 :  150 :  192 :  21.88%
Unique Pterms                 :   49 :  335 :  384 :  12.76%
Total Pterms                  :   51 :      :      : 
Datapath Cells                :   11 :   13 :   24 :  45.83%
Status Cells                  :    5 :   19 :   24 :  20.83%
            StatusI Registers :    5 
Control Cells                 :    6 :   18 :   24 :  25.00%
            Control Registers :    6 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :   12 :   20 :   32 :  37.50%
DSM Fixed Blocks              :    1 :    0 :    1 : 100.00%
VIDAC Fixed Blocks            :    3 :    1 :    4 :  75.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    4 :    0 :    4 : 100.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    1 :    0 :    1 : 100.00%
I2C Fixed Blocks              :    1 :    0 :    1 : 100.00%
Timer Fixed Blocks            :    2 :    2 :    4 :  50.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.388ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.590ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_2296" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_2@[IOP=(4)][IoId=(2)] : Composite_Video(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Hall_To_PSOC(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Horizontal_Sync_Line(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : Input_LED(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pixy_Input(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Pressure_SCL(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Pressure_SDA(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Steering_Output(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Vertical_Sync_Frame(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_6@[IOP=(5)][IoId=(6)] : drive_output_1(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : drive_output_2(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : elevator_input(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : elevator_input_2(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : elevator_test(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : side_rangefinder(0) (fixed)
Vref[6]@[FFB(Vref,6)] : \ADC_Side_Rangefinder:ADC_Vssa_1:vRef_1\
DSM[0]@[FFB(DSM,0)] : \ADC_Side_Rangefinder:DSM4\
Comparator[3]@[FFB(Comparator,3)] : \Camera_Comp:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \Camera_Threshold:viDAC8\
Comparator[0]@[FFB(Comparator,0)] : \Elevator_Comparator:ctComp\
Comparator[1]@[FFB(Comparator,1)] : \Elevator_Comparator_1:ctComp\
VIDAC[1]@[FFB(VIDAC,1)] : \Elevator_Threshold:viDAC8\
Comparator[2]@[FFB(Comparator,2)] : \Side_Rangefinder_Comparator:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \Wall_Threshold:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 35% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 57% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 100% done. (App=cydsfit)
Analog Placement Results:
IO_2@[IOP=(4)][IoId=(2)] : Composite_Video(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Hall_To_PSOC(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Horizontal_Sync_Line(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : Input_LED(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pixy_Input(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Pressure_SCL(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Pressure_SDA(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Steering_Output(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Vertical_Sync_Frame(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_6@[IOP=(5)][IoId=(6)] : drive_output_1(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : drive_output_2(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : elevator_input(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : elevator_input_2(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : elevator_test(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : side_rangefinder(0) (fixed)
Vref[6]@[FFB(Vref,6)] : \ADC_Side_Rangefinder:ADC_Vssa_1:vRef_1\
DSM[0]@[FFB(DSM,0)] : \ADC_Side_Rangefinder:DSM4\
Comparator[2]@[FFB(Comparator,2)] : \Camera_Comp:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \Camera_Threshold:viDAC8\
Comparator[3]@[FFB(Comparator,3)] : \Elevator_Comparator:ctComp\
Comparator[1]@[FFB(Comparator,1)] : \Elevator_Comparator_1:ctComp\
VIDAC[3]@[FFB(VIDAC,3)] : \Elevator_Threshold:viDAC8\
Comparator[0]@[FFB(Comparator,0)] : \Side_Rangefinder_Comparator:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \Wall_Threshold:viDAC8\

Analog Placement phase: Elapsed time ==> 2s.087ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Log: apr.M0017: ============ VeraRouter Improve 1 OverUse=1 ============ (App=cydsfit)
============ VeraRouter Final Answer Routes ============
Connect Signal: \ADC_Side_Rangefinder:Net_520\ => (dsm0- (551)) 
Route#2280: 
  (dsm0- (551)) 
Connect Signal: \ADC_Side_Rangefinder:Net_11\ => (VRef Block Vssa (1074)) 
Route#2281: 
  (VRef Block Vssa (1074)) 
Connect Signal: \ADC_Side_Rangefinder:Net_677\ => (dsm0qtzref (572)) 
Route#2282: 
  (dsm0qtzref (572)) 
Connect Signal: Net_1446 => (GPIO P4[2] (260)) (Comparator 2+ (670)) 
Route#2285: 
  (Comparator 2+ (670)) [comp2+ Wire [667]] 
    (comp2+ Sw__3a (721)) [comp2+ Sw__3b [277]] (comp2+ Sw__3c (722)##) [AGL[6] [496]] 
    (GPIO P4[2] Sw__1c (264)##) [GPIO P4[2] Sw__1b [089]] (GPIO P4[2] Sw__1a (263)) [GPIO P4[2] Wire [596]] 
    (GPIO P4[2] (260)) 
Connect Signal: Net_2266 => (dsm0+ (550)) (GPIO P6[0] (290)) 
Route#2299: 
  (GPIO P6[0] (290)) [GPIO P6[0] Wire [602]] 
    (GPIO P6[0] Sw__0a (291)) [GPIO P6[0] Sw__0b [100]] (GPIO P6[0] Sw__0c (292)##) [amuxbusL [488]] 
    (DSM+ Sw__0c (527)##) [DSM+ Sw__0b [193]] (DSM+ Sw__0a (526)) [dsm0+ Wire [648]] 
    (dsm0+ (550)) 
Connect Signal: \ADC_Side_Rangefinder:Net_580\ => (dsm0expin1 (568)) 
Route#2287: 
  (dsm0expin1 (568)) 
Connect Signal: \ADC_Side_Rangefinder:Net_573\ => (dsm0expin2 (569)) 
Route#2288: 
  (dsm0expin2 (569)) 
Connect Signal: \ADC_Side_Rangefinder:Net_570\ => (dsm0extvssa (570)) 
Route#2289: 
  (dsm0extvssa (570)) 
Connect Signal: Net_1527 => (Comparator 2- (674)) (VIDAC Vout 2 (590)) 
Route#2290: 
  (VIDAC Vout 2 (590)) [v2 Wire [659]] 
    (v2 Sw__2a (619)) [v2 Sw__2b [230]] (v2 Sw__2c (620)##) [AGL[5] [493]] 
    (comp2- Sw__1c (742)##) [comp2- Sw__1b [287]] (comp2- Sw__1a (741)) [comp2- Wire [671]] 
    (Comparator 2- (674)) 
Connect Signal: \Camera_Threshold:Net_77\ => (VIDAC Iout 2 (594)) 
Route#2291: 
  (VIDAC Iout 2 (594)) 
Connect Signal: Net_1947 => (Comparator 3+ (672)) (GPIO P5[4] (390)) 
Route#2292: 
  (GPIO P5[4] (390)) [GPIO P5[4] Wire [630]] 
    (GPIO P5[4] Sw__1a (393)) [GPIO P5[4] Sw__1b [141]] (GPIO P5[4] Sw__1c (394)##) [AGR[0] [623]] 
    (comp3+ Sw__7c (806)##) [comp3+ Sw__7b [319]] (comp3+ Sw__7a (805)) [comp3+ Wire [669]] 
    (Comparator 3+ (672)) 
Connect Signal: Net_1949 => (Comparator 3- (676)) (Comparator 1- (675)) (VIDAC Vout 3 (592)) 
Route#2293: 
  (VIDAC Vout 3 (592)) [v3 Wire [661]] 
    (v3 Sw__2a (655)) [v3 Sw__2b [248]] (v3 Sw__2c (656)##) [AGR[5] [546]] 
    (comp3- Sw__1c (818)##) [comp3- Sw__1b [325]] (comp3- Sw__1a (817)) [comp3- Wire [673]] 
    (Comparator 3- (676)) 
  (comp3- Sw__1a (817)) [comp3- Wire [673]] 
    (CMP3 Vref Mux__1a (1144)) [CMP3 Vref Mux__1b [460]] (CMP3 Vref Mux__1c (1145)##) [cmp1_vref [729]] 
    (CMP1 Vref Mux__1c (1137)##) [CMP1 Vref Mux__1b [456]] (CMP1 Vref Mux__1a (1136)) [comp1- Wire [672]] 
    (Comparator 1- (675)) 
Connect Signal: Net_2102 => (Comparator 1+ (671)) (GPIO P5[2] (380)) 
Route#2294: 
  (GPIO P5[2] (380)) [GPIO P5[2] Wire [626]] 
    (GPIO P5[2] Sw__1a (383)) [GPIO P5[2] Sw__1b [137]] (GPIO P5[2] Sw__1c (384)##) [AGR[2] [627]] 
    (comp1+ Sw__9c (772)##) [comp1+ Sw__9b [302]] (comp1+ Sw__9a (771)) [comp1+ Wire [668]] 
    (Comparator 1+ (671)) 
Connect Signal: \Elevator_Threshold:Net_77\ => (VIDAC Iout 3 (596)) 
Route#2295: 
  (VIDAC Iout 3 (596)) 
Connect Signal: Net_2296 => (Comparator 0+ (669)) 
Route#2296: 
  (Comparator 0+ (669)) 
Connect Signal: Net_2284 => (Comparator 0- (673)) (VIDAC Vout 0 (589)) 
Route#2300: 
  (VIDAC Vout 0 (589)) [v0 Wire [658]] 
    (v0 Sw__3a (603)) [v0 Sw__3b [222]] (v0 Sw__3c (604)##) [AGL[0] [603]] 
    (comp0- Sw__5c (712)##) [comp0- Sw__5b [272]] (comp0- Sw__5a (711)) [comp0- Wire [670]] 
    (Comparator 0- (673)) 
Connect Signal: \Wall_Threshold:Net_77\ => (VIDAC Iout 0 (593)) 
Route#2298: 
  (VIDAC Iout 0 (593)) 
Connect Mux: Amux::\ADC_Side_Rangefinder:AMux\ => { 
  (dsm0- (551)) } -->> {{  { 
  (VRef Block Vssa (1074)) } || { 
  (dsm0qtzref (572)) } }}
Route#2283: 
  (dsm0- (551)) [dsm0- Wire [650]] 
    (DSM- Sw__7a (566)) [DSM- Sw__7b [212]] (DSM- Sw__7c (567)##) 
  (dsm0- (551)) [dsm0- Wire [650]] 
    (DSM- Sw__6a (564)) [DSM- Sw__6b [211]] (DSM- Sw__6c (565)##) 
Route#2284: 
  (DSM- Sw__7c (567)##) [dsm0_qtz_ref [652]] 
    (dsm0qtzref (572)) 
  (DSM- Sw__6c (565)##) [Vssa Wire Alt2 [651]] 
    (Vssa Wire Alt2 Sw (1076)) [Vssa Wire [708]] 
    (VRef Block Vssa (1074)) 
Analog Routing phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Analog Code Generation phase: Elapsed time ==> 0s.792ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   21 :   27 :   48 :  43.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.57
                   Pterms :            2.43
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.044ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.581ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.046ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 493, final cost is 493 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         13 :       4.54 :       3.23
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:final_kill_reg\
        );
        Output = \PWM:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1933, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2071 * Net_1924 * Net_2263
        );
        Output = Net_1933 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1932, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2071 * !Net_1924 * Net_2263
        );
        Output = Net_1932 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2071, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1169) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:ctrl_enable\ * \PWM:PWMUDB:compare1\
        );
        Output = Net_2071 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1169) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1957, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Elevator_Comparator:Net_1\
        );
        Output = Net_1957 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1169 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM:PWMUDB:compare1\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
        chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM:PWMUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        clock => Net_1169 ,
        status_5 => \PWM:PWMUDB:status_5\ ,
        status_3 => \PWM:PWMUDB:status_3\ ,
        status_2 => \PWM:PWMUDB:tc_i\ ,
        status_0 => \PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Drive_Control_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Drive_Control_Reg:control_7\ ,
        control_6 => \Drive_Control_Reg:control_6\ ,
        control_5 => \Drive_Control_Reg:control_5\ ,
        control_4 => \Drive_Control_Reg:control_4\ ,
        control_3 => \Drive_Control_Reg:control_3\ ,
        control_2 => \Drive_Control_Reg:control_2\ ,
        control_1 => Net_2263 ,
        control_0 => Net_1924 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1169) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:compare1\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1169) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:compare1\ * !\PWM:PWMUDB:prevCompare1\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Steering:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1853 ,
        cs_addr_2 => \PWM_Steering:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Steering:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Steering:PWMUDB:compare1\ ,
        z0_comb => \PWM_Steering:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Steering:PWMUDB:status_3\ ,
        chain_in => \PWM_Steering:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1169) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:ctrl_enable\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1169 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1169 ,
        control_7 => \PWM:PWMUDB:ctrl_enable\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1884, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1853) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steering:PWMUDB:ctrl_enable\ * 
              \PWM_Steering:PWMUDB:compare1\
        );
        Output = Net_1884 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Steering:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1853) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steering:PWMUDB:compare1\
        );
        Output = \PWM_Steering:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Steering:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1853) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steering:PWMUDB:compare1\ * 
              !\PWM_Steering:PWMUDB:prevCompare1\
        );
        Output = \PWM_Steering:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Steering:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Steering:PWMUDB:final_kill_reg\
        );
        Output = \PWM_Steering:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Steering:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1853) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_Steering:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Steering:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1853) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steering:PWMUDB:ctrl_enable\
        );
        Output = \PWM_Steering:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Steering:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1853 ,
        cs_addr_2 => \PWM_Steering:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Steering:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Steering:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        clock => Net_1853 ,
        status_5 => \PWM_Steering:PWMUDB:status_5\ ,
        status_3 => \PWM_Steering:PWMUDB:status_3\ ,
        status_2 => \PWM_Steering:PWMUDB:tc_i\ ,
        status_0 => \PWM_Steering:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1853 ,
        control_7 => \PWM_Steering:PWMUDB:ctrl_enable\ ,
        control_6 => \PWM_Steering:PWMUDB:control_6\ ,
        control_5 => \PWM_Steering:PWMUDB:control_5\ ,
        control_4 => \PWM_Steering:PWMUDB:control_4\ ,
        control_3 => \PWM_Steering:PWMUDB:control_3\ ,
        control_2 => \PWM_Steering:PWMUDB:control_2\ ,
        control_1 => \PWM_Steering:PWMUDB:control_1\ ,
        control_0 => \PWM_Steering:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=6)
        Properties               : 
        {
        }
}

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2103, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Elevator_Comparator_1:Net_1\
        );
        Output = Net_2103 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2271, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Side_Rangefinder_Comparator:Net_1\
        );
        Output = Net_2271 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Hall_Counter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1169_local
        );
        Output = \Hall_Counter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Hall_Counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Hall_Counter:CounterUDB:control_7\ * 
              !\Hall_Counter:CounterUDB:count_stored_i\ * Net_1169_local
        );
        Output = \Hall_Counter:CounterUDB:count_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Hall_Counter:CounterUDB:sC24:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Hall_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Hall_Counter:CounterUDB:reload\ ,
        f0_load => \Hall_Counter:CounterUDB:hwCapture\ ,
        chain_out => \Hall_Counter:CounterUDB:sC24:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Hall_Counter:CounterUDB:sC24:counterdp:u1\

controlcell: Name =\Hall_Counter:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Hall_Counter:CounterUDB:control_7\ ,
        control_6 => \Hall_Counter:CounterUDB:control_6\ ,
        control_5 => \Hall_Counter:CounterUDB:control_5\ ,
        control_4 => \Hall_Counter:CounterUDB:control_4\ ,
        control_3 => \Hall_Counter:CounterUDB:control_3\ ,
        control_2 => \Hall_Counter:CounterUDB:control_2\ ,
        control_1 => \Hall_Counter:CounterUDB:control_1\ ,
        control_0 => \Hall_Counter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1816, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lines_Per_Frame_Counter:CounterUDB:cmp_out_i\
        );
        Output = Net_1816 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Lines_Per_Frame_Counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lines_Per_Frame_Counter:CounterUDB:cmp_out_i\ * !Net_1816
        );
        Output = \Lines_Per_Frame_Counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Hall_Counter:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_965 * !\Hall_Counter:CounterUDB:prevCapture\
            + \Hall_Counter:CounterUDB:per_equal\
        );
        Output = \Hall_Counter:CounterUDB:reload\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Hall_Counter:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_965
        );
        Output = \Hall_Counter:CounterUDB:prevCapture\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Lines_Per_Frame_Counter:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1535 * \Lines_Per_Frame_Counter:CounterUDB:per_equal\
        );
        Output = \Lines_Per_Frame_Counter:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Lines_Per_Frame_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_1809 ,
        ce0_comb => \Lines_Per_Frame_Counter:CounterUDB:per_equal\ ,
        z0_comb => \Lines_Per_Frame_Counter:CounterUDB:status_1\ ,
        ce1_comb => \Lines_Per_Frame_Counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Lines_Per_Frame_Counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Lines_Per_Frame_Counter:CounterUDB:status_5\ ,
        chain_in => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        reset => Net_1809 ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \Lines_Per_Frame_Counter:CounterUDB:status_6\ ,
        status_5 => \Lines_Per_Frame_Counter:CounterUDB:status_5\ ,
        status_2 => \Lines_Per_Frame_Counter:CounterUDB:overflow_status\ ,
        status_1 => \Lines_Per_Frame_Counter:CounterUDB:status_1\ ,
        status_0 => \Lines_Per_Frame_Counter:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1535, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lines_Per_Frame_Counter:CounterUDB:per_equal\
        );
        Output = Net_1535 (fanout=9)
        Properties               : 
        {
        }
}

datapathcell: Name =\Line_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_1535 ,
        cs_addr_1 => \Line_Timer:TimerUDB:run_mode\ ,
        cs_addr_0 => \Line_Timer:TimerUDB:per_zero\ ,
        f0_load => \Line_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \Line_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Line_Timer:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Hall_Counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Hall_Counter:CounterUDB:cmp_out_i\ * 
              !\Hall_Counter:CounterUDB:prevCompare\
        );
        Output = \Hall_Counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Hall_Counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Hall_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Hall_Counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Hall_Counter:CounterUDB:sC24:counterdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Hall_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Hall_Counter:CounterUDB:reload\ ,
        f0_load => \Hall_Counter:CounterUDB:hwCapture\ ,
        ce0_comb => \Hall_Counter:CounterUDB:per_equal\ ,
        z0_comb => \Hall_Counter:CounterUDB:status_1\ ,
        cl1_comb => \Hall_Counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Hall_Counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Hall_Counter:CounterUDB:status_5\ ,
        chain_in => \Hall_Counter:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Hall_Counter:CounterUDB:sC24:counterdp:u1\

statusicell: Name =\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \Hall_Counter:CounterUDB:status_6\ ,
        status_5 => \Hall_Counter:CounterUDB:status_5\ ,
        status_4 => \Hall_Counter:CounterUDB:hwCapture\ ,
        status_2 => \Hall_Counter:CounterUDB:status_2\ ,
        status_1 => \Hall_Counter:CounterUDB:status_1\ ,
        status_0 => \Hall_Counter:CounterUDB:status_0\ ,
        interrupt => Net_1074 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Hall_Counter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_658 * \Hall_Counter:CounterUDB:per_equal\
        );
        Output = \Hall_Counter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Line_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Camera_Comp:Net_1\
        );
        Output = \Line_Timer:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Line_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1816 * \Line_Timer:TimerUDB:control_7\ * 
              \Line_Timer:TimerUDB:per_zero\
        );
        Output = \Line_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Line_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1816 * \Line_Timer:TimerUDB:control_7\ * 
              \Line_Timer:TimerUDB:capture_last\ * \Camera_Comp:Net_1\
        );
        Output = \Line_Timer:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\Hall_Counter:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_965 * !\Hall_Counter:CounterUDB:prevCapture\
        );
        Output = \Hall_Counter:CounterUDB:hwCapture\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_658, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Hall_Counter:CounterUDB:per_equal\
        );
        Output = Net_658 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Hall_Counter:CounterUDB:sC24:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Hall_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Hall_Counter:CounterUDB:reload\ ,
        f0_load => \Hall_Counter:CounterUDB:hwCapture\ ,
        chain_in => \Hall_Counter:CounterUDB:sC24:counterdp:carry0\ ,
        chain_out => \Hall_Counter:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Hall_Counter:CounterUDB:sC24:counterdp:u0\
    Next in chain : \Hall_Counter:CounterUDB:sC24:counterdp:u2\

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_1809, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1254
        );
        Output = Net_1809 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Line_Timer:TimerUDB:int_capt_count_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1535 * !\Line_Timer:TimerUDB:control_1\ * 
              \Line_Timer:TimerUDB:int_capt_count_1\ * 
              !\Line_Timer:TimerUDB:int_capt_count_0\
            + !Net_1535 * \Line_Timer:TimerUDB:control_1\ * 
              \Line_Timer:TimerUDB:capt_fifo_load\ * 
              !\Line_Timer:TimerUDB:int_capt_count_1\ * 
              \Line_Timer:TimerUDB:int_capt_count_0\
            + !Net_1535 * !\Line_Timer:TimerUDB:control_0\ * 
              \Line_Timer:TimerUDB:capt_fifo_load\ * 
              !\Line_Timer:TimerUDB:int_capt_count_1\ * 
              \Line_Timer:TimerUDB:int_capt_count_0\
            + !Net_1535 * \Line_Timer:TimerUDB:control_0\ * 
              \Line_Timer:TimerUDB:int_capt_count_1\ * 
              !\Line_Timer:TimerUDB:int_capt_count_0\
            + !Net_1535 * !\Line_Timer:TimerUDB:capt_fifo_load\ * 
              \Line_Timer:TimerUDB:int_capt_count_1\
        );
        Output = \Line_Timer:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Line_Timer:TimerUDB:run_mode\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1816 * \Line_Timer:TimerUDB:control_7\
        );
        Output = \Line_Timer:TimerUDB:run_mode\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Lines_Per_Frame_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_1809 ,
        chain_out => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Line_Timer:TimerUDB:control_7\ ,
        control_6 => \Line_Timer:TimerUDB:control_6\ ,
        control_5 => \Line_Timer:TimerUDB:control_5\ ,
        control_4 => \Line_Timer:TimerUDB:control_4\ ,
        control_3 => \Line_Timer:TimerUDB:control_3\ ,
        control_2 => \Line_Timer:TimerUDB:control_2\ ,
        control_1 => \Line_Timer:TimerUDB:control_1\ ,
        control_0 => \Line_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Line_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1535 * !\Line_Timer:TimerUDB:control_1\ * 
              !\Line_Timer:TimerUDB:control_0\ * 
              \Line_Timer:TimerUDB:capt_fifo_load\ * 
              !\Line_Timer:TimerUDB:int_capt_count_1\ * 
              !\Line_Timer:TimerUDB:int_capt_count_0\
            + !Net_1535 * !\Line_Timer:TimerUDB:control_1\ * 
              \Line_Timer:TimerUDB:control_0\ * 
              \Line_Timer:TimerUDB:capt_fifo_load\ * 
              !\Line_Timer:TimerUDB:int_capt_count_1\ * 
              \Line_Timer:TimerUDB:int_capt_count_0\
            + !Net_1535 * \Line_Timer:TimerUDB:control_1\ * 
              !\Line_Timer:TimerUDB:control_0\ * 
              \Line_Timer:TimerUDB:capt_fifo_load\ * 
              \Line_Timer:TimerUDB:int_capt_count_1\ * 
              !\Line_Timer:TimerUDB:int_capt_count_0\
            + !Net_1535 * \Line_Timer:TimerUDB:control_1\ * 
              \Line_Timer:TimerUDB:control_0\ * 
              \Line_Timer:TimerUDB:capt_fifo_load\ * 
              \Line_Timer:TimerUDB:int_capt_count_1\ * 
              \Line_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Line_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1254 * !Net_1535 * 
              \Lines_Per_Frame_Counter:CounterUDB:per_equal\
            + Net_1254 * \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\
        );
        Output = \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Lines_Per_Frame_Counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lines_Per_Frame_Counter:CounterUDB:control_7\ * 
              !\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\ * 
              !\Lines_Per_Frame_Counter:CounterUDB:count_stored_i\ * 
              !Net_1824
        );
        Output = \Lines_Per_Frame_Counter:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Lines_Per_Frame_Counter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1824
        );
        Output = \Lines_Per_Frame_Counter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Line_Timer:TimerUDB:int_capt_count_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1535 * !\Line_Timer:TimerUDB:control_1\ * 
              \Line_Timer:TimerUDB:capt_fifo_load\ * 
              \Line_Timer:TimerUDB:int_capt_count_1\ * 
              !\Line_Timer:TimerUDB:int_capt_count_0\
            + !Net_1535 * \Line_Timer:TimerUDB:control_1\ * 
              \Line_Timer:TimerUDB:capt_fifo_load\ * 
              !\Line_Timer:TimerUDB:int_capt_count_1\ * 
              !\Line_Timer:TimerUDB:int_capt_count_0\
            + !Net_1535 * \Line_Timer:TimerUDB:control_0\ * 
              \Line_Timer:TimerUDB:capt_fifo_load\ * 
              !\Line_Timer:TimerUDB:int_capt_count_0\
            + !Net_1535 * !\Line_Timer:TimerUDB:capt_fifo_load\ * 
              \Line_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Line_Timer:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\Line_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_1535 ,
        cs_addr_1 => \Line_Timer:TimerUDB:run_mode\ ,
        cs_addr_0 => \Line_Timer:TimerUDB:per_zero\ ,
        f0_load => \Line_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Line_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Line_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Line_Timer:TimerUDB:status_2\ ,
        chain_in => \Line_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Line_Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Line_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_1535 ,
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Line_Timer:TimerUDB:status_3\ ,
        status_2 => \Line_Timer:TimerUDB:status_2\ ,
        status_1 => \Line_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \Line_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_1790 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Lines_Per_Frame_Counter:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Lines_Per_Frame_Counter:CounterUDB:control_7\ ,
        control_6 => \Lines_Per_Frame_Counter:CounterUDB:control_6\ ,
        control_5 => \Lines_Per_Frame_Counter:CounterUDB:control_5\ ,
        control_4 => \Lines_Per_Frame_Counter:CounterUDB:control_4\ ,
        control_3 => \Lines_Per_Frame_Counter:CounterUDB:control_3\ ,
        control_2 => \Lines_Per_Frame_Counter:CounterUDB:control_2\ ,
        control_1 => \Lines_Per_Frame_Counter:CounterUDB:control_1\ ,
        control_0 => \Lines_Per_Frame_Counter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =ISR_100_Lines
        PORT MAP (
            interrupt => Net_1535 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =ISR_50_Lines
        PORT MAP (
            interrupt => Net_1790 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =ISR_Elevator
        PORT MAP (
            interrupt => Net_1957 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =ISR_Elevator_2
        PORT MAP (
            interrupt => Net_2103 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =ISR_Hall
        PORT MAP (
            interrupt => Net_1074 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =ISR_Overflow
        PORT MAP (
            interrupt => Net_658 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(6)] 
    interrupt: Name =ISR_Pixy
        PORT MAP (
            interrupt => Net_2265 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(7)] 
    interrupt: Name =ISR_Side_Rangefinder
        PORT MAP (
            interrupt => Net_2271 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(8)] 
    interrupt: Name =ISR_Wait
        PORT MAP (
            interrupt => Net_2146 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_Pressure:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_Pressure:Net_643_2\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(17)] 
    interrupt: Name =ISR_Altimeter
        PORT MAP (
            interrupt => Net_2244 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_Side_Rangefinder:IRQ\
        PORT MAP (
            interrupt => Net_2287 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Pixy_Input(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_2265 ,
        pad => Pixy_Input(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=1]: 
Pin : Name = Hall_To_PSOC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_965 ,
        pad => Hall_To_PSOC(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Composite_Video(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_1446 ,
        pad => Composite_Video(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Horizontal_Sync_Line(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_1824 ,
        pad => Horizontal_Sync_Line(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Vertical_Sync_Frame(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_1254 ,
        pad => Vertical_Sync_Frame(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pressure_SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => \I2C_Pressure:Net_854\ ,
        input => \I2C_Pressure:Net_643_0\ ,
        pad => Pressure_SCL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pressure_SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => \I2C_Pressure:Net_855\ ,
        input => \I2C_Pressure:Net_643_1\ ,
        pad => Pressure_SDA(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = elevator_input_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_2102 ,
        pad => elevator_input_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = elevator_input(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_1947 ,
        pad => elevator_input(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = elevator_test(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_1957 ,
        pad => elevator_test(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = drive_output_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_1932 ,
        pad => drive_output_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = drive_output_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_1933 ,
        pad => drive_output_2(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = side_rangefinder(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_2266 ,
        pad => side_rangefinder(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Input_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_965 ,
        pad => Input_LED(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=3]: 
Pin : Name = Steering_Output(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_1884 ,
        pad => Steering_Output(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \ADC_Side_Rangefinder:Net_487\ ,
            dclk_0 => \ADC_Side_Rangefinder:Net_487_local\ ,
            aclk_glb_0 => \ADC_Side_Rangefinder:Net_40\ ,
            aclk_0 => \ADC_Side_Rangefinder:Net_40_local\ ,
            clk_a_dig_glb_0 => \ADC_Side_Rangefinder:Net_40_adig\ ,
            clk_a_dig_0 => \ADC_Side_Rangefinder:Net_40_adig_local\ ,
            dclk_glb_1 => Net_1169 ,
            dclk_1 => Net_1169_local ,
            dclk_glb_2 => Net_1853 ,
            dclk_2 => Net_1853_local ,
            dclk_glb_3 => Net_2114 ,
            dclk_3 => Net_2114_local ,
            dclk_glb_4 => Net_2243 ,
            dclk_4 => Net_2243_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: 
    Comparator Block @ [FFB(Comparator,0)]: 
    comparatorcell: Name =\Side_Rangefinder_Comparator:ctComp\
        PORT MAP (
            vplus => Net_2296 ,
            vminus => Net_2284 ,
            clk_udb => ClockBlock_BUS_CLK_local ,
            out => \Side_Rangefinder_Comparator:Net_1\ );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ [FFB(Comparator,1)]: 
    comparatorcell: Name =\Elevator_Comparator_1:ctComp\
        PORT MAP (
            vplus => Net_2102 ,
            vminus => Net_1949 ,
            clk_udb => ClockBlock_BUS_CLK_local ,
            out => \Elevator_Comparator_1:Net_1\ );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ [FFB(Comparator,2)]: 
    comparatorcell: Name =\Camera_Comp:ctComp\
        PORT MAP (
            vplus => Net_1446 ,
            vminus => Net_1527 ,
            clk_udb => ClockBlock_BUS_CLK_local ,
            out => \Camera_Comp:Net_1\ );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ [FFB(Comparator,3)]: 
    comparatorcell: Name =\Elevator_Comparator:ctComp\
        PORT MAP (
            vplus => Net_1947 ,
            vminus => Net_1949 ,
            clk_udb => ClockBlock_BUS_CLK_local ,
            out => \Elevator_Comparator:Net_1\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: 
    DS Modulator @ [FFB(DSM,0)]: 
    dsmodcell: Name =\ADC_Side_Rangefinder:DSM4\
        PORT MAP (
            aclock => \ADC_Side_Rangefinder:Net_40\ ,
            vplus => Net_2266 ,
            vminus => \ADC_Side_Rangefinder:Net_520\ ,
            reset_dec => \ADC_Side_Rangefinder:mod_reset\ ,
            extclk_cp_udb => \ADC_Side_Rangefinder:Net_487_local\ ,
            ext_pin_1 => \ADC_Side_Rangefinder:Net_580\ ,
            ext_pin_2 => \ADC_Side_Rangefinder:Net_573\ ,
            ext_vssa => \ADC_Side_Rangefinder:Net_570\ ,
            qtz_ref => \ADC_Side_Rangefinder:Net_677\ ,
            dec_clock => \ADC_Side_Rangefinder:aclock\ ,
            mod_dat_3 => \ADC_Side_Rangefinder:mod_dat_3\ ,
            mod_dat_2 => \ADC_Side_Rangefinder:mod_dat_2\ ,
            mod_dat_1 => \ADC_Side_Rangefinder:mod_dat_1\ ,
            mod_dat_0 => \ADC_Side_Rangefinder:mod_dat_0\ ,
            dout_udb_7 => \ADC_Side_Rangefinder:Net_9_7\ ,
            dout_udb_6 => \ADC_Side_Rangefinder:Net_9_6\ ,
            dout_udb_5 => \ADC_Side_Rangefinder:Net_9_5\ ,
            dout_udb_4 => \ADC_Side_Rangefinder:Net_9_4\ ,
            dout_udb_3 => \ADC_Side_Rangefinder:Net_9_3\ ,
            dout_udb_2 => \ADC_Side_Rangefinder:Net_9_2\ ,
            dout_udb_1 => \ADC_Side_Rangefinder:Net_9_1\ ,
            dout_udb_0 => \ADC_Side_Rangefinder:Net_9_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 20
        }
Fixed Function block hod @ [FFB(Decimator,0)]: 
    Decimator Block @ [FFB(Decimator,0)]: 
    decimatorcell: Name =\ADC_Side_Rangefinder:DEC\
        PORT MAP (
            aclock => \ADC_Side_Rangefinder:aclock\ ,
            mod_dat_3 => \ADC_Side_Rangefinder:mod_dat_3\ ,
            mod_dat_2 => \ADC_Side_Rangefinder:mod_dat_2\ ,
            mod_dat_1 => \ADC_Side_Rangefinder:mod_dat_1\ ,
            mod_dat_0 => \ADC_Side_Rangefinder:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_Side_Rangefinder:mod_reset\ ,
            interrupt => Net_2287 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: 
    I2C Block @ [FFB(I2C,0)]: 
    i2ccell: Name =\I2C_Pressure:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_Pressure:Net_854\ ,
            sda_in => \I2C_Pressure:Net_855\ ,
            scl_out => \I2C_Pressure:Net_643_0\ ,
            sda_out => \I2C_Pressure:Net_643_1\ ,
            interrupt => \I2C_Pressure:Net_643_2\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\Altimeter_Counter:CounterHW\
        PORT MAP (
            clock => Net_2243 ,
            tc => \Altimeter_Counter:Net_48\ ,
            cmp => \Altimeter_Counter:Net_54\ ,
            irq => Net_2244 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,1)]: 
    timercell: Name =\Wait_Counter:CounterHW\
        PORT MAP (
            clock => Net_2114 ,
            tc => \Wait_Counter:Net_48\ ,
            cmp => \Wait_Counter:Net_54\ ,
            irq => Net_2146 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: 
    VIDAC Block @ [FFB(VIDAC,0)]: 
    vidaccell: Name =\Wall_Threshold:viDAC8\
        PORT MAP (
            vout => Net_2284 ,
            iout => \Wall_Threshold:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,2)]: 
    vidaccell: Name =\Camera_Threshold:viDAC8\
        PORT MAP (
            vout => Net_1527 ,
            iout => \Camera_Threshold:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,3)]: 
    vidaccell: Name =\Elevator_Threshold:viDAC8\
        PORT MAP (
            vout => Net_1949 ,
            iout => \Elevator_Threshold:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,6)]: 
    vrefcell: Name =\ADC_Side_Rangefinder:ADC_Vssa_1:vRef_1\
        PORT MAP (
            vout => \ADC_Side_Rangefinder:Net_11\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_Side_Rangefinder:AMux\
        PORT MAP (
            muxin_1 => \ADC_Side_Rangefinder:Net_677\ ,
            muxin_0 => \ADC_Side_Rangefinder:Net_11\ ,
            vout => \ADC_Side_Rangefinder:Net_520\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+---------------------------------------------------------
   1 |   6 |     * |      NONE |     HI_Z_DIGITAL |           Pixy_Input(0) | FB(Net_2265)
-----+-----+-------+-----------+------------------+-------------------------+---------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |        \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |        \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |        \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |        \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |        \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |        \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |        \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-------------------------+---------------------------------------------------------
   4 |   1 |     * |      NONE |     HI_Z_DIGITAL |         Hall_To_PSOC(0) | FB(Net_965)
     |   2 |     * |      NONE |      HI_Z_ANALOG |      Composite_Video(0) | Analog(Net_1446)
     |   4 |     * |      NONE |     HI_Z_DIGITAL | Horizontal_Sync_Line(0) | FB(Net_1824)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |  Vertical_Sync_Frame(0) | FB(Net_1254)
-----+-----+-------+-----------+------------------+-------------------------+---------------------------------------------------------
   5 |   0 |     * |      NONE |    OPEN_DRAIN_LO |         Pressure_SCL(0) | FB(\I2C_Pressure:Net_854\), In(\I2C_Pressure:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |         Pressure_SDA(0) | FB(\I2C_Pressure:Net_855\), In(\I2C_Pressure:Net_643_1\)
     |   2 |     * |      NONE |      HI_Z_ANALOG |     elevator_input_2(0) | Analog(Net_2102)
     |   4 |     * |      NONE |      HI_Z_ANALOG |       elevator_input(0) | Analog(Net_1947)
     |   5 |     * |      NONE |         CMOS_OUT |        elevator_test(0) | In(Net_1957)
     |   6 |     * |      NONE |         CMOS_OUT |       drive_output_1(0) | In(Net_1932)
     |   7 |     * |      NONE |         CMOS_OUT |       drive_output_2(0) | In(Net_1933)
-----+-----+-------+-----------+------------------+-------------------------+---------------------------------------------------------
   6 |   0 |     * |      NONE |      HI_Z_ANALOG |     side_rangefinder(0) | Analog(Net_2266)
     |   2 |     * |      NONE |    RES_PULL_DOWN |            Input_LED(0) | In(Net_965)
-----+-----+-------+-----------+------------------+-------------------------+---------------------------------------------------------
  12 |   3 |     * |      NONE |         CMOS_OUT |      Steering_Output(0) | In(Net_1884)
--------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
Log: plm.M0038: The pin named Steering_Output(0) at location P12[3] prevents usage of special purposes: SIO. (App=cydsfit)
Info: plm.M0037: TickReading.rpt: 
      Certain internal analog resources use the following pins for preferred routing: P12[3].
      Please check the "Final Placement Details" section of the report file (TickReading.rpt) to see what resources are impacted by your pin selections.
     (File=C:\Users\Emmily\!Spring2015\CarLab\TickReading.BundleComparator\TickReading.BundleComparator\TickReading.Bundle01\TickReading.cydsn\TickReading.rpt(1))
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.044ms
Digital Placement phase: Elapsed time ==> 3s.955ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.712ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.250ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: TickReading_timing.html: Warning-1350: Path(s) exist between clocks Clock_Hall(routed) and CyBUS_CLK, but the clocks are not synchronous to each other: (ClockBlock/dclk_1, \Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci)  (File=C:\Users\Emmily\!Spring2015\CarLab\TickReading.BundleComparator\TickReading.BundleComparator\TickReading.Bundle01\TickReading.cydsn\codegentemp\TickReading_timing.html)
Timing report is in TickReading_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.994ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.271ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 13s.050ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 13s.104ms
API generation phase: Elapsed time ==> 5s.522ms
Dependency generation phase: Elapsed time ==> 0s.062ms
Cleanup phase: Elapsed time ==> 0s.005ms
