$date
	Fri Jul 26 14:06:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! b $end
$var reg 1 " a $end
$scope module g $end
$var wire 1 # gnd $end
$var wire 1 " in $end
$var wire 1 ! out $end
$var wire 1 $ vdd $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
1!
$end
#1
0!
1"
#2
