Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jul  4 20:00:30 2024
| Host         : egl running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -file full_util_synthed.rpt -pb full_util_synthed.pb
| Design       : level0_wrapper
| Device       : xcu55c-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Physopt postRoute
-----------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+--------+------------+-----------+-------+
|          Site Type         |  Used  |  Fixed | Prohibited | Available | Util% |
+----------------------------+--------+--------+------------+-----------+-------+
| CLB LUTs*                  | 545846 | 121617 |          0 |   1303680 | 41.87 |
|   LUT as Logic             | 524312 | 114396 |          0 |   1303680 | 40.22 |
|   LUT as Memory            |  21534 |   7221 |          0 |    600960 |  3.58 |
|     LUT as Distributed RAM |  10226 |   5006 |            |           |       |
|     LUT as Shift Register  |  11308 |   2215 |            |           |       |
| CLB Registers              | 322022 | 136116 |          0 |   2607360 | 12.35 |
|   Register as Flip Flop    | 322018 | 136112 |          0 |   2607360 | 12.35 |
|   Register as Latch        |      0 |      0 |          0 |   2607360 |  0.00 |
|   Register as AND/OR       |      4 |      4 |          0 |   2607360 | <0.01 |
| CARRY8                     |  58287 |    946 |          0 |    162960 | 35.77 |
| F7 Muxes                   |   3691 |   1684 |          0 |    651840 |  0.57 |
| F8 Muxes                   |    457 |    451 |          0 |    325920 |  0.14 |
| F9 Muxes                   |      0 |      0 |          0 |    162960 |  0.00 |
+----------------------------+--------+--------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 4      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 392    |          Yes |           - |          Set |
| 4114   |          Yes |           - |        Reset |
| 8868   |          Yes |         Set |            - |
| 308644 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  290 |     0 |          0 |      2016 | 14.38 |
|   RAMB36/FIFO*    |  265 |   193 |          0 |      2016 | 13.14 |
|     RAMB36E2 only |  265 |       |            |           |       |
|   RAMB18          |   50 |     6 |          0 |      4032 |  1.24 |
|     RAMB18E2 only |   50 |       |            |           |       |
| URAM              |    0 |     0 |          0 |       960 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           | 3068 |     4 |          0 |      9024 | 34.00 |
|   DSP48E2 only | 3068 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. I/O
------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Bonded IOB     |   12 |    12 |          0 |       624 |  1.92 |
| HPIOB_M        |    6 |     6 |          0 |       288 |  2.08 |
|   INPUT        |    3 |       |            |           |       |
|   OUTPUT       |    3 |       |            |           |       |
|   BIDIR        |    0 |       |            |           |       |
| HPIOB_S        |    5 |     5 |          0 |       288 |  1.74 |
|   INPUT        |    5 |       |            |           |       |
|   OUTPUT       |    0 |       |            |           |       |
|   BIDIR        |    0 |       |            |           |       |
| HPIOB_SNGL     |    1 |     1 |          0 |        48 |  2.08 |
|   INPUT        |    1 |       |            |           |       |
|   OUTPUT       |    0 |       |            |           |       |
|   BIDIR        |    0 |       |            |           |       |
| HPIOBDIFFINBUF |    1 |     1 |          0 |       288 |  0.35 |
|   DIFFINBUF    |    1 |     1 |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   39 |    31 |          0 |      1008 |  3.87 |
|   BUFGCE             |   14 |     6 |          0 |       288 |  4.86 |
|   BUFGCE_DIV         |    1 |     1 |          0 |        48 |  2.08 |
|   BUFG_GT            |   22 |    22 |          0 |       576 |  3.82 |
|   BUFGCTRL*          |    1 |     1 |          0 |        96 |  1.04 |
| PLL                  |    1 |     1 |          0 |        24 |  4.17 |
| MMCM                 |    3 |     1 |          0 |        12 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+----------------------+------+-------+------------+-----------+--------+
|       Site Type      | Used | Fixed | Prohibited | Available |  Util% |
+----------------------+------+-------+------------+-----------+--------+
| CMACE4               |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_CHANNEL        |   16 |    16 |          0 |        40 |  40.00 |
| GTYE4_COMMON         |    4 |     4 |          0 |        10 |  40.00 |
| HBM_REF_CLK          |    2 |     0 |          0 |         2 | 100.00 |
| HBM_SNGLBLI_INTF_APB |    2 |     0 |          0 |        32 |   6.25 |
| HBM_SNGLBLI_INTF_AXI |   32 |     0 |          0 |        32 | 100.00 |
| ILKNE4               |    0 |     0 |          0 |         4 |   0.00 |
| OBUFDS_GTE4          |    0 |     0 |          0 |        20 |   0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |          0 |        20 |   0.00 |
| PCIE40E4             |    0 |     0 |          0 |         2 |   0.00 |
| PCIE4CE4             |    1 |     1 |          0 |         4 |  25.00 |
| SYSMONE4             |    0 |     0 |          0 |         3 |   0.00 |
+----------------------+------+-------+------------+-----------+--------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     1 |          0 |        12 |  8.33 |
| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |
| ICAPE3      |    1 |     1 |          0 |         6 | 16.67 |
| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |
| STARTUPE3   |    1 |     1 |          0 |         3 | 33.33 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------------------+--------+---------------------+
|       Ref Name       |  Used  | Functional Category |
+----------------------+--------+---------------------+
| FDRE                 | 308644 |            Register |
| LUT2                 | 189545 |                 CLB |
| LUT3                 | 134741 |                 CLB |
| LUT4                 | 111937 |                 CLB |
| LUT6                 | 111704 |                 CLB |
| LUT5                 |  67312 |                 CLB |
| CARRY8               |  58287 |                 CLB |
| LUT1                 |  27755 |                 CLB |
| RAMD32               |  14888 |                 CLB |
| FDSE                 |   8868 |            Register |
| SRL16E               |   6833 |                 CLB |
| SRLC32E              |   4461 |                 CLB |
| FDCE                 |   4114 |            Register |
| MUXF7                |   3691 |                 CLB |
| DSP48E2              |   3068 |          Arithmetic |
| RAMS32               |   2106 |                 CLB |
| RAMD64E              |   1216 |                 CLB |
| MUXF8                |    457 |                 CLB |
| FDPE                 |    392 |            Register |
| RAMB36E2             |    265 |            BLOCKRAM |
| RAMB18E2             |     50 |            BLOCKRAM |
| RAMS64E              |     40 |                 CLB |
| HBM_SNGLBLI_INTF_AXI |     32 |            Advanced |
| BUFG_GT              |     22 |               Clock |
| BUFG_GT_SYNC         |     17 |               Clock |
| GTYE4_CHANNEL        |     16 |            Advanced |
| SRLC16E              |     14 |                 CLB |
| BUFGCE               |     14 |               Clock |
| IBUFCTRL             |      8 |              Others |
| INBUF                |      7 |                 I/O |
| GTYE4_COMMON         |      4 |            Advanced |
| AND2B1L              |      4 |              Others |
| OBUF                 |      3 |                 I/O |
| MMCME4_ADV           |      3 |               Clock |
| HBM_SNGLBLI_INTF_APB |      2 |            Advanced |
| HBM_REF_CLK          |      2 |            Advanced |
| STARTUPE3            |      1 |       Configuration |
| PLLE4_ADV            |      1 |               Clock |
| PCIE4CE4             |      1 |            Advanced |
| ICAPE3               |      1 |       Configuration |
| IBUFDS_GTE4          |      1 |                 I/O |
| DIFFINBUF            |      1 |                 I/O |
| BUFGCTRL             |      1 |               Clock |
| BUFGCE_DIV           |      1 |               Clock |
| BSCANE2              |      1 |       Configuration |
+----------------------+--------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+--------------------------------------------+------+
|                  Ref Name                  | Used |
+--------------------------------------------+------+
| xsdbm                                      |    1 |
| ulp_xbar_1                                 |    1 |
| ulp_xbar_0                                 |    1 |
| ulp_ulp_ucs_0                              |    1 |
| ulp_ulp_cmp_0                              |    1 |
| ulp_s00_regslice_17                        |    1 |
| ulp_s00_regslice_16                        |    1 |
| ulp_s00_regslice_15                        |    1 |
| ulp_regslice_control_userpf_2              |    1 |
| ulp_regslice_control_userpf_1              |    1 |
| ulp_regslice_control_userpf_0              |    1 |
| ulp_proc_sys_reset_kernel_slr2_0           |    1 |
| ulp_proc_sys_reset_kernel_slr1_0           |    1 |
| ulp_proc_sys_reset_kernel_slr0_0           |    1 |
| ulp_proc_sys_reset_kernel2_slr2_0          |    1 |
| ulp_proc_sys_reset_kernel2_slr1_0          |    1 |
| ulp_proc_sys_reset_kernel2_slr0_0          |    1 |
| ulp_proc_sys_reset_freerun_slr2_0          |    1 |
| ulp_proc_sys_reset_freerun_slr1_0          |    1 |
| ulp_proc_sys_reset_freerun_slr0_0          |    1 |
| ulp_proc_sys_reset_ctrl_slr2_0             |    1 |
| ulp_proc_sys_reset_ctrl_slr1_0             |    1 |
| ulp_proc_sys_reset_ctrl_slr0_0             |    1 |
| ulp_m04_regslice_0                         |    1 |
| ulp_m03_regslice_0                         |    1 |
| ulp_m02_regslice_0                         |    1 |
| ulp_m01_regslice_0                         |    1 |
| ulp_m00_regslice_0                         |    1 |
| ulp_kernel_wrapper_4_0                     |    1 |
| ulp_kernel_wrapper_3_0                     |    1 |
| ulp_kernel_wrapper_2_0                     |    1 |
| ulp_kernel_wrapper_1_0                     |    1 |
| ulp_ii_level0_wire_0                       |    1 |
| ulp_hmss_0_0                               |    1 |
| ulp_axi_vip_data_0                         |    1 |
| ulp_axi_vip_ctrl_userpf_2                  |    1 |
| ulp_axi_vip_ctrl_userpf_1                  |    1 |
| ulp_axi_vip_ctrl_userpf_0                  |    1 |
| ulp_axi_gpio_null_2                        |    1 |
| ulp_axi_gpio_null_1                        |    1 |
| ulp_axi_gpio_null_0                        |    1 |
| ulp_auto_cc_6                              |    1 |
| ulp_auto_cc_5                              |    1 |
| ulp_auto_cc_4                              |    1 |
| ulp_auto_cc_3                              |    1 |
| ulp_auto_cc_2                              |    1 |
| ulp_auto_cc_1                              |    1 |
| ulp_auto_cc_0                              |    1 |
| ulp                                        |    1 |
| level0_ii_level0_pipe_0                    |    1 |
| blp_wrapper                                |    1 |
| bd_85ad_vip_S08_0                          |    1 |
| bd_85ad_vip_S07_0                          |    1 |
| bd_85ad_vip_S06_0                          |    1 |
| bd_85ad_vip_S05_0                          |    1 |
| bd_85ad_vip_S04_0                          |    1 |
| bd_85ad_vip_S03_0                          |    1 |
| bd_85ad_vip_S02_0                          |    1 |
| bd_85ad_vip_S01_0                          |    1 |
| bd_85ad_vip_S00_0                          |    1 |
| bd_85ad_util_vector_logic_0                |    1 |
| bd_85ad_slice8_28_0                        |    1 |
| bd_85ad_slice7_24_0                        |    1 |
| bd_85ad_slice6_20_0                        |    1 |
| bd_85ad_slice5_16_0                        |    1 |
| bd_85ad_slice4_12_0                        |    1 |
| bd_85ad_slice3_8_0                         |    1 |
| bd_85ad_slice2_4_0                         |    1 |
| bd_85ad_slice1_0_0                         |    1 |
| bd_85ad_slice0_13_0                        |    1 |
| bd_85ad_interconnect8_28_0                 |    1 |
| bd_85ad_interconnect7_24_0                 |    1 |
| bd_85ad_interconnect6_20_0                 |    1 |
| bd_85ad_interconnect5_16_0                 |    1 |
| bd_85ad_interconnect4_12_0                 |    1 |
| bd_85ad_interconnect3_8_0                  |    1 |
| bd_85ad_interconnect2_4_0                  |    1 |
| bd_85ad_interconnect1_0_0                  |    1 |
| bd_85ad_interconnect0_13_0                 |    1 |
| bd_85ad_init_reduce_0                      |    1 |
| bd_85ad_hbm_reset_sync_SLR2_0              |    1 |
| bd_85ad_hbm_reset_sync_SLR0_0              |    1 |
| bd_85ad_hbm_inst_0                         |    1 |
| bd_85ad_axi_apb_bridge_inst_0              |    1 |
| bd_7cf0_bsip_0                             |    1 |
| bd_7cf0_bs_switch_1_0                      |    1 |
| bd_7cf0_axi_jtag_0                         |    1 |
| bd_58f6_xsdbm_0                            |    1 |
| bd_58f6_lut_buffer_0                       |    1 |
| bd_22c0_xbar_1                             |    1 |
| bd_22c0_xbar_0                             |    1 |
| bd_22c0_psreset_kernel_01_0                |    1 |
| bd_22c0_psreset_kernel_00_0                |    1 |
| bd_22c0_psreset_hbm_0                      |    1 |
| bd_22c0_psreset_aclk_freerun_0             |    1 |
| bd_22c0_gpio_ucs_control_status_0          |    1 |
| bd_22c0_gpio_gapping_demand_0              |    1 |
| bd_22c0_gapping_demand_update_0            |    1 |
| bd_22c0_gapping_demand_toggle_0            |    1 |
| bd_22c0_frequency_counter_aclk_kernel_01_0 |    1 |
| bd_22c0_frequency_counter_aclk_kernel_00_0 |    1 |
| bd_22c0_frequency_counter_aclk_hbm_0       |    1 |
| bd_22c0_frequency_counter_aclk_0           |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_4_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_3_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_2_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_1_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_4_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_3_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_2_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_1_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_4_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_3_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_2_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_1_0       |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_1_0  |    1 |
| bd_22c0_fanout_aresetn_hbm_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_4_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_3_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_2_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_1_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_4_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_3_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_2_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_1_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_4_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_3_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_2_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_1_0       |    1 |
| bd_22c0_clock_throttling_avg_0             |    1 |
| bd_22c0_clock_throttling_aclk_kernel_01_0  |    1 |
| bd_22c0_clock_throttling_aclk_kernel_00_0  |    1 |
| bd_22c0_clock_shutdown_latch_0             |    1 |
| bd_22c0_clkwiz_hbm_0                       |    1 |
| bd_22c0_clkwiz_aclk_kernel_01_0            |    1 |
| bd_22c0_clkwiz_aclk_kernel_00_0            |    1 |
| bd_22c0_clk_hbm_adapt_0                    |    1 |
| bd_22c0_build_info_0                       |    1 |
| bd_22c0_auto_cc_0                          |    1 |
| bd_22c0_aclk_kernel_01_cont_adapt_0        |    1 |
| bd_22c0_aclk_kernel_01_adapt_0             |    1 |
| bd_22c0_aclk_kernel_00_cont_adapt_0        |    1 |
| bd_22c0_aclk_kernel_00_adapt_0             |    1 |
| bd_097b_user_debug_hub_0                   |    1 |
| bd_097b_user_debug_bridge_0                |    1 |
| bd_097b_build_info_0                       |    1 |
+--------------------------------------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    | 4338 |       |     23040 | 18.83 |
|   SLR1 -> SLR2                   | 2276 |       |           |  9.88 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   | 2062 |       |           |  8.95 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    | 4550 |       |     23040 | 19.75 |
|   SLR0 -> SLR1                   | 2475 |       |           | 10.74 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   | 2075 |       |           |  9.01 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  | 8888 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 1963 |   99 |
| SLR1      | 2215 |    0 | 1976 |
| SLR0      |   61 | 2414 |    0 |
+-----------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+-------+-------+--------+--------+--------+
|          Site Type         |  SLR0 |  SLR1 |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+-------+-------+--------+--------+--------+
| CLB                        |     0 |     0 |     0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |  3862 |  7577 |  2862 |  13.19 |  25.88 |   9.77 |
|   CLBM                     |   383 |   481 |    40 |   1.49 |   1.95 |   0.16 |
| CLB LUTs                   | 33952 | 64457 | 23208 |   7.72 |  14.92 |   5.37 |
|   LUT as Logic             | 30890 | 60616 | 22890 |   7.03 |  14.03 |   5.30 |
|   LUT as Memory            |  3062 |  3841 |   318 |   1.49 |   1.94 |   0.16 |
|     LUT as Distributed RAM |  1228 |  3650 |   128 |   0.60 |   1.85 |   0.06 |
|     LUT as Shift Register  |  1834 |   191 |   190 |   0.89 |   0.10 |   0.10 |
| CLB Registers              | 47200 | 61216 | 27700 |   5.37 |   7.09 |   3.21 |
| CARRY8                     |   282 |   577 |    87 |   0.51 |   1.07 |   0.16 |
| F7 Muxes                   |   471 |  1037 |   176 |   0.21 |   0.48 |   0.08 |
| F8 Muxes                   |   191 |   260 |     0 |   0.17 |   0.24 |   0.00 |
| F9 Muxes                   |     0 |     0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    56 |    90 |    50 |   8.33 |  13.39 |   7.44 |
|   RAMB36/FIFO              |    53 |    90 |    50 |   7.89 |  13.39 |   7.44 |
|   RAMB18                   |     6 |     0 |     0 |   0.45 |   0.00 |   0.00 |
| URAM                       |     0 |     0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     0 |     0 |     4 |   0.00 |   0.00 |   0.13 |
| Unique Control Sets        |  1761 |  3077 |   891 |   1.60 |   2.85 |   0.83 |
+----------------------------+-------+-------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |        12 |    5.77 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        12 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


