<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Dedicated IO 1 Configuration Register - configuration_dedicated_io_1</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Dedicated IO 1 Configuration Register - configuration_dedicated_io_1</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___g_r_p.html">Component : ALT_PINMUX_DCTD_IO_GRP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register is used to control the electrical behavior and direction of Dedicated IO 1</p>
<p>Only reset by a cold reset (ignores warm reset).</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6</a> </td></tr>
<tr>
<td align="left">[12:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14</a> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr>
<td align="left">[18:17] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr>
<td align="left">[21:19] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RTRIM">Bias trim bits</a> </td></tr>
<tr>
<td align="left">[31:22] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull down drive strength - PD_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp85e380c225d0c9dea58ca3695fcd5233"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG"></a></p>
<p>Configuration bits for NMOS pull down drive strength.</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2bbf3575bbb6150e25b3ba761db84c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga2bbf3575bbb6150e25b3ba761db84c3e">ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2bbf3575bbb6150e25b3ba761db84c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf705d705ead8c35ccca6ebbe883b0f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gaf705d705ead8c35ccca6ebbe883b0f48">ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaf705d705ead8c35ccca6ebbe883b0f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6292ae56e3cdd0d316b45bb0b1d105f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga6292ae56e3cdd0d316b45bb0b1d105f6">ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga6292ae56e3cdd0d316b45bb0b1d105f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd2b2768608f7a9dc0e8e0ddcc8579d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gacd2b2768608f7a9dc0e8e0ddcc8579d0">ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:gacd2b2768608f7a9dc0e8e0ddcc8579d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb27fa8c4f13f153e15088d5fec6aad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gacb27fa8c4f13f153e15088d5fec6aad4">ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:gacb27fa8c4f13f153e15088d5fec6aad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2bb5ddf1034342f5a49f59d3e06e20f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gaf2bb5ddf1034342f5a49f59d3e06e20f">ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf2bb5ddf1034342f5a49f59d3e06e20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1ceedab6fc9cd7f6d17a324095827f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga8b1ceedab6fc9cd7f6d17a324095827f">ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga8b1ceedab6fc9cd7f6d17a324095827f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54241496a7c87dd00e72953689f9753f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga54241496a7c87dd00e72953689f9753f">ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:ga54241496a7c87dd00e72953689f9753f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NMOS slew rate - PD_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4ea246bf3e93cada444885dd8e3d836a"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT"></a></p>
<p>Configuration bit for output pull down slew rate control</p>
<p>0 : slow N slew</p>
<p>1 : fast N slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5219e9a7c077e143a4ab0bcba8d26da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga5219e9a7c077e143a4ab0bcba8d26da2">ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga5219e9a7c077e143a4ab0bcba8d26da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga353ae987008a93e1def5eae1f7a2d927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga353ae987008a93e1def5eae1f7a2d927">ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga353ae987008a93e1def5eae1f7a2d927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c66ffe0f220e2f458d05e193ae3cc6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga8c66ffe0f220e2f458d05e193ae3cc6e">ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8c66ffe0f220e2f458d05e193ae3cc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20215d6bb3acc08aa04ee7a62635f96e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga20215d6bb3acc08aa04ee7a62635f96e">ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ga20215d6bb3acc08aa04ee7a62635f96e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bfb7435d4fcd52244316b081eed32fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga5bfb7435d4fcd52244316b081eed32fa">ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga5bfb7435d4fcd52244316b081eed32fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1af0b622acd28b713a6b6e77ea1bc9e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga1af0b622acd28b713a6b6e77ea1bc9e5">ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1af0b622acd28b713a6b6e77ea1bc9e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c7e8d344a38f9b1c75cb30296f3288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga80c7e8d344a38f9b1c75cb30296f3288">ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga80c7e8d344a38f9b1c75cb30296f3288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21359fbaafe6b752d3f5e12ac72279cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga21359fbaafe6b752d3f5e12ac72279cc">ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga21359fbaafe6b752d3f5e12ac72279cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_7to6 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa20d024fb1ae4ea5f015141409789101"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga764867d0296b4a4b7ff1b2656ba22f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga764867d0296b4a4b7ff1b2656ba22f6a">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga764867d0296b4a4b7ff1b2656ba22f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df29edaa53dd670de1069db37460967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga5df29edaa53dd670de1069db37460967">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga5df29edaa53dd670de1069db37460967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9237843d7c09d624288b3a333768e817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga9237843d7c09d624288b3a333768e817">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga9237843d7c09d624288b3a333768e817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga525652e81a3fb138b19794828ce5b13a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga525652e81a3fb138b19794828ce5b13a">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6_SET_MSK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:ga525652e81a3fb138b19794828ce5b13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa28b6339e843fdc0aeb8207021b18cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gafa28b6339e843fdc0aeb8207021b18cb">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6_CLR_MSK</a>&#160;&#160;&#160;0xffffff3f</td></tr>
<tr class="separator:gafa28b6339e843fdc0aeb8207021b18cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664b5f6e6c4b48e5a0e5ffeda6cd58a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga664b5f6e6c4b48e5a0e5ffeda6cd58a9">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga664b5f6e6c4b48e5a0e5ffeda6cd58a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574cb9a981681d8a13db8ae05de16b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga574cb9a981681d8a13db8ae05de16b7e">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td></tr>
<tr class="separator:ga574cb9a981681d8a13db8ae05de16b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0a453d9a3643797f77aebfd06a4ed02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gaa0a453d9a3643797f77aebfd06a4ed02">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td></tr>
<tr class="separator:gaa0a453d9a3643797f77aebfd06a4ed02"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull up drive strength - PU_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdee775a677e1b95220813e1b7904546c"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG"></a></p>
<p>Configuration bits for PMOS pull up drive strength</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaeccbf2a0235288643b7e275bc7b7380b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gaeccbf2a0235288643b7e275bc7b7380b">ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaeccbf2a0235288643b7e275bc7b7380b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79456ab6b1dec7afdd8e05d5552fd9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gab79456ab6b1dec7afdd8e05d5552fd9f">ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gab79456ab6b1dec7afdd8e05d5552fd9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf2d668b55302288d0c7025e9b670aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gacf2d668b55302288d0c7025e9b670aac">ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gacf2d668b55302288d0c7025e9b670aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e251895738b61b6e16f5401f1afa7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga54e251895738b61b6e16f5401f1afa7a">ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:ga54e251895738b61b6e16f5401f1afa7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a5c24a629c8fc25ef2ba01428ad0d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gaa2a5c24a629c8fc25ef2ba01428ad0d7">ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffe0ff</td></tr>
<tr class="separator:gaa2a5c24a629c8fc25ef2ba01428ad0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6991c17408b18b848dfac77e772766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga5a6991c17408b18b848dfac77e772766">ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5a6991c17408b18b848dfac77e772766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fa2d0a4bfb7b2538b69d04db9b7767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga15fa2d0a4bfb7b2538b69d04db9b7767">ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga15fa2d0a4bfb7b2538b69d04db9b7767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4164d4f71396860ceb75d47cdbbf6be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga4164d4f71396860ceb75d47cdbbf6be7">ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td></tr>
<tr class="separator:ga4164d4f71396860ceb75d47cdbbf6be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PMOS slew rate - PU_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6b84fde884139a9becd4eec45d51101b"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT"></a></p>
<p>Configuration bit for output pull up slew rate control</p>
<p>0 : slow P slew</p>
<p>1 : fast P slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga38cc304809ac7fe16199972f939e5168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga38cc304809ac7fe16199972f939e5168">ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga38cc304809ac7fe16199972f939e5168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42c97f0f79c46894639f8eeb5e4a34e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga42c97f0f79c46894639f8eeb5e4a34e7">ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga42c97f0f79c46894639f8eeb5e4a34e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8aaf3d9c1615a9a7099d2d40a21ba79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gae8aaf3d9c1615a9a7099d2d40a21ba79">ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae8aaf3d9c1615a9a7099d2d40a21ba79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bcde11ab46583e184574950f4ddab58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga3bcde11ab46583e184574950f4ddab58">ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:ga3bcde11ab46583e184574950f4ddab58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c37a5d8750b2bb4f329cb3d18fbc51c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga4c37a5d8750b2bb4f329cb3d18fbc51c">ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:ga4c37a5d8750b2bb4f329cb3d18fbc51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6c8a5d0ca0db32d9d8c70b350332246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gad6c8a5d0ca0db32d9d8c70b350332246">ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad6c8a5d0ca0db32d9d8c70b350332246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ed555145e84fc744e12befe607ebb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gad7ed555145e84fc744e12befe607ebb9">ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:gad7ed555145e84fc744e12befe607ebb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf143a9475d7dba332384087057df0606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gaf143a9475d7dba332384087057df0606">ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:gaf143a9475d7dba332384087057df0606"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_15to14 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3192508e7ff964f272879db187c5119c"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9467662034f638c5d304a6eae7121281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga9467662034f638c5d304a6eae7121281">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga9467662034f638c5d304a6eae7121281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c7aa9db1966c9eeba0308cdc0fc3c87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga8c7aa9db1966c9eeba0308cdc0fc3c87">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga8c7aa9db1966c9eeba0308cdc0fc3c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58bf7580cd377243299002d51d62b88b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga58bf7580cd377243299002d51d62b88b">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga58bf7580cd377243299002d51d62b88b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga686fb3fd1848a3f7d00f1677a24fc98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga686fb3fd1848a3f7d00f1677a24fc98d">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14_SET_MSK</a>&#160;&#160;&#160;0x0000c000</td></tr>
<tr class="separator:ga686fb3fd1848a3f7d00f1677a24fc98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6e9aa417ab636b4f18a28c9e6365575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gac6e9aa417ab636b4f18a28c9e6365575">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14_CLR_MSK</a>&#160;&#160;&#160;0xffff3fff</td></tr>
<tr class="separator:gac6e9aa417ab636b4f18a28c9e6365575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4542119aea110133ce9da0dd8cec43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gaad4542119aea110133ce9da0dd8cec43">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaad4542119aea110133ce9da0dd8cec43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bade37802545280128fea01676f62ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga6bade37802545280128fea01676f62ea">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga6bade37802545280128fea01676f62ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4d8016c14c299646141a2015c563ffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gae4d8016c14c299646141a2015c563ffd">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td></tr>
<tr class="separator:gae4d8016c14c299646141a2015c563ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Weak pull up signal - WK_PU_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbdbc14ba1c43816d9be2c288cf157e86"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN"></a></p>
<p>Configuration bit for weak pull up enable</p>
<p>0 : weak pull up disable</p>
<p>1 : weak pull up enable</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gadf078d20ed54becdf08dd10b6e8b1086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gadf078d20ed54becdf08dd10b6e8b1086">ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gadf078d20ed54becdf08dd10b6e8b1086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0b7a5523c18b0ca80925f91c60366e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gabe0b7a5523c18b0ca80925f91c60366e">ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gabe0b7a5523c18b0ca80925f91c60366e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7110f787d4c228abaa28105ab9c416ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga7110f787d4c228abaa28105ab9c416ae">ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7110f787d4c228abaa28105ab9c416ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e2b3ee97232f9fa06c73d7720ff7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga85e2b3ee97232f9fa06c73d7720ff7fe">ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga85e2b3ee97232f9fa06c73d7720ff7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac280fa835168da0a218440d8b72981ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gac280fa835168da0a218440d8b72981ad">ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:gac280fa835168da0a218440d8b72981ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b2c28e29b12fd516e90e67e8db71733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga7b2c28e29b12fd516e90e67e8db71733">ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga7b2c28e29b12fd516e90e67e8db71733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9663c179f0db93f7222a13cd803767b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga9663c179f0db93f7222a13cd803767b2">ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga9663c179f0db93f7222a13cd803767b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa285a9aec8a9b3e1c18371a447c6e9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gaa285a9aec8a9b3e1c18371a447c6e9d1">ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:gaa285a9aec8a9b3e1c18371a447c6e9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LVTTL input buffer enable signal - INPUT_BUF_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbd7d6d8ee4e7b23a86387ee593df1837"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN"></a></p>
<p>Configuration bits for LVTTL input buffer enable</p>
<p>00 : disable</p>
<p>01 : 1.8V TTL</p>
<p>10 : 2.5V/3.0V TTL</p>
<p>11 : 1.8V TTL</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0abb66b73dcdea6525a7ce54bc9b7ab3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga0abb66b73dcdea6525a7ce54bc9b7ab3">ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga0abb66b73dcdea6525a7ce54bc9b7ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba363921822ebd70b727b8f8c300c7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga1ba363921822ebd70b727b8f8c300c7c">ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga1ba363921822ebd70b727b8f8c300c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f83ac60c8e704a3a1891ca67d213e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga0f83ac60c8e704a3a1891ca67d213e87">ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga0f83ac60c8e704a3a1891ca67d213e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1bc299d83433180c0f3c551207a0c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga8b1bc299d83433180c0f3c551207a0c7">ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN_SET_MSK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:ga8b1bc299d83433180c0f3c551207a0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bbcd73431956fbb653f7f95e09bc9eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga1bbcd73431956fbb653f7f95e09bc9eb">ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN_CLR_MSK</a>&#160;&#160;&#160;0xfff9ffff</td></tr>
<tr class="separator:ga1bbcd73431956fbb653f7f95e09bc9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc3988c22ddf6c877a39031708de9326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gabc3988c22ddf6c877a39031708de9326">ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gabc3988c22ddf6c877a39031708de9326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf1b5b525ec24fd6896a9a274dc312f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga4cf1b5b525ec24fd6896a9a274dc312f">ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td></tr>
<tr class="separator:ga4cf1b5b525ec24fd6896a9a274dc312f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga763db7d9f152332af0056fcc2f62b96f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga763db7d9f152332af0056fcc2f62b96f">ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td></tr>
<tr class="separator:ga763db7d9f152332af0056fcc2f62b96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Bias trim bits - RTRIM </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa8d6c76ffab4710934936d9d35c89166"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_1_RTRIM"></a></p>
<p>Configuration bits for bias trim</p>
<p>000 : disable</p>
<p>001 : default</p>
<p>010 : trim low</p>
<p>100 : trim high</p>
<p>others : invalid/reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7be796c36ac7537e1c06d05bf5eebcfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga7be796c36ac7537e1c06d05bf5eebcfc">ALT_PINMUX_DCTD_IO_CFG_1_RTRIM_LSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga7be796c36ac7537e1c06d05bf5eebcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa92ee8725ad7eec70fc5f2659be4d46b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gaa92ee8725ad7eec70fc5f2659be4d46b">ALT_PINMUX_DCTD_IO_CFG_1_RTRIM_MSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:gaa92ee8725ad7eec70fc5f2659be4d46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc5465c3a64f0bab274bb7963069d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gacdc5465c3a64f0bab274bb7963069d47">ALT_PINMUX_DCTD_IO_CFG_1_RTRIM_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gacdc5465c3a64f0bab274bb7963069d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b44479cd2cb99e1b8881db18bc66edf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga1b44479cd2cb99e1b8881db18bc66edf">ALT_PINMUX_DCTD_IO_CFG_1_RTRIM_SET_MSK</a>&#160;&#160;&#160;0x00380000</td></tr>
<tr class="separator:ga1b44479cd2cb99e1b8881db18bc66edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae25b6236ed23756480a7e88496ec4bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gae25b6236ed23756480a7e88496ec4bfd">ALT_PINMUX_DCTD_IO_CFG_1_RTRIM_CLR_MSK</a>&#160;&#160;&#160;0xffc7ffff</td></tr>
<tr class="separator:gae25b6236ed23756480a7e88496ec4bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga381dfa42c0a10bfd36a00e560f85f562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga381dfa42c0a10bfd36a00e560f85f562">ALT_PINMUX_DCTD_IO_CFG_1_RTRIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga381dfa42c0a10bfd36a00e560f85f562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f933b0bada5aa0b033f2b13d354673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gac0f933b0bada5aa0b033f2b13d354673">ALT_PINMUX_DCTD_IO_CFG_1_RTRIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td></tr>
<tr class="separator:gac0f933b0bada5aa0b033f2b13d354673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddbabcc1ddf32511677597bb6f1d3946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gaddbabcc1ddf32511677597bb6f1d3946">ALT_PINMUX_DCTD_IO_CFG_1_RTRIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td></tr>
<tr class="separator:gaddbabcc1ddf32511677597bb6f1d3946"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_31to22 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe986e43cd0786fb1ed580e2f4d193640"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4ed75fc8a38d5c7c502cf5e50dbdfb2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga4ed75fc8a38d5c7c502cf5e50dbdfb2f">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22_LSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga4ed75fc8a38d5c7c502cf5e50dbdfb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081b4fabfd8a32bf9de6e64ff9d61aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga081b4fabfd8a32bf9de6e64ff9d61aa8">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga081b4fabfd8a32bf9de6e64ff9d61aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512d6fe5190fb75b39a3d3b8fb9dd963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga512d6fe5190fb75b39a3d3b8fb9dd963">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22_WIDTH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga512d6fe5190fb75b39a3d3b8fb9dd963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d61a47442c474bdfbddd491588bdebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga8d61a47442c474bdfbddd491588bdebc">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22_SET_MSK</a>&#160;&#160;&#160;0xffc00000</td></tr>
<tr class="separator:ga8d61a47442c474bdfbddd491588bdebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49e739b900deb953b3ed5cbae3909c76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga49e739b900deb953b3ed5cbae3909c76">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22_CLR_MSK</a>&#160;&#160;&#160;0x003fffff</td></tr>
<tr class="separator:ga49e739b900deb953b3ed5cbae3909c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7751aeacdb49694779d3332db6cea249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga7751aeacdb49694779d3332db6cea249">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7751aeacdb49694779d3332db6cea249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad29d05d1b22637ef9f1c682f75b65ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gad29d05d1b22637ef9f1c682f75b65ea7">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td></tr>
<tr class="separator:gad29d05d1b22637ef9f1c682f75b65ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7107fda94f1b64a76916e8e0641f09fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga7107fda94f1b64a76916e8e0641f09fe">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td></tr>
<tr class="separator:ga7107fda94f1b64a76916e8e0641f09fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1__s">ALT_PINMUX_DCTD_IO_CFG_1_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8b81f385cbc1a710f0af8c144d7b9699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ga8b81f385cbc1a710f0af8c144d7b9699">ALT_PINMUX_DCTD_IO_CFG_1_RESET</a>&#160;&#160;&#160;0x000d0000</td></tr>
<tr class="separator:ga8b81f385cbc1a710f0af8c144d7b9699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb23e81903a17271eb3931fed38f87bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gaeb23e81903a17271eb3931fed38f87bc">ALT_PINMUX_DCTD_IO_CFG_1_OFST</a>&#160;&#160;&#160;0x104</td></tr>
<tr class="separator:gaeb23e81903a17271eb3931fed38f87bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaf7b0af23a29159e652a02670d73f8b92"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1__s">ALT_PINMUX_DCTD_IO_CFG_1_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gaf7b0af23a29159e652a02670d73f8b92">ALT_PINMUX_DCTD_IO_CFG_1_t</a></td></tr>
<tr class="separator:gaf7b0af23a29159e652a02670d73f8b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1__s" id="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_DCTD_IO_CFG_1_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html">ALT_PINMUX_DCTD_IO_CFG_1</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab4aa174326ad275d3d980d2e491d0180"></a>uint32_t</td>
<td class="fieldname">
PD_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5f1a223d5b2eca04db0c0b5d69419410"></a>uint32_t</td>
<td class="fieldname">
PD_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a79a1d6b0f59e9fc4abaf0bf1d4dc5e72"></a>const uint32_t</td>
<td class="fieldname">
Reserved_7to6: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af22c90fb691725de678104636cdf408c"></a>uint32_t</td>
<td class="fieldname">
PU_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6e752e7343548d50c1cfe7ddb6130d47"></a>uint32_t</td>
<td class="fieldname">
PU_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1ba7bebf81208d1040c6fe8243dd07f1"></a>const uint32_t</td>
<td class="fieldname">
Reserved_15to14: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9f3588947c32f7f63445b9f00184aa2d"></a>uint32_t</td>
<td class="fieldname">
WK_PU_EN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a55f481ec0733204ff7c3cd0b8191303a"></a>uint32_t</td>
<td class="fieldname">
INPUT_BUF_EN: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a436439ad97da77904fc20c291cac68a7"></a>uint32_t</td>
<td class="fieldname">
RTRIM: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RTRIM">Bias trim bits</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a828bec3bb7d9326d97ec12d5f8da33d1"></a>const uint32_t</td>
<td class="fieldname">
Reserved_31to22: 10</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga2bbf3575bbb6150e25b3ba761db84c3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf705d705ead8c35ccca6ebbe883b0f48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6292ae56e3cdd0d316b45bb0b1d105f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacd2b2768608f7a9dc0e8e0ddcc8579d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacb27fa8c4f13f153e15088d5fec6aad4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf2bb5ddf1034342f5a49f59d3e06e20f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8b1ceedab6fc9cd7f6d17a324095827f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga54241496a7c87dd00e72953689f9753f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_1_PD_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5219e9a7c077e143a4ab0bcba8d26da2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga353ae987008a93e1def5eae1f7a2d927"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8c66ffe0f220e2f458d05e193ae3cc6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga20215d6bb3acc08aa04ee7a62635f96e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5bfb7435d4fcd52244316b081eed32fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1af0b622acd28b713a6b6e77ea1bc9e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga80c7e8d344a38f9b1c75cb30296f3288"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga21359fbaafe6b752d3f5e12ac72279cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_1_PD_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga764867d0296b4a4b7ff1b2656ba22f6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5df29edaa53dd670de1069db37460967"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9237843d7c09d624288b3a333768e817"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga525652e81a3fb138b19794828ce5b13a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6_SET_MSK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafa28b6339e843fdc0aeb8207021b18cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6_CLR_MSK&#160;&#160;&#160;0xffffff3f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga664b5f6e6c4b48e5a0e5ffeda6cd58a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga574cb9a981681d8a13db8ae05de16b7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa0a453d9a3643797f77aebfd06a4ed02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_7TO6</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaeccbf2a0235288643b7e275bc7b7380b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab79456ab6b1dec7afdd8e05d5552fd9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacf2d668b55302288d0c7025e9b670aac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga54e251895738b61b6e16f5401f1afa7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG_SET_MSK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa2a5c24a629c8fc25ef2ba01428ad0d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffe0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5a6991c17408b18b848dfac77e772766"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga15fa2d0a4bfb7b2538b69d04db9b7767"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4164d4f71396860ceb75d47cdbbf6be7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_1_PU_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga38cc304809ac7fe16199972f939e5168"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga42c97f0f79c46894639f8eeb5e4a34e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae8aaf3d9c1615a9a7099d2d40a21ba79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3bcde11ab46583e184574950f4ddab58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4c37a5d8750b2bb4f329cb3d18fbc51c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad6c8a5d0ca0db32d9d8c70b350332246"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad7ed555145e84fc744e12befe607ebb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf143a9475d7dba332384087057df0606"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_1_PU_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9467662034f638c5d304a6eae7121281"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8c7aa9db1966c9eeba0308cdc0fc3c87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga58bf7580cd377243299002d51d62b88b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga686fb3fd1848a3f7d00f1677a24fc98d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14_SET_MSK&#160;&#160;&#160;0x0000c000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac6e9aa417ab636b4f18a28c9e6365575"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14_CLR_MSK&#160;&#160;&#160;0xffff3fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaad4542119aea110133ce9da0dd8cec43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6bade37802545280128fea01676f62ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae4d8016c14c299646141a2015c563ffd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_15TO14</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gadf078d20ed54becdf08dd10b6e8b1086"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabe0b7a5523c18b0ca80925f91c60366e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7110f787d4c228abaa28105ab9c416ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga85e2b3ee97232f9fa06c73d7720ff7fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac280fa835168da0a218440d8b72981ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7b2c28e29b12fd516e90e67e8db71733"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9663c179f0db93f7222a13cd803767b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa285a9aec8a9b3e1c18371a447c6e9d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_1_WK_PU_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0abb66b73dcdea6525a7ce54bc9b7ab3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1ba363921822ebd70b727b8f8c300c7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0f83ac60c8e704a3a1891ca67d213e87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8b1bc299d83433180c0f3c551207a0c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN_SET_MSK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1bbcd73431956fbb653f7f95e09bc9eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN_CLR_MSK&#160;&#160;&#160;0xfff9ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabc3988c22ddf6c877a39031708de9326"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4cf1b5b525ec24fd6896a9a274dc312f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga763db7d9f152332af0056fcc2f62b96f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_1_INPUT_BUF_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7be796c36ac7537e1c06d05bf5eebcfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RTRIM_LSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RTRIM">ALT_PINMUX_DCTD_IO_CFG_1_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa92ee8725ad7eec70fc5f2659be4d46b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RTRIM_MSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RTRIM">ALT_PINMUX_DCTD_IO_CFG_1_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacdc5465c3a64f0bab274bb7963069d47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RTRIM_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RTRIM">ALT_PINMUX_DCTD_IO_CFG_1_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1b44479cd2cb99e1b8881db18bc66edf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RTRIM_SET_MSK&#160;&#160;&#160;0x00380000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RTRIM">ALT_PINMUX_DCTD_IO_CFG_1_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae25b6236ed23756480a7e88496ec4bfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RTRIM_CLR_MSK&#160;&#160;&#160;0xffc7ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RTRIM">ALT_PINMUX_DCTD_IO_CFG_1_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga381dfa42c0a10bfd36a00e560f85f562"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RTRIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RTRIM">ALT_PINMUX_DCTD_IO_CFG_1_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac0f933b0bada5aa0b033f2b13d354673"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RTRIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RTRIM">ALT_PINMUX_DCTD_IO_CFG_1_RTRIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaddbabcc1ddf32511677597bb6f1d3946"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RTRIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RTRIM">ALT_PINMUX_DCTD_IO_CFG_1_RTRIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4ed75fc8a38d5c7c502cf5e50dbdfb2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22_LSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga081b4fabfd8a32bf9de6e64ff9d61aa8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga512d6fe5190fb75b39a3d3b8fb9dd963"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22_WIDTH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8d61a47442c474bdfbddd491588bdebc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22_SET_MSK&#160;&#160;&#160;0xffc00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga49e739b900deb953b3ed5cbae3909c76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22_CLR_MSK&#160;&#160;&#160;0x003fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7751aeacdb49694779d3332db6cea249"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad29d05d1b22637ef9f1c682f75b65ea7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7107fda94f1b64a76916e8e0641f09fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_1_RSVD_31TO22</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8b81f385cbc1a710f0af8c144d7b9699"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_RESET&#160;&#160;&#160;0x000d0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html">ALT_PINMUX_DCTD_IO_CFG_1</a> register. </p>

</div>
</div>
<a class="anchor" id="gaeb23e81903a17271eb3931fed38f87bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_1_OFST&#160;&#160;&#160;0x104</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html">ALT_PINMUX_DCTD_IO_CFG_1</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaf7b0af23a29159e652a02670d73f8b92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1__s">ALT_PINMUX_DCTD_IO_CFG_1_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html#gaf7b0af23a29159e652a02670d73f8b92">ALT_PINMUX_DCTD_IO_CFG_1_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__1.html">ALT_PINMUX_DCTD_IO_CFG_1</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:46 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
