database -open waves -into waves.shm -default
probe -create -shm tbench.i_clk tbench.i_io_sw tbench.i_reset tbench.o_insn_vld tbench.o_io_hex0 tbench.o_io_hex1 tbench.o_io_hex2 tbench.o_io_hex3 tbench.o_io_hex4 tbench.o_io_hex5 tbench.o_io_hex6 tbench.o_io_hex7 tbench.o_io_lcd tbench.o_io_ledg tbench.o_io_ledr tbench.o_pc_debug tbench.singlecycle.BC.br_sel_o tbench.singlecycle.BC.br_equal tbench.singlecycle.BC.br_equal_s tbench.singlecycle.BC.br_equal_u tbench.singlecycle.BC.br_less tbench.singlecycle.BC.br_less_s tbench.singlecycle.BC.br_less_u tbench.singlecycle.BC.br_unsigned_i tbench.singlecycle.BC.instr_i tbench.singlecycle.BC.operand_a_i tbench.singlecycle.BC.operand_b_i tbench.singlecycle.BC.unused_01 tbench.singlecycle.BC.unused_02 tbench.singlecycle.CU.op_b_sel_o tbench.singlecycle.CU.alu_op_o tbench.singlecycle.CU.br_unsigned_o tbench.singlecycle.CU.instr_i tbench.singlecycle.CU.is_load_o tbench.singlecycle.CU.is_rs2_o tbench.singlecycle.CU.mem_op_o tbench.singlecycle.CU.mem_wren_o tbench.singlecycle.CU.op_a_sel_o tbench.singlecycle.CU.rd_wren_o tbench.singlecycle.CU.wb_sel_o tbench.singlecycle.HD.id_instr_i tbench.singlecycle.HD.br_sel_i tbench.singlecycle.HD.control_hazard tbench.singlecycle.HD.data_hazard tbench.singlecycle.HD.ex_enable_o tbench.singlecycle.HD.ex_instr_i tbench.singlecycle.HD.ex_is_jump tbench.singlecycle.HD.ex_rd_addr_i tbench.singlecycle.HD.ex_rd_wren_i tbench.singlecycle.HD.ex_reset_no tbench.singlecycle.HD.id_enable_o tbench.singlecycle.HD.id_is_jump tbench.singlecycle.HD.id_is_rs2_i tbench.singlecycle.HD.id_reset_no tbench.singlecycle.HD.id_rs1_addr_i tbench.singlecycle.HD.id_rs2_addr_i tbench.singlecycle.HD.mem_enable_o tbench.singlecycle.HD.mem_rd_addr_i tbench.singlecycle.HD.mem_rd_wren_i tbench.singlecycle.HD.mem_reset_no tbench.singlecycle.HD.pc_enable_o tbench.singlecycle.HD.structure_hazard tbench.singlecycle.HD.wb_enable_o tbench.singlecycle.HD.wb_rd_addr_i tbench.singlecycle.HD.wb_rd_wren_i tbench.singlecycle.HD.wb_reset_no tbench.singlecycle.IG.imm_o tbench.singlecycle.IG.instr_i tbench.singlecycle.IM.rst_ni tbench.singlecycle.IM.addr_i tbench.singlecycle.IM.clk_i tbench.singlecycle.IM.memory tbench.singlecycle.IM.rdata_o tbench.singlecycle.RF.rs1_addr_i tbench.singlecycle.RF.CheckRd tbench.singlecycle.RF.Write tbench.singlecycle.RF.clk_i tbench.singlecycle.RF.memory tbench.singlecycle.RF.rd_addr_i tbench.singlecycle.RF.rd_data_i tbench.singlecycle.RF.rd_wren_i tbench.singlecycle.RF.rs1_data_o tbench.singlecycle.RF.rs2_addr_i tbench.singlecycle.RF.rs2_data_o tbench.singlecycle.RF.rst_ni tbench.singlecycle.alu.tmp_sub_data tbench.singlecycle.alu.alu_data tbench.singlecycle.alu.alu_op_i tbench.singlecycle.alu.operand_a_i tbench.singlecycle.alu.operand_b_i tbench.singlecycle.alu.tmp_op_b_sub tbench.singlecycle.alu.tmp_sll_data tbench.singlecycle.alu.tmp_sra_data tbench.singlecycle.alu.tmp_srl_data tbench.singlecycle.lsu.io_hex3_o tbench.singlecycle.lsu.DM_wren tbench.singlecycle.lsu.IM_wren tbench.singlecycle.lsu.addr_i tbench.singlecycle.lsu.clk_i tbench.singlecycle.lsu.data_DM tbench.singlecycle.lsu.data_IM tbench.singlecycle.lsu.data_input tbench.singlecycle.lsu.data_memory tbench.singlecycle.lsu.data_output tbench.singlecycle.lsu.instruction_memory tbench.singlecycle.lsu.io_hex0_o tbench.singlecycle.lsu.io_hex1_o tbench.singlecycle.lsu.io_hex2_o tbench.singlecycle.lsu.io_hex4_o tbench.singlecycle.lsu.io_hex5_o tbench.singlecycle.lsu.io_hex6_o tbench.singlecycle.lsu.io_hex7_o tbench.singlecycle.lsu.io_lcd_o tbench.singlecycle.lsu.io_ledg_o tbench.singlecycle.lsu.io_ledr_o tbench.singlecycle.lsu.io_sw_i tbench.singlecycle.lsu.ld_data_o tbench.singlecycle.lsu.ouput_wren tbench.singlecycle.lsu.output_memory tbench.singlecycle.lsu.rst_ni tbench.singlecycle.lsu.sel_addr tbench.singlecycle.lsu.st_data_i tbench.singlecycle.lsu.st_en_i tbench.singlecycle.lsu.switches_memory tbench.singlecycle.reg01.instr_o tbench.singlecycle.reg01.clk_i tbench.singlecycle.reg01.enable_i tbench.singlecycle.reg01.instr_i tbench.singlecycle.reg01.pc_i tbench.singlecycle.reg01.pc_o tbench.singlecycle.reg01.rst_ni tbench.singlecycle.reg02.is_rs2_i tbench.singlecycle.reg02.alu_op_i tbench.singlecycle.reg02.alu_op_o tbench.singlecycle.reg02.br_unsigned_i tbench.singlecycle.reg02.br_unsigned_o tbench.singlecycle.reg02.clk_i tbench.singlecycle.reg02.enable_i tbench.singlecycle.reg02.instr_i tbench.singlecycle.reg02.instr_o tbench.singlecycle.reg02.is_load_i tbench.singlecycle.reg02.is_load_o tbench.singlecycle.reg02.is_rs2_o tbench.singlecycle.reg02.mem_op_i tbench.singlecycle.reg02.mem_op_o tbench.singlecycle.reg02.mem_wren_i tbench.singlecycle.reg02.mem_wren_o tbench.singlecycle.reg02.op_sel_a_i tbench.singlecycle.reg02.op_sel_a_o tbench.singlecycle.reg02.op_sel_b_i tbench.singlecycle.reg02.op_sel_b_o tbench.singlecycle.reg02.pc_i tbench.singlecycle.reg02.pc_o tbench.singlecycle.reg02.rd_wren_i tbench.singlecycle.reg02.rd_wren_o tbench.singlecycle.reg02.rs1_data_i tbench.singlecycle.reg02.rs1_data_o tbench.singlecycle.reg02.rs2_data_i tbench.singlecycle.reg02.rs2_data_o tbench.singlecycle.reg02.rst_ni tbench.singlecycle.reg02.wb_sel_i tbench.singlecycle.reg02.wb_sel_o tbench.singlecycle.reg03.pc_i tbench.singlecycle.reg03.alu_data_i tbench.singlecycle.reg03.alu_data_o tbench.singlecycle.reg03.clk_i tbench.singlecycle.reg03.enable_i tbench.singlecycle.reg03.imm_i tbench.singlecycle.reg03.imm_o tbench.singlecycle.reg03.instr_i tbench.singlecycle.reg03.instr_o tbench.singlecycle.reg03.is_load_i tbench.singlecycle.reg03.is_load_o tbench.singlecycle.reg03.mem_op_i tbench.singlecycle.reg03.mem_op_o tbench.singlecycle.reg03.mem_wren_i tbench.singlecycle.reg03.mem_wren_o tbench.singlecycle.reg03.pc_o tbench.singlecycle.reg03.rd_wren_i tbench.singlecycle.reg03.rd_wren_o tbench.singlecycle.reg03.rs2_data_i tbench.singlecycle.reg03.rs2_data_o tbench.singlecycle.reg03.rst_ni tbench.singlecycle.reg03.wb_sel_i tbench.singlecycle.reg03.wb_sel_o tbench.singlecycle.reg04.pc_o tbench.singlecycle.reg04.alu_data_i tbench.singlecycle.reg04.alu_data_o tbench.singlecycle.reg04.clk_i tbench.singlecycle.reg04.enable_i tbench.singlecycle.reg04.imm_i tbench.singlecycle.reg04.imm_o tbench.singlecycle.reg04.instr_i tbench.singlecycle.reg04.instr_o tbench.singlecycle.reg04.is_load_i tbench.singlecycle.reg04.is_load_o tbench.singlecycle.reg04.ld_data_i tbench.singlecycle.reg04.ld_data_o tbench.singlecycle.reg04.mem_wren_i tbench.singlecycle.reg04.mem_wren_o tbench.singlecycle.reg04.pc_i tbench.singlecycle.reg04.rd_wren_i tbench.singlecycle.reg04.rd_wren_o tbench.singlecycle.reg04.rst_ni tbench.singlecycle.reg04.wb_sel_i tbench.singlecycle.reg04.wb_sel_o
run
exit
