
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
######################################################################
##
## SPECIFY LIBRARIES
##
######################################################################
# SOURCE SETUP FILE
source "./tech/STcmos65/synopsys_dc.setup"
CORE65LPLVT_nom_1.20V_25C.db
# SUPPRESS WARNING MESSAGES
suppress_message MWLIBP-319
suppress_message MWLIBP-324
suppress_message TFCHK-012
suppress_message TFCHK-014
suppress_message TFCHK-049
suppress_message TFCHK-072
suppress_message TFCHK-084
suppress_message PSYN-651
suppress_message PSYN-650
suppress_message UID-401
suppress_message LINK-14
suppress_message TIM-134
suppress_message VER-130
suppress_message UISN-40
suppress_message VO-4
suppress_message RTDC-126
######################################################################
##
## READ DESIGN
##
######################################################################
# DEFINE CIRCUITS and WORK DIRS
set blockName "c1908"
c1908
set active_design $blockName
c1908
# DEFINE WORK DIRS
set dirname "./saved/${blockName}"
./saved/c1908
if {![file exists $dirname]} {
	file mkdir $dirname
}
set dirname "./saved/${blockName}/synthesis"
./saved/c1908/synthesis
if {![file exists $dirname]} {
	file mkdir $dirname
}
set libDir "./saved/${blockName}/synthesis/synlib"
./saved/c1908/synthesis/synlib
file mkdir $libDir
define_design_lib $blockName -path $libDir
1
# ANALYZE HDL SOURCES
set HdlFileList [glob -dir "./rtl/${blockName}/verilog" "*.v*"]
./rtl/c1908/verilog/c1908.v
foreach hdlFile $HdlFileList {
	if {[file extension $hdlFile]==".v"} {
		analyze -format verilog  -library $blockName $hdlFile
   } elseif {[file extension $hdlFile]==".vhd"} {
		analyze -format vhdl -library $blockName $hdlFile
    }
}
Running PRESTO HDLC
Compiling source file ./rtl/c1908/verilog/c1908.v
Presto compilation completed successfully.
Loading db file '/space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPSVT_bc_1.30V_m40C.db'
Loading db file '/space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPSVT_wc_1.10V_125C.db'
Loading db file '/space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPSVT_nom_1.20V_25C.db'
Loading db file '/space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPLVT_nom_1.20V_25C.db'
Loading db file '/space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPHVT_nom_1.20V_25C.db'
# ELABORATE DESIGN
elaborate -lib $blockName $blockName
Loading db file '/tools/synopsys_18/syn/O-2018.06-SP4/libraries/syn/gtech.db'
Loading db file '/tools/synopsys_18/syn/O-2018.06-SP4/libraries/syn/standard.sldb'
  Loading link library 'CORE65LPSVT'
  Loading link library 'CORE65LPSVT'
  Loading link library 'CORE65LPSVT'
  Loading link library 'CORE65LPLVT'
  Loading link library 'CORE65LPHVT'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'c1908'.
1
######################################################################
##
## DEFINE DESIGN ENVIRONMENT
##
######################################################################
#: 
# set_operating_condition -library  "${target_library}:CORE65LPSVT" nom_1.20V_25C
#set_operating_condition -library "[lindex $target_library 0]:CORE65LPLVT" nom_1.20V_25C
set_operating_condition -library "[lindex $target_library 0]:CORE65LPLVT" nom_1.20V.25C
Error: Cannot find operating condition nom_1.20V.25C in library CORE65LPLVT_nom_1.20V_25C.db:CORE65LPLVT. (UID-1220)
0
set_wire_load_model -library "[lindex $target_library 0]:CORE65LPLVT" -name area_12Kto18K [find design *]
1
set_load 0.05 [all_outputs]
1
######################################################################
##
## SET DESIGN CONSTRAINTS
##
######################################################################
source "./rtl/${blockName}/sdc/${blockName}.sdc"
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
######################################################################
##
## OPTIMIZE DESIGN
##
######################################################################
link

  Linking design 'c1908'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  CORE65LPSVT (library)       /space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPSVT_bc_1.30V_m40C.db
  CORE65LPSVT (library)       /space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPSVT_wc_1.10V_125C.db
  CORE65LPSVT (library)       /space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPSVT_nom_1.20V_25C.db
  CORE65LPLVT (library)       /space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPLVT_nom_1.20V_25C.db
  CORE65LPHVT (library)       /space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPHVT_nom_1.20V_25C.db

1
ungroup -all -flatten
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
0
#compile
set_attribute [find library CORE65LPLVT] default_threshold_voltage_group LVT -type string
CORE65LPLVT
compile_ultra
Loading db file '/tools/synopsys_18/syn/O-2018.06-SP4/libraries/syn/dw_foundation.sldb'
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'c1908'

Loaded alib file './alib-52/CORE65LPLVT_nom_1.20V_25C.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'c1908'

  Updating timing information
Information: Updating design information... (UID-85)

Threshold voltage group cell usage:
>> LVT 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

Threshold voltage group cell usage:
>> LVT 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> LVT 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

Threshold voltage group cell usage:
>> LVT 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> LVT 100.00%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:52     599.0      0.09       0.5       4.1                              0.0006
    0:00:53     648.4      0.00       0.0       3.3                              0.0008
    0:00:53     648.4      0.00       0.0       3.3                              0.0008
    0:00:54     648.4      0.00       0.0       3.3                              0.0008

Threshold voltage group cell usage:
>> LVT 100.00%

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:55     649.5      0.00       0.0       3.3                              0.0007
    0:00:56     645.3      0.00       0.0       3.3                              0.0007
    0:00:56     645.3      0.00       0.0       3.3                              0.0007
    0:00:56     645.3      0.00       0.0       3.3                              0.0007
    0:00:56     645.3      0.00       0.0       3.3                              0.0007
    0:00:56     645.3      0.00       0.0       3.3                              0.0007
    0:00:56     645.3      0.00       0.0       3.3                              0.0007
    0:00:56     645.3      0.00       0.0       3.3                              0.0007
    0:00:56     645.3      0.00       0.0       3.3                              0.0007
    0:00:56     645.3      0.00       0.0       3.3                              0.0007
    0:00:56     645.3      0.00       0.0       3.3                              0.0007
    0:00:56     645.3      0.00       0.0       3.3                              0.0007
    0:00:56     645.3      0.00       0.0       3.3                              0.0007
    0:00:56     645.3      0.00       0.0       3.3                              0.0007
    0:00:56     645.3      0.00       0.0       3.3                              0.0007
    0:00:56     645.3      0.00       0.0       3.3                              0.0007
    0:00:56     645.3      0.00       0.0       3.3                              0.0007
    0:00:56     645.3      0.00       0.0       3.3                              0.0007
    0:00:56     645.3      0.00       0.0       3.3                              0.0007
    0:00:56     645.3      0.00       0.0       3.3                              0.0007


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:57     645.3      0.00       0.0       3.3                              0.0007
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:58     708.8      0.00       0.0       0.0                              0.0010
    0:00:59     734.8      0.00       0.0       0.0                              0.0010

Threshold voltage group cell usage:
>> LVT 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:59     734.8      0.00       0.0       0.0                              0.0010
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:01:01     722.8      0.00       0.0       0.0                              0.0009
    0:01:01     722.8      0.00       0.0       0.0                              0.0009
    0:01:01     722.8      0.00       0.0       0.0                              0.0009
    0:01:02     720.7      0.00       0.0       0.0                              0.0009
    0:01:02     720.7      0.00       0.0       0.0                              0.0009
    0:01:02     720.7      0.00       0.0       0.0                              0.0009
    0:01:02     720.7      0.00       0.0       0.0                              0.0009
    0:01:02     720.7      0.00       0.0       0.0                              0.0009
    0:01:02     720.7      0.00       0.0       0.0                              0.0009
    0:01:02     720.7      0.00       0.0       0.0                              0.0009
    0:01:02     720.7      0.00       0.0       0.0                              0.0009
    0:01:02     720.7      0.00       0.0       0.0                              0.0009
    0:01:02     720.7      0.00       0.0       0.0                              0.0009
    0:01:02     720.7      0.00       0.0       0.0                              0.0009
    0:01:02     720.7      0.00       0.0       0.0                              0.0009
    0:01:02     720.7      0.00       0.0       0.0                              0.0009
    0:01:02     720.7      0.00       0.0       0.0                              0.0009
    0:01:02     720.7      0.00       0.0       0.0                              0.0009
    0:01:02     720.7      0.00       0.0       0.0                              0.0009
    0:01:02     720.7      0.00       0.0       0.0                              0.0009
    0:01:02     720.7      0.00       0.0       0.0                              0.0009
    0:01:02     720.7      0.00       0.0       0.0                              0.0009

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:02     720.7      0.00       0.0       0.0                              0.0009
    0:01:04     675.5      0.05       0.2       0.0                              0.0007
    0:01:05     681.7      0.00       0.0       0.0                              0.0008
    0:01:05     681.7      0.00       0.0       0.0                              0.0008
    0:01:05     682.2      0.00       0.0       0.0                              0.0008
    0:01:08     687.4      0.00       0.0       0.0                              0.0008
    0:01:08     691.6      0.00       0.0       0.0                              0.0008
    0:01:08     691.6      0.00       0.0       0.0                              0.0008
    0:01:08     691.6      0.00       0.0       0.0                              0.0008
    0:01:10     678.1      0.00       0.0       0.0                              0.0008
Loading db file '/space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPSVT_bc_1.30V_m40C.db'
Loading db file '/space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPSVT_wc_1.10V_125C.db'
Loading db file '/space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPSVT_nom_1.20V_25C.db'
Loading db file '/space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPLVT_nom_1.20V_25C.db'
Loading db file '/space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPHVT_nom_1.20V_25C.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
optimize_registers -clock $clockName -minimum_period_only
  Loading design 'c1908'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming c1908 (top)
FROM: pin: N1/**outside**, pin: N4/**outside**, pin: N7/**outside**, pin: N10/**outside**, pin: N13/**outside**, pin: N16/**outside**, pin: N19/**outside**, pin: N22/**outside**, pin: N25/**outside**, pin: N28/**outside**, pin: N31/**outside**, pin: N34/**outside**, pin: N37/**outside**, pin: N40/**outside**, pin: N43/**outside**, pin: N46/**outside**, pin: N49/**outside**, pin: N53/**outside**, pin: N56/**outside**, pin: N60/**outside**, pin: N63/**outside**, pin: N66/**outside**, pin: N69/**outside**, pin: N72/**outside**, pin: N76/**outside**, pin: N79/**outside**, pin: N82/**outside**, pin: N85/**outside**, pin: N88/**outside**, pin: N91/**outside**, pin: N94/**outside**, pin: N99/**outside**, pin: N104/**outside**, 
TO: pin: N2753/**outside**, pin: N2754/**outside**, pin: N2755/**outside**, pin: N2756/**outside**, pin: N2762/**outside**, pin: N2767/**outside**, pin: N2768/**outside**, pin: N2779/**outside**, pin: N2780/**outside**, pin: N2781/**outside**, pin: N2782/**outside**, pin: N2783/**outside**, pin: N2784/**outside**, pin: N2785/**outside**, pin: N2786/**outside**, pin: N2787/**outside**, pin: N2811/**outside**, pin: N2886/**outside**, pin: N2887/**outside**, pin: N2888/**outside**, pin: N2889/**outside**, pin: N2890/**outside**, pin: N2891/**outside**, pin: N2892/**outside**, pin: N2899/**outside**, 
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)

  Retiming complete
  -----------------
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

Loaded alib file './alib-52/CORE65LPLVT_nom_1.20V_25C.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:16     678.1      0.00       0.0       0.0                              0.0009
    0:00:16     678.1      0.00       0.0       0.0                              0.0009

Threshold voltage group cell usage:
>> LVT 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:17     678.1      0.00       0.0       0.0                              0.0009
    0:00:18     678.1      0.00       0.0       0.0                              0.0009
    0:00:18     678.1      0.00       0.0       0.0                              0.0009
    0:00:18     678.1      0.00       0.0       0.0                              0.0009
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:18     676.5      0.01       0.0       0.0                              0.0009
    0:00:18     676.5      0.01       0.0       0.0                              0.0008
    0:00:19     681.7      0.00       0.0       0.0                              0.0008
    0:00:20     681.7      0.00       0.0       0.0                              0.0009
    0:00:20     688.5      0.00       0.0       0.0                              0.0009
    0:00:20     688.5      0.00       0.0       0.0                              0.0009
    0:00:20     688.5      0.00       0.0       0.0                              0.0009

Threshold voltage group cell usage:
>> LVT 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:20     688.5      0.00       0.0       0.0                              0.0009
    0:00:20     688.5      0.00       0.0       0.0                              0.0009
    0:00:20     688.5      0.00       0.0       0.0                              0.0009
    0:00:20     688.5      0.00       0.0       0.0                              0.0009
    0:00:20     688.5      0.00       0.0       0.0                              0.0009
    0:00:20     688.5      0.00       0.0       0.0                              0.0009


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:21     688.5      0.00       0.0       0.0                              0.0009
    0:00:21     686.9      0.00       0.0       0.0                              0.0008
    0:00:21     686.4      0.00       0.0       0.0                              0.0008
    0:00:22     686.4      0.00       0.0       0.0                              0.0009
    0:00:22     686.4      0.00       0.0       0.0                              0.0009
    0:00:22     686.4      0.00       0.0       0.0                              0.0009
    0:00:22     686.4      0.00       0.0       0.0                              0.0009
    0:00:22     686.4      0.00       0.0       0.0                              0.0009
    0:00:22     686.4      0.00       0.0       0.0                              0.0009
    0:00:22     686.4      0.00       0.0       0.0                              0.0009
    0:00:22     686.4      0.00       0.0       0.0                              0.0009

Threshold voltage group cell usage:
>> LVT 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:22     686.4      0.00       0.0       0.0                              0.0009
    0:00:23     684.3      0.00       0.0       0.0                              0.0008
    0:00:23     684.3      0.00       0.0       0.0                              0.0008
    0:00:24     684.3      0.00       0.0       0.0                              0.0009
    0:00:24     684.3      0.00       0.0       0.0                              0.0009
    0:00:24     684.3      0.00       0.0       0.0                              0.0009
    0:00:24     684.3      0.00       0.0       0.0                              0.0009
    0:00:24     684.3      0.00       0.0       0.0                              0.0009
    0:00:24     684.3      0.00       0.0       0.0                              0.0009
    0:00:24     684.3      0.00       0.0       0.0                              0.0009
    0:00:24     684.3      0.00       0.0       0.0                              0.0009
    0:00:24     684.3      0.00       0.0       0.0                              0.0009

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:24     684.3      0.00       0.0       0.0                              0.0008
    0:00:25     684.3      0.00       0.0       0.0                              0.0008
    0:00:27     675.5      0.00       0.0       0.0                              0.0009
    0:00:27     675.5      0.00       0.0       0.0                              0.0009
    0:00:28     673.9      0.00       0.0       0.0                              0.0009
Loading db file '/space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPSVT_bc_1.30V_m40C.db'
Loading db file '/space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPSVT_wc_1.10V_125C.db'
Loading db file '/space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPSVT_nom_1.20V_25C.db'
Loading db file '/space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPLVT_nom_1.20V_25C.db'
Loading db file '/space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPHVT_nom_1.20V_25C.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
set_fix_hold $clockName
1
compile -incremental_mapping -map_effort high -ungroup_all
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:13     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:13     673.9      0.00       0.0       0.0                              0.0008      0.00  

Threshold voltage group cell usage:
>> LVT 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:14     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:14     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:14     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:15     673.9      0.00       0.0       0.0                              0.0008      0.00  
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:15     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:15     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:15     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:16     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:16     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:16     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:16     673.9      0.00       0.0       0.0                              0.0008      0.00  

Threshold voltage group cell usage:
>> LVT 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:16     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:16     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:16     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:16     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:16     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:16     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:16     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:17     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:18     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:18     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:18     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:18     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:18     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:18     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:18     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:18     673.9      0.00       0.0       0.0                              0.0008      0.00  

Threshold voltage group cell usage:
>> LVT 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:18     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:18     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:19     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:19     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:19     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:20     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:20     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:20     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:20     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:20     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:20     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:20     673.9      0.00       0.0       0.0                              0.0008      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:20     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:21     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:22     673.9      0.00       0.0       0.0                              0.0008      0.00  
    0:00:22     673.9      0.00       0.0       0.0                              0.0008      0.00  
Loading db file '/space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPSVT_bc_1.30V_m40C.db'
Loading db file '/space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPSVT_wc_1.10V_125C.db'
Loading db file '/space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPSVT_nom_1.20V_25C.db'
Loading db file '/space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPLVT_nom_1.20V_25C.db'
Loading db file '/space/s317015/sods23/leakage_power_minimization/tech/STcmos65/CORE65LPHVT_nom_1.20V_25C.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
######################################################################
##
## SAVE DESIGN
##
######################################################################
write -format verilog -hierarchy -output "${dirname}/${blockName}_postsyn.v"
Writing verilog file '/space/s317015/sods23/leakage_power_minimization/saved/c1908/synthesis/c1908_postsyn.v'.
1
write_sdc -version 1.3 "${dirname}/${blockName}_postsyn.sdc"
1
######################################################################
##
## CLEAN & EXIT
##
######################################################################
exec rm -rf $libDir
exit

Thank you...
