// Seed: 1637501626
module module_0 (
    output supply0 id_0,
    output supply0 id_1,
    input uwire id_2,
    output wand id_3,
    output wire id_4,
    output uwire id_5,
    output tri1 id_6
);
  logic id_8;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_6,
      id_2
  );
  assign id_1 = 1;
endmodule
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    output wand module_1
    , id_6,
    input wire id_3,
    input wire id_4
);
  assign id_2 = id_6;
  not primCall (id_1, id_0);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input uwire id_0,
    input tri id_1,
    input wor id_2,
    input wor id_3,
    output supply1 id_4,
    input uwire id_5
);
  wire id_7;
  assign module_0.id_2 = 0;
endmodule
