arch                                          	circuit        	vpr_status	min_chan_width	pack_time	place_time	min_chan_width_route_time	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	error
k6_frac_N10_frac_chain_depop50_mem32K_40nm.xml	ch_intrinsics.v	success   	36            	0.16     	0.08      	0.55                     	363                	493                  	250                 	10     	99    	130        	1           	0       	3.92691e+06           	1.08694e+06          	226873.                          	2268.73                             
