# 1-16-Multiplexer-MUX-using-1-8-Demultiplxer
1:16 Multiplexer (MUX) using Two 1:8 Demultiplexers (DEMUX) and One 1:2 DEMUX in Verilog

This repository contains the Verilog implementation of a 1:16 multiplexer (MUX) designed using two 1:8 demultiplexers (DEMUX) and one 1:2 DEMUX. This hierarchical design demonstrates how a combination of smaller components can be used to implement a larger and more complex digital circuit.

Features

Implements a 1:16 multiplexer using a modular approach.

Uses one 1:2 demultiplexer and two 1:8 demultiplexers.

Takes 16 data inputs, 4 select lines, and generates 1 output.

