INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cferr/Desktop/project_1/project_1.srcs/sim_1/new/fifo_16_byte_distributed_RAM_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_16_byte_distributed_RAM_TB'
