

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 50 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 instances converted, 20 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0003       rd_clk              port                   42         FF_Out.S       
@K:CKID0004       wr_clk              port                   8          Write_FSM.PS[1]
=======================================================================================
================================================================== Gated/Generated Clocks ==================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance              Explanation                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       Write_FSM.PS[0]     SLE                    10         Write_FSM.address_out[0]     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0002       Read_FSM.PS[0]      SLE                    10         Read_FSM.address_out[0]      No gated clock conversion method for cell cell:ACG4.SLE
============================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

