
Parsing finished:  274.622 s

Initialization finished
==================================
Stats for each phase, time, used memory, implicit main GC time percentage:
Total                 :  274.742 s,	  347 MB, gc:  0.000 %
  Parsing             :  274.622 s,	 1348 MB, gc:  0.000 %
  Init                :    0.120 s,	  347 MB, gc:  0.000 %

Init+Execution time:       0.120 s

  Time and top-level event counts:
  resolveFunctionAndAnywhere time  :    0.005 s,      #         11
    applyAnywhereRules time          :    0.000 s,      #         11
      no anywhere rules                :           ,      #         11
    remaining time & # cached        :    0.005 s,      #          0

  Recursive event counts:
  resolveFunctionAndAnywhere time  :           ,      #          0
    applyAnywhereRules time          :           ,      #          0
      no anywhere rules                :           ,      #          0
    # cached                         :           ,      #          0
==================================

adcb_X86-SYNTAX (v_2318 : Imm) al
  v_3708 <- getRegister cf
  v_3709 <- eval (eq v_3708 (bv_nat 1 1))
  v_3710 <- eval (handleImmediateWithSignExtend (v_2318 : Imm) 8 8)
  v_3711 <- eval (concat (bv_nat 1 0) v_3710)
  v_3712 <- eval (add v_3711 (bv_nat 9 1))
  v_3713 <- eval (mux v_3709 v_3712 v_3711)
  v_3714 <- getRegister rax
  v_3715 <- eval (extract v_3714 56 64)
  v_3716 <- eval (concat (bv_nat 1 0) v_3715)
  v_3717 <- eval (add v_3713 v_3716)
  v_3718 <- eval (extract v_3717 0 1)
  v_3719 <- eval (extract v_3717 1 2)
  v_3720 <- eval (extract v_3710 3 4)
  v_3721 <- eval (extract v_3714 59 60)
  v_3722 <- eval (bv_xor v_3720 v_3721)
  v_3723 <- eval (extract v_3717 4 5)
  v_3724 <- eval (bv_xor v_3722 v_3723)
  v_3725 <- eval (extract v_3717 1 9)
  v_3726 <- eval (eq v_3725 (bv_nat 8 0))
  v_3727 <- eval (mux v_3726 (bv_nat 1 1) (bv_nat 1 0))
  v_3728 <- eval (extract v_3717 8 9)
  v_3729 <- eval (eq v_3728 (bv_nat 1 1))
  v_3730 <- eval (extract v_3717 7 8)
  v_3731 <- eval (eq v_3730 (bv_nat 1 1))
  v_3732 <- eval (eq v_3729 v_3731)
  v_3733 <- eval (notBool_ v_3732)
  v_3734 <- eval (extract v_3717 6 7)
  v_3735 <- eval (eq v_3734 (bv_nat 1 1))
  v_3736 <- eval (eq v_3733 v_3735)
  v_3737 <- eval (notBool_ v_3736)
  v_3738 <- eval (extract v_3717 5 6)
  v_3739 <- eval (eq v_3738 (bv_nat 1 1))
  v_3740 <- eval (eq v_3737 v_3739)
  v_3741 <- eval (notBool_ v_3740)
  v_3742 <- eval (eq v_3723 (bv_nat 1 1))
  v_3743 <- eval (eq v_3741 v_3742)
  v_3744 <- eval (notBool_ v_3743)
  v_3745 <- eval (extract v_3717 3 4)
  v_3746 <- eval (eq v_3745 (bv_nat 1 1))
  v_3747 <- eval (eq v_3744 v_3746)
  v_3748 <- eval (notBool_ v_3747)
  v_3749 <- eval (extract v_3717 2 3)
  v_3750 <- eval (eq v_3749 (bv_nat 1 1))
  v_3751 <- eval (eq v_3748 v_3750)
  v_3752 <- eval (notBool_ v_3751)
  v_3753 <- eval (eq v_3719 (bv_nat 1 1))
  v_3754 <- eval (eq v_3752 v_3753)
  v_3755 <- eval (notBool_ v_3754)
  v_3756 <- eval (notBool_ v_3755)
  v_3757 <- eval (mux v_3756 (bv_nat 1 1) (bv_nat 1 0))
  v_3758 <- eval (extract v_3710 0 1)
  v_3759 <- eval (eq v_3758 (bv_nat 1 1))
  v_3760 <- eval (extract v_3714 56 57)
  v_3761 <- eval (eq v_3760 (bv_nat 1 1))
  v_3762 <- eval (eq v_3759 v_3761)
  v_3763 <- eval (eq v_3759 v_3753)
  v_3764 <- eval (notBool_ v_3763)
  v_3765 <- eval (bit_and v_3762 v_3764)
  v_3766 <- eval (mux v_3765 (bv_nat 1 1) (bv_nat 1 0))
  v_3767 <- eval (extract v_3714 0 56)
  v_3768 <- eval (concat v_3767 v_3725)
  setRegister rax v_3768
  setRegister of v_3766
  setRegister pf v_3757
  setRegister zf v_3727
  setRegister af v_3724
  setRegister sf v_3719
  setRegister cf v_3718
==========================================
adcb_X86-SYNTAX (v_2334 : Imm) (v_2336 : R8)
  v_3788 <- getRegister cf
  v_3789 <- eval (eq v_3788 (bv_nat 1 1))
  v_3790 <- eval (handleImmediateWithSignExtend (v_2334 : Imm) 8 8)
  v_3791 <- eval (concat (bv_nat 1 0) v_3790)
  v_3792 <- eval (add v_3791 (bv_nat 9 1))
  v_3793 <- eval (mux v_3789 v_3792 v_3791)
  v_3794 <- getRegister (v_2336 : R8)
  v_3795 <- eval (concat (bv_nat 1 0) v_3794)
  v_3796 <- eval (add v_3793 v_3795)
  v_3797 <- eval (extract v_3796 0 1)
  v_3798 <- eval (extract v_3796 1 2)
  v_3799 <- eval (extract v_3790 3 4)
  v_3800 <- eval (extract v_3794 3 4)
  v_3801 <- eval (bv_xor v_3799 v_3800)
  v_3802 <- eval (extract v_3796 4 5)
  v_3803 <- eval (bv_xor v_3801 v_3802)
  v_3804 <- eval (extract v_3796 1 9)
  v_3805 <- eval (eq v_3804 (bv_nat 8 0))
  v_3806 <- eval (mux v_3805 (bv_nat 1 1) (bv_nat 1 0))
  v_3807 <- eval (extract v_3796 8 9)
  v_3808 <- eval (eq v_3807 (bv_nat 1 1))
  v_3809 <- eval (extract v_3796 7 8)
  v_3810 <- eval (eq v_3809 (bv_nat 1 1))
  v_3811 <- eval (eq v_3808 v_3810)
  v_3812 <- eval (notBool_ v_3811)
  v_3813 <- eval (extract v_3796 6 7)
  v_3814 <- eval (eq v_3813 (bv_nat 1 1))
  v_3815 <- eval (eq v_3812 v_3814)
  v_3816 <- eval (notBool_ v_3815)
  v_3817 <- eval (extract v_3796 5 6)
  v_3818 <- eval (eq v_3817 (bv_nat 1 1))
  v_3819 <- eval (eq v_3816 v_3818)
  v_3820 <- eval (notBool_ v_3819)
  v_3821 <- eval (eq v_3802 (bv_nat 1 1))
  v_3822 <- eval (eq v_3820 v_3821)
  v_3823 <- eval (notBool_ v_3822)
  v_3824 <- eval (extract v_3796 3 4)
  v_3825 <- eval (eq v_3824 (bv_nat 1 1))
  v_3826 <- eval (eq v_3823 v_3825)
  v_3827 <- eval (notBool_ v_3826)
  v_3828 <- eval (extract v_3796 2 3)
  v_3829 <- eval (eq v_3828 (bv_nat 1 1))
  v_3830 <- eval (eq v_3827 v_3829)
  v_3831 <- eval (notBool_ v_3830)
  v_3832 <- eval (eq v_3798 (bv_nat 1 1))
  v_3833 <- eval (eq v_3831 v_3832)
  v_3834 <- eval (notBool_ v_3833)
  v_3835 <- eval (notBool_ v_3834)
  v_3836 <- eval (mux v_3835 (bv_nat 1 1) (bv_nat 1 0))
  v_3837 <- eval (extract v_3790 0 1)
  v_3838 <- eval (eq v_3837 (bv_nat 1 1))
  v_3839 <- eval (extract v_3794 0 1)
  v_3840 <- eval (eq v_3839 (bv_nat 1 1))
  v_3841 <- eval (eq v_3838 v_3840)
  v_3842 <- eval (eq v_3838 v_3832)
  v_3843 <- eval (notBool_ v_3842)
  v_3844 <- eval (bit_and v_3841 v_3843)
  v_3845 <- eval (mux v_3844 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2336 : R8) v_3804
  setRegister of v_3845
  setRegister pf v_3836
  setRegister zf v_3806
  setRegister af v_3803
  setRegister sf v_3798
  setRegister cf v_3797
==========================================
adcb_X86-SYNTAX (v_2344 : R8) (v_2345 : R8)
  v_3857 <- getRegister cf
  v_3858 <- eval (eq v_3857 (bv_nat 1 1))
  v_3859 <- getRegister (v_2344 : R8)
  v_3860 <- eval (concat (bv_nat 1 0) v_3859)
  v_3861 <- eval (add v_3860 (bv_nat 9 1))
  v_3862 <- eval (mux v_3858 v_3861 v_3860)
  v_3863 <- getRegister (v_2345 : R8)
  v_3864 <- eval (concat (bv_nat 1 0) v_3863)
  v_3865 <- eval (add v_3862 v_3864)
  v_3866 <- eval (extract v_3865 0 1)
  v_3867 <- eval (extract v_3865 1 2)
  v_3868 <- eval (extract v_3859 3 4)
  v_3869 <- eval (extract v_3863 3 4)
  v_3870 <- eval (bv_xor v_3868 v_3869)
  v_3871 <- eval (extract v_3865 4 5)
  v_3872 <- eval (bv_xor v_3870 v_3871)
  v_3873 <- eval (extract v_3865 1 9)
  v_3874 <- eval (eq v_3873 (bv_nat 8 0))
  v_3875 <- eval (mux v_3874 (bv_nat 1 1) (bv_nat 1 0))
  v_3876 <- eval (extract v_3865 8 9)
  v_3877 <- eval (eq v_3876 (bv_nat 1 1))
  v_3878 <- eval (extract v_3865 7 8)
  v_3879 <- eval (eq v_3878 (bv_nat 1 1))
  v_3880 <- eval (eq v_3877 v_3879)
  v_3881 <- eval (notBool_ v_3880)
  v_3882 <- eval (extract v_3865 6 7)
  v_3883 <- eval (eq v_3882 (bv_nat 1 1))
  v_3884 <- eval (eq v_3881 v_3883)
  v_3885 <- eval (notBool_ v_3884)
  v_3886 <- eval (extract v_3865 5 6)
  v_3887 <- eval (eq v_3886 (bv_nat 1 1))
  v_3888 <- eval (eq v_3885 v_3887)
  v_3889 <- eval (notBool_ v_3888)
  v_3890 <- eval (eq v_3871 (bv_nat 1 1))
  v_3891 <- eval (eq v_3889 v_3890)
  v_3892 <- eval (notBool_ v_3891)
  v_3893 <- eval (extract v_3865 3 4)
  v_3894 <- eval (eq v_3893 (bv_nat 1 1))
  v_3895 <- eval (eq v_3892 v_3894)
  v_3896 <- eval (notBool_ v_3895)
  v_3897 <- eval (extract v_3865 2 3)
  v_3898 <- eval (eq v_3897 (bv_nat 1 1))
  v_3899 <- eval (eq v_3896 v_3898)
  v_3900 <- eval (notBool_ v_3899)
  v_3901 <- eval (eq v_3867 (bv_nat 1 1))
  v_3902 <- eval (eq v_3900 v_3901)
  v_3903 <- eval (notBool_ v_3902)
  v_3904 <- eval (notBool_ v_3903)
  v_3905 <- eval (mux v_3904 (bv_nat 1 1) (bv_nat 1 0))
  v_3906 <- eval (extract v_3859 0 1)
  v_3907 <- eval (eq v_3906 (bv_nat 1 1))
  v_3908 <- eval (extract v_3863 0 1)
  v_3909 <- eval (eq v_3908 (bv_nat 1 1))
  v_3910 <- eval (eq v_3907 v_3909)
  v_3911 <- eval (eq v_3907 v_3901)
  v_3912 <- eval (notBool_ v_3911)
  v_3913 <- eval (bit_and v_3910 v_3912)
  v_3914 <- eval (mux v_3913 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2345 : R8) v_3873
  setRegister of v_3914
  setRegister pf v_3905
  setRegister zf v_3875
  setRegister af v_3872
  setRegister sf v_3867
  setRegister cf v_3866
==========================================
adcb_X86-SYNTAX (v_2350 : Rh) (v_2349 : R8)
  v_3922 <- getRegister cf
  v_3923 <- eval (eq v_3922 (bv_nat 1 1))
  v_3924 <- getRegister (v_2350 : Rh)
  v_3925 <- eval (concat (bv_nat 1 0) v_3924)
  v_3926 <- eval (add v_3925 (bv_nat 9 1))
  v_3927 <- eval (mux v_3923 v_3926 v_3925)
  v_3928 <- getRegister (v_2349 : R8)
  v_3929 <- eval (concat (bv_nat 1 0) v_3928)
  v_3930 <- eval (add v_3927 v_3929)
  v_3931 <- eval (extract v_3930 0 1)
  v_3932 <- eval (extract v_3930 1 2)
  v_3933 <- eval (extract v_3924 3 4)
  v_3934 <- eval (extract v_3928 3 4)
  v_3935 <- eval (bv_xor v_3933 v_3934)
  v_3936 <- eval (extract v_3930 4 5)
  v_3937 <- eval (bv_xor v_3935 v_3936)
  v_3938 <- eval (extract v_3930 1 9)
  v_3939 <- eval (eq v_3938 (bv_nat 8 0))
  v_3940 <- eval (mux v_3939 (bv_nat 1 1) (bv_nat 1 0))
  v_3941 <- eval (extract v_3930 8 9)
  v_3942 <- eval (eq v_3941 (bv_nat 1 1))
  v_3943 <- eval (extract v_3930 7 8)
  v_3944 <- eval (eq v_3943 (bv_nat 1 1))
  v_3945 <- eval (eq v_3942 v_3944)
  v_3946 <- eval (notBool_ v_3945)
  v_3947 <- eval (extract v_3930 6 7)
  v_3948 <- eval (eq v_3947 (bv_nat 1 1))
  v_3949 <- eval (eq v_3946 v_3948)
  v_3950 <- eval (notBool_ v_3949)
  v_3951 <- eval (extract v_3930 5 6)
  v_3952 <- eval (eq v_3951 (bv_nat 1 1))
  v_3953 <- eval (eq v_3950 v_3952)
  v_3954 <- eval (notBool_ v_3953)
  v_3955 <- eval (eq v_3936 (bv_nat 1 1))
  v_3956 <- eval (eq v_3954 v_3955)
  v_3957 <- eval (notBool_ v_3956)
  v_3958 <- eval (extract v_3930 3 4)
  v_3959 <- eval (eq v_3958 (bv_nat 1 1))
  v_3960 <- eval (eq v_3957 v_3959)
  v_3961 <- eval (notBool_ v_3960)
  v_3962 <- eval (extract v_3930 2 3)
  v_3963 <- eval (eq v_3962 (bv_nat 1 1))
  v_3964 <- eval (eq v_3961 v_3963)
  v_3965 <- eval (notBool_ v_3964)
  v_3966 <- eval (eq v_3932 (bv_nat 1 1))
  v_3967 <- eval (eq v_3965 v_3966)
  v_3968 <- eval (notBool_ v_3967)
  v_3969 <- eval (notBool_ v_3968)
  v_3970 <- eval (mux v_3969 (bv_nat 1 1) (bv_nat 1 0))
  v_3971 <- eval (extract v_3924 0 1)
  v_3972 <- eval (eq v_3971 (bv_nat 1 1))
  v_3973 <- eval (extract v_3928 0 1)
  v_3974 <- eval (eq v_3973 (bv_nat 1 1))
  v_3975 <- eval (eq v_3972 v_3974)
  v_3976 <- eval (eq v_3972 v_3966)
  v_3977 <- eval (notBool_ v_3976)
  v_3978 <- eval (bit_and v_3975 v_3977)
  v_3979 <- eval (mux v_3978 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2349 : R8) v_3938
  setRegister of v_3979
  setRegister pf v_3970
  setRegister zf v_3940
  setRegister af v_3937
  setRegister sf v_3932
  setRegister cf v_3931
==========================================
adcb_X86-SYNTAX (v_2353 : Imm) (v_2355 : Rh)
  v_3987 <- getRegister cf
  v_3988 <- eval (eq v_3987 (bv_nat 1 1))
  v_3989 <- eval (handleImmediateWithSignExtend (v_2353 : Imm) 8 8)
  v_3990 <- eval (concat (bv_nat 1 0) v_3989)
  v_3991 <- eval (add v_3990 (bv_nat 9 1))
  v_3992 <- eval (mux v_3988 v_3991 v_3990)
  v_3993 <- getRegister (v_2355 : Rh)
  v_3994 <- eval (concat (bv_nat 1 0) v_3993)
  v_3995 <- eval (add v_3992 v_3994)
  v_3996 <- eval (extract v_3995 0 1)
  v_3997 <- eval (extract v_3995 1 2)
  v_3998 <- eval (extract v_3995 1 9)
  v_3999 <- eval (eq v_3998 (bv_nat 8 0))
  v_4000 <- eval (mux v_3999 (bv_nat 1 1) (bv_nat 1 0))
  v_4001 <- eval (extract v_3989 3 4)
  v_4002 <- eval (extract v_3993 3 4)
  v_4003 <- eval (bv_xor v_4001 v_4002)
  v_4004 <- eval (extract v_3995 4 5)
  v_4005 <- eval (bv_xor v_4003 v_4004)
  v_4006 <- eval (extract v_3995 8 9)
  v_4007 <- eval (eq v_4006 (bv_nat 1 1))
  v_4008 <- eval (extract v_3995 7 8)
  v_4009 <- eval (eq v_4008 (bv_nat 1 1))
  v_4010 <- eval (eq v_4007 v_4009)
  v_4011 <- eval (notBool_ v_4010)
  v_4012 <- eval (extract v_3995 6 7)
  v_4013 <- eval (eq v_4012 (bv_nat 1 1))
  v_4014 <- eval (eq v_4011 v_4013)
  v_4015 <- eval (notBool_ v_4014)
  v_4016 <- eval (extract v_3995 5 6)
  v_4017 <- eval (eq v_4016 (bv_nat 1 1))
  v_4018 <- eval (eq v_4015 v_4017)
  v_4019 <- eval (notBool_ v_4018)
  v_4020 <- eval (eq v_4004 (bv_nat 1 1))
  v_4021 <- eval (eq v_4019 v_4020)
  v_4022 <- eval (notBool_ v_4021)
  v_4023 <- eval (extract v_3995 3 4)
  v_4024 <- eval (eq v_4023 (bv_nat 1 1))
  v_4025 <- eval (eq v_4022 v_4024)
  v_4026 <- eval (notBool_ v_4025)
  v_4027 <- eval (extract v_3995 2 3)
  v_4028 <- eval (eq v_4027 (bv_nat 1 1))
  v_4029 <- eval (eq v_4026 v_4028)
  v_4030 <- eval (notBool_ v_4029)
  v_4031 <- eval (eq v_3997 (bv_nat 1 1))
  v_4032 <- eval (eq v_4030 v_4031)
  v_4033 <- eval (notBool_ v_4032)
  v_4034 <- eval (notBool_ v_4033)
  v_4035 <- eval (mux v_4034 (bv_nat 1 1) (bv_nat 1 0))
  v_4036 <- eval (extract v_3989 0 1)
  v_4037 <- eval (eq v_4036 (bv_nat 1 1))
  v_4038 <- eval (extract v_3993 0 1)
  v_4039 <- eval (eq v_4038 (bv_nat 1 1))
  v_4040 <- eval (eq v_4037 v_4039)
  v_4041 <- eval (eq v_4037 v_4031)
  v_4042 <- eval (notBool_ v_4041)
  v_4043 <- eval (bit_and v_4040 v_4042)
  v_4044 <- eval (mux v_4043 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2355 : Rh) v_3998
  setRegister of v_4044
  setRegister pf v_4035
  setRegister af v_4005
  setRegister zf v_4000
  setRegister sf v_3997
  setRegister cf v_3996
==========================================
adcb_X86-SYNTAX (v_2363 : R8) (v_2364 : Rh)
  v_4056 <- getRegister cf
  v_4057 <- eval (eq v_4056 (bv_nat 1 1))
  v_4058 <- getRegister (v_2363 : R8)
  v_4059 <- eval (concat (bv_nat 1 0) v_4058)
  v_4060 <- eval (add v_4059 (bv_nat 9 1))
  v_4061 <- eval (mux v_4057 v_4060 v_4059)
  v_4062 <- getRegister (v_2364 : Rh)
  v_4063 <- eval (concat (bv_nat 1 0) v_4062)
  v_4064 <- eval (add v_4061 v_4063)
  v_4065 <- eval (extract v_4064 0 1)
  v_4066 <- eval (extract v_4064 1 2)
  v_4067 <- eval (extract v_4064 1 9)
  v_4068 <- eval (eq v_4067 (bv_nat 8 0))
  v_4069 <- eval (mux v_4068 (bv_nat 1 1) (bv_nat 1 0))
  v_4070 <- eval (extract v_4058 3 4)
  v_4071 <- eval (extract v_4062 3 4)
  v_4072 <- eval (bv_xor v_4070 v_4071)
  v_4073 <- eval (extract v_4064 4 5)
  v_4074 <- eval (bv_xor v_4072 v_4073)
  v_4075 <- eval (extract v_4064 8 9)
  v_4076 <- eval (eq v_4075 (bv_nat 1 1))
  v_4077 <- eval (extract v_4064 7 8)
  v_4078 <- eval (eq v_4077 (bv_nat 1 1))
  v_4079 <- eval (eq v_4076 v_4078)
  v_4080 <- eval (notBool_ v_4079)
  v_4081 <- eval (extract v_4064 6 7)
  v_4082 <- eval (eq v_4081 (bv_nat 1 1))
  v_4083 <- eval (eq v_4080 v_4082)
  v_4084 <- eval (notBool_ v_4083)
  v_4085 <- eval (extract v_4064 5 6)
  v_4086 <- eval (eq v_4085 (bv_nat 1 1))
  v_4087 <- eval (eq v_4084 v_4086)
  v_4088 <- eval (notBool_ v_4087)
  v_4089 <- eval (eq v_4073 (bv_nat 1 1))
  v_4090 <- eval (eq v_4088 v_4089)
  v_4091 <- eval (notBool_ v_4090)
  v_4092 <- eval (extract v_4064 3 4)
  v_4093 <- eval (eq v_4092 (bv_nat 1 1))
  v_4094 <- eval (eq v_4091 v_4093)
  v_4095 <- eval (notBool_ v_4094)
  v_4096 <- eval (extract v_4064 2 3)
  v_4097 <- eval (eq v_4096 (bv_nat 1 1))
  v_4098 <- eval (eq v_4095 v_4097)
  v_4099 <- eval (notBool_ v_4098)
  v_4100 <- eval (eq v_4066 (bv_nat 1 1))
  v_4101 <- eval (eq v_4099 v_4100)
  v_4102 <- eval (notBool_ v_4101)
  v_4103 <- eval (notBool_ v_4102)
  v_4104 <- eval (mux v_4103 (bv_nat 1 1) (bv_nat 1 0))
  v_4105 <- eval (extract v_4058 0 1)
  v_4106 <- eval (eq v_4105 (bv_nat 1 1))
  v_4107 <- eval (extract v_4062 0 1)
  v_4108 <- eval (eq v_4107 (bv_nat 1 1))
  v_4109 <- eval (eq v_4106 v_4108)
  v_4110 <- eval (eq v_4106 v_4100)
  v_4111 <- eval (notBool_ v_4110)
  v_4112 <- eval (bit_and v_4109 v_4111)
  v_4113 <- eval (mux v_4112 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2364 : Rh) v_4067
  setRegister of v_4113
  setRegister pf v_4104
  setRegister af v_4074
  setRegister zf v_4069
  setRegister sf v_4066
  setRegister cf v_4065
==========================================
adcb_X86-SYNTAX (v_2368 : Rh) (v_2369 : Rh)
  v_4121 <- getRegister cf
  v_4122 <- eval (eq v_4121 (bv_nat 1 1))
  v_4123 <- getRegister (v_2368 : Rh)
  v_4124 <- eval (concat (bv_nat 1 0) v_4123)
  v_4125 <- eval (add v_4124 (bv_nat 9 1))
  v_4126 <- eval (mux v_4122 v_4125 v_4124)
  v_4127 <- getRegister (v_2369 : Rh)
  v_4128 <- eval (concat (bv_nat 1 0) v_4127)
  v_4129 <- eval (add v_4126 v_4128)
  v_4130 <- eval (extract v_4129 0 1)
  v_4131 <- eval (extract v_4129 1 2)
  v_4132 <- eval (extract v_4129 1 9)
  v_4133 <- eval (eq v_4132 (bv_nat 8 0))
  v_4134 <- eval (mux v_4133 (bv_nat 1 1) (bv_nat 1 0))
  v_4135 <- eval (extract v_4123 3 4)
  v_4136 <- eval (extract v_4127 3 4)
  v_4137 <- eval (bv_xor v_4135 v_4136)
  v_4138 <- eval (extract v_4129 4 5)
  v_4139 <- eval (bv_xor v_4137 v_4138)
  v_4140 <- eval (extract v_4129 8 9)
  v_4141 <- eval (eq v_4140 (bv_nat 1 1))
  v_4142 <- eval (extract v_4129 7 8)
  v_4143 <- eval (eq v_4142 (bv_nat 1 1))
  v_4144 <- eval (eq v_4141 v_4143)
  v_4145 <- eval (notBool_ v_4144)
  v_4146 <- eval (extract v_4129 6 7)
  v_4147 <- eval (eq v_4146 (bv_nat 1 1))
  v_4148 <- eval (eq v_4145 v_4147)
  v_4149 <- eval (notBool_ v_4148)
  v_4150 <- eval (extract v_4129 5 6)
  v_4151 <- eval (eq v_4150 (bv_nat 1 1))
  v_4152 <- eval (eq v_4149 v_4151)
  v_4153 <- eval (notBool_ v_4152)
  v_4154 <- eval (eq v_4138 (bv_nat 1 1))
  v_4155 <- eval (eq v_4153 v_4154)
  v_4156 <- eval (notBool_ v_4155)
  v_4157 <- eval (extract v_4129 3 4)
  v_4158 <- eval (eq v_4157 (bv_nat 1 1))
  v_4159 <- eval (eq v_4156 v_4158)
  v_4160 <- eval (notBool_ v_4159)
  v_4161 <- eval (extract v_4129 2 3)
  v_4162 <- eval (eq v_4161 (bv_nat 1 1))
  v_4163 <- eval (eq v_4160 v_4162)
  v_4164 <- eval (notBool_ v_4163)
  v_4165 <- eval (eq v_4131 (bv_nat 1 1))
  v_4166 <- eval (eq v_4164 v_4165)
  v_4167 <- eval (notBool_ v_4166)
  v_4168 <- eval (notBool_ v_4167)
  v_4169 <- eval (mux v_4168 (bv_nat 1 1) (bv_nat 1 0))
  v_4170 <- eval (extract v_4123 0 1)
  v_4171 <- eval (eq v_4170 (bv_nat 1 1))
  v_4172 <- eval (extract v_4127 0 1)
  v_4173 <- eval (eq v_4172 (bv_nat 1 1))
  v_4174 <- eval (eq v_4171 v_4173)
  v_4175 <- eval (eq v_4171 v_4165)
  v_4176 <- eval (notBool_ v_4175)
  v_4177 <- eval (bit_and v_4174 v_4176)
  v_4178 <- eval (mux v_4177 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2369 : Rh) v_4132
  setRegister of v_4178
  setRegister pf v_4169
  setRegister af v_4139
  setRegister zf v_4134
  setRegister sf v_4131
  setRegister cf v_4130
==========================================
adcl_X86-SYNTAX (v_2372 : Imm) eax
  v_4186 <- getRegister cf
  v_4187 <- eval (eq v_4186 (bv_nat 1 1))
  v_4188 <- eval (handleImmediateWithSignExtend (v_2372 : Imm) 32 32)
  v_4189 <- eval (concat (bv_nat 1 0) v_4188)
  v_4190 <- eval (add v_4189 (bv_nat 33 1))
  v_4191 <- eval (mux v_4187 v_4190 v_4189)
  v_4192 <- getRegister rax
  v_4193 <- eval (extract v_4192 32 64)
  v_4194 <- eval (concat (bv_nat 1 0) v_4193)
  v_4195 <- eval (add v_4191 v_4194)
  v_4196 <- eval (extract v_4195 0 1)
  v_4197 <- eval (extract v_4195 1 2)
  v_4198 <- eval (extract v_4188 27 28)
  v_4199 <- eval (extract v_4192 59 60)
  v_4200 <- eval (bv_xor v_4198 v_4199)
  v_4201 <- eval (extract v_4195 28 29)
  v_4202 <- eval (bv_xor v_4200 v_4201)
  v_4203 <- eval (extract v_4195 1 33)
  v_4204 <- eval (eq v_4203 (bv_nat 32 0))
  v_4205 <- eval (mux v_4204 (bv_nat 1 1) (bv_nat 1 0))
  v_4206 <- eval (extract v_4195 32 33)
  v_4207 <- eval (eq v_4206 (bv_nat 1 1))
  v_4208 <- eval (extract v_4195 31 32)
  v_4209 <- eval (eq v_4208 (bv_nat 1 1))
  v_4210 <- eval (eq v_4207 v_4209)
  v_4211 <- eval (notBool_ v_4210)
  v_4212 <- eval (extract v_4195 30 31)
  v_4213 <- eval (eq v_4212 (bv_nat 1 1))
  v_4214 <- eval (eq v_4211 v_4213)
  v_4215 <- eval (notBool_ v_4214)
  v_4216 <- eval (extract v_4195 29 30)
  v_4217 <- eval (eq v_4216 (bv_nat 1 1))
  v_4218 <- eval (eq v_4215 v_4217)
  v_4219 <- eval (notBool_ v_4218)
  v_4220 <- eval (eq v_4201 (bv_nat 1 1))
  v_4221 <- eval (eq v_4219 v_4220)
  v_4222 <- eval (notBool_ v_4221)
  v_4223 <- eval (extract v_4195 27 28)
  v_4224 <- eval (eq v_4223 (bv_nat 1 1))
  v_4225 <- eval (eq v_4222 v_4224)
  v_4226 <- eval (notBool_ v_4225)
  v_4227 <- eval (extract v_4195 26 27)
  v_4228 <- eval (eq v_4227 (bv_nat 1 1))
  v_4229 <- eval (eq v_4226 v_4228)
  v_4230 <- eval (notBool_ v_4229)
  v_4231 <- eval (extract v_4195 25 26)
  v_4232 <- eval (eq v_4231 (bv_nat 1 1))
  v_4233 <- eval (eq v_4230 v_4232)
  v_4234 <- eval (notBool_ v_4233)
  v_4235 <- eval (notBool_ v_4234)
  v_4236 <- eval (mux v_4235 (bv_nat 1 1) (bv_nat 1 0))
  v_4237 <- eval (extract v_4188 0 1)
  v_4238 <- eval (eq v_4237 (bv_nat 1 1))
  v_4239 <- eval (extract v_4192 32 33)
  v_4240 <- eval (eq v_4239 (bv_nat 1 1))
  v_4241 <- eval (eq v_4238 v_4240)
  v_4242 <- eval (eq v_4197 (bv_nat 1 1))
  v_4243 <- eval (eq v_4238 v_4242)
  v_4244 <- eval (notBool_ v_4243)
  v_4245 <- eval (bit_and v_4241 v_4244)
  v_4246 <- eval (mux v_4245 (bv_nat 1 1) (bv_nat 1 0))
  setRegister eax v_4203
  setRegister of v_4246
  setRegister pf v_4236
  setRegister zf v_4205
  setRegister af v_4202
  setRegister sf v_4197
  setRegister cf v_4196
==========================================
adcl_X86-SYNTAX (v_2388 : Imm) (v_2390 : R32)
  v_4266 <- getRegister cf
  v_4267 <- eval (eq v_4266 (bv_nat 1 1))
  v_4268 <- eval (handleImmediateWithSignExtend (v_2388 : Imm) 32 32)
  v_4269 <- eval (concat (bv_nat 1 0) v_4268)
  v_4270 <- eval (add v_4269 (bv_nat 33 1))
  v_4271 <- eval (mux v_4267 v_4270 v_4269)
  v_4272 <- getRegister (v_2390 : R32)
  v_4273 <- eval (concat (bv_nat 1 0) v_4272)
  v_4274 <- eval (add v_4271 v_4273)
  v_4275 <- eval (extract v_4274 0 1)
  v_4276 <- eval (extract v_4274 1 2)
  v_4277 <- eval (extract v_4268 27 28)
  v_4278 <- eval (extract v_4272 27 28)
  v_4279 <- eval (bv_xor v_4277 v_4278)
  v_4280 <- eval (extract v_4274 28 29)
  v_4281 <- eval (bv_xor v_4279 v_4280)
  v_4282 <- eval (extract v_4274 1 33)
  v_4283 <- eval (eq v_4282 (bv_nat 32 0))
  v_4284 <- eval (mux v_4283 (bv_nat 1 1) (bv_nat 1 0))
  v_4285 <- eval (extract v_4274 32 33)
  v_4286 <- eval (eq v_4285 (bv_nat 1 1))
  v_4287 <- eval (extract v_4274 31 32)
  v_4288 <- eval (eq v_4287 (bv_nat 1 1))
  v_4289 <- eval (eq v_4286 v_4288)
  v_4290 <- eval (notBool_ v_4289)
  v_4291 <- eval (extract v_4274 30 31)
  v_4292 <- eval (eq v_4291 (bv_nat 1 1))
  v_4293 <- eval (eq v_4290 v_4292)
  v_4294 <- eval (notBool_ v_4293)
  v_4295 <- eval (extract v_4274 29 30)
  v_4296 <- eval (eq v_4295 (bv_nat 1 1))
  v_4297 <- eval (eq v_4294 v_4296)
  v_4298 <- eval (notBool_ v_4297)
  v_4299 <- eval (eq v_4280 (bv_nat 1 1))
  v_4300 <- eval (eq v_4298 v_4299)
  v_4301 <- eval (notBool_ v_4300)
  v_4302 <- eval (extract v_4274 27 28)
  v_4303 <- eval (eq v_4302 (bv_nat 1 1))
  v_4304 <- eval (eq v_4301 v_4303)
  v_4305 <- eval (notBool_ v_4304)
  v_4306 <- eval (extract v_4274 26 27)
  v_4307 <- eval (eq v_4306 (bv_nat 1 1))
  v_4308 <- eval (eq v_4305 v_4307)
  v_4309 <- eval (notBool_ v_4308)
  v_4310 <- eval (extract v_4274 25 26)
  v_4311 <- eval (eq v_4310 (bv_nat 1 1))
  v_4312 <- eval (eq v_4309 v_4311)
  v_4313 <- eval (notBool_ v_4312)
  v_4314 <- eval (notBool_ v_4313)
  v_4315 <- eval (mux v_4314 (bv_nat 1 1) (bv_nat 1 0))
  v_4316 <- eval (extract v_4268 0 1)
  v_4317 <- eval (eq v_4316 (bv_nat 1 1))
  v_4318 <- eval (extract v_4272 0 1)
  v_4319 <- eval (eq v_4318 (bv_nat 1 1))
  v_4320 <- eval (eq v_4317 v_4319)
  v_4321 <- eval (eq v_4276 (bv_nat 1 1))
  v_4322 <- eval (eq v_4317 v_4321)
  v_4323 <- eval (notBool_ v_4322)
  v_4324 <- eval (bit_and v_4320 v_4323)
  v_4325 <- eval (mux v_4324 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2390 : R32) v_4282
  setRegister of v_4325
  setRegister pf v_4315
  setRegister zf v_4284
  setRegister af v_4281
  setRegister sf v_4276
  setRegister cf v_4275
==========================================
adcl_X86-SYNTAX (v_2393 : Imm) (v_2395 : R32)
  v_4333 <- getRegister cf
  v_4334 <- eval (eq v_4333 (bv_nat 1 1))
  v_4335 <- eval (handleImmediateWithSignExtend (v_2393 : Imm) 8 8)
  v_4336 <- eval (svalueMInt v_4335)
  v_4337 <- eval (mi 32 v_4336)
  v_4338 <- eval (concat (bv_nat 1 0) v_4337)
  v_4339 <- eval (add v_4338 (bv_nat 33 1))
  v_4340 <- eval (mux v_4334 v_4339 v_4338)
  v_4341 <- getRegister (v_2395 : R32)
  v_4342 <- eval (concat (bv_nat 1 0) v_4341)
  v_4343 <- eval (add v_4340 v_4342)
  v_4344 <- eval (extract v_4343 0 1)
  v_4345 <- eval (extract v_4343 1 2)
  v_4346 <- eval (extract v_4335 3 4)
  v_4347 <- eval (extract v_4341 27 28)
  v_4348 <- eval (bv_xor v_4346 v_4347)
  v_4349 <- eval (extract v_4343 28 29)
  v_4350 <- eval (bv_xor v_4348 v_4349)
  v_4351 <- eval (extract v_4343 1 33)
  v_4352 <- eval (eq v_4351 (bv_nat 32 0))
  v_4353 <- eval (mux v_4352 (bv_nat 1 1) (bv_nat 1 0))
  v_4354 <- eval (extract v_4343 32 33)
  v_4355 <- eval (eq v_4354 (bv_nat 1 1))
  v_4356 <- eval (extract v_4343 31 32)
  v_4357 <- eval (eq v_4356 (bv_nat 1 1))
  v_4358 <- eval (eq v_4355 v_4357)
  v_4359 <- eval (notBool_ v_4358)
  v_4360 <- eval (extract v_4343 30 31)
  v_4361 <- eval (eq v_4360 (bv_nat 1 1))
  v_4362 <- eval (eq v_4359 v_4361)
  v_4363 <- eval (notBool_ v_4362)
  v_4364 <- eval (extract v_4343 29 30)
  v_4365 <- eval (eq v_4364 (bv_nat 1 1))
  v_4366 <- eval (eq v_4363 v_4365)
  v_4367 <- eval (notBool_ v_4366)
  v_4368 <- eval (eq v_4349 (bv_nat 1 1))
  v_4369 <- eval (eq v_4367 v_4368)
  v_4370 <- eval (notBool_ v_4369)
  v_4371 <- eval (extract v_4343 27 28)
  v_4372 <- eval (eq v_4371 (bv_nat 1 1))
  v_4373 <- eval (eq v_4370 v_4372)
  v_4374 <- eval (notBool_ v_4373)
  v_4375 <- eval (extract v_4343 26 27)
  v_4376 <- eval (eq v_4375 (bv_nat 1 1))
  v_4377 <- eval (eq v_4374 v_4376)
  v_4378 <- eval (notBool_ v_4377)
  v_4379 <- eval (extract v_4343 25 26)
  v_4380 <- eval (eq v_4379 (bv_nat 1 1))
  v_4381 <- eval (eq v_4378 v_4380)
  v_4382 <- eval (notBool_ v_4381)
  v_4383 <- eval (notBool_ v_4382)
  v_4384 <- eval (mux v_4383 (bv_nat 1 1) (bv_nat 1 0))
  v_4385 <- eval (extract v_4337 0 1)
  v_4386 <- eval (eq v_4385 (bv_nat 1 1))
  v_4387 <- eval (extract v_4341 0 1)
  v_4388 <- eval (eq v_4387 (bv_nat 1 1))
  v_4389 <- eval (eq v_4386 v_4388)
  v_4390 <- eval (eq v_4345 (bv_nat 1 1))
  v_4391 <- eval (eq v_4386 v_4390)
  v_4392 <- eval (notBool_ v_4391)
  v_4393 <- eval (bit_and v_4389 v_4392)
  v_4394 <- eval (mux v_4393 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2395 : R32) v_4351
  setRegister of v_4394
  setRegister pf v_4384
  setRegister zf v_4353
  setRegister af v_4350
  setRegister sf v_4345
  setRegister cf v_4344
==========================================
adcl_X86-SYNTAX (v_2403 : R32) (v_2404 : R32)
  v_4406 <- getRegister cf
  v_4407 <- eval (eq v_4406 (bv_nat 1 1))
  v_4408 <- getRegister (v_2403 : R32)
  v_4409 <- eval (concat (bv_nat 1 0) v_4408)
  v_4410 <- eval (add v_4409 (bv_nat 33 1))
  v_4411 <- eval (mux v_4407 v_4410 v_4409)
  v_4412 <- getRegister (v_2404 : R32)
  v_4413 <- eval (concat (bv_nat 1 0) v_4412)
  v_4414 <- eval (add v_4411 v_4413)
  v_4415 <- eval (extract v_4414 0 1)
  v_4416 <- eval (extract v_4414 1 2)
  v_4417 <- eval (extract v_4408 27 28)
  v_4418 <- eval (extract v_4412 27 28)
  v_4419 <- eval (bv_xor v_4417 v_4418)
  v_4420 <- eval (extract v_4414 28 29)
  v_4421 <- eval (bv_xor v_4419 v_4420)
  v_4422 <- eval (extract v_4414 1 33)
  v_4423 <- eval (eq v_4422 (bv_nat 32 0))
  v_4424 <- eval (mux v_4423 (bv_nat 1 1) (bv_nat 1 0))
  v_4425 <- eval (extract v_4414 32 33)
  v_4426 <- eval (eq v_4425 (bv_nat 1 1))
  v_4427 <- eval (extract v_4414 31 32)
  v_4428 <- eval (eq v_4427 (bv_nat 1 1))
  v_4429 <- eval (eq v_4426 v_4428)
  v_4430 <- eval (notBool_ v_4429)
  v_4431 <- eval (extract v_4414 30 31)
  v_4432 <- eval (eq v_4431 (bv_nat 1 1))
  v_4433 <- eval (eq v_4430 v_4432)
  v_4434 <- eval (notBool_ v_4433)
  v_4435 <- eval (extract v_4414 29 30)
  v_4436 <- eval (eq v_4435 (bv_nat 1 1))
  v_4437 <- eval (eq v_4434 v_4436)
  v_4438 <- eval (notBool_ v_4437)
  v_4439 <- eval (eq v_4420 (bv_nat 1 1))
  v_4440 <- eval (eq v_4438 v_4439)
  v_4441 <- eval (notBool_ v_4440)
  v_4442 <- eval (extract v_4414 27 28)
  v_4443 <- eval (eq v_4442 (bv_nat 1 1))
  v_4444 <- eval (eq v_4441 v_4443)
  v_4445 <- eval (notBool_ v_4444)
  v_4446 <- eval (extract v_4414 26 27)
  v_4447 <- eval (eq v_4446 (bv_nat 1 1))
  v_4448 <- eval (eq v_4445 v_4447)
  v_4449 <- eval (notBool_ v_4448)
  v_4450 <- eval (extract v_4414 25 26)
  v_4451 <- eval (eq v_4450 (bv_nat 1 1))
  v_4452 <- eval (eq v_4449 v_4451)
  v_4453 <- eval (notBool_ v_4452)
  v_4454 <- eval (notBool_ v_4453)
  v_4455 <- eval (mux v_4454 (bv_nat 1 1) (bv_nat 1 0))
  v_4456 <- eval (extract v_4408 0 1)
  v_4457 <- eval (eq v_4456 (bv_nat 1 1))
  v_4458 <- eval (extract v_4412 0 1)
  v_4459 <- eval (eq v_4458 (bv_nat 1 1))
  v_4460 <- eval (eq v_4457 v_4459)
  v_4461 <- eval (eq v_4416 (bv_nat 1 1))
  v_4462 <- eval (eq v_4457 v_4461)
  v_4463 <- eval (notBool_ v_4462)
  v_4464 <- eval (bit_and v_4460 v_4463)
  v_4465 <- eval (mux v_4464 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2404 : R32) v_4422
  setRegister of v_4465
  setRegister pf v_4455
  setRegister zf v_4424
  setRegister af v_4421
  setRegister sf v_4416
  setRegister cf v_4415
==========================================
adcq_X86-SYNTAX (v_2419 : Imm) (v_2421 : R64)
  v_4485 <- getRegister cf
  v_4486 <- eval (eq v_4485 (bv_nat 1 1))
  v_4487 <- eval (handleImmediateWithSignExtend (v_2419 : Imm) 32 32)
  v_4488 <- eval (svalueMInt v_4487)
  v_4489 <- eval (mi 64 v_4488)
  v_4490 <- eval (concat (bv_nat 1 0) v_4489)
  v_4491 <- eval (add v_4490 (bv_nat 65 1))
  v_4492 <- eval (mux v_4486 v_4491 v_4490)
  v_4493 <- getRegister (v_2421 : R64)
  v_4494 <- eval (concat (bv_nat 1 0) v_4493)
  v_4495 <- eval (add v_4492 v_4494)
  v_4496 <- eval (extract v_4495 0 1)
  v_4497 <- eval (extract v_4495 1 2)
  v_4498 <- eval (extract v_4487 27 28)
  v_4499 <- eval (extract v_4493 59 60)
  v_4500 <- eval (bv_xor v_4498 v_4499)
  v_4501 <- eval (extract v_4495 60 61)
  v_4502 <- eval (bv_xor v_4500 v_4501)
  v_4503 <- eval (extract v_4495 1 65)
  v_4504 <- eval (eq v_4503 (bv_nat 64 0))
  v_4505 <- eval (mux v_4504 (bv_nat 1 1) (bv_nat 1 0))
  v_4506 <- eval (extract v_4495 64 65)
  v_4507 <- eval (eq v_4506 (bv_nat 1 1))
  v_4508 <- eval (extract v_4495 63 64)
  v_4509 <- eval (eq v_4508 (bv_nat 1 1))
  v_4510 <- eval (eq v_4507 v_4509)
  v_4511 <- eval (notBool_ v_4510)
  v_4512 <- eval (extract v_4495 62 63)
  v_4513 <- eval (eq v_4512 (bv_nat 1 1))
  v_4514 <- eval (eq v_4511 v_4513)
  v_4515 <- eval (notBool_ v_4514)
  v_4516 <- eval (extract v_4495 61 62)
  v_4517 <- eval (eq v_4516 (bv_nat 1 1))
  v_4518 <- eval (eq v_4515 v_4517)
  v_4519 <- eval (notBool_ v_4518)
  v_4520 <- eval (eq v_4501 (bv_nat 1 1))
  v_4521 <- eval (eq v_4519 v_4520)
  v_4522 <- eval (notBool_ v_4521)
  v_4523 <- eval (extract v_4495 59 60)
  v_4524 <- eval (eq v_4523 (bv_nat 1 1))
  v_4525 <- eval (eq v_4522 v_4524)
  v_4526 <- eval (notBool_ v_4525)
  v_4527 <- eval (extract v_4495 58 59)
  v_4528 <- eval (eq v_4527 (bv_nat 1 1))
  v_4529 <- eval (eq v_4526 v_4528)
  v_4530 <- eval (notBool_ v_4529)
  v_4531 <- eval (extract v_4495 57 58)
  v_4532 <- eval (eq v_4531 (bv_nat 1 1))
  v_4533 <- eval (eq v_4530 v_4532)
  v_4534 <- eval (notBool_ v_4533)
  v_4535 <- eval (notBool_ v_4534)
  v_4536 <- eval (mux v_4535 (bv_nat 1 1) (bv_nat 1 0))
  v_4537 <- eval (extract v_4489 0 1)
  v_4538 <- eval (eq v_4537 (bv_nat 1 1))
  v_4539 <- eval (extract v_4493 0 1)
  v_4540 <- eval (eq v_4539 (bv_nat 1 1))
  v_4541 <- eval (eq v_4538 v_4540)
  v_4542 <- eval (eq v_4497 (bv_nat 1 1))
  v_4543 <- eval (eq v_4538 v_4542)
  v_4544 <- eval (notBool_ v_4543)
  v_4545 <- eval (bit_and v_4541 v_4544)
  v_4546 <- eval (mux v_4545 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2421 : R64) v_4503
  setRegister of v_4546
  setRegister pf v_4536
  setRegister zf v_4505
  setRegister af v_4502
  setRegister sf v_4497
  setRegister cf v_4496
==========================================
adcq_X86-SYNTAX (v_2424 : Imm) (v_2426 : R64)
  v_4554 <- getRegister cf
  v_4555 <- eval (eq v_4554 (bv_nat 1 1))
  v_4556 <- eval (handleImmediateWithSignExtend (v_2424 : Imm) 8 8)
  v_4557 <- eval (svalueMInt v_4556)
  v_4558 <- eval (mi 64 v_4557)
  v_4559 <- eval (concat (bv_nat 1 0) v_4558)
  v_4560 <- eval (add v_4559 (bv_nat 65 1))
  v_4561 <- eval (mux v_4555 v_4560 v_4559)
  v_4562 <- getRegister (v_2426 : R64)
  v_4563 <- eval (concat (bv_nat 1 0) v_4562)
  v_4564 <- eval (add v_4561 v_4563)
  v_4565 <- eval (extract v_4564 0 1)
  v_4566 <- eval (extract v_4564 1 2)
  v_4567 <- eval (extract v_4556 3 4)
  v_4568 <- eval (extract v_4562 59 60)
  v_4569 <- eval (bv_xor v_4567 v_4568)
  v_4570 <- eval (extract v_4564 60 61)
  v_4571 <- eval (bv_xor v_4569 v_4570)
  v_4572 <- eval (extract v_4564 1 65)
  v_4573 <- eval (eq v_4572 (bv_nat 64 0))
  v_4574 <- eval (mux v_4573 (bv_nat 1 1) (bv_nat 1 0))
  v_4575 <- eval (extract v_4564 64 65)
  v_4576 <- eval (eq v_4575 (bv_nat 1 1))
  v_4577 <- eval (extract v_4564 63 64)
  v_4578 <- eval (eq v_4577 (bv_nat 1 1))
  v_4579 <- eval (eq v_4576 v_4578)
  v_4580 <- eval (notBool_ v_4579)
  v_4581 <- eval (extract v_4564 62 63)
  v_4582 <- eval (eq v_4581 (bv_nat 1 1))
  v_4583 <- eval (eq v_4580 v_4582)
  v_4584 <- eval (notBool_ v_4583)
  v_4585 <- eval (extract v_4564 61 62)
  v_4586 <- eval (eq v_4585 (bv_nat 1 1))
  v_4587 <- eval (eq v_4584 v_4586)
  v_4588 <- eval (notBool_ v_4587)
  v_4589 <- eval (eq v_4570 (bv_nat 1 1))
  v_4590 <- eval (eq v_4588 v_4589)
  v_4591 <- eval (notBool_ v_4590)
  v_4592 <- eval (extract v_4564 59 60)
  v_4593 <- eval (eq v_4592 (bv_nat 1 1))
  v_4594 <- eval (eq v_4591 v_4593)
  v_4595 <- eval (notBool_ v_4594)
  v_4596 <- eval (extract v_4564 58 59)
  v_4597 <- eval (eq v_4596 (bv_nat 1 1))
  v_4598 <- eval (eq v_4595 v_4597)
  v_4599 <- eval (notBool_ v_4598)
  v_4600 <- eval (extract v_4564 57 58)
  v_4601 <- eval (eq v_4600 (bv_nat 1 1))
  v_4602 <- eval (eq v_4599 v_4601)
  v_4603 <- eval (notBool_ v_4602)
  v_4604 <- eval (notBool_ v_4603)
  v_4605 <- eval (mux v_4604 (bv_nat 1 1) (bv_nat 1 0))
  v_4606 <- eval (extract v_4558 0 1)
  v_4607 <- eval (eq v_4606 (bv_nat 1 1))
  v_4608 <- eval (extract v_4562 0 1)
  v_4609 <- eval (eq v_4608 (bv_nat 1 1))
  v_4610 <- eval (eq v_4607 v_4609)
  v_4611 <- eval (eq v_4566 (bv_nat 1 1))
  v_4612 <- eval (eq v_4607 v_4611)
  v_4613 <- eval (notBool_ v_4612)
  v_4614 <- eval (bit_and v_4610 v_4613)
  v_4615 <- eval (mux v_4614 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2426 : R64) v_4572
  setRegister of v_4615
  setRegister pf v_4605
  setRegister zf v_4574
  setRegister af v_4571
  setRegister sf v_4566
  setRegister cf v_4565
==========================================
adcq_X86-SYNTAX (v_2434 : R64) (v_2435 : R64)
  v_4627 <- getRegister cf
  v_4628 <- eval (eq v_4627 (bv_nat 1 1))
  v_4629 <- getRegister (v_2434 : R64)
  v_4630 <- eval (concat (bv_nat 1 0) v_4629)
  v_4631 <- eval (add v_4630 (bv_nat 65 1))
  v_4632 <- eval (mux v_4628 v_4631 v_4630)
  v_4633 <- getRegister (v_2435 : R64)
  v_4634 <- eval (concat (bv_nat 1 0) v_4633)
  v_4635 <- eval (add v_4632 v_4634)
  v_4636 <- eval (extract v_4635 0 1)
  v_4637 <- eval (extract v_4635 1 2)
  v_4638 <- eval (extract v_4629 59 60)
  v_4639 <- eval (extract v_4633 59 60)
  v_4640 <- eval (bv_xor v_4638 v_4639)
  v_4641 <- eval (extract v_4635 60 61)
  v_4642 <- eval (bv_xor v_4640 v_4641)
  v_4643 <- eval (extract v_4635 1 65)
  v_4644 <- eval (eq v_4643 (bv_nat 64 0))
  v_4645 <- eval (mux v_4644 (bv_nat 1 1) (bv_nat 1 0))
  v_4646 <- eval (extract v_4635 64 65)
  v_4647 <- eval (eq v_4646 (bv_nat 1 1))
  v_4648 <- eval (extract v_4635 63 64)
  v_4649 <- eval (eq v_4648 (bv_nat 1 1))
  v_4650 <- eval (eq v_4647 v_4649)
  v_4651 <- eval (notBool_ v_4650)
  v_4652 <- eval (extract v_4635 62 63)
  v_4653 <- eval (eq v_4652 (bv_nat 1 1))
  v_4654 <- eval (eq v_4651 v_4653)
  v_4655 <- eval (notBool_ v_4654)
  v_4656 <- eval (extract v_4635 61 62)
  v_4657 <- eval (eq v_4656 (bv_nat 1 1))
  v_4658 <- eval (eq v_4655 v_4657)
  v_4659 <- eval (notBool_ v_4658)
  v_4660 <- eval (eq v_4641 (bv_nat 1 1))
  v_4661 <- eval (eq v_4659 v_4660)
  v_4662 <- eval (notBool_ v_4661)
  v_4663 <- eval (extract v_4635 59 60)
  v_4664 <- eval (eq v_4663 (bv_nat 1 1))
  v_4665 <- eval (eq v_4662 v_4664)
  v_4666 <- eval (notBool_ v_4665)
  v_4667 <- eval (extract v_4635 58 59)
  v_4668 <- eval (eq v_4667 (bv_nat 1 1))
  v_4669 <- eval (eq v_4666 v_4668)
  v_4670 <- eval (notBool_ v_4669)
  v_4671 <- eval (extract v_4635 57 58)
  v_4672 <- eval (eq v_4671 (bv_nat 1 1))
  v_4673 <- eval (eq v_4670 v_4672)
  v_4674 <- eval (notBool_ v_4673)
  v_4675 <- eval (notBool_ v_4674)
  v_4676 <- eval (mux v_4675 (bv_nat 1 1) (bv_nat 1 0))
  v_4677 <- eval (extract v_4629 0 1)
  v_4678 <- eval (eq v_4677 (bv_nat 1 1))
  v_4679 <- eval (extract v_4633 0 1)
  v_4680 <- eval (eq v_4679 (bv_nat 1 1))
  v_4681 <- eval (eq v_4678 v_4680)
  v_4682 <- eval (eq v_4637 (bv_nat 1 1))
  v_4683 <- eval (eq v_4678 v_4682)
  v_4684 <- eval (notBool_ v_4683)
  v_4685 <- eval (bit_and v_4681 v_4684)
  v_4686 <- eval (mux v_4685 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2435 : R64) v_4643
  setRegister of v_4686
  setRegister pf v_4676
  setRegister zf v_4645
  setRegister af v_4642
  setRegister sf v_4637
  setRegister cf v_4636
==========================================
adcq_X86-SYNTAX (v_2438 : Imm) rax
  v_4694 <- getRegister cf
  v_4695 <- eval (eq v_4694 (bv_nat 1 1))
  v_4696 <- eval (handleImmediateWithSignExtend (v_2438 : Imm) 32 32)
  v_4697 <- eval (svalueMInt v_4696)
  v_4698 <- eval (mi 64 v_4697)
  v_4699 <- eval (concat (bv_nat 1 0) v_4698)
  v_4700 <- eval (add v_4699 (bv_nat 65 1))
  v_4701 <- eval (mux v_4695 v_4700 v_4699)
  v_4702 <- getRegister rax
  v_4703 <- eval (concat (bv_nat 1 0) v_4702)
  v_4704 <- eval (add v_4701 v_4703)
  v_4705 <- eval (extract v_4704 0 1)
  v_4706 <- eval (extract v_4704 1 2)
  v_4707 <- eval (extract v_4696 27 28)
  v_4708 <- eval (extract v_4702 59 60)
  v_4709 <- eval (bv_xor v_4707 v_4708)
  v_4710 <- eval (extract v_4704 60 61)
  v_4711 <- eval (bv_xor v_4709 v_4710)
  v_4712 <- eval (extract v_4704 1 65)
  v_4713 <- eval (eq v_4712 (bv_nat 64 0))
  v_4714 <- eval (mux v_4713 (bv_nat 1 1) (bv_nat 1 0))
  v_4715 <- eval (extract v_4704 64 65)
  v_4716 <- eval (eq v_4715 (bv_nat 1 1))
  v_4717 <- eval (extract v_4704 63 64)
  v_4718 <- eval (eq v_4717 (bv_nat 1 1))
  v_4719 <- eval (eq v_4716 v_4718)
  v_4720 <- eval (notBool_ v_4719)
  v_4721 <- eval (extract v_4704 62 63)
  v_4722 <- eval (eq v_4721 (bv_nat 1 1))
  v_4723 <- eval (eq v_4720 v_4722)
  v_4724 <- eval (notBool_ v_4723)
  v_4725 <- eval (extract v_4704 61 62)
  v_4726 <- eval (eq v_4725 (bv_nat 1 1))
  v_4727 <- eval (eq v_4724 v_4726)
  v_4728 <- eval (notBool_ v_4727)
  v_4729 <- eval (eq v_4710 (bv_nat 1 1))
  v_4730 <- eval (eq v_4728 v_4729)
  v_4731 <- eval (notBool_ v_4730)
  v_4732 <- eval (extract v_4704 59 60)
  v_4733 <- eval (eq v_4732 (bv_nat 1 1))
  v_4734 <- eval (eq v_4731 v_4733)
  v_4735 <- eval (notBool_ v_4734)
  v_4736 <- eval (extract v_4704 58 59)
  v_4737 <- eval (eq v_4736 (bv_nat 1 1))
  v_4738 <- eval (eq v_4735 v_4737)
  v_4739 <- eval (notBool_ v_4738)
  v_4740 <- eval (extract v_4704 57 58)
  v_4741 <- eval (eq v_4740 (bv_nat 1 1))
  v_4742 <- eval (eq v_4739 v_4741)
  v_4743 <- eval (notBool_ v_4742)
  v_4744 <- eval (notBool_ v_4743)
  v_4745 <- eval (mux v_4744 (bv_nat 1 1) (bv_nat 1 0))
  v_4746 <- eval (extract v_4698 0 1)
  v_4747 <- eval (eq v_4746 (bv_nat 1 1))
  v_4748 <- eval (extract v_4702 0 1)
  v_4749 <- eval (eq v_4748 (bv_nat 1 1))
  v_4750 <- eval (eq v_4747 v_4749)
  v_4751 <- eval (eq v_4706 (bv_nat 1 1))
  v_4752 <- eval (eq v_4747 v_4751)
  v_4753 <- eval (notBool_ v_4752)
  v_4754 <- eval (bit_and v_4750 v_4753)
  v_4755 <- eval (mux v_4754 (bv_nat 1 1) (bv_nat 1 0))
  setRegister rax v_4712
  setRegister of v_4755
  setRegister pf v_4745
  setRegister zf v_4714
  setRegister af v_4711
  setRegister sf v_4706
  setRegister cf v_4705
==========================================
adcw_X86-SYNTAX (v_2442 : Imm) ax
  v_4763 <- getRegister cf
  v_4764 <- eval (eq v_4763 (bv_nat 1 1))
  v_4765 <- eval (handleImmediateWithSignExtend (v_2442 : Imm) 16 16)
  v_4766 <- eval (concat (bv_nat 1 0) v_4765)
  v_4767 <- eval (add v_4766 (bv_nat 17 1))
  v_4768 <- eval (mux v_4764 v_4767 v_4766)
  v_4769 <- getRegister rax
  v_4770 <- eval (extract v_4769 48 64)
  v_4771 <- eval (concat (bv_nat 1 0) v_4770)
  v_4772 <- eval (add v_4768 v_4771)
  v_4773 <- eval (extract v_4772 0 1)
  v_4774 <- eval (extract v_4772 1 2)
  v_4775 <- eval (extract v_4765 11 12)
  v_4776 <- eval (extract v_4769 59 60)
  v_4777 <- eval (bv_xor v_4775 v_4776)
  v_4778 <- eval (extract v_4772 12 13)
  v_4779 <- eval (bv_xor v_4777 v_4778)
  v_4780 <- eval (extract v_4772 1 17)
  v_4781 <- eval (eq v_4780 (bv_nat 16 0))
  v_4782 <- eval (mux v_4781 (bv_nat 1 1) (bv_nat 1 0))
  v_4783 <- eval (extract v_4772 16 17)
  v_4784 <- eval (eq v_4783 (bv_nat 1 1))
  v_4785 <- eval (extract v_4772 15 16)
  v_4786 <- eval (eq v_4785 (bv_nat 1 1))
  v_4787 <- eval (eq v_4784 v_4786)
  v_4788 <- eval (notBool_ v_4787)
  v_4789 <- eval (extract v_4772 14 15)
  v_4790 <- eval (eq v_4789 (bv_nat 1 1))
  v_4791 <- eval (eq v_4788 v_4790)
  v_4792 <- eval (notBool_ v_4791)
  v_4793 <- eval (extract v_4772 13 14)
  v_4794 <- eval (eq v_4793 (bv_nat 1 1))
  v_4795 <- eval (eq v_4792 v_4794)
  v_4796 <- eval (notBool_ v_4795)
  v_4797 <- eval (eq v_4778 (bv_nat 1 1))
  v_4798 <- eval (eq v_4796 v_4797)
  v_4799 <- eval (notBool_ v_4798)
  v_4800 <- eval (extract v_4772 11 12)
  v_4801 <- eval (eq v_4800 (bv_nat 1 1))
  v_4802 <- eval (eq v_4799 v_4801)
  v_4803 <- eval (notBool_ v_4802)
  v_4804 <- eval (extract v_4772 10 11)
  v_4805 <- eval (eq v_4804 (bv_nat 1 1))
  v_4806 <- eval (eq v_4803 v_4805)
  v_4807 <- eval (notBool_ v_4806)
  v_4808 <- eval (extract v_4772 9 10)
  v_4809 <- eval (eq v_4808 (bv_nat 1 1))
  v_4810 <- eval (eq v_4807 v_4809)
  v_4811 <- eval (notBool_ v_4810)
  v_4812 <- eval (notBool_ v_4811)
  v_4813 <- eval (mux v_4812 (bv_nat 1 1) (bv_nat 1 0))
  v_4814 <- eval (extract v_4765 0 1)
  v_4815 <- eval (eq v_4814 (bv_nat 1 1))
  v_4816 <- eval (extract v_4769 48 49)
  v_4817 <- eval (eq v_4816 (bv_nat 1 1))
  v_4818 <- eval (eq v_4815 v_4817)
  v_4819 <- eval (eq v_4774 (bv_nat 1 1))
  v_4820 <- eval (eq v_4815 v_4819)
  v_4821 <- eval (notBool_ v_4820)
  v_4822 <- eval (bit_and v_4818 v_4821)
  v_4823 <- eval (mux v_4822 (bv_nat 1 1) (bv_nat 1 0))
  v_4824 <- eval (extract v_4769 0 48)
  v_4825 <- eval (concat v_4824 v_4780)
  setRegister rax v_4825
  setRegister of v_4823
  setRegister pf v_4813
  setRegister zf v_4782
  setRegister af v_4779
  setRegister sf v_4774
  setRegister cf v_4773
==========================================
adcw_X86-SYNTAX (v_2458 : Imm) (v_2460 : R16)
  v_4845 <- getRegister cf
  v_4846 <- eval (eq v_4845 (bv_nat 1 1))
  v_4847 <- eval (handleImmediateWithSignExtend (v_2458 : Imm) 16 16)
  v_4848 <- eval (concat (bv_nat 1 0) v_4847)
  v_4849 <- eval (add v_4848 (bv_nat 17 1))
  v_4850 <- eval (mux v_4846 v_4849 v_4848)
  v_4851 <- getRegister (v_2460 : R16)
  v_4852 <- eval (concat (bv_nat 1 0) v_4851)
  v_4853 <- eval (add v_4850 v_4852)
  v_4854 <- eval (extract v_4853 0 1)
  v_4855 <- eval (extract v_4853 1 2)
  v_4856 <- eval (extract v_4847 11 12)
  v_4857 <- eval (extract v_4851 11 12)
  v_4858 <- eval (bv_xor v_4856 v_4857)
  v_4859 <- eval (extract v_4853 12 13)
  v_4860 <- eval (bv_xor v_4858 v_4859)
  v_4861 <- eval (extract v_4853 1 17)
  v_4862 <- eval (eq v_4861 (bv_nat 16 0))
  v_4863 <- eval (mux v_4862 (bv_nat 1 1) (bv_nat 1 0))
  v_4864 <- eval (extract v_4853 16 17)
  v_4865 <- eval (eq v_4864 (bv_nat 1 1))
  v_4866 <- eval (extract v_4853 15 16)
  v_4867 <- eval (eq v_4866 (bv_nat 1 1))
  v_4868 <- eval (eq v_4865 v_4867)
  v_4869 <- eval (notBool_ v_4868)
  v_4870 <- eval (extract v_4853 14 15)
  v_4871 <- eval (eq v_4870 (bv_nat 1 1))
  v_4872 <- eval (eq v_4869 v_4871)
  v_4873 <- eval (notBool_ v_4872)
  v_4874 <- eval (extract v_4853 13 14)
  v_4875 <- eval (eq v_4874 (bv_nat 1 1))
  v_4876 <- eval (eq v_4873 v_4875)
  v_4877 <- eval (notBool_ v_4876)
  v_4878 <- eval (eq v_4859 (bv_nat 1 1))
  v_4879 <- eval (eq v_4877 v_4878)
  v_4880 <- eval (notBool_ v_4879)
  v_4881 <- eval (extract v_4853 11 12)
  v_4882 <- eval (eq v_4881 (bv_nat 1 1))
  v_4883 <- eval (eq v_4880 v_4882)
  v_4884 <- eval (notBool_ v_4883)
  v_4885 <- eval (extract v_4853 10 11)
  v_4886 <- eval (eq v_4885 (bv_nat 1 1))
  v_4887 <- eval (eq v_4884 v_4886)
  v_4888 <- eval (notBool_ v_4887)
  v_4889 <- eval (extract v_4853 9 10)
  v_4890 <- eval (eq v_4889 (bv_nat 1 1))
  v_4891 <- eval (eq v_4888 v_4890)
  v_4892 <- eval (notBool_ v_4891)
  v_4893 <- eval (notBool_ v_4892)
  v_4894 <- eval (mux v_4893 (bv_nat 1 1) (bv_nat 1 0))
  v_4895 <- eval (extract v_4847 0 1)
  v_4896 <- eval (eq v_4895 (bv_nat 1 1))
  v_4897 <- eval (extract v_4851 0 1)
  v_4898 <- eval (eq v_4897 (bv_nat 1 1))
  v_4899 <- eval (eq v_4896 v_4898)
  v_4900 <- eval (eq v_4855 (bv_nat 1 1))
  v_4901 <- eval (eq v_4896 v_4900)
  v_4902 <- eval (notBool_ v_4901)
  v_4903 <- eval (bit_and v_4899 v_4902)
  v_4904 <- eval (mux v_4903 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2460 : R16) v_4861
  setRegister of v_4904
  setRegister pf v_4894
  setRegister zf v_4863
  setRegister af v_4860
  setRegister sf v_4855
  setRegister cf v_4854
==========================================
adcw_X86-SYNTAX (v_2463 : Imm) (v_2465 : R16)
  v_4912 <- getRegister cf
  v_4913 <- eval (eq v_4912 (bv_nat 1 1))
  v_4914 <- eval (handleImmediateWithSignExtend (v_2463 : Imm) 8 8)
  v_4915 <- eval (svalueMInt v_4914)
  v_4916 <- eval (mi 16 v_4915)
  v_4917 <- eval (concat (bv_nat 1 0) v_4916)
  v_4918 <- eval (add v_4917 (bv_nat 17 1))
  v_4919 <- eval (mux v_4913 v_4918 v_4917)
  v_4920 <- getRegister (v_2465 : R16)
  v_4921 <- eval (concat (bv_nat 1 0) v_4920)
  v_4922 <- eval (add v_4919 v_4921)
  v_4923 <- eval (extract v_4922 0 1)
  v_4924 <- eval (extract v_4922 1 2)
  v_4925 <- eval (extract v_4914 3 4)
  v_4926 <- eval (extract v_4920 11 12)
  v_4927 <- eval (bv_xor v_4925 v_4926)
  v_4928 <- eval (extract v_4922 12 13)
  v_4929 <- eval (bv_xor v_4927 v_4928)
  v_4930 <- eval (extract v_4922 1 17)
  v_4931 <- eval (eq v_4930 (bv_nat 16 0))
  v_4932 <- eval (mux v_4931 (bv_nat 1 1) (bv_nat 1 0))
  v_4933 <- eval (extract v_4922 16 17)
  v_4934 <- eval (eq v_4933 (bv_nat 1 1))
  v_4935 <- eval (extract v_4922 15 16)
  v_4936 <- eval (eq v_4935 (bv_nat 1 1))
  v_4937 <- eval (eq v_4934 v_4936)
  v_4938 <- eval (notBool_ v_4937)
  v_4939 <- eval (extract v_4922 14 15)
  v_4940 <- eval (eq v_4939 (bv_nat 1 1))
  v_4941 <- eval (eq v_4938 v_4940)
  v_4942 <- eval (notBool_ v_4941)
  v_4943 <- eval (extract v_4922 13 14)
  v_4944 <- eval (eq v_4943 (bv_nat 1 1))
  v_4945 <- eval (eq v_4942 v_4944)
  v_4946 <- eval (notBool_ v_4945)
  v_4947 <- eval (eq v_4928 (bv_nat 1 1))
  v_4948 <- eval (eq v_4946 v_4947)
  v_4949 <- eval (notBool_ v_4948)
  v_4950 <- eval (extract v_4922 11 12)
  v_4951 <- eval (eq v_4950 (bv_nat 1 1))
  v_4952 <- eval (eq v_4949 v_4951)
  v_4953 <- eval (notBool_ v_4952)
  v_4954 <- eval (extract v_4922 10 11)
  v_4955 <- eval (eq v_4954 (bv_nat 1 1))
  v_4956 <- eval (eq v_4953 v_4955)
  v_4957 <- eval (notBool_ v_4956)
  v_4958 <- eval (extract v_4922 9 10)
  v_4959 <- eval (eq v_4958 (bv_nat 1 1))
  v_4960 <- eval (eq v_4957 v_4959)
  v_4961 <- eval (notBool_ v_4960)
  v_4962 <- eval (notBool_ v_4961)
  v_4963 <- eval (mux v_4962 (bv_nat 1 1) (bv_nat 1 0))
  v_4964 <- eval (extract v_4916 0 1)
  v_4965 <- eval (eq v_4964 (bv_nat 1 1))
  v_4966 <- eval (extract v_4920 0 1)
  v_4967 <- eval (eq v_4966 (bv_nat 1 1))
  v_4968 <- eval (eq v_4965 v_4967)
  v_4969 <- eval (eq v_4924 (bv_nat 1 1))
  v_4970 <- eval (eq v_4965 v_4969)
  v_4971 <- eval (notBool_ v_4970)
  v_4972 <- eval (bit_and v_4968 v_4971)
  v_4973 <- eval (mux v_4972 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2465 : R16) v_4930
  setRegister of v_4973
  setRegister pf v_4963
  setRegister zf v_4932
  setRegister af v_4929
  setRegister sf v_4924
  setRegister cf v_4923
==========================================
adcw_X86-SYNTAX (v_2473 : R16) (v_2474 : R16)
  v_4985 <- getRegister cf
  v_4986 <- eval (eq v_4985 (bv_nat 1 1))
  v_4987 <- getRegister (v_2473 : R16)
  v_4988 <- eval (concat (bv_nat 1 0) v_4987)
  v_4989 <- eval (add v_4988 (bv_nat 17 1))
  v_4990 <- eval (mux v_4986 v_4989 v_4988)
  v_4991 <- getRegister (v_2474 : R16)
  v_4992 <- eval (concat (bv_nat 1 0) v_4991)
  v_4993 <- eval (add v_4990 v_4992)
  v_4994 <- eval (extract v_4993 0 1)
  v_4995 <- eval (extract v_4993 1 2)
  v_4996 <- eval (extract v_4987 11 12)
  v_4997 <- eval (extract v_4991 11 12)
  v_4998 <- eval (bv_xor v_4996 v_4997)
  v_4999 <- eval (extract v_4993 12 13)
  v_5000 <- eval (bv_xor v_4998 v_4999)
  v_5001 <- eval (extract v_4993 1 17)
  v_5002 <- eval (eq v_5001 (bv_nat 16 0))
  v_5003 <- eval (mux v_5002 (bv_nat 1 1) (bv_nat 1 0))
  v_5004 <- eval (extract v_4993 16 17)
  v_5005 <- eval (eq v_5004 (bv_nat 1 1))
  v_5006 <- eval (extract v_4993 15 16)
  v_5007 <- eval (eq v_5006 (bv_nat 1 1))
  v_5008 <- eval (eq v_5005 v_5007)
  v_5009 <- eval (notBool_ v_5008)
  v_5010 <- eval (extract v_4993 14 15)
  v_5011 <- eval (eq v_5010 (bv_nat 1 1))
  v_5012 <- eval (eq v_5009 v_5011)
  v_5013 <- eval (notBool_ v_5012)
  v_5014 <- eval (extract v_4993 13 14)
  v_5015 <- eval (eq v_5014 (bv_nat 1 1))
  v_5016 <- eval (eq v_5013 v_5015)
  v_5017 <- eval (notBool_ v_5016)
  v_5018 <- eval (eq v_4999 (bv_nat 1 1))
  v_5019 <- eval (eq v_5017 v_5018)
  v_5020 <- eval (notBool_ v_5019)
  v_5021 <- eval (extract v_4993 11 12)
  v_5022 <- eval (eq v_5021 (bv_nat 1 1))
  v_5023 <- eval (eq v_5020 v_5022)
  v_5024 <- eval (notBool_ v_5023)
  v_5025 <- eval (extract v_4993 10 11)
  v_5026 <- eval (eq v_5025 (bv_nat 1 1))
  v_5027 <- eval (eq v_5024 v_5026)
  v_5028 <- eval (notBool_ v_5027)
  v_5029 <- eval (extract v_4993 9 10)
  v_5030 <- eval (eq v_5029 (bv_nat 1 1))
  v_5031 <- eval (eq v_5028 v_5030)
  v_5032 <- eval (notBool_ v_5031)
  v_5033 <- eval (notBool_ v_5032)
  v_5034 <- eval (mux v_5033 (bv_nat 1 1) (bv_nat 1 0))
  v_5035 <- eval (extract v_4987 0 1)
  v_5036 <- eval (eq v_5035 (bv_nat 1 1))
  v_5037 <- eval (extract v_4991 0 1)
  v_5038 <- eval (eq v_5037 (bv_nat 1 1))
  v_5039 <- eval (eq v_5036 v_5038)
  v_5040 <- eval (eq v_4995 (bv_nat 1 1))
  v_5041 <- eval (eq v_5036 v_5040)
  v_5042 <- eval (notBool_ v_5041)
  v_5043 <- eval (bit_and v_5039 v_5042)
  v_5044 <- eval (mux v_5043 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2474 : R16) v_5001
  setRegister of v_5044
  setRegister pf v_5034
  setRegister zf v_5003
  setRegister af v_5000
  setRegister sf v_4995
  setRegister cf v_4994
==========================================
addb_X86-SYNTAX (v_2477 : Imm) al
  v_5052 <- eval (handleImmediateWithSignExtend (v_2477 : Imm) 8 8)
  v_5053 <- eval (concat (bv_nat 1 0) v_5052)
  v_5054 <- getRegister rax
  v_5055 <- eval (extract v_5054 56 64)
  v_5056 <- eval (concat (bv_nat 1 0) v_5055)
  v_5057 <- eval (add v_5053 v_5056)
  v_5058 <- eval (extract v_5057 0 1)
  v_5059 <- eval (extract v_5057 1 2)
  v_5060 <- eval (extract v_5052 3 4)
  v_5061 <- eval (extract v_5054 59 60)
  v_5062 <- eval (bv_xor v_5060 v_5061)
  v_5063 <- eval (extract v_5057 4 5)
  v_5064 <- eval (bv_xor v_5062 v_5063)
  v_5065 <- eval (extract v_5057 1 9)
  v_5066 <- eval (eq v_5065 (bv_nat 8 0))
  v_5067 <- eval (mux v_5066 (bv_nat 1 1) (bv_nat 1 0))
  v_5068 <- eval (extract v_5057 8 9)
  v_5069 <- eval (eq v_5068 (bv_nat 1 1))
  v_5070 <- eval (extract v_5057 7 8)
  v_5071 <- eval (eq v_5070 (bv_nat 1 1))
  v_5072 <- eval (eq v_5069 v_5071)
  v_5073 <- eval (notBool_ v_5072)
  v_5074 <- eval (extract v_5057 6 7)
  v_5075 <- eval (eq v_5074 (bv_nat 1 1))
  v_5076 <- eval (eq v_5073 v_5075)
  v_5077 <- eval (notBool_ v_5076)
  v_5078 <- eval (extract v_5057 5 6)
  v_5079 <- eval (eq v_5078 (bv_nat 1 1))
  v_5080 <- eval (eq v_5077 v_5079)
  v_5081 <- eval (notBool_ v_5080)
  v_5082 <- eval (eq v_5063 (bv_nat 1 1))
  v_5083 <- eval (eq v_5081 v_5082)
  v_5084 <- eval (notBool_ v_5083)
  v_5085 <- eval (extract v_5057 3 4)
  v_5086 <- eval (eq v_5085 (bv_nat 1 1))
  v_5087 <- eval (eq v_5084 v_5086)
  v_5088 <- eval (notBool_ v_5087)
  v_5089 <- eval (extract v_5057 2 3)
  v_5090 <- eval (eq v_5089 (bv_nat 1 1))
  v_5091 <- eval (eq v_5088 v_5090)
  v_5092 <- eval (notBool_ v_5091)
  v_5093 <- eval (eq v_5059 (bv_nat 1 1))
  v_5094 <- eval (eq v_5092 v_5093)
  v_5095 <- eval (notBool_ v_5094)
  v_5096 <- eval (notBool_ v_5095)
  v_5097 <- eval (mux v_5096 (bv_nat 1 1) (bv_nat 1 0))
  v_5098 <- eval (extract v_5052 0 1)
  v_5099 <- eval (eq v_5098 (bv_nat 1 1))
  v_5100 <- eval (extract v_5054 56 57)
  v_5101 <- eval (eq v_5100 (bv_nat 1 1))
  v_5102 <- eval (eq v_5099 v_5101)
  v_5103 <- eval (eq v_5099 v_5093)
  v_5104 <- eval (notBool_ v_5103)
  v_5105 <- eval (bit_and v_5102 v_5104)
  v_5106 <- eval (mux v_5105 (bv_nat 1 1) (bv_nat 1 0))
  v_5107 <- eval (extract v_5054 0 56)
  v_5108 <- eval (concat v_5107 v_5065)
  setRegister rax v_5108
  setRegister of v_5106
  setRegister pf v_5097
  setRegister zf v_5067
  setRegister af v_5064
  setRegister sf v_5059
  setRegister cf v_5058
==========================================
addb_X86-SYNTAX (v_2493 : Imm) (v_2495 : R8)
  v_5128 <- eval (handleImmediateWithSignExtend (v_2493 : Imm) 8 8)
  v_5129 <- eval (concat (bv_nat 1 0) v_5128)
  v_5130 <- getRegister (v_2495 : R8)
  v_5131 <- eval (concat (bv_nat 1 0) v_5130)
  v_5132 <- eval (add v_5129 v_5131)
  v_5133 <- eval (extract v_5132 0 1)
  v_5134 <- eval (extract v_5132 1 2)
  v_5135 <- eval (extract v_5128 3 4)
  v_5136 <- eval (extract v_5130 3 4)
  v_5137 <- eval (bv_xor v_5135 v_5136)
  v_5138 <- eval (extract v_5132 4 5)
  v_5139 <- eval (bv_xor v_5137 v_5138)
  v_5140 <- eval (extract v_5132 1 9)
  v_5141 <- eval (eq v_5140 (bv_nat 8 0))
  v_5142 <- eval (mux v_5141 (bv_nat 1 1) (bv_nat 1 0))
  v_5143 <- eval (extract v_5132 8 9)
  v_5144 <- eval (eq v_5143 (bv_nat 1 1))
  v_5145 <- eval (extract v_5132 7 8)
  v_5146 <- eval (eq v_5145 (bv_nat 1 1))
  v_5147 <- eval (eq v_5144 v_5146)
  v_5148 <- eval (notBool_ v_5147)
  v_5149 <- eval (extract v_5132 6 7)
  v_5150 <- eval (eq v_5149 (bv_nat 1 1))
  v_5151 <- eval (eq v_5148 v_5150)
  v_5152 <- eval (notBool_ v_5151)
  v_5153 <- eval (extract v_5132 5 6)
  v_5154 <- eval (eq v_5153 (bv_nat 1 1))
  v_5155 <- eval (eq v_5152 v_5154)
  v_5156 <- eval (notBool_ v_5155)
  v_5157 <- eval (eq v_5138 (bv_nat 1 1))
  v_5158 <- eval (eq v_5156 v_5157)
  v_5159 <- eval (notBool_ v_5158)
  v_5160 <- eval (extract v_5132 3 4)
  v_5161 <- eval (eq v_5160 (bv_nat 1 1))
  v_5162 <- eval (eq v_5159 v_5161)
  v_5163 <- eval (notBool_ v_5162)
  v_5164 <- eval (extract v_5132 2 3)
  v_5165 <- eval (eq v_5164 (bv_nat 1 1))
  v_5166 <- eval (eq v_5163 v_5165)
  v_5167 <- eval (notBool_ v_5166)
  v_5168 <- eval (eq v_5134 (bv_nat 1 1))
  v_5169 <- eval (eq v_5167 v_5168)
  v_5170 <- eval (notBool_ v_5169)
  v_5171 <- eval (notBool_ v_5170)
  v_5172 <- eval (mux v_5171 (bv_nat 1 1) (bv_nat 1 0))
  v_5173 <- eval (extract v_5128 0 1)
  v_5174 <- eval (eq v_5173 (bv_nat 1 1))
  v_5175 <- eval (extract v_5130 0 1)
  v_5176 <- eval (eq v_5175 (bv_nat 1 1))
  v_5177 <- eval (eq v_5174 v_5176)
  v_5178 <- eval (eq v_5174 v_5168)
  v_5179 <- eval (notBool_ v_5178)
  v_5180 <- eval (bit_and v_5177 v_5179)
  v_5181 <- eval (mux v_5180 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2495 : R8) v_5140
  setRegister of v_5181
  setRegister pf v_5172
  setRegister zf v_5142
  setRegister af v_5139
  setRegister sf v_5134
  setRegister cf v_5133
==========================================
addb_X86-SYNTAX (v_2503 : R8) (v_2504 : R8)
  v_5193 <- getRegister (v_2503 : R8)
  v_5194 <- eval (concat (bv_nat 1 0) v_5193)
  v_5195 <- getRegister (v_2504 : R8)
  v_5196 <- eval (concat (bv_nat 1 0) v_5195)
  v_5197 <- eval (add v_5194 v_5196)
  v_5198 <- eval (extract v_5197 0 1)
  v_5199 <- eval (extract v_5197 1 2)
  v_5200 <- eval (extract v_5193 3 4)
  v_5201 <- eval (extract v_5195 3 4)
  v_5202 <- eval (bv_xor v_5200 v_5201)
  v_5203 <- eval (extract v_5197 4 5)
  v_5204 <- eval (bv_xor v_5202 v_5203)
  v_5205 <- eval (extract v_5197 1 9)
  v_5206 <- eval (eq v_5205 (bv_nat 8 0))
  v_5207 <- eval (mux v_5206 (bv_nat 1 1) (bv_nat 1 0))
  v_5208 <- eval (extract v_5197 8 9)
  v_5209 <- eval (eq v_5208 (bv_nat 1 1))
  v_5210 <- eval (extract v_5197 7 8)
  v_5211 <- eval (eq v_5210 (bv_nat 1 1))
  v_5212 <- eval (eq v_5209 v_5211)
  v_5213 <- eval (notBool_ v_5212)
  v_5214 <- eval (extract v_5197 6 7)
  v_5215 <- eval (eq v_5214 (bv_nat 1 1))
  v_5216 <- eval (eq v_5213 v_5215)
  v_5217 <- eval (notBool_ v_5216)
  v_5218 <- eval (extract v_5197 5 6)
  v_5219 <- eval (eq v_5218 (bv_nat 1 1))
  v_5220 <- eval (eq v_5217 v_5219)
  v_5221 <- eval (notBool_ v_5220)
  v_5222 <- eval (eq v_5203 (bv_nat 1 1))
  v_5223 <- eval (eq v_5221 v_5222)
  v_5224 <- eval (notBool_ v_5223)
  v_5225 <- eval (extract v_5197 3 4)
  v_5226 <- eval (eq v_5225 (bv_nat 1 1))
  v_5227 <- eval (eq v_5224 v_5226)
  v_5228 <- eval (notBool_ v_5227)
  v_5229 <- eval (extract v_5197 2 3)
  v_5230 <- eval (eq v_5229 (bv_nat 1 1))
  v_5231 <- eval (eq v_5228 v_5230)
  v_5232 <- eval (notBool_ v_5231)
  v_5233 <- eval (eq v_5199 (bv_nat 1 1))
  v_5234 <- eval (eq v_5232 v_5233)
  v_5235 <- eval (notBool_ v_5234)
  v_5236 <- eval (notBool_ v_5235)
  v_5237 <- eval (mux v_5236 (bv_nat 1 1) (bv_nat 1 0))
  v_5238 <- eval (extract v_5193 0 1)
  v_5239 <- eval (eq v_5238 (bv_nat 1 1))
  v_5240 <- eval (extract v_5195 0 1)
  v_5241 <- eval (eq v_5240 (bv_nat 1 1))
  v_5242 <- eval (eq v_5239 v_5241)
  v_5243 <- eval (eq v_5239 v_5233)
  v_5244 <- eval (notBool_ v_5243)
  v_5245 <- eval (bit_and v_5242 v_5244)
  v_5246 <- eval (mux v_5245 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2504 : R8) v_5205
  setRegister of v_5246
  setRegister pf v_5237
  setRegister zf v_5207
  setRegister af v_5204
  setRegister sf v_5199
  setRegister cf v_5198
==========================================
addb_X86-SYNTAX (v_2509 : Rh) (v_2508 : R8)
  v_5254 <- getRegister (v_2509 : Rh)
  v_5255 <- eval (concat (bv_nat 1 0) v_5254)
  v_5256 <- getRegister (v_2508 : R8)
  v_5257 <- eval (concat (bv_nat 1 0) v_5256)
  v_5258 <- eval (add v_5255 v_5257)
  v_5259 <- eval (extract v_5258 0 1)
  v_5260 <- eval (extract v_5258 1 2)
  v_5261 <- eval (extract v_5254 3 4)
  v_5262 <- eval (extract v_5256 3 4)
  v_5263 <- eval (bv_xor v_5261 v_5262)
  v_5264 <- eval (extract v_5258 4 5)
  v_5265 <- eval (bv_xor v_5263 v_5264)
  v_5266 <- eval (extract v_5258 1 9)
  v_5267 <- eval (eq v_5266 (bv_nat 8 0))
  v_5268 <- eval (mux v_5267 (bv_nat 1 1) (bv_nat 1 0))
  v_5269 <- eval (extract v_5258 8 9)
  v_5270 <- eval (eq v_5269 (bv_nat 1 1))
  v_5271 <- eval (extract v_5258 7 8)
  v_5272 <- eval (eq v_5271 (bv_nat 1 1))
  v_5273 <- eval (eq v_5270 v_5272)
  v_5274 <- eval (notBool_ v_5273)
  v_5275 <- eval (extract v_5258 6 7)
  v_5276 <- eval (eq v_5275 (bv_nat 1 1))
  v_5277 <- eval (eq v_5274 v_5276)
  v_5278 <- eval (notBool_ v_5277)
  v_5279 <- eval (extract v_5258 5 6)
  v_5280 <- eval (eq v_5279 (bv_nat 1 1))
  v_5281 <- eval (eq v_5278 v_5280)
  v_5282 <- eval (notBool_ v_5281)
  v_5283 <- eval (eq v_5264 (bv_nat 1 1))
  v_5284 <- eval (eq v_5282 v_5283)
  v_5285 <- eval (notBool_ v_5284)
  v_5286 <- eval (extract v_5258 3 4)
  v_5287 <- eval (eq v_5286 (bv_nat 1 1))
  v_5288 <- eval (eq v_5285 v_5287)
  v_5289 <- eval (notBool_ v_5288)
  v_5290 <- eval (extract v_5258 2 3)
  v_5291 <- eval (eq v_5290 (bv_nat 1 1))
  v_5292 <- eval (eq v_5289 v_5291)
  v_5293 <- eval (notBool_ v_5292)
  v_5294 <- eval (eq v_5260 (bv_nat 1 1))
  v_5295 <- eval (eq v_5293 v_5294)
  v_5296 <- eval (notBool_ v_5295)
  v_5297 <- eval (notBool_ v_5296)
  v_5298 <- eval (mux v_5297 (bv_nat 1 1) (bv_nat 1 0))
  v_5299 <- eval (extract v_5254 0 1)
  v_5300 <- eval (eq v_5299 (bv_nat 1 1))
  v_5301 <- eval (extract v_5256 0 1)
  v_5302 <- eval (eq v_5301 (bv_nat 1 1))
  v_5303 <- eval (eq v_5300 v_5302)
  v_5304 <- eval (eq v_5300 v_5294)
  v_5305 <- eval (notBool_ v_5304)
  v_5306 <- eval (bit_and v_5303 v_5305)
  v_5307 <- eval (mux v_5306 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2508 : R8) v_5266
  setRegister of v_5307
  setRegister pf v_5298
  setRegister zf v_5268
  setRegister af v_5265
  setRegister sf v_5260
  setRegister cf v_5259
==========================================
addb_X86-SYNTAX (v_2512 : Imm) (v_2514 : Rh)
  v_5315 <- eval (handleImmediateWithSignExtend (v_2512 : Imm) 8 8)
  v_5316 <- eval (concat (bv_nat 1 0) v_5315)
  v_5317 <- getRegister (v_2514 : Rh)
  v_5318 <- eval (concat (bv_nat 1 0) v_5317)
  v_5319 <- eval (add v_5316 v_5318)
  v_5320 <- eval (extract v_5319 0 1)
  v_5321 <- eval (extract v_5319 1 2)
  v_5322 <- eval (extract v_5319 1 9)
  v_5323 <- eval (eq v_5322 (bv_nat 8 0))
  v_5324 <- eval (mux v_5323 (bv_nat 1 1) (bv_nat 1 0))
  v_5325 <- eval (extract v_5315 3 4)
  v_5326 <- eval (extract v_5317 3 4)
  v_5327 <- eval (bv_xor v_5325 v_5326)
  v_5328 <- eval (extract v_5319 4 5)
  v_5329 <- eval (bv_xor v_5327 v_5328)
  v_5330 <- eval (extract v_5319 8 9)
  v_5331 <- eval (eq v_5330 (bv_nat 1 1))
  v_5332 <- eval (extract v_5319 7 8)
  v_5333 <- eval (eq v_5332 (bv_nat 1 1))
  v_5334 <- eval (eq v_5331 v_5333)
  v_5335 <- eval (notBool_ v_5334)
  v_5336 <- eval (extract v_5319 6 7)
  v_5337 <- eval (eq v_5336 (bv_nat 1 1))
  v_5338 <- eval (eq v_5335 v_5337)
  v_5339 <- eval (notBool_ v_5338)
  v_5340 <- eval (extract v_5319 5 6)
  v_5341 <- eval (eq v_5340 (bv_nat 1 1))
  v_5342 <- eval (eq v_5339 v_5341)
  v_5343 <- eval (notBool_ v_5342)
  v_5344 <- eval (eq v_5328 (bv_nat 1 1))
  v_5345 <- eval (eq v_5343 v_5344)
  v_5346 <- eval (notBool_ v_5345)
  v_5347 <- eval (extract v_5319 3 4)
  v_5348 <- eval (eq v_5347 (bv_nat 1 1))
  v_5349 <- eval (eq v_5346 v_5348)
  v_5350 <- eval (notBool_ v_5349)
  v_5351 <- eval (extract v_5319 2 3)
  v_5352 <- eval (eq v_5351 (bv_nat 1 1))
  v_5353 <- eval (eq v_5350 v_5352)
  v_5354 <- eval (notBool_ v_5353)
  v_5355 <- eval (eq v_5321 (bv_nat 1 1))
  v_5356 <- eval (eq v_5354 v_5355)
  v_5357 <- eval (notBool_ v_5356)
  v_5358 <- eval (notBool_ v_5357)
  v_5359 <- eval (mux v_5358 (bv_nat 1 1) (bv_nat 1 0))
  v_5360 <- eval (extract v_5315 0 1)
  v_5361 <- eval (eq v_5360 (bv_nat 1 1))
  v_5362 <- eval (extract v_5317 0 1)
  v_5363 <- eval (eq v_5362 (bv_nat 1 1))
  v_5364 <- eval (eq v_5361 v_5363)
  v_5365 <- eval (eq v_5361 v_5355)
  v_5366 <- eval (notBool_ v_5365)
  v_5367 <- eval (bit_and v_5364 v_5366)
  v_5368 <- eval (mux v_5367 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2514 : Rh) v_5322
  setRegister of v_5368
  setRegister pf v_5359
  setRegister af v_5329
  setRegister zf v_5324
  setRegister sf v_5321
  setRegister cf v_5320
==========================================
addb_X86-SYNTAX (v_2522 : R8) (v_2523 : Rh)
  v_5380 <- getRegister (v_2522 : R8)
  v_5381 <- eval (concat (bv_nat 1 0) v_5380)
  v_5382 <- getRegister (v_2523 : Rh)
  v_5383 <- eval (concat (bv_nat 1 0) v_5382)
  v_5384 <- eval (add v_5381 v_5383)
  v_5385 <- eval (extract v_5384 0 1)
  v_5386 <- eval (extract v_5384 1 2)
  v_5387 <- eval (extract v_5384 1 9)
  v_5388 <- eval (eq v_5387 (bv_nat 8 0))
  v_5389 <- eval (mux v_5388 (bv_nat 1 1) (bv_nat 1 0))
  v_5390 <- eval (extract v_5380 3 4)
  v_5391 <- eval (extract v_5382 3 4)
  v_5392 <- eval (bv_xor v_5390 v_5391)
  v_5393 <- eval (extract v_5384 4 5)
  v_5394 <- eval (bv_xor v_5392 v_5393)
  v_5395 <- eval (extract v_5384 8 9)
  v_5396 <- eval (eq v_5395 (bv_nat 1 1))
  v_5397 <- eval (extract v_5384 7 8)
  v_5398 <- eval (eq v_5397 (bv_nat 1 1))
  v_5399 <- eval (eq v_5396 v_5398)
  v_5400 <- eval (notBool_ v_5399)
  v_5401 <- eval (extract v_5384 6 7)
  v_5402 <- eval (eq v_5401 (bv_nat 1 1))
  v_5403 <- eval (eq v_5400 v_5402)
  v_5404 <- eval (notBool_ v_5403)
  v_5405 <- eval (extract v_5384 5 6)
  v_5406 <- eval (eq v_5405 (bv_nat 1 1))
  v_5407 <- eval (eq v_5404 v_5406)
  v_5408 <- eval (notBool_ v_5407)
  v_5409 <- eval (eq v_5393 (bv_nat 1 1))
  v_5410 <- eval (eq v_5408 v_5409)
  v_5411 <- eval (notBool_ v_5410)
  v_5412 <- eval (extract v_5384 3 4)
  v_5413 <- eval (eq v_5412 (bv_nat 1 1))
  v_5414 <- eval (eq v_5411 v_5413)
  v_5415 <- eval (notBool_ v_5414)
  v_5416 <- eval (extract v_5384 2 3)
  v_5417 <- eval (eq v_5416 (bv_nat 1 1))
  v_5418 <- eval (eq v_5415 v_5417)
  v_5419 <- eval (notBool_ v_5418)
  v_5420 <- eval (eq v_5386 (bv_nat 1 1))
  v_5421 <- eval (eq v_5419 v_5420)
  v_5422 <- eval (notBool_ v_5421)
  v_5423 <- eval (notBool_ v_5422)
  v_5424 <- eval (mux v_5423 (bv_nat 1 1) (bv_nat 1 0))
  v_5425 <- eval (extract v_5380 0 1)
  v_5426 <- eval (eq v_5425 (bv_nat 1 1))
  v_5427 <- eval (extract v_5382 0 1)
  v_5428 <- eval (eq v_5427 (bv_nat 1 1))
  v_5429 <- eval (eq v_5426 v_5428)
  v_5430 <- eval (eq v_5426 v_5420)
  v_5431 <- eval (notBool_ v_5430)
  v_5432 <- eval (bit_and v_5429 v_5431)
  v_5433 <- eval (mux v_5432 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2523 : Rh) v_5387
  setRegister of v_5433
  setRegister pf v_5424
  setRegister af v_5394
  setRegister zf v_5389
  setRegister sf v_5386
  setRegister cf v_5385
==========================================
addb_X86-SYNTAX (v_2527 : Rh) (v_2528 : Rh)
  v_5441 <- getRegister (v_2527 : Rh)
  v_5442 <- eval (concat (bv_nat 1 0) v_5441)
  v_5443 <- getRegister (v_2528 : Rh)
  v_5444 <- eval (concat (bv_nat 1 0) v_5443)
  v_5445 <- eval (add v_5442 v_5444)
  v_5446 <- eval (extract v_5445 0 1)
  v_5447 <- eval (extract v_5445 1 2)
  v_5448 <- eval (extract v_5445 1 9)
  v_5449 <- eval (eq v_5448 (bv_nat 8 0))
  v_5450 <- eval (mux v_5449 (bv_nat 1 1) (bv_nat 1 0))
  v_5451 <- eval (extract v_5441 3 4)
  v_5452 <- eval (extract v_5443 3 4)
  v_5453 <- eval (bv_xor v_5451 v_5452)
  v_5454 <- eval (extract v_5445 4 5)
  v_5455 <- eval (bv_xor v_5453 v_5454)
  v_5456 <- eval (extract v_5445 8 9)
  v_5457 <- eval (eq v_5456 (bv_nat 1 1))
  v_5458 <- eval (extract v_5445 7 8)
  v_5459 <- eval (eq v_5458 (bv_nat 1 1))
  v_5460 <- eval (eq v_5457 v_5459)
  v_5461 <- eval (notBool_ v_5460)
  v_5462 <- eval (extract v_5445 6 7)
  v_5463 <- eval (eq v_5462 (bv_nat 1 1))
  v_5464 <- eval (eq v_5461 v_5463)
  v_5465 <- eval (notBool_ v_5464)
  v_5466 <- eval (extract v_5445 5 6)
  v_5467 <- eval (eq v_5466 (bv_nat 1 1))
  v_5468 <- eval (eq v_5465 v_5467)
  v_5469 <- eval (notBool_ v_5468)
  v_5470 <- eval (eq v_5454 (bv_nat 1 1))
  v_5471 <- eval (eq v_5469 v_5470)
  v_5472 <- eval (notBool_ v_5471)
  v_5473 <- eval (extract v_5445 3 4)
  v_5474 <- eval (eq v_5473 (bv_nat 1 1))
  v_5475 <- eval (eq v_5472 v_5474)
  v_5476 <- eval (notBool_ v_5475)
  v_5477 <- eval (extract v_5445 2 3)
  v_5478 <- eval (eq v_5477 (bv_nat 1 1))
  v_5479 <- eval (eq v_5476 v_5478)
  v_5480 <- eval (notBool_ v_5479)
  v_5481 <- eval (eq v_5447 (bv_nat 1 1))
  v_5482 <- eval (eq v_5480 v_5481)
  v_5483 <- eval (notBool_ v_5482)
  v_5484 <- eval (notBool_ v_5483)
  v_5485 <- eval (mux v_5484 (bv_nat 1 1) (bv_nat 1 0))
  v_5486 <- eval (extract v_5441 0 1)
  v_5487 <- eval (eq v_5486 (bv_nat 1 1))
  v_5488 <- eval (extract v_5443 0 1)
  v_5489 <- eval (eq v_5488 (bv_nat 1 1))
  v_5490 <- eval (eq v_5487 v_5489)
  v_5491 <- eval (eq v_5487 v_5481)
  v_5492 <- eval (notBool_ v_5491)
  v_5493 <- eval (bit_and v_5490 v_5492)
  v_5494 <- eval (mux v_5493 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2528 : Rh) v_5448
  setRegister of v_5494
  setRegister pf v_5485
  setRegister af v_5455
  setRegister zf v_5450
  setRegister sf v_5447
  setRegister cf v_5446
==========================================
addl_X86-SYNTAX (v_2531 : Imm) eax
  v_5502 <- eval (handleImmediateWithSignExtend (v_2531 : Imm) 32 32)
  v_5503 <- eval (concat (bv_nat 1 0) v_5502)
  v_5504 <- getRegister rax
  v_5505 <- eval (extract v_5504 32 64)
  v_5506 <- eval (concat (bv_nat 1 0) v_5505)
  v_5507 <- eval (add v_5503 v_5506)
  v_5508 <- eval (extract v_5507 0 1)
  v_5509 <- eval (extract v_5507 1 2)
  v_5510 <- eval (extract v_5502 27 28)
  v_5511 <- eval (extract v_5504 59 60)
  v_5512 <- eval (bv_xor v_5510 v_5511)
  v_5513 <- eval (extract v_5507 28 29)
  v_5514 <- eval (bv_xor v_5512 v_5513)
  v_5515 <- eval (extract v_5507 1 33)
  v_5516 <- eval (eq v_5515 (bv_nat 32 0))
  v_5517 <- eval (mux v_5516 (bv_nat 1 1) (bv_nat 1 0))
  v_5518 <- eval (extract v_5507 32 33)
  v_5519 <- eval (eq v_5518 (bv_nat 1 1))
  v_5520 <- eval (extract v_5507 31 32)
  v_5521 <- eval (eq v_5520 (bv_nat 1 1))
  v_5522 <- eval (eq v_5519 v_5521)
  v_5523 <- eval (notBool_ v_5522)
  v_5524 <- eval (extract v_5507 30 31)
  v_5525 <- eval (eq v_5524 (bv_nat 1 1))
  v_5526 <- eval (eq v_5523 v_5525)
  v_5527 <- eval (notBool_ v_5526)
  v_5528 <- eval (extract v_5507 29 30)
  v_5529 <- eval (eq v_5528 (bv_nat 1 1))
  v_5530 <- eval (eq v_5527 v_5529)
  v_5531 <- eval (notBool_ v_5530)
  v_5532 <- eval (eq v_5513 (bv_nat 1 1))
  v_5533 <- eval (eq v_5531 v_5532)
  v_5534 <- eval (notBool_ v_5533)
  v_5535 <- eval (extract v_5507 27 28)
  v_5536 <- eval (eq v_5535 (bv_nat 1 1))
  v_5537 <- eval (eq v_5534 v_5536)
  v_5538 <- eval (notBool_ v_5537)
  v_5539 <- eval (extract v_5507 26 27)
  v_5540 <- eval (eq v_5539 (bv_nat 1 1))
  v_5541 <- eval (eq v_5538 v_5540)
  v_5542 <- eval (notBool_ v_5541)
  v_5543 <- eval (extract v_5507 25 26)
  v_5544 <- eval (eq v_5543 (bv_nat 1 1))
  v_5545 <- eval (eq v_5542 v_5544)
  v_5546 <- eval (notBool_ v_5545)
  v_5547 <- eval (notBool_ v_5546)
  v_5548 <- eval (mux v_5547 (bv_nat 1 1) (bv_nat 1 0))
  v_5549 <- eval (extract v_5502 0 1)
  v_5550 <- eval (eq v_5549 (bv_nat 1 1))
  v_5551 <- eval (extract v_5504 32 33)
  v_5552 <- eval (eq v_5551 (bv_nat 1 1))
  v_5553 <- eval (eq v_5550 v_5552)
  v_5554 <- eval (eq v_5509 (bv_nat 1 1))
  v_5555 <- eval (eq v_5550 v_5554)
  v_5556 <- eval (notBool_ v_5555)
  v_5557 <- eval (bit_and v_5553 v_5556)
  v_5558 <- eval (mux v_5557 (bv_nat 1 1) (bv_nat 1 0))
  setRegister eax v_5515
  setRegister of v_5558
  setRegister pf v_5548
  setRegister zf v_5517
  setRegister af v_5514
  setRegister sf v_5509
  setRegister cf v_5508
==========================================
addl_X86-SYNTAX (v_2547 : Imm) (v_2549 : R32)
  v_5578 <- eval (handleImmediateWithSignExtend (v_2547 : Imm) 32 32)
  v_5579 <- eval (concat (bv_nat 1 0) v_5578)
  v_5580 <- getRegister (v_2549 : R32)
  v_5581 <- eval (concat (bv_nat 1 0) v_5580)
  v_5582 <- eval (add v_5579 v_5581)
  v_5583 <- eval (extract v_5582 0 1)
  v_5584 <- eval (extract v_5582 1 2)
  v_5585 <- eval (extract v_5578 27 28)
  v_5586 <- eval (extract v_5580 27 28)
  v_5587 <- eval (bv_xor v_5585 v_5586)
  v_5588 <- eval (extract v_5582 28 29)
  v_5589 <- eval (bv_xor v_5587 v_5588)
  v_5590 <- eval (extract v_5582 1 33)
  v_5591 <- eval (eq v_5590 (bv_nat 32 0))
  v_5592 <- eval (mux v_5591 (bv_nat 1 1) (bv_nat 1 0))
  v_5593 <- eval (extract v_5582 32 33)
  v_5594 <- eval (eq v_5593 (bv_nat 1 1))
  v_5595 <- eval (extract v_5582 31 32)
  v_5596 <- eval (eq v_5595 (bv_nat 1 1))
  v_5597 <- eval (eq v_5594 v_5596)
  v_5598 <- eval (notBool_ v_5597)
  v_5599 <- eval (extract v_5582 30 31)
  v_5600 <- eval (eq v_5599 (bv_nat 1 1))
  v_5601 <- eval (eq v_5598 v_5600)
  v_5602 <- eval (notBool_ v_5601)
  v_5603 <- eval (extract v_5582 29 30)
  v_5604 <- eval (eq v_5603 (bv_nat 1 1))
  v_5605 <- eval (eq v_5602 v_5604)
  v_5606 <- eval (notBool_ v_5605)
  v_5607 <- eval (eq v_5588 (bv_nat 1 1))
  v_5608 <- eval (eq v_5606 v_5607)
  v_5609 <- eval (notBool_ v_5608)
  v_5610 <- eval (extract v_5582 27 28)
  v_5611 <- eval (eq v_5610 (bv_nat 1 1))
  v_5612 <- eval (eq v_5609 v_5611)
  v_5613 <- eval (notBool_ v_5612)
  v_5614 <- eval (extract v_5582 26 27)
  v_5615 <- eval (eq v_5614 (bv_nat 1 1))
  v_5616 <- eval (eq v_5613 v_5615)
  v_5617 <- eval (notBool_ v_5616)
  v_5618 <- eval (extract v_5582 25 26)
  v_5619 <- eval (eq v_5618 (bv_nat 1 1))
  v_5620 <- eval (eq v_5617 v_5619)
  v_5621 <- eval (notBool_ v_5620)
  v_5622 <- eval (notBool_ v_5621)
  v_5623 <- eval (mux v_5622 (bv_nat 1 1) (bv_nat 1 0))
  v_5624 <- eval (extract v_5578 0 1)
  v_5625 <- eval (eq v_5624 (bv_nat 1 1))
  v_5626 <- eval (extract v_5580 0 1)
  v_5627 <- eval (eq v_5626 (bv_nat 1 1))
  v_5628 <- eval (eq v_5625 v_5627)
  v_5629 <- eval (eq v_5584 (bv_nat 1 1))
  v_5630 <- eval (eq v_5625 v_5629)
  v_5631 <- eval (notBool_ v_5630)
  v_5632 <- eval (bit_and v_5628 v_5631)
  v_5633 <- eval (mux v_5632 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2549 : R32) v_5590
  setRegister of v_5633
  setRegister pf v_5623
  setRegister zf v_5592
  setRegister af v_5589
  setRegister sf v_5584
  setRegister cf v_5583
==========================================
addl_X86-SYNTAX (v_2552 : Imm) (v_2554 : R32)
  v_5641 <- eval (handleImmediateWithSignExtend (v_2552 : Imm) 8 8)
  v_5642 <- eval (svalueMInt v_5641)
  v_5643 <- eval (mi 32 v_5642)
  v_5644 <- eval (concat (bv_nat 1 0) v_5643)
  v_5645 <- getRegister (v_2554 : R32)
  v_5646 <- eval (concat (bv_nat 1 0) v_5645)
  v_5647 <- eval (add v_5644 v_5646)
  v_5648 <- eval (extract v_5647 0 1)
  v_5649 <- eval (extract v_5647 1 2)
  v_5650 <- eval (extract v_5641 3 4)
  v_5651 <- eval (extract v_5645 27 28)
  v_5652 <- eval (bv_xor v_5650 v_5651)
  v_5653 <- eval (extract v_5647 28 29)
  v_5654 <- eval (bv_xor v_5652 v_5653)
  v_5655 <- eval (extract v_5647 1 33)
  v_5656 <- eval (eq v_5655 (bv_nat 32 0))
  v_5657 <- eval (mux v_5656 (bv_nat 1 1) (bv_nat 1 0))
  v_5658 <- eval (extract v_5647 32 33)
  v_5659 <- eval (eq v_5658 (bv_nat 1 1))
  v_5660 <- eval (extract v_5647 31 32)
  v_5661 <- eval (eq v_5660 (bv_nat 1 1))
  v_5662 <- eval (eq v_5659 v_5661)
  v_5663 <- eval (notBool_ v_5662)
  v_5664 <- eval (extract v_5647 30 31)
  v_5665 <- eval (eq v_5664 (bv_nat 1 1))
  v_5666 <- eval (eq v_5663 v_5665)
  v_5667 <- eval (notBool_ v_5666)
  v_5668 <- eval (extract v_5647 29 30)
  v_5669 <- eval (eq v_5668 (bv_nat 1 1))
  v_5670 <- eval (eq v_5667 v_5669)
  v_5671 <- eval (notBool_ v_5670)
  v_5672 <- eval (eq v_5653 (bv_nat 1 1))
  v_5673 <- eval (eq v_5671 v_5672)
  v_5674 <- eval (notBool_ v_5673)
  v_5675 <- eval (extract v_5647 27 28)
  v_5676 <- eval (eq v_5675 (bv_nat 1 1))
  v_5677 <- eval (eq v_5674 v_5676)
  v_5678 <- eval (notBool_ v_5677)
  v_5679 <- eval (extract v_5647 26 27)
  v_5680 <- eval (eq v_5679 (bv_nat 1 1))
  v_5681 <- eval (eq v_5678 v_5680)
  v_5682 <- eval (notBool_ v_5681)
  v_5683 <- eval (extract v_5647 25 26)
  v_5684 <- eval (eq v_5683 (bv_nat 1 1))
  v_5685 <- eval (eq v_5682 v_5684)
  v_5686 <- eval (notBool_ v_5685)
  v_5687 <- eval (notBool_ v_5686)
  v_5688 <- eval (mux v_5687 (bv_nat 1 1) (bv_nat 1 0))
  v_5689 <- eval (extract v_5643 0 1)
  v_5690 <- eval (eq v_5689 (bv_nat 1 1))
  v_5691 <- eval (extract v_5645 0 1)
  v_5692 <- eval (eq v_5691 (bv_nat 1 1))
  v_5693 <- eval (eq v_5690 v_5692)
  v_5694 <- eval (eq v_5649 (bv_nat 1 1))
  v_5695 <- eval (eq v_5690 v_5694)
  v_5696 <- eval (notBool_ v_5695)
  v_5697 <- eval (bit_and v_5693 v_5696)
  v_5698 <- eval (mux v_5697 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2554 : R32) v_5655
  setRegister of v_5698
  setRegister pf v_5688
  setRegister zf v_5657
  setRegister af v_5654
  setRegister sf v_5649
  setRegister cf v_5648
==========================================
addl_X86-SYNTAX (v_2562 : R32) (v_2563 : R32)
  v_5710 <- getRegister (v_2562 : R32)
  v_5711 <- eval (concat (bv_nat 1 0) v_5710)
  v_5712 <- getRegister (v_2563 : R32)
  v_5713 <- eval (concat (bv_nat 1 0) v_5712)
  v_5714 <- eval (add v_5711 v_5713)
  v_5715 <- eval (extract v_5714 0 1)
  v_5716 <- eval (extract v_5714 1 2)
  v_5717 <- eval (extract v_5710 27 28)
  v_5718 <- eval (extract v_5712 27 28)
  v_5719 <- eval (bv_xor v_5717 v_5718)
  v_5720 <- eval (extract v_5714 28 29)
  v_5721 <- eval (bv_xor v_5719 v_5720)
  v_5722 <- eval (extract v_5714 1 33)
  v_5723 <- eval (eq v_5722 (bv_nat 32 0))
  v_5724 <- eval (mux v_5723 (bv_nat 1 1) (bv_nat 1 0))
  v_5725 <- eval (extract v_5714 32 33)
  v_5726 <- eval (eq v_5725 (bv_nat 1 1))
  v_5727 <- eval (extract v_5714 31 32)
  v_5728 <- eval (eq v_5727 (bv_nat 1 1))
  v_5729 <- eval (eq v_5726 v_5728)
  v_5730 <- eval (notBool_ v_5729)
  v_5731 <- eval (extract v_5714 30 31)
  v_5732 <- eval (eq v_5731 (bv_nat 1 1))
  v_5733 <- eval (eq v_5730 v_5732)
  v_5734 <- eval (notBool_ v_5733)
  v_5735 <- eval (extract v_5714 29 30)
  v_5736 <- eval (eq v_5735 (bv_nat 1 1))
  v_5737 <- eval (eq v_5734 v_5736)
  v_5738 <- eval (notBool_ v_5737)
  v_5739 <- eval (eq v_5720 (bv_nat 1 1))
  v_5740 <- eval (eq v_5738 v_5739)
  v_5741 <- eval (notBool_ v_5740)
  v_5742 <- eval (extract v_5714 27 28)
  v_5743 <- eval (eq v_5742 (bv_nat 1 1))
  v_5744 <- eval (eq v_5741 v_5743)
  v_5745 <- eval (notBool_ v_5744)
  v_5746 <- eval (extract v_5714 26 27)
  v_5747 <- eval (eq v_5746 (bv_nat 1 1))
  v_5748 <- eval (eq v_5745 v_5747)
  v_5749 <- eval (notBool_ v_5748)
  v_5750 <- eval (extract v_5714 25 26)
  v_5751 <- eval (eq v_5750 (bv_nat 1 1))
  v_5752 <- eval (eq v_5749 v_5751)
  v_5753 <- eval (notBool_ v_5752)
  v_5754 <- eval (notBool_ v_5753)
  v_5755 <- eval (mux v_5754 (bv_nat 1 1) (bv_nat 1 0))
  v_5756 <- eval (extract v_5710 0 1)
  v_5757 <- eval (eq v_5756 (bv_nat 1 1))
  v_5758 <- eval (extract v_5712 0 1)
  v_5759 <- eval (eq v_5758 (bv_nat 1 1))
  v_5760 <- eval (eq v_5757 v_5759)
  v_5761 <- eval (eq v_5716 (bv_nat 1 1))
  v_5762 <- eval (eq v_5757 v_5761)
  v_5763 <- eval (notBool_ v_5762)
  v_5764 <- eval (bit_and v_5760 v_5763)
  v_5765 <- eval (mux v_5764 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2563 : R32) v_5722
  setRegister of v_5765
  setRegister pf v_5755
  setRegister zf v_5724
  setRegister af v_5721
  setRegister sf v_5716
  setRegister cf v_5715
==========================================
addpd_X86-SYNTAX (v_2570 : Xmm) (v_2571 : Xmm)
  v_5777 <- getRegister (v_2571 : Xmm)
  v_5778 <- eval (extract v_5777 0 64)
  v_5779 <- eval (MInt2Float v_5778 53 11)
  v_5780 <- getRegister (v_2570 : Xmm)
  v_5781 <- eval (extract v_5780 0 64)
  v_5782 <- eval (MInt2Float v_5781 53 11)
  v_5783 <- eval (_+Float__FLOAT v_5779 v_5782)
  v_5784 <- eval (Float2MInt v_5783 64)
  v_5785 <- eval (extract v_5777 64 128)
  v_5786 <- eval (MInt2Float v_5785 53 11)
  v_5787 <- eval (extract v_5780 64 128)
  v_5788 <- eval (MInt2Float v_5787 53 11)
  v_5789 <- eval (_+Float__FLOAT v_5786 v_5788)
  v_5790 <- eval (Float2MInt v_5789 64)
  v_5791 <- eval (concat v_5784 v_5790)
  setRegister (v_2571 : Xmm) v_5791
==========================================
addps_X86-SYNTAX (v_2579 : Xmm) (v_2580 : Xmm)
  v_5797 <- getRegister (v_2580 : Xmm)
  v_5798 <- eval (extract v_5797 0 32)
  v_5799 <- eval (MInt2Float v_5798 24 8)
  v_5800 <- getRegister (v_2579 : Xmm)
  v_5801 <- eval (extract v_5800 0 32)
  v_5802 <- eval (MInt2Float v_5801 24 8)
  v_5803 <- eval (_+Float__FLOAT v_5799 v_5802)
  v_5804 <- eval (Float2MInt v_5803 32)
  v_5805 <- eval (extract v_5797 32 64)
  v_5806 <- eval (MInt2Float v_5805 24 8)
  v_5807 <- eval (extract v_5800 32 64)
  v_5808 <- eval (MInt2Float v_5807 24 8)
  v_5809 <- eval (_+Float__FLOAT v_5806 v_5808)
  v_5810 <- eval (Float2MInt v_5809 32)
  v_5811 <- eval (extract v_5797 64 96)
  v_5812 <- eval (MInt2Float v_5811 24 8)
  v_5813 <- eval (extract v_5800 64 96)
  v_5814 <- eval (MInt2Float v_5813 24 8)
  v_5815 <- eval (_+Float__FLOAT v_5812 v_5814)
  v_5816 <- eval (Float2MInt v_5815 32)
  v_5817 <- eval (extract v_5797 96 128)
  v_5818 <- eval (MInt2Float v_5817 24 8)
  v_5819 <- eval (extract v_5800 96 128)
  v_5820 <- eval (MInt2Float v_5819 24 8)
  v_5821 <- eval (_+Float__FLOAT v_5818 v_5820)
  v_5822 <- eval (Float2MInt v_5821 32)
  v_5823 <- eval (concat v_5816 v_5822)
  v_5824 <- eval (concat v_5810 v_5823)
  v_5825 <- eval (concat v_5804 v_5824)
  setRegister (v_2580 : Xmm) v_5825
==========================================
addq_X86-SYNTAX (v_2596 : Imm) (v_2598 : R64)
  v_5839 <- eval (handleImmediateWithSignExtend (v_2596 : Imm) 32 32)
  v_5840 <- eval (svalueMInt v_5839)
  v_5841 <- eval (mi 64 v_5840)
  v_5842 <- eval (concat (bv_nat 1 0) v_5841)
  v_5843 <- getRegister (v_2598 : R64)
  v_5844 <- eval (concat (bv_nat 1 0) v_5843)
  v_5845 <- eval (add v_5842 v_5844)
  v_5846 <- eval (extract v_5845 0 1)
  v_5847 <- eval (extract v_5845 1 2)
  v_5848 <- eval (extract v_5839 27 28)
  v_5849 <- eval (extract v_5843 59 60)
  v_5850 <- eval (bv_xor v_5848 v_5849)
  v_5851 <- eval (extract v_5845 60 61)
  v_5852 <- eval (bv_xor v_5850 v_5851)
  v_5853 <- eval (extract v_5845 1 65)
  v_5854 <- eval (eq v_5853 (bv_nat 64 0))
  v_5855 <- eval (mux v_5854 (bv_nat 1 1) (bv_nat 1 0))
  v_5856 <- eval (extract v_5845 64 65)
  v_5857 <- eval (eq v_5856 (bv_nat 1 1))
  v_5858 <- eval (extract v_5845 63 64)
  v_5859 <- eval (eq v_5858 (bv_nat 1 1))
  v_5860 <- eval (eq v_5857 v_5859)
  v_5861 <- eval (notBool_ v_5860)
  v_5862 <- eval (extract v_5845 62 63)
  v_5863 <- eval (eq v_5862 (bv_nat 1 1))
  v_5864 <- eval (eq v_5861 v_5863)
  v_5865 <- eval (notBool_ v_5864)
  v_5866 <- eval (extract v_5845 61 62)
  v_5867 <- eval (eq v_5866 (bv_nat 1 1))
  v_5868 <- eval (eq v_5865 v_5867)
  v_5869 <- eval (notBool_ v_5868)
  v_5870 <- eval (eq v_5851 (bv_nat 1 1))
  v_5871 <- eval (eq v_5869 v_5870)
  v_5872 <- eval (notBool_ v_5871)
  v_5873 <- eval (extract v_5845 59 60)
  v_5874 <- eval (eq v_5873 (bv_nat 1 1))
  v_5875 <- eval (eq v_5872 v_5874)
  v_5876 <- eval (notBool_ v_5875)
  v_5877 <- eval (extract v_5845 58 59)
  v_5878 <- eval (eq v_5877 (bv_nat 1 1))
  v_5879 <- eval (eq v_5876 v_5878)
  v_5880 <- eval (notBool_ v_5879)
  v_5881 <- eval (extract v_5845 57 58)
  v_5882 <- eval (eq v_5881 (bv_nat 1 1))
  v_5883 <- eval (eq v_5880 v_5882)
  v_5884 <- eval (notBool_ v_5883)
  v_5885 <- eval (notBool_ v_5884)
  v_5886 <- eval (mux v_5885 (bv_nat 1 1) (bv_nat 1 0))
  v_5887 <- eval (extract v_5841 0 1)
  v_5888 <- eval (eq v_5887 (bv_nat 1 1))
  v_5889 <- eval (extract v_5843 0 1)
  v_5890 <- eval (eq v_5889 (bv_nat 1 1))
  v_5891 <- eval (eq v_5888 v_5890)
  v_5892 <- eval (eq v_5847 (bv_nat 1 1))
  v_5893 <- eval (eq v_5888 v_5892)
  v_5894 <- eval (notBool_ v_5893)
  v_5895 <- eval (bit_and v_5891 v_5894)
  v_5896 <- eval (mux v_5895 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2598 : R64) v_5853
  setRegister of v_5896
  setRegister pf v_5886
  setRegister zf v_5855
  setRegister af v_5852
  setRegister sf v_5847
  setRegister cf v_5846
==========================================
addq_X86-SYNTAX (v_2601 : Imm) (v_2603 : R64)
  v_5904 <- eval (handleImmediateWithSignExtend (v_2601 : Imm) 8 8)
  v_5905 <- eval (svalueMInt v_5904)
  v_5906 <- eval (mi 64 v_5905)
  v_5907 <- eval (concat (bv_nat 1 0) v_5906)
  v_5908 <- getRegister (v_2603 : R64)
  v_5909 <- eval (concat (bv_nat 1 0) v_5908)
  v_5910 <- eval (add v_5907 v_5909)
  v_5911 <- eval (extract v_5910 0 1)
  v_5912 <- eval (extract v_5910 1 2)
  v_5913 <- eval (extract v_5904 3 4)
  v_5914 <- eval (extract v_5908 59 60)
  v_5915 <- eval (bv_xor v_5913 v_5914)
  v_5916 <- eval (extract v_5910 60 61)
  v_5917 <- eval (bv_xor v_5915 v_5916)
  v_5918 <- eval (extract v_5910 1 65)
  v_5919 <- eval (eq v_5918 (bv_nat 64 0))
  v_5920 <- eval (mux v_5919 (bv_nat 1 1) (bv_nat 1 0))
  v_5921 <- eval (extract v_5910 64 65)
  v_5922 <- eval (eq v_5921 (bv_nat 1 1))
  v_5923 <- eval (extract v_5910 63 64)
  v_5924 <- eval (eq v_5923 (bv_nat 1 1))
  v_5925 <- eval (eq v_5922 v_5924)
  v_5926 <- eval (notBool_ v_5925)
  v_5927 <- eval (extract v_5910 62 63)
  v_5928 <- eval (eq v_5927 (bv_nat 1 1))
  v_5929 <- eval (eq v_5926 v_5928)
  v_5930 <- eval (notBool_ v_5929)
  v_5931 <- eval (extract v_5910 61 62)
  v_5932 <- eval (eq v_5931 (bv_nat 1 1))
  v_5933 <- eval (eq v_5930 v_5932)
  v_5934 <- eval (notBool_ v_5933)
  v_5935 <- eval (eq v_5916 (bv_nat 1 1))
  v_5936 <- eval (eq v_5934 v_5935)
  v_5937 <- eval (notBool_ v_5936)
  v_5938 <- eval (extract v_5910 59 60)
  v_5939 <- eval (eq v_5938 (bv_nat 1 1))
  v_5940 <- eval (eq v_5937 v_5939)
  v_5941 <- eval (notBool_ v_5940)
  v_5942 <- eval (extract v_5910 58 59)
  v_5943 <- eval (eq v_5942 (bv_nat 1 1))
  v_5944 <- eval (eq v_5941 v_5943)
  v_5945 <- eval (notBool_ v_5944)
  v_5946 <- eval (extract v_5910 57 58)
  v_5947 <- eval (eq v_5946 (bv_nat 1 1))
  v_5948 <- eval (eq v_5945 v_5947)
  v_5949 <- eval (notBool_ v_5948)
  v_5950 <- eval (notBool_ v_5949)
  v_5951 <- eval (mux v_5950 (bv_nat 1 1) (bv_nat 1 0))
  v_5952 <- eval (extract v_5906 0 1)
  v_5953 <- eval (eq v_5952 (bv_nat 1 1))
  v_5954 <- eval (extract v_5908 0 1)
  v_5955 <- eval (eq v_5954 (bv_nat 1 1))
  v_5956 <- eval (eq v_5953 v_5955)
  v_5957 <- eval (eq v_5912 (bv_nat 1 1))
  v_5958 <- eval (eq v_5953 v_5957)
  v_5959 <- eval (notBool_ v_5958)
  v_5960 <- eval (bit_and v_5956 v_5959)
  v_5961 <- eval (mux v_5960 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2603 : R64) v_5918
  setRegister of v_5961
  setRegister pf v_5951
  setRegister zf v_5920
  setRegister af v_5917
  setRegister sf v_5912
  setRegister cf v_5911
==========================================
addq_X86-SYNTAX (v_2611 : R64) (v_2612 : R64)
  v_5973 <- getRegister (v_2611 : R64)
  v_5974 <- eval (concat (bv_nat 1 0) v_5973)
  v_5975 <- getRegister (v_2612 : R64)
  v_5976 <- eval (concat (bv_nat 1 0) v_5975)
  v_5977 <- eval (add v_5974 v_5976)
  v_5978 <- eval (extract v_5977 0 1)
  v_5979 <- eval (extract v_5977 1 2)
  v_5980 <- eval (extract v_5973 59 60)
  v_5981 <- eval (extract v_5975 59 60)
  v_5982 <- eval (bv_xor v_5980 v_5981)
  v_5983 <- eval (extract v_5977 60 61)
  v_5984 <- eval (bv_xor v_5982 v_5983)
  v_5985 <- eval (extract v_5977 1 65)
  v_5986 <- eval (eq v_5985 (bv_nat 64 0))
  v_5987 <- eval (mux v_5986 (bv_nat 1 1) (bv_nat 1 0))
  v_5988 <- eval (extract v_5977 64 65)
  v_5989 <- eval (eq v_5988 (bv_nat 1 1))
  v_5990 <- eval (extract v_5977 63 64)
  v_5991 <- eval (eq v_5990 (bv_nat 1 1))
  v_5992 <- eval (eq v_5989 v_5991)
  v_5993 <- eval (notBool_ v_5992)
  v_5994 <- eval (extract v_5977 62 63)
  v_5995 <- eval (eq v_5994 (bv_nat 1 1))
  v_5996 <- eval (eq v_5993 v_5995)
  v_5997 <- eval (notBool_ v_5996)
  v_5998 <- eval (extract v_5977 61 62)
  v_5999 <- eval (eq v_5998 (bv_nat 1 1))
  v_6000 <- eval (eq v_5997 v_5999)
  v_6001 <- eval (notBool_ v_6000)
  v_6002 <- eval (eq v_5983 (bv_nat 1 1))
  v_6003 <- eval (eq v_6001 v_6002)
  v_6004 <- eval (notBool_ v_6003)
  v_6005 <- eval (extract v_5977 59 60)
  v_6006 <- eval (eq v_6005 (bv_nat 1 1))
  v_6007 <- eval (eq v_6004 v_6006)
  v_6008 <- eval (notBool_ v_6007)
  v_6009 <- eval (extract v_5977 58 59)
  v_6010 <- eval (eq v_6009 (bv_nat 1 1))
  v_6011 <- eval (eq v_6008 v_6010)
  v_6012 <- eval (notBool_ v_6011)
  v_6013 <- eval (extract v_5977 57 58)
  v_6014 <- eval (eq v_6013 (bv_nat 1 1))
  v_6015 <- eval (eq v_6012 v_6014)
  v_6016 <- eval (notBool_ v_6015)
  v_6017 <- eval (notBool_ v_6016)
  v_6018 <- eval (mux v_6017 (bv_nat 1 1) (bv_nat 1 0))
  v_6019 <- eval (extract v_5973 0 1)
  v_6020 <- eval (eq v_6019 (bv_nat 1 1))
  v_6021 <- eval (extract v_5975 0 1)
  v_6022 <- eval (eq v_6021 (bv_nat 1 1))
  v_6023 <- eval (eq v_6020 v_6022)
  v_6024 <- eval (eq v_5979 (bv_nat 1 1))
  v_6025 <- eval (eq v_6020 v_6024)
  v_6026 <- eval (notBool_ v_6025)
  v_6027 <- eval (bit_and v_6023 v_6026)
  v_6028 <- eval (mux v_6027 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2612 : R64) v_5985
  setRegister of v_6028
  setRegister pf v_6018
  setRegister zf v_5987
  setRegister af v_5984
  setRegister sf v_5979
  setRegister cf v_5978
==========================================
addq_X86-SYNTAX (v_2615 : Imm) rax
  v_6036 <- eval (handleImmediateWithSignExtend (v_2615 : Imm) 32 32)
  v_6037 <- eval (svalueMInt v_6036)
  v_6038 <- eval (mi 64 v_6037)
  v_6039 <- eval (concat (bv_nat 1 0) v_6038)
  v_6040 <- getRegister rax
  v_6041 <- eval (concat (bv_nat 1 0) v_6040)
  v_6042 <- eval (add v_6039 v_6041)
  v_6043 <- eval (extract v_6042 0 1)
  v_6044 <- eval (extract v_6042 1 2)
  v_6045 <- eval (extract v_6036 27 28)
  v_6046 <- eval (extract v_6040 59 60)
  v_6047 <- eval (bv_xor v_6045 v_6046)
  v_6048 <- eval (extract v_6042 60 61)
  v_6049 <- eval (bv_xor v_6047 v_6048)
  v_6050 <- eval (extract v_6042 1 65)
  v_6051 <- eval (eq v_6050 (bv_nat 64 0))
  v_6052 <- eval (mux v_6051 (bv_nat 1 1) (bv_nat 1 0))
  v_6053 <- eval (extract v_6042 64 65)
  v_6054 <- eval (eq v_6053 (bv_nat 1 1))
  v_6055 <- eval (extract v_6042 63 64)
  v_6056 <- eval (eq v_6055 (bv_nat 1 1))
  v_6057 <- eval (eq v_6054 v_6056)
  v_6058 <- eval (notBool_ v_6057)
  v_6059 <- eval (extract v_6042 62 63)
  v_6060 <- eval (eq v_6059 (bv_nat 1 1))
  v_6061 <- eval (eq v_6058 v_6060)
  v_6062 <- eval (notBool_ v_6061)
  v_6063 <- eval (extract v_6042 61 62)
  v_6064 <- eval (eq v_6063 (bv_nat 1 1))
  v_6065 <- eval (eq v_6062 v_6064)
  v_6066 <- eval (notBool_ v_6065)
  v_6067 <- eval (eq v_6048 (bv_nat 1 1))
  v_6068 <- eval (eq v_6066 v_6067)
  v_6069 <- eval (notBool_ v_6068)
  v_6070 <- eval (extract v_6042 59 60)
  v_6071 <- eval (eq v_6070 (bv_nat 1 1))
  v_6072 <- eval (eq v_6069 v_6071)
  v_6073 <- eval (notBool_ v_6072)
  v_6074 <- eval (extract v_6042 58 59)
  v_6075 <- eval (eq v_6074 (bv_nat 1 1))
  v_6076 <- eval (eq v_6073 v_6075)
  v_6077 <- eval (notBool_ v_6076)
  v_6078 <- eval (extract v_6042 57 58)
  v_6079 <- eval (eq v_6078 (bv_nat 1 1))
  v_6080 <- eval (eq v_6077 v_6079)
  v_6081 <- eval (notBool_ v_6080)
  v_6082 <- eval (notBool_ v_6081)
  v_6083 <- eval (mux v_6082 (bv_nat 1 1) (bv_nat 1 0))
  v_6084 <- eval (extract v_6038 0 1)
  v_6085 <- eval (eq v_6084 (bv_nat 1 1))
  v_6086 <- eval (extract v_6040 0 1)
  v_6087 <- eval (eq v_6086 (bv_nat 1 1))
  v_6088 <- eval (eq v_6085 v_6087)
  v_6089 <- eval (eq v_6044 (bv_nat 1 1))
  v_6090 <- eval (eq v_6085 v_6089)
  v_6091 <- eval (notBool_ v_6090)
  v_6092 <- eval (bit_and v_6088 v_6091)
  v_6093 <- eval (mux v_6092 (bv_nat 1 1) (bv_nat 1 0))
  setRegister rax v_6050
  setRegister of v_6093
  setRegister pf v_6083
  setRegister zf v_6052
  setRegister af v_6049
  setRegister sf v_6044
  setRegister cf v_6043
==========================================
addsd_X86-SYNTAX (v_2623 : Xmm) (v_2624 : Xmm)
  v_6105 <- getRegister (v_2624 : Xmm)
  v_6106 <- eval (extract v_6105 0 64)
  v_6107 <- eval (extract v_6105 64 128)
  v_6108 <- eval (MInt2Float v_6107 53 11)
  v_6109 <- getRegister (v_2623 : Xmm)
  v_6110 <- eval (extract v_6109 64 128)
  v_6111 <- eval (MInt2Float v_6110 53 11)
  v_6112 <- eval (_+Float__FLOAT v_6108 v_6111)
  v_6113 <- eval (Float2MInt v_6112 64)
  v_6114 <- eval (concat v_6106 v_6113)
  setRegister (v_2624 : Xmm) v_6114
==========================================
addss_X86-SYNTAX (v_2632 : Xmm) (v_2633 : Xmm)
  v_6120 <- getRegister (v_2633 : Xmm)
  v_6121 <- eval (extract v_6120 0 96)
  v_6122 <- eval (extract v_6120 96 128)
  v_6123 <- eval (MInt2Float v_6122 24 8)
  v_6124 <- getRegister (v_2632 : Xmm)
  v_6125 <- eval (extract v_6124 96 128)
  v_6126 <- eval (MInt2Float v_6125 24 8)
  v_6127 <- eval (_+Float__FLOAT v_6123 v_6126)
  v_6128 <- eval (Float2MInt v_6127 32)
  v_6129 <- eval (concat v_6121 v_6128)
  setRegister (v_2633 : Xmm) v_6129
==========================================
addsubpd_X86-SYNTAX (v_2641 : Xmm) (v_2642 : Xmm)
  v_6135 <- getRegister (v_2642 : Xmm)
  v_6136 <- eval (extract v_6135 0 64)
  v_6137 <- eval (MInt2Float v_6136 53 11)
  v_6138 <- getRegister (v_2641 : Xmm)
  v_6139 <- eval (extract v_6138 0 64)
  v_6140 <- eval (MInt2Float v_6139 53 11)
  v_6141 <- eval (_+Float__FLOAT v_6137 v_6140)
  v_6142 <- eval (Float2MInt v_6141 64)
  v_6143 <- eval (extract v_6135 64 128)
  v_6144 <- eval (MInt2Float v_6143 53 11)
  v_6145 <- eval (extract v_6138 64 128)
  v_6146 <- eval (MInt2Float v_6145 53 11)
  v_6147 <- eval (_-Float__FLOAT v_6144 v_6146)
  v_6148 <- eval (Float2MInt v_6147 64)
  v_6149 <- eval (concat v_6142 v_6148)
  setRegister (v_2642 : Xmm) v_6149
==========================================
addsubps_X86-SYNTAX (v_2650 : Xmm) (v_2651 : Xmm)
  v_6155 <- getRegister (v_2651 : Xmm)
  v_6156 <- eval (extract v_6155 0 32)
  v_6157 <- eval (MInt2Float v_6156 24 8)
  v_6158 <- getRegister (v_2650 : Xmm)
  v_6159 <- eval (extract v_6158 0 32)
  v_6160 <- eval (MInt2Float v_6159 24 8)
  v_6161 <- eval (_+Float__FLOAT v_6157 v_6160)
  v_6162 <- eval (Float2MInt v_6161 32)
  v_6163 <- eval (extract v_6155 32 64)
  v_6164 <- eval (MInt2Float v_6163 24 8)
  v_6165 <- eval (extract v_6158 32 64)
  v_6166 <- eval (MInt2Float v_6165 24 8)
  v_6167 <- eval (_-Float__FLOAT v_6164 v_6166)
  v_6168 <- eval (Float2MInt v_6167 32)
  v_6169 <- eval (concat v_6162 v_6168)
  v_6170 <- eval (extract v_6155 64 96)
  v_6171 <- eval (MInt2Float v_6170 24 8)
  v_6172 <- eval (extract v_6158 64 96)
  v_6173 <- eval (MInt2Float v_6172 24 8)
  v_6174 <- eval (_+Float__FLOAT v_6171 v_6173)
  v_6175 <- eval (Float2MInt v_6174 32)
  v_6176 <- eval (extract v_6155 96 128)
  v_6177 <- eval (MInt2Float v_6176 24 8)
  v_6178 <- eval (extract v_6158 96 128)
  v_6179 <- eval (MInt2Float v_6178 24 8)
  v_6180 <- eval (_-Float__FLOAT v_6177 v_6179)
  v_6181 <- eval (Float2MInt v_6180 32)
  v_6182 <- eval (concat v_6175 v_6181)
  v_6183 <- eval (concat v_6169 v_6182)
  setRegister (v_2651 : Xmm) v_6183
==========================================
addw_X86-SYNTAX (v_2655 : Imm) ax
  v_6185 <- eval (handleImmediateWithSignExtend (v_2655 : Imm) 16 16)
  v_6186 <- eval (concat (bv_nat 1 0) v_6185)
  v_6187 <- getRegister rax
  v_6188 <- eval (extract v_6187 48 64)
  v_6189 <- eval (concat (bv_nat 1 0) v_6188)
  v_6190 <- eval (add v_6186 v_6189)
  v_6191 <- eval (extract v_6190 0 1)
  v_6192 <- eval (extract v_6190 1 2)
  v_6193 <- eval (extract v_6185 11 12)
  v_6194 <- eval (extract v_6187 59 60)
  v_6195 <- eval (bv_xor v_6193 v_6194)
  v_6196 <- eval (extract v_6190 12 13)
  v_6197 <- eval (bv_xor v_6195 v_6196)
  v_6198 <- eval (extract v_6190 1 17)
  v_6199 <- eval (eq v_6198 (bv_nat 16 0))
  v_6200 <- eval (mux v_6199 (bv_nat 1 1) (bv_nat 1 0))
  v_6201 <- eval (extract v_6190 16 17)
  v_6202 <- eval (eq v_6201 (bv_nat 1 1))
  v_6203 <- eval (extract v_6190 15 16)
  v_6204 <- eval (eq v_6203 (bv_nat 1 1))
  v_6205 <- eval (eq v_6202 v_6204)
  v_6206 <- eval (notBool_ v_6205)
  v_6207 <- eval (extract v_6190 14 15)
  v_6208 <- eval (eq v_6207 (bv_nat 1 1))
  v_6209 <- eval (eq v_6206 v_6208)
  v_6210 <- eval (notBool_ v_6209)
  v_6211 <- eval (extract v_6190 13 14)
  v_6212 <- eval (eq v_6211 (bv_nat 1 1))
  v_6213 <- eval (eq v_6210 v_6212)
  v_6214 <- eval (notBool_ v_6213)
  v_6215 <- eval (eq v_6196 (bv_nat 1 1))
  v_6216 <- eval (eq v_6214 v_6215)
  v_6217 <- eval (notBool_ v_6216)
  v_6218 <- eval (extract v_6190 11 12)
  v_6219 <- eval (eq v_6218 (bv_nat 1 1))
  v_6220 <- eval (eq v_6217 v_6219)
  v_6221 <- eval (notBool_ v_6220)
  v_6222 <- eval (extract v_6190 10 11)
  v_6223 <- eval (eq v_6222 (bv_nat 1 1))
  v_6224 <- eval (eq v_6221 v_6223)
  v_6225 <- eval (notBool_ v_6224)
  v_6226 <- eval (extract v_6190 9 10)
  v_6227 <- eval (eq v_6226 (bv_nat 1 1))
  v_6228 <- eval (eq v_6225 v_6227)
  v_6229 <- eval (notBool_ v_6228)
  v_6230 <- eval (notBool_ v_6229)
  v_6231 <- eval (mux v_6230 (bv_nat 1 1) (bv_nat 1 0))
  v_6232 <- eval (extract v_6185 0 1)
  v_6233 <- eval (eq v_6232 (bv_nat 1 1))
  v_6234 <- eval (extract v_6187 48 49)
  v_6235 <- eval (eq v_6234 (bv_nat 1 1))
  v_6236 <- eval (eq v_6233 v_6235)
  v_6237 <- eval (eq v_6192 (bv_nat 1 1))
  v_6238 <- eval (eq v_6233 v_6237)
  v_6239 <- eval (notBool_ v_6238)
  v_6240 <- eval (bit_and v_6236 v_6239)
  v_6241 <- eval (mux v_6240 (bv_nat 1 1) (bv_nat 1 0))
  v_6242 <- eval (extract v_6187 0 48)
  v_6243 <- eval (concat v_6242 v_6198)
  setRegister rax v_6243
  setRegister of v_6241
  setRegister pf v_6231
  setRegister zf v_6200
  setRegister af v_6197
  setRegister sf v_6192
  setRegister cf v_6191
==========================================
addw_X86-SYNTAX (v_2671 : Imm) (v_2673 : R16)
  v_6263 <- eval (handleImmediateWithSignExtend (v_2671 : Imm) 16 16)
  v_6264 <- eval (concat (bv_nat 1 0) v_6263)
  v_6265 <- getRegister (v_2673 : R16)
  v_6266 <- eval (concat (bv_nat 1 0) v_6265)
  v_6267 <- eval (add v_6264 v_6266)
  v_6268 <- eval (extract v_6267 0 1)
  v_6269 <- eval (extract v_6267 1 2)
  v_6270 <- eval (extract v_6263 11 12)
  v_6271 <- eval (extract v_6265 11 12)
  v_6272 <- eval (bv_xor v_6270 v_6271)
  v_6273 <- eval (extract v_6267 12 13)
  v_6274 <- eval (bv_xor v_6272 v_6273)
  v_6275 <- eval (extract v_6267 1 17)
  v_6276 <- eval (eq v_6275 (bv_nat 16 0))
  v_6277 <- eval (mux v_6276 (bv_nat 1 1) (bv_nat 1 0))
  v_6278 <- eval (extract v_6267 16 17)
  v_6279 <- eval (eq v_6278 (bv_nat 1 1))
  v_6280 <- eval (extract v_6267 15 16)
  v_6281 <- eval (eq v_6280 (bv_nat 1 1))
  v_6282 <- eval (eq v_6279 v_6281)
  v_6283 <- eval (notBool_ v_6282)
  v_6284 <- eval (extract v_6267 14 15)
  v_6285 <- eval (eq v_6284 (bv_nat 1 1))
  v_6286 <- eval (eq v_6283 v_6285)
  v_6287 <- eval (notBool_ v_6286)
  v_6288 <- eval (extract v_6267 13 14)
  v_6289 <- eval (eq v_6288 (bv_nat 1 1))
  v_6290 <- eval (eq v_6287 v_6289)
  v_6291 <- eval (notBool_ v_6290)
  v_6292 <- eval (eq v_6273 (bv_nat 1 1))
  v_6293 <- eval (eq v_6291 v_6292)
  v_6294 <- eval (notBool_ v_6293)
  v_6295 <- eval (extract v_6267 11 12)
  v_6296 <- eval (eq v_6295 (bv_nat 1 1))
  v_6297 <- eval (eq v_6294 v_6296)
  v_6298 <- eval (notBool_ v_6297)
  v_6299 <- eval (extract v_6267 10 11)
  v_6300 <- eval (eq v_6299 (bv_nat 1 1))
  v_6301 <- eval (eq v_6298 v_6300)
  v_6302 <- eval (notBool_ v_6301)
  v_6303 <- eval (extract v_6267 9 10)
  v_6304 <- eval (eq v_6303 (bv_nat 1 1))
  v_6305 <- eval (eq v_6302 v_6304)
  v_6306 <- eval (notBool_ v_6305)
  v_6307 <- eval (notBool_ v_6306)
  v_6308 <- eval (mux v_6307 (bv_nat 1 1) (bv_nat 1 0))
  v_6309 <- eval (extract v_6263 0 1)
  v_6310 <- eval (eq v_6309 (bv_nat 1 1))
  v_6311 <- eval (extract v_6265 0 1)
  v_6312 <- eval (eq v_6311 (bv_nat 1 1))
  v_6313 <- eval (eq v_6310 v_6312)
  v_6314 <- eval (eq v_6269 (bv_nat 1 1))
  v_6315 <- eval (eq v_6310 v_6314)
  v_6316 <- eval (notBool_ v_6315)
  v_6317 <- eval (bit_and v_6313 v_6316)
  v_6318 <- eval (mux v_6317 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2673 : R16) v_6275
  setRegister of v_6318
  setRegister pf v_6308
  setRegister zf v_6277
  setRegister af v_6274
  setRegister sf v_6269
  setRegister cf v_6268
==========================================
addw_X86-SYNTAX (v_2676 : Imm) (v_2678 : R16)
  v_6326 <- eval (handleImmediateWithSignExtend (v_2676 : Imm) 8 8)
  v_6327 <- eval (svalueMInt v_6326)
  v_6328 <- eval (mi 16 v_6327)
  v_6329 <- eval (concat (bv_nat 1 0) v_6328)
  v_6330 <- getRegister (v_2678 : R16)
  v_6331 <- eval (concat (bv_nat 1 0) v_6330)
  v_6332 <- eval (add v_6329 v_6331)
  v_6333 <- eval (extract v_6332 0 1)
  v_6334 <- eval (extract v_6332 1 2)
  v_6335 <- eval (extract v_6326 3 4)
  v_6336 <- eval (extract v_6330 11 12)
  v_6337 <- eval (bv_xor v_6335 v_6336)
  v_6338 <- eval (extract v_6332 12 13)
  v_6339 <- eval (bv_xor v_6337 v_6338)
  v_6340 <- eval (extract v_6332 1 17)
  v_6341 <- eval (eq v_6340 (bv_nat 16 0))
  v_6342 <- eval (mux v_6341 (bv_nat 1 1) (bv_nat 1 0))
  v_6343 <- eval (extract v_6332 16 17)
  v_6344 <- eval (eq v_6343 (bv_nat 1 1))
  v_6345 <- eval (extract v_6332 15 16)
  v_6346 <- eval (eq v_6345 (bv_nat 1 1))
  v_6347 <- eval (eq v_6344 v_6346)
  v_6348 <- eval (notBool_ v_6347)
  v_6349 <- eval (extract v_6332 14 15)
  v_6350 <- eval (eq v_6349 (bv_nat 1 1))
  v_6351 <- eval (eq v_6348 v_6350)
  v_6352 <- eval (notBool_ v_6351)
  v_6353 <- eval (extract v_6332 13 14)
  v_6354 <- eval (eq v_6353 (bv_nat 1 1))
  v_6355 <- eval (eq v_6352 v_6354)
  v_6356 <- eval (notBool_ v_6355)
  v_6357 <- eval (eq v_6338 (bv_nat 1 1))
  v_6358 <- eval (eq v_6356 v_6357)
  v_6359 <- eval (notBool_ v_6358)
  v_6360 <- eval (extract v_6332 11 12)
  v_6361 <- eval (eq v_6360 (bv_nat 1 1))
  v_6362 <- eval (eq v_6359 v_6361)
  v_6363 <- eval (notBool_ v_6362)
  v_6364 <- eval (extract v_6332 10 11)
  v_6365 <- eval (eq v_6364 (bv_nat 1 1))
  v_6366 <- eval (eq v_6363 v_6365)
  v_6367 <- eval (notBool_ v_6366)
  v_6368 <- eval (extract v_6332 9 10)
  v_6369 <- eval (eq v_6368 (bv_nat 1 1))
  v_6370 <- eval (eq v_6367 v_6369)
  v_6371 <- eval (notBool_ v_6370)
  v_6372 <- eval (notBool_ v_6371)
  v_6373 <- eval (mux v_6372 (bv_nat 1 1) (bv_nat 1 0))
  v_6374 <- eval (extract v_6328 0 1)
  v_6375 <- eval (eq v_6374 (bv_nat 1 1))
  v_6376 <- eval (extract v_6330 0 1)
  v_6377 <- eval (eq v_6376 (bv_nat 1 1))
  v_6378 <- eval (eq v_6375 v_6377)
  v_6379 <- eval (eq v_6334 (bv_nat 1 1))
  v_6380 <- eval (eq v_6375 v_6379)
  v_6381 <- eval (notBool_ v_6380)
  v_6382 <- eval (bit_and v_6378 v_6381)
  v_6383 <- eval (mux v_6382 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2678 : R16) v_6340
  setRegister of v_6383
  setRegister pf v_6373
  setRegister zf v_6342
  setRegister af v_6339
  setRegister sf v_6334
  setRegister cf v_6333
==========================================
addw_X86-SYNTAX (v_2686 : R16) (v_2687 : R16)
  v_6395 <- getRegister (v_2686 : R16)
  v_6396 <- eval (concat (bv_nat 1 0) v_6395)
  v_6397 <- getRegister (v_2687 : R16)
  v_6398 <- eval (concat (bv_nat 1 0) v_6397)
  v_6399 <- eval (add v_6396 v_6398)
  v_6400 <- eval (extract v_6399 0 1)
  v_6401 <- eval (extract v_6399 1 2)
  v_6402 <- eval (extract v_6395 11 12)
  v_6403 <- eval (extract v_6397 11 12)
  v_6404 <- eval (bv_xor v_6402 v_6403)
  v_6405 <- eval (extract v_6399 12 13)
  v_6406 <- eval (bv_xor v_6404 v_6405)
  v_6407 <- eval (extract v_6399 1 17)
  v_6408 <- eval (eq v_6407 (bv_nat 16 0))
  v_6409 <- eval (mux v_6408 (bv_nat 1 1) (bv_nat 1 0))
  v_6410 <- eval (extract v_6399 16 17)
  v_6411 <- eval (eq v_6410 (bv_nat 1 1))
  v_6412 <- eval (extract v_6399 15 16)
  v_6413 <- eval (eq v_6412 (bv_nat 1 1))
  v_6414 <- eval (eq v_6411 v_6413)
  v_6415 <- eval (notBool_ v_6414)
  v_6416 <- eval (extract v_6399 14 15)
  v_6417 <- eval (eq v_6416 (bv_nat 1 1))
  v_6418 <- eval (eq v_6415 v_6417)
  v_6419 <- eval (notBool_ v_6418)
  v_6420 <- eval (extract v_6399 13 14)
  v_6421 <- eval (eq v_6420 (bv_nat 1 1))
  v_6422 <- eval (eq v_6419 v_6421)
  v_6423 <- eval (notBool_ v_6422)
  v_6424 <- eval (eq v_6405 (bv_nat 1 1))
  v_6425 <- eval (eq v_6423 v_6424)
  v_6426 <- eval (notBool_ v_6425)
  v_6427 <- eval (extract v_6399 11 12)
  v_6428 <- eval (eq v_6427 (bv_nat 1 1))
  v_6429 <- eval (eq v_6426 v_6428)
  v_6430 <- eval (notBool_ v_6429)
  v_6431 <- eval (extract v_6399 10 11)
  v_6432 <- eval (eq v_6431 (bv_nat 1 1))
  v_6433 <- eval (eq v_6430 v_6432)
  v_6434 <- eval (notBool_ v_6433)
  v_6435 <- eval (extract v_6399 9 10)
  v_6436 <- eval (eq v_6435 (bv_nat 1 1))
  v_6437 <- eval (eq v_6434 v_6436)
  v_6438 <- eval (notBool_ v_6437)
  v_6439 <- eval (notBool_ v_6438)
  v_6440 <- eval (mux v_6439 (bv_nat 1 1) (bv_nat 1 0))
  v_6441 <- eval (extract v_6395 0 1)
  v_6442 <- eval (eq v_6441 (bv_nat 1 1))
  v_6443 <- eval (extract v_6397 0 1)
  v_6444 <- eval (eq v_6443 (bv_nat 1 1))
  v_6445 <- eval (eq v_6442 v_6444)
  v_6446 <- eval (eq v_6401 (bv_nat 1 1))
  v_6447 <- eval (eq v_6442 v_6446)
  v_6448 <- eval (notBool_ v_6447)
  v_6449 <- eval (bit_and v_6445 v_6448)
  v_6450 <- eval (mux v_6449 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2687 : R16) v_6407
  setRegister of v_6450
  setRegister pf v_6440
  setRegister zf v_6409
  setRegister af v_6406
  setRegister sf v_6401
  setRegister cf v_6400
==========================================
andb_X86-SYNTAX (v_2690 : Imm) al
  v_6458 <- getRegister rax
  v_6459 <- eval (extract v_6458 56 57)
  v_6460 <- eval (handleImmediateWithSignExtend (v_2690 : Imm) 8 8)
  v_6461 <- eval (extract v_6460 0 1)
  v_6462 <- eval (bv_and v_6459 v_6461)
  v_6463 <- eval (extract v_6458 56 64)
  v_6464 <- eval (bv_and v_6463 v_6460)
  v_6465 <- eval (eq v_6464 (bv_nat 8 0))
  v_6466 <- eval (mux v_6465 (bv_nat 1 1) (bv_nat 1 0))
  v_6467 <- eval (extract v_6458 63 64)
  v_6468 <- eval (extract v_6460 7 8)
  v_6469 <- eval (bv_and v_6467 v_6468)
  v_6470 <- eval (eq v_6469 (bv_nat 1 1))
  v_6471 <- eval (extract v_6458 62 63)
  v_6472 <- eval (extract v_6460 6 7)
  v_6473 <- eval (bv_and v_6471 v_6472)
  v_6474 <- eval (eq v_6473 (bv_nat 1 1))
  v_6475 <- eval (eq v_6470 v_6474)
  v_6476 <- eval (notBool_ v_6475)
  v_6477 <- eval (extract v_6458 61 62)
  v_6478 <- eval (extract v_6460 5 6)
  v_6479 <- eval (bv_and v_6477 v_6478)
  v_6480 <- eval (eq v_6479 (bv_nat 1 1))
  v_6481 <- eval (eq v_6476 v_6480)
  v_6482 <- eval (notBool_ v_6481)
  v_6483 <- eval (extract v_6458 60 61)
  v_6484 <- eval (extract v_6460 4 5)
  v_6485 <- eval (bv_and v_6483 v_6484)
  v_6486 <- eval (eq v_6485 (bv_nat 1 1))
  v_6487 <- eval (eq v_6482 v_6486)
  v_6488 <- eval (notBool_ v_6487)
  v_6489 <- eval (extract v_6458 59 60)
  v_6490 <- eval (extract v_6460 3 4)
  v_6491 <- eval (bv_and v_6489 v_6490)
  v_6492 <- eval (eq v_6491 (bv_nat 1 1))
  v_6493 <- eval (eq v_6488 v_6492)
  v_6494 <- eval (notBool_ v_6493)
  v_6495 <- eval (extract v_6458 58 59)
  v_6496 <- eval (extract v_6460 2 3)
  v_6497 <- eval (bv_and v_6495 v_6496)
  v_6498 <- eval (eq v_6497 (bv_nat 1 1))
  v_6499 <- eval (eq v_6494 v_6498)
  v_6500 <- eval (notBool_ v_6499)
  v_6501 <- eval (extract v_6458 57 58)
  v_6502 <- eval (extract v_6460 1 2)
  v_6503 <- eval (bv_and v_6501 v_6502)
  v_6504 <- eval (eq v_6503 (bv_nat 1 1))
  v_6505 <- eval (eq v_6500 v_6504)
  v_6506 <- eval (notBool_ v_6505)
  v_6507 <- eval (eq v_6462 (bv_nat 1 1))
  v_6508 <- eval (eq v_6506 v_6507)
  v_6509 <- eval (notBool_ v_6508)
  v_6510 <- eval (notBool_ v_6509)
  v_6511 <- eval (mux v_6510 (bv_nat 1 1) (bv_nat 1 0))
  v_6512 <- eval (extract v_6458 0 56)
  v_6513 <- eval (concat v_6512 v_6464)
  setRegister rax v_6513
  setRegister of (bv_nat 1 0)
  setRegister pf v_6511
  setRegister zf v_6466
  setRegister af undef
  setRegister sf v_6462
  setRegister cf (bv_nat 1 0)
==========================================
andb_X86-SYNTAX (v_2706 : Imm) (v_2708 : R8)
  v_6533 <- getRegister (v_2708 : R8)
  v_6534 <- eval (extract v_6533 0 1)
  v_6535 <- eval (handleImmediateWithSignExtend (v_2706 : Imm) 8 8)
  v_6536 <- eval (extract v_6535 0 1)
  v_6537 <- eval (bv_and v_6534 v_6536)
  v_6538 <- eval (bv_and v_6533 v_6535)
  v_6539 <- eval (eq v_6538 (bv_nat 8 0))
  v_6540 <- eval (mux v_6539 (bv_nat 1 1) (bv_nat 1 0))
  v_6541 <- eval (extract v_6533 7 8)
  v_6542 <- eval (extract v_6535 7 8)
  v_6543 <- eval (bv_and v_6541 v_6542)
  v_6544 <- eval (eq v_6543 (bv_nat 1 1))
  v_6545 <- eval (extract v_6533 6 7)
  v_6546 <- eval (extract v_6535 6 7)
  v_6547 <- eval (bv_and v_6545 v_6546)
  v_6548 <- eval (eq v_6547 (bv_nat 1 1))
  v_6549 <- eval (eq v_6544 v_6548)
  v_6550 <- eval (notBool_ v_6549)
  v_6551 <- eval (extract v_6533 5 6)
  v_6552 <- eval (extract v_6535 5 6)
  v_6553 <- eval (bv_and v_6551 v_6552)
  v_6554 <- eval (eq v_6553 (bv_nat 1 1))
  v_6555 <- eval (eq v_6550 v_6554)
  v_6556 <- eval (notBool_ v_6555)
  v_6557 <- eval (extract v_6533 4 5)
  v_6558 <- eval (extract v_6535 4 5)
  v_6559 <- eval (bv_and v_6557 v_6558)
  v_6560 <- eval (eq v_6559 (bv_nat 1 1))
  v_6561 <- eval (eq v_6556 v_6560)
  v_6562 <- eval (notBool_ v_6561)
  v_6563 <- eval (extract v_6533 3 4)
  v_6564 <- eval (extract v_6535 3 4)
  v_6565 <- eval (bv_and v_6563 v_6564)
  v_6566 <- eval (eq v_6565 (bv_nat 1 1))
  v_6567 <- eval (eq v_6562 v_6566)
  v_6568 <- eval (notBool_ v_6567)
  v_6569 <- eval (extract v_6533 2 3)
  v_6570 <- eval (extract v_6535 2 3)
  v_6571 <- eval (bv_and v_6569 v_6570)
  v_6572 <- eval (eq v_6571 (bv_nat 1 1))
  v_6573 <- eval (eq v_6568 v_6572)
  v_6574 <- eval (notBool_ v_6573)
  v_6575 <- eval (extract v_6533 1 2)
  v_6576 <- eval (extract v_6535 1 2)
  v_6577 <- eval (bv_and v_6575 v_6576)
  v_6578 <- eval (eq v_6577 (bv_nat 1 1))
  v_6579 <- eval (eq v_6574 v_6578)
  v_6580 <- eval (notBool_ v_6579)
  v_6581 <- eval (eq v_6537 (bv_nat 1 1))
  v_6582 <- eval (eq v_6580 v_6581)
  v_6583 <- eval (notBool_ v_6582)
  v_6584 <- eval (notBool_ v_6583)
  v_6585 <- eval (mux v_6584 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2708 : R8) v_6538
  setRegister of (bv_nat 1 0)
  setRegister pf v_6585
  setRegister zf v_6540
  setRegister af undef
  setRegister sf v_6537
  setRegister cf (bv_nat 1 0)
==========================================
andb_X86-SYNTAX (v_2716 : R8) (v_2717 : R8)
  v_6597 <- getRegister (v_2717 : R8)
  v_6598 <- eval (extract v_6597 0 1)
  v_6599 <- getRegister (v_2716 : R8)
  v_6600 <- eval (extract v_6599 0 1)
  v_6601 <- eval (bv_and v_6598 v_6600)
  v_6602 <- eval (bv_and v_6597 v_6599)
  v_6603 <- eval (eq v_6602 (bv_nat 8 0))
  v_6604 <- eval (mux v_6603 (bv_nat 1 1) (bv_nat 1 0))
  v_6605 <- eval (extract v_6597 7 8)
  v_6606 <- eval (extract v_6599 7 8)
  v_6607 <- eval (bv_and v_6605 v_6606)
  v_6608 <- eval (eq v_6607 (bv_nat 1 1))
  v_6609 <- eval (extract v_6597 6 7)
  v_6610 <- eval (extract v_6599 6 7)
  v_6611 <- eval (bv_and v_6609 v_6610)
  v_6612 <- eval (eq v_6611 (bv_nat 1 1))
  v_6613 <- eval (eq v_6608 v_6612)
  v_6614 <- eval (notBool_ v_6613)
  v_6615 <- eval (extract v_6597 5 6)
  v_6616 <- eval (extract v_6599 5 6)
  v_6617 <- eval (bv_and v_6615 v_6616)
  v_6618 <- eval (eq v_6617 (bv_nat 1 1))
  v_6619 <- eval (eq v_6614 v_6618)
  v_6620 <- eval (notBool_ v_6619)
  v_6621 <- eval (extract v_6597 4 5)
  v_6622 <- eval (extract v_6599 4 5)
  v_6623 <- eval (bv_and v_6621 v_6622)
  v_6624 <- eval (eq v_6623 (bv_nat 1 1))
  v_6625 <- eval (eq v_6620 v_6624)
  v_6626 <- eval (notBool_ v_6625)
  v_6627 <- eval (extract v_6597 3 4)
  v_6628 <- eval (extract v_6599 3 4)
  v_6629 <- eval (bv_and v_6627 v_6628)
  v_6630 <- eval (eq v_6629 (bv_nat 1 1))
  v_6631 <- eval (eq v_6626 v_6630)
  v_6632 <- eval (notBool_ v_6631)
  v_6633 <- eval (extract v_6597 2 3)
  v_6634 <- eval (extract v_6599 2 3)
  v_6635 <- eval (bv_and v_6633 v_6634)
  v_6636 <- eval (eq v_6635 (bv_nat 1 1))
  v_6637 <- eval (eq v_6632 v_6636)
  v_6638 <- eval (notBool_ v_6637)
  v_6639 <- eval (extract v_6597 1 2)
  v_6640 <- eval (extract v_6599 1 2)
  v_6641 <- eval (bv_and v_6639 v_6640)
  v_6642 <- eval (eq v_6641 (bv_nat 1 1))
  v_6643 <- eval (eq v_6638 v_6642)
  v_6644 <- eval (notBool_ v_6643)
  v_6645 <- eval (eq v_6601 (bv_nat 1 1))
  v_6646 <- eval (eq v_6644 v_6645)
  v_6647 <- eval (notBool_ v_6646)
  v_6648 <- eval (notBool_ v_6647)
  v_6649 <- eval (mux v_6648 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2717 : R8) v_6602
  setRegister of (bv_nat 1 0)
  setRegister pf v_6649
  setRegister zf v_6604
  setRegister af undef
  setRegister sf v_6601
  setRegister cf (bv_nat 1 0)
==========================================
andb_X86-SYNTAX (v_2722 : Rh) (v_2721 : R8)
  v_6657 <- getRegister (v_2721 : R8)
  v_6658 <- eval (extract v_6657 0 1)
  v_6659 <- getRegister (v_2722 : Rh)
  v_6660 <- eval (extract v_6659 0 1)
  v_6661 <- eval (bv_and v_6658 v_6660)
  v_6662 <- eval (bv_and v_6657 v_6659)
  v_6663 <- eval (eq v_6662 (bv_nat 8 0))
  v_6664 <- eval (mux v_6663 (bv_nat 1 1) (bv_nat 1 0))
  v_6665 <- eval (extract v_6657 7 8)
  v_6666 <- eval (extract v_6659 7 8)
  v_6667 <- eval (bv_and v_6665 v_6666)
  v_6668 <- eval (eq v_6667 (bv_nat 1 1))
  v_6669 <- eval (extract v_6657 6 7)
  v_6670 <- eval (extract v_6659 6 7)
  v_6671 <- eval (bv_and v_6669 v_6670)
  v_6672 <- eval (eq v_6671 (bv_nat 1 1))
  v_6673 <- eval (eq v_6668 v_6672)
  v_6674 <- eval (notBool_ v_6673)
  v_6675 <- eval (extract v_6657 5 6)
  v_6676 <- eval (extract v_6659 5 6)
  v_6677 <- eval (bv_and v_6675 v_6676)
  v_6678 <- eval (eq v_6677 (bv_nat 1 1))
  v_6679 <- eval (eq v_6674 v_6678)
  v_6680 <- eval (notBool_ v_6679)
  v_6681 <- eval (extract v_6657 4 5)
  v_6682 <- eval (extract v_6659 4 5)
  v_6683 <- eval (bv_and v_6681 v_6682)
  v_6684 <- eval (eq v_6683 (bv_nat 1 1))
  v_6685 <- eval (eq v_6680 v_6684)
  v_6686 <- eval (notBool_ v_6685)
  v_6687 <- eval (extract v_6657 3 4)
  v_6688 <- eval (extract v_6659 3 4)
  v_6689 <- eval (bv_and v_6687 v_6688)
  v_6690 <- eval (eq v_6689 (bv_nat 1 1))
  v_6691 <- eval (eq v_6686 v_6690)
  v_6692 <- eval (notBool_ v_6691)
  v_6693 <- eval (extract v_6657 2 3)
  v_6694 <- eval (extract v_6659 2 3)
  v_6695 <- eval (bv_and v_6693 v_6694)
  v_6696 <- eval (eq v_6695 (bv_nat 1 1))
  v_6697 <- eval (eq v_6692 v_6696)
  v_6698 <- eval (notBool_ v_6697)
  v_6699 <- eval (extract v_6657 1 2)
  v_6700 <- eval (extract v_6659 1 2)
  v_6701 <- eval (bv_and v_6699 v_6700)
  v_6702 <- eval (eq v_6701 (bv_nat 1 1))
  v_6703 <- eval (eq v_6698 v_6702)
  v_6704 <- eval (notBool_ v_6703)
  v_6705 <- eval (eq v_6661 (bv_nat 1 1))
  v_6706 <- eval (eq v_6704 v_6705)
  v_6707 <- eval (notBool_ v_6706)
  v_6708 <- eval (notBool_ v_6707)
  v_6709 <- eval (mux v_6708 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2721 : R8) v_6662
  setRegister of (bv_nat 1 0)
  setRegister pf v_6709
  setRegister zf v_6664
  setRegister af undef
  setRegister sf v_6661
  setRegister cf (bv_nat 1 0)
==========================================
andb_X86-SYNTAX (v_2725 : Imm) (v_2727 : Rh)
  v_6717 <- getRegister (v_2727 : Rh)
  v_6718 <- eval (extract v_6717 0 1)
  v_6719 <- eval (handleImmediateWithSignExtend (v_2725 : Imm) 8 8)
  v_6720 <- eval (extract v_6719 0 1)
  v_6721 <- eval (bv_and v_6718 v_6720)
  v_6722 <- eval (bv_and v_6717 v_6719)
  v_6723 <- eval (eq v_6722 (bv_nat 8 0))
  v_6724 <- eval (mux v_6723 (bv_nat 1 1) (bv_nat 1 0))
  v_6725 <- eval (extract v_6717 7 8)
  v_6726 <- eval (extract v_6719 7 8)
  v_6727 <- eval (bv_and v_6725 v_6726)
  v_6728 <- eval (eq v_6727 (bv_nat 1 1))
  v_6729 <- eval (extract v_6717 6 7)
  v_6730 <- eval (extract v_6719 6 7)
  v_6731 <- eval (bv_and v_6729 v_6730)
  v_6732 <- eval (eq v_6731 (bv_nat 1 1))
  v_6733 <- eval (eq v_6728 v_6732)
  v_6734 <- eval (notBool_ v_6733)
  v_6735 <- eval (extract v_6717 5 6)
  v_6736 <- eval (extract v_6719 5 6)
  v_6737 <- eval (bv_and v_6735 v_6736)
  v_6738 <- eval (eq v_6737 (bv_nat 1 1))
  v_6739 <- eval (eq v_6734 v_6738)
  v_6740 <- eval (notBool_ v_6739)
  v_6741 <- eval (extract v_6717 4 5)
  v_6742 <- eval (extract v_6719 4 5)
  v_6743 <- eval (bv_and v_6741 v_6742)
  v_6744 <- eval (eq v_6743 (bv_nat 1 1))
  v_6745 <- eval (eq v_6740 v_6744)
  v_6746 <- eval (notBool_ v_6745)
  v_6747 <- eval (extract v_6717 3 4)
  v_6748 <- eval (extract v_6719 3 4)
  v_6749 <- eval (bv_and v_6747 v_6748)
  v_6750 <- eval (eq v_6749 (bv_nat 1 1))
  v_6751 <- eval (eq v_6746 v_6750)
  v_6752 <- eval (notBool_ v_6751)
  v_6753 <- eval (extract v_6717 2 3)
  v_6754 <- eval (extract v_6719 2 3)
  v_6755 <- eval (bv_and v_6753 v_6754)
  v_6756 <- eval (eq v_6755 (bv_nat 1 1))
  v_6757 <- eval (eq v_6752 v_6756)
  v_6758 <- eval (notBool_ v_6757)
  v_6759 <- eval (extract v_6717 1 2)
  v_6760 <- eval (extract v_6719 1 2)
  v_6761 <- eval (bv_and v_6759 v_6760)
  v_6762 <- eval (eq v_6761 (bv_nat 1 1))
  v_6763 <- eval (eq v_6758 v_6762)
  v_6764 <- eval (notBool_ v_6763)
  v_6765 <- eval (eq v_6721 (bv_nat 1 1))
  v_6766 <- eval (eq v_6764 v_6765)
  v_6767 <- eval (notBool_ v_6766)
  v_6768 <- eval (notBool_ v_6767)
  v_6769 <- eval (mux v_6768 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2727 : Rh) v_6722
  setRegister of (bv_nat 1 0)
  setRegister pf v_6769
  setRegister af undef
  setRegister zf v_6724
  setRegister sf v_6721
  setRegister cf (bv_nat 1 0)
==========================================
andb_X86-SYNTAX (v_2735 : R8) (v_2736 : Rh)
  v_6781 <- getRegister (v_2736 : Rh)
  v_6782 <- eval (extract v_6781 0 1)
  v_6783 <- getRegister (v_2735 : R8)
  v_6784 <- eval (extract v_6783 0 1)
  v_6785 <- eval (bv_and v_6782 v_6784)
  v_6786 <- eval (bv_and v_6781 v_6783)
  v_6787 <- eval (eq v_6786 (bv_nat 8 0))
  v_6788 <- eval (mux v_6787 (bv_nat 1 1) (bv_nat 1 0))
  v_6789 <- eval (extract v_6781 7 8)
  v_6790 <- eval (extract v_6783 7 8)
  v_6791 <- eval (bv_and v_6789 v_6790)
  v_6792 <- eval (eq v_6791 (bv_nat 1 1))
  v_6793 <- eval (extract v_6781 6 7)
  v_6794 <- eval (extract v_6783 6 7)
  v_6795 <- eval (bv_and v_6793 v_6794)
  v_6796 <- eval (eq v_6795 (bv_nat 1 1))
  v_6797 <- eval (eq v_6792 v_6796)
  v_6798 <- eval (notBool_ v_6797)
  v_6799 <- eval (extract v_6781 5 6)
  v_6800 <- eval (extract v_6783 5 6)
  v_6801 <- eval (bv_and v_6799 v_6800)
  v_6802 <- eval (eq v_6801 (bv_nat 1 1))
  v_6803 <- eval (eq v_6798 v_6802)
  v_6804 <- eval (notBool_ v_6803)
  v_6805 <- eval (extract v_6781 4 5)
  v_6806 <- eval (extract v_6783 4 5)
  v_6807 <- eval (bv_and v_6805 v_6806)
  v_6808 <- eval (eq v_6807 (bv_nat 1 1))
  v_6809 <- eval (eq v_6804 v_6808)
  v_6810 <- eval (notBool_ v_6809)
  v_6811 <- eval (extract v_6781 3 4)
  v_6812 <- eval (extract v_6783 3 4)
  v_6813 <- eval (bv_and v_6811 v_6812)
  v_6814 <- eval (eq v_6813 (bv_nat 1 1))
  v_6815 <- eval (eq v_6810 v_6814)
  v_6816 <- eval (notBool_ v_6815)
  v_6817 <- eval (extract v_6781 2 3)
  v_6818 <- eval (extract v_6783 2 3)
  v_6819 <- eval (bv_and v_6817 v_6818)
  v_6820 <- eval (eq v_6819 (bv_nat 1 1))
  v_6821 <- eval (eq v_6816 v_6820)
  v_6822 <- eval (notBool_ v_6821)
  v_6823 <- eval (extract v_6781 1 2)
  v_6824 <- eval (extract v_6783 1 2)
  v_6825 <- eval (bv_and v_6823 v_6824)
  v_6826 <- eval (eq v_6825 (bv_nat 1 1))
  v_6827 <- eval (eq v_6822 v_6826)
  v_6828 <- eval (notBool_ v_6827)
  v_6829 <- eval (eq v_6785 (bv_nat 1 1))
  v_6830 <- eval (eq v_6828 v_6829)
  v_6831 <- eval (notBool_ v_6830)
  v_6832 <- eval (notBool_ v_6831)
  v_6833 <- eval (mux v_6832 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2736 : Rh) v_6786
  setRegister of (bv_nat 1 0)
  setRegister pf v_6833
  setRegister af undef
  setRegister zf v_6788
  setRegister sf v_6785
  setRegister cf (bv_nat 1 0)
==========================================
andb_X86-SYNTAX (v_2740 : Rh) (v_2741 : Rh)
  v_6841 <- getRegister (v_2741 : Rh)
  v_6842 <- eval (extract v_6841 0 1)
  v_6843 <- getRegister (v_2740 : Rh)
  v_6844 <- eval (extract v_6843 0 1)
  v_6845 <- eval (bv_and v_6842 v_6844)
  v_6846 <- eval (bv_and v_6841 v_6843)
  v_6847 <- eval (eq v_6846 (bv_nat 8 0))
  v_6848 <- eval (mux v_6847 (bv_nat 1 1) (bv_nat 1 0))
  v_6849 <- eval (extract v_6841 7 8)
  v_6850 <- eval (extract v_6843 7 8)
  v_6851 <- eval (bv_and v_6849 v_6850)
  v_6852 <- eval (eq v_6851 (bv_nat 1 1))
  v_6853 <- eval (extract v_6841 6 7)
  v_6854 <- eval (extract v_6843 6 7)
  v_6855 <- eval (bv_and v_6853 v_6854)
  v_6856 <- eval (eq v_6855 (bv_nat 1 1))
  v_6857 <- eval (eq v_6852 v_6856)
  v_6858 <- eval (notBool_ v_6857)
  v_6859 <- eval (extract v_6841 5 6)
  v_6860 <- eval (extract v_6843 5 6)
  v_6861 <- eval (bv_and v_6859 v_6860)
  v_6862 <- eval (eq v_6861 (bv_nat 1 1))
  v_6863 <- eval (eq v_6858 v_6862)
  v_6864 <- eval (notBool_ v_6863)
  v_6865 <- eval (extract v_6841 4 5)
  v_6866 <- eval (extract v_6843 4 5)
  v_6867 <- eval (bv_and v_6865 v_6866)
  v_6868 <- eval (eq v_6867 (bv_nat 1 1))
  v_6869 <- eval (eq v_6864 v_6868)
  v_6870 <- eval (notBool_ v_6869)
  v_6871 <- eval (extract v_6841 3 4)
  v_6872 <- eval (extract v_6843 3 4)
  v_6873 <- eval (bv_and v_6871 v_6872)
  v_6874 <- eval (eq v_6873 (bv_nat 1 1))
  v_6875 <- eval (eq v_6870 v_6874)
  v_6876 <- eval (notBool_ v_6875)
  v_6877 <- eval (extract v_6841 2 3)
  v_6878 <- eval (extract v_6843 2 3)
  v_6879 <- eval (bv_and v_6877 v_6878)
  v_6880 <- eval (eq v_6879 (bv_nat 1 1))
  v_6881 <- eval (eq v_6876 v_6880)
  v_6882 <- eval (notBool_ v_6881)
  v_6883 <- eval (extract v_6841 1 2)
  v_6884 <- eval (extract v_6843 1 2)
  v_6885 <- eval (bv_and v_6883 v_6884)
  v_6886 <- eval (eq v_6885 (bv_nat 1 1))
  v_6887 <- eval (eq v_6882 v_6886)
  v_6888 <- eval (notBool_ v_6887)
  v_6889 <- eval (eq v_6845 (bv_nat 1 1))
  v_6890 <- eval (eq v_6888 v_6889)
  v_6891 <- eval (notBool_ v_6890)
  v_6892 <- eval (notBool_ v_6891)
  v_6893 <- eval (mux v_6892 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2741 : Rh) v_6846
  setRegister of (bv_nat 1 0)
  setRegister pf v_6893
  setRegister af undef
  setRegister zf v_6848
  setRegister sf v_6845
  setRegister cf (bv_nat 1 0)
==========================================
andl_X86-SYNTAX (v_2744 : Imm) eax
  v_6901 <- getRegister rax
  v_6902 <- eval (extract v_6901 32 33)
  v_6903 <- eval (handleImmediateWithSignExtend (v_2744 : Imm) 32 32)
  v_6904 <- eval (extract v_6903 0 1)
  v_6905 <- eval (bv_and v_6902 v_6904)
  v_6906 <- eval (extract v_6901 32 64)
  v_6907 <- eval (bv_and v_6906 v_6903)
  v_6908 <- eval (eq v_6907 (bv_nat 32 0))
  v_6909 <- eval (mux v_6908 (bv_nat 1 1) (bv_nat 1 0))
  v_6910 <- eval (extract v_6901 63 64)
  v_6911 <- eval (extract v_6903 31 32)
  v_6912 <- eval (bv_and v_6910 v_6911)
  v_6913 <- eval (eq v_6912 (bv_nat 1 1))
  v_6914 <- eval (extract v_6901 62 63)
  v_6915 <- eval (extract v_6903 30 31)
  v_6916 <- eval (bv_and v_6914 v_6915)
  v_6917 <- eval (eq v_6916 (bv_nat 1 1))
  v_6918 <- eval (eq v_6913 v_6917)
  v_6919 <- eval (notBool_ v_6918)
  v_6920 <- eval (extract v_6901 61 62)
  v_6921 <- eval (extract v_6903 29 30)
  v_6922 <- eval (bv_and v_6920 v_6921)
  v_6923 <- eval (eq v_6922 (bv_nat 1 1))
  v_6924 <- eval (eq v_6919 v_6923)
  v_6925 <- eval (notBool_ v_6924)
  v_6926 <- eval (extract v_6901 60 61)
  v_6927 <- eval (extract v_6903 28 29)
  v_6928 <- eval (bv_and v_6926 v_6927)
  v_6929 <- eval (eq v_6928 (bv_nat 1 1))
  v_6930 <- eval (eq v_6925 v_6929)
  v_6931 <- eval (notBool_ v_6930)
  v_6932 <- eval (extract v_6901 59 60)
  v_6933 <- eval (extract v_6903 27 28)
  v_6934 <- eval (bv_and v_6932 v_6933)
  v_6935 <- eval (eq v_6934 (bv_nat 1 1))
  v_6936 <- eval (eq v_6931 v_6935)
  v_6937 <- eval (notBool_ v_6936)
  v_6938 <- eval (extract v_6901 58 59)
  v_6939 <- eval (extract v_6903 26 27)
  v_6940 <- eval (bv_and v_6938 v_6939)
  v_6941 <- eval (eq v_6940 (bv_nat 1 1))
  v_6942 <- eval (eq v_6937 v_6941)
  v_6943 <- eval (notBool_ v_6942)
  v_6944 <- eval (extract v_6901 57 58)
  v_6945 <- eval (extract v_6903 25 26)
  v_6946 <- eval (bv_and v_6944 v_6945)
  v_6947 <- eval (eq v_6946 (bv_nat 1 1))
  v_6948 <- eval (eq v_6943 v_6947)
  v_6949 <- eval (notBool_ v_6948)
  v_6950 <- eval (extract v_6901 56 57)
  v_6951 <- eval (extract v_6903 24 25)
  v_6952 <- eval (bv_and v_6950 v_6951)
  v_6953 <- eval (eq v_6952 (bv_nat 1 1))
  v_6954 <- eval (eq v_6949 v_6953)
  v_6955 <- eval (notBool_ v_6954)
  v_6956 <- eval (notBool_ v_6955)
  v_6957 <- eval (mux v_6956 (bv_nat 1 1) (bv_nat 1 0))
  setRegister eax v_6907
  setRegister of (bv_nat 1 0)
  setRegister pf v_6957
  setRegister zf v_6909
  setRegister af undef
  setRegister sf v_6905
  setRegister cf (bv_nat 1 0)
==========================================
andl_X86-SYNTAX (v_2760 : Imm) (v_2762 : R32)
  v_6977 <- getRegister (v_2762 : R32)
  v_6978 <- eval (extract v_6977 0 1)
  v_6979 <- eval (handleImmediateWithSignExtend (v_2760 : Imm) 32 32)
  v_6980 <- eval (extract v_6979 0 1)
  v_6981 <- eval (bv_and v_6978 v_6980)
  v_6982 <- eval (bv_and v_6977 v_6979)
  v_6983 <- eval (eq v_6982 (bv_nat 32 0))
  v_6984 <- eval (mux v_6983 (bv_nat 1 1) (bv_nat 1 0))
  v_6985 <- eval (extract v_6977 31 32)
  v_6986 <- eval (extract v_6979 31 32)
  v_6987 <- eval (bv_and v_6985 v_6986)
  v_6988 <- eval (eq v_6987 (bv_nat 1 1))
  v_6989 <- eval (extract v_6977 30 31)
  v_6990 <- eval (extract v_6979 30 31)
  v_6991 <- eval (bv_and v_6989 v_6990)
  v_6992 <- eval (eq v_6991 (bv_nat 1 1))
  v_6993 <- eval (eq v_6988 v_6992)
  v_6994 <- eval (notBool_ v_6993)
  v_6995 <- eval (extract v_6977 29 30)
  v_6996 <- eval (extract v_6979 29 30)
  v_6997 <- eval (bv_and v_6995 v_6996)
  v_6998 <- eval (eq v_6997 (bv_nat 1 1))
  v_6999 <- eval (eq v_6994 v_6998)
  v_7000 <- eval (notBool_ v_6999)
  v_7001 <- eval (extract v_6977 28 29)
  v_7002 <- eval (extract v_6979 28 29)
  v_7003 <- eval (bv_and v_7001 v_7002)
  v_7004 <- eval (eq v_7003 (bv_nat 1 1))
  v_7005 <- eval (eq v_7000 v_7004)
  v_7006 <- eval (notBool_ v_7005)
  v_7007 <- eval (extract v_6977 27 28)
  v_7008 <- eval (extract v_6979 27 28)
  v_7009 <- eval (bv_and v_7007 v_7008)
  v_7010 <- eval (eq v_7009 (bv_nat 1 1))
  v_7011 <- eval (eq v_7006 v_7010)
  v_7012 <- eval (notBool_ v_7011)
  v_7013 <- eval (extract v_6977 26 27)
  v_7014 <- eval (extract v_6979 26 27)
  v_7015 <- eval (bv_and v_7013 v_7014)
  v_7016 <- eval (eq v_7015 (bv_nat 1 1))
  v_7017 <- eval (eq v_7012 v_7016)
  v_7018 <- eval (notBool_ v_7017)
  v_7019 <- eval (extract v_6977 25 26)
  v_7020 <- eval (extract v_6979 25 26)
  v_7021 <- eval (bv_and v_7019 v_7020)
  v_7022 <- eval (eq v_7021 (bv_nat 1 1))
  v_7023 <- eval (eq v_7018 v_7022)
  v_7024 <- eval (notBool_ v_7023)
  v_7025 <- eval (extract v_6977 24 25)
  v_7026 <- eval (extract v_6979 24 25)
  v_7027 <- eval (bv_and v_7025 v_7026)
  v_7028 <- eval (eq v_7027 (bv_nat 1 1))
  v_7029 <- eval (eq v_7024 v_7028)
  v_7030 <- eval (notBool_ v_7029)
  v_7031 <- eval (notBool_ v_7030)
  v_7032 <- eval (mux v_7031 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2762 : R32) v_6982
  setRegister of (bv_nat 1 0)
  setRegister pf v_7032
  setRegister zf v_6984
  setRegister af undef
  setRegister sf v_6981
  setRegister cf (bv_nat 1 0)
==========================================
andl_X86-SYNTAX (v_2765 : Imm) (v_2767 : R32)
  v_7040 <- getRegister (v_2767 : R32)
  v_7041 <- eval (extract v_7040 0 1)
  v_7042 <- eval (handleImmediateWithSignExtend (v_2765 : Imm) 8 8)
  v_7043 <- eval (svalueMInt v_7042)
  v_7044 <- eval (mi 32 v_7043)
  v_7045 <- eval (extract v_7044 0 1)
  v_7046 <- eval (bv_and v_7041 v_7045)
  v_7047 <- eval (bv_and v_7040 v_7044)
  v_7048 <- eval (eq v_7047 (bv_nat 32 0))
  v_7049 <- eval (mux v_7048 (bv_nat 1 1) (bv_nat 1 0))
  v_7050 <- eval (extract v_7040 31 32)
  v_7051 <- eval (extract v_7042 7 8)
  v_7052 <- eval (bv_and v_7050 v_7051)
  v_7053 <- eval (eq v_7052 (bv_nat 1 1))
  v_7054 <- eval (extract v_7040 30 31)
  v_7055 <- eval (extract v_7042 6 7)
  v_7056 <- eval (bv_and v_7054 v_7055)
  v_7057 <- eval (eq v_7056 (bv_nat 1 1))
  v_7058 <- eval (eq v_7053 v_7057)
  v_7059 <- eval (notBool_ v_7058)
  v_7060 <- eval (extract v_7040 29 30)
  v_7061 <- eval (extract v_7042 5 6)
  v_7062 <- eval (bv_and v_7060 v_7061)
  v_7063 <- eval (eq v_7062 (bv_nat 1 1))
  v_7064 <- eval (eq v_7059 v_7063)
  v_7065 <- eval (notBool_ v_7064)
  v_7066 <- eval (extract v_7040 28 29)
  v_7067 <- eval (extract v_7042 4 5)
  v_7068 <- eval (bv_and v_7066 v_7067)
  v_7069 <- eval (eq v_7068 (bv_nat 1 1))
  v_7070 <- eval (eq v_7065 v_7069)
  v_7071 <- eval (notBool_ v_7070)
  v_7072 <- eval (extract v_7040 27 28)
  v_7073 <- eval (extract v_7042 3 4)
  v_7074 <- eval (bv_and v_7072 v_7073)
  v_7075 <- eval (eq v_7074 (bv_nat 1 1))
  v_7076 <- eval (eq v_7071 v_7075)
  v_7077 <- eval (notBool_ v_7076)
  v_7078 <- eval (extract v_7040 26 27)
  v_7079 <- eval (extract v_7042 2 3)
  v_7080 <- eval (bv_and v_7078 v_7079)
  v_7081 <- eval (eq v_7080 (bv_nat 1 1))
  v_7082 <- eval (eq v_7077 v_7081)
  v_7083 <- eval (notBool_ v_7082)
  v_7084 <- eval (extract v_7040 25 26)
  v_7085 <- eval (extract v_7042 1 2)
  v_7086 <- eval (bv_and v_7084 v_7085)
  v_7087 <- eval (eq v_7086 (bv_nat 1 1))
  v_7088 <- eval (eq v_7083 v_7087)
  v_7089 <- eval (notBool_ v_7088)
  v_7090 <- eval (extract v_7040 24 25)
  v_7091 <- eval (extract v_7042 0 1)
  v_7092 <- eval (bv_and v_7090 v_7091)
  v_7093 <- eval (eq v_7092 (bv_nat 1 1))
  v_7094 <- eval (eq v_7089 v_7093)
  v_7095 <- eval (notBool_ v_7094)
  v_7096 <- eval (notBool_ v_7095)
  v_7097 <- eval (mux v_7096 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2767 : R32) v_7047
  setRegister of (bv_nat 1 0)
  setRegister pf v_7097
  setRegister zf v_7049
  setRegister af undef
  setRegister sf v_7046
  setRegister cf (bv_nat 1 0)
==========================================
andl_X86-SYNTAX (v_2775 : R32) (v_2776 : R32)
  v_7109 <- getRegister (v_2776 : R32)
  v_7110 <- eval (extract v_7109 0 1)
  v_7111 <- getRegister (v_2775 : R32)
  v_7112 <- eval (extract v_7111 0 1)
  v_7113 <- eval (bv_and v_7110 v_7112)
  v_7114 <- eval (bv_and v_7109 v_7111)
  v_7115 <- eval (eq v_7114 (bv_nat 32 0))
  v_7116 <- eval (mux v_7115 (bv_nat 1 1) (bv_nat 1 0))
  v_7117 <- eval (extract v_7109 31 32)
  v_7118 <- eval (extract v_7111 31 32)
  v_7119 <- eval (bv_and v_7117 v_7118)
  v_7120 <- eval (eq v_7119 (bv_nat 1 1))
  v_7121 <- eval (extract v_7109 30 31)
  v_7122 <- eval (extract v_7111 30 31)
  v_7123 <- eval (bv_and v_7121 v_7122)
  v_7124 <- eval (eq v_7123 (bv_nat 1 1))
  v_7125 <- eval (eq v_7120 v_7124)
  v_7126 <- eval (notBool_ v_7125)
  v_7127 <- eval (extract v_7109 29 30)
  v_7128 <- eval (extract v_7111 29 30)
  v_7129 <- eval (bv_and v_7127 v_7128)
  v_7130 <- eval (eq v_7129 (bv_nat 1 1))
  v_7131 <- eval (eq v_7126 v_7130)
  v_7132 <- eval (notBool_ v_7131)
  v_7133 <- eval (extract v_7109 28 29)
  v_7134 <- eval (extract v_7111 28 29)
  v_7135 <- eval (bv_and v_7133 v_7134)
  v_7136 <- eval (eq v_7135 (bv_nat 1 1))
  v_7137 <- eval (eq v_7132 v_7136)
  v_7138 <- eval (notBool_ v_7137)
  v_7139 <- eval (extract v_7109 27 28)
  v_7140 <- eval (extract v_7111 27 28)
  v_7141 <- eval (bv_and v_7139 v_7140)
  v_7142 <- eval (eq v_7141 (bv_nat 1 1))
  v_7143 <- eval (eq v_7138 v_7142)
  v_7144 <- eval (notBool_ v_7143)
  v_7145 <- eval (extract v_7109 26 27)
  v_7146 <- eval (extract v_7111 26 27)
  v_7147 <- eval (bv_and v_7145 v_7146)
  v_7148 <- eval (eq v_7147 (bv_nat 1 1))
  v_7149 <- eval (eq v_7144 v_7148)
  v_7150 <- eval (notBool_ v_7149)
  v_7151 <- eval (extract v_7109 25 26)
  v_7152 <- eval (extract v_7111 25 26)
  v_7153 <- eval (bv_and v_7151 v_7152)
  v_7154 <- eval (eq v_7153 (bv_nat 1 1))
  v_7155 <- eval (eq v_7150 v_7154)
  v_7156 <- eval (notBool_ v_7155)
  v_7157 <- eval (extract v_7109 24 25)
  v_7158 <- eval (extract v_7111 24 25)
  v_7159 <- eval (bv_and v_7157 v_7158)
  v_7160 <- eval (eq v_7159 (bv_nat 1 1))
  v_7161 <- eval (eq v_7156 v_7160)
  v_7162 <- eval (notBool_ v_7161)
  v_7163 <- eval (notBool_ v_7162)
  v_7164 <- eval (mux v_7163 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2776 : R32) v_7114
  setRegister of (bv_nat 1 0)
  setRegister pf v_7164
  setRegister zf v_7116
  setRegister af undef
  setRegister sf v_7113
  setRegister cf (bv_nat 1 0)
==========================================
andnl_X86-SYNTAX (v_2785 : R32) (v_2786 : R32) (v_2787 : R32)
  v_7177 <- getRegister (v_2786 : R32)
  v_7178 <- eval (extract v_7177 0 1)
  v_7179 <- eval (bitwidthMInt v_7178)
  v_7180 <- eval (mi v_7179 -1)
  v_7181 <- eval (bv_xor v_7178 v_7180)
  v_7182 <- getRegister (v_2785 : R32)
  v_7183 <- eval (extract v_7182 0 1)
  v_7184 <- eval (bv_and v_7181 v_7183)
  v_7185 <- eval (bitwidthMInt v_7177)
  v_7186 <- eval (mi v_7185 -1)
  v_7187 <- eval (bv_xor v_7177 v_7186)
  v_7188 <- eval (bv_and v_7187 v_7182)
  v_7189 <- eval (eq v_7188 (bv_nat 32 0))
  v_7190 <- eval (mux v_7189 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2787 : R32) v_7188
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister zf v_7190
  setRegister af undef
  setRegister sf v_7184
  setRegister cf (bv_nat 1 0)
==========================================
andnpd_X86-SYNTAX (v_2794 : Xmm) (v_2795 : Xmm)
  v_7202 <- getRegister (v_2795 : Xmm)
  v_7203 <- eval (bitwidthMInt v_7202)
  v_7204 <- eval (mi v_7203 -1)
  v_7205 <- eval (bv_xor v_7202 v_7204)
  v_7206 <- getRegister (v_2794 : Xmm)
  v_7207 <- eval (bv_and v_7205 v_7206)
  setRegister (v_2795 : Xmm) v_7207
==========================================
andnps_X86-SYNTAX (v_2803 : Xmm) (v_2804 : Xmm)
  v_7213 <- getRegister (v_2804 : Xmm)
  v_7214 <- eval (bitwidthMInt v_7213)
  v_7215 <- eval (mi v_7214 -1)
  v_7216 <- eval (bv_xor v_7213 v_7215)
  v_7217 <- getRegister (v_2803 : Xmm)
  v_7218 <- eval (bv_and v_7216 v_7217)
  setRegister (v_2804 : Xmm) v_7218
==========================================
andnq_X86-SYNTAX (v_2814 : R64) (v_2815 : R64) (v_2816 : R64)
  v_7225 <- getRegister (v_2815 : R64)
  v_7226 <- eval (extract v_7225 0 1)
  v_7227 <- eval (bitwidthMInt v_7226)
  v_7228 <- eval (mi v_7227 -1)
  v_7229 <- eval (bv_xor v_7226 v_7228)
  v_7230 <- getRegister (v_2814 : R64)
  v_7231 <- eval (extract v_7230 0 1)
  v_7232 <- eval (bv_and v_7229 v_7231)
  v_7233 <- eval (bitwidthMInt v_7225)
  v_7234 <- eval (mi v_7233 -1)
  v_7235 <- eval (bv_xor v_7225 v_7234)
  v_7236 <- eval (bv_and v_7235 v_7230)
  v_7237 <- eval (eq v_7236 (bv_nat 64 0))
  v_7238 <- eval (mux v_7237 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2816 : R64) v_7236
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister zf v_7238
  setRegister af undef
  setRegister sf v_7232
  setRegister cf (bv_nat 1 0)
==========================================
andpd_X86-SYNTAX (v_2823 : Xmm) (v_2824 : Xmm)
  v_7250 <- getRegister (v_2824 : Xmm)
  v_7251 <- getRegister (v_2823 : Xmm)
  v_7252 <- eval (bv_and v_7250 v_7251)
  setRegister (v_2824 : Xmm) v_7252
==========================================
andps_X86-SYNTAX (v_2832 : Xmm) (v_2833 : Xmm)
  v_7258 <- getRegister (v_2833 : Xmm)
  v_7259 <- getRegister (v_2832 : Xmm)
  v_7260 <- eval (bv_and v_7258 v_7259)
  setRegister (v_2833 : Xmm) v_7260
==========================================
andq_X86-SYNTAX (v_2849 : Imm) (v_2851 : R64)
  v_7274 <- getRegister (v_2851 : R64)
  v_7275 <- eval (extract v_7274 0 1)
  v_7276 <- eval (handleImmediateWithSignExtend (v_2849 : Imm) 32 32)
  v_7277 <- eval (svalueMInt v_7276)
  v_7278 <- eval (mi 64 v_7277)
  v_7279 <- eval (extract v_7278 0 1)
  v_7280 <- eval (bv_and v_7275 v_7279)
  v_7281 <- eval (bv_and v_7274 v_7278)
  v_7282 <- eval (eq v_7281 (bv_nat 64 0))
  v_7283 <- eval (mux v_7282 (bv_nat 1 1) (bv_nat 1 0))
  v_7284 <- eval (extract v_7274 63 64)
  v_7285 <- eval (extract v_7276 31 32)
  v_7286 <- eval (bv_and v_7284 v_7285)
  v_7287 <- eval (eq v_7286 (bv_nat 1 1))
  v_7288 <- eval (extract v_7274 62 63)
  v_7289 <- eval (extract v_7276 30 31)
  v_7290 <- eval (bv_and v_7288 v_7289)
  v_7291 <- eval (eq v_7290 (bv_nat 1 1))
  v_7292 <- eval (eq v_7287 v_7291)
  v_7293 <- eval (notBool_ v_7292)
  v_7294 <- eval (extract v_7274 61 62)
  v_7295 <- eval (extract v_7276 29 30)
  v_7296 <- eval (bv_and v_7294 v_7295)
  v_7297 <- eval (eq v_7296 (bv_nat 1 1))
  v_7298 <- eval (eq v_7293 v_7297)
  v_7299 <- eval (notBool_ v_7298)
  v_7300 <- eval (extract v_7274 60 61)
  v_7301 <- eval (extract v_7276 28 29)
  v_7302 <- eval (bv_and v_7300 v_7301)
  v_7303 <- eval (eq v_7302 (bv_nat 1 1))
  v_7304 <- eval (eq v_7299 v_7303)
  v_7305 <- eval (notBool_ v_7304)
  v_7306 <- eval (extract v_7274 59 60)
  v_7307 <- eval (extract v_7276 27 28)
  v_7308 <- eval (bv_and v_7306 v_7307)
  v_7309 <- eval (eq v_7308 (bv_nat 1 1))
  v_7310 <- eval (eq v_7305 v_7309)
  v_7311 <- eval (notBool_ v_7310)
  v_7312 <- eval (extract v_7274 58 59)
  v_7313 <- eval (extract v_7276 26 27)
  v_7314 <- eval (bv_and v_7312 v_7313)
  v_7315 <- eval (eq v_7314 (bv_nat 1 1))
  v_7316 <- eval (eq v_7311 v_7315)
  v_7317 <- eval (notBool_ v_7316)
  v_7318 <- eval (extract v_7274 57 58)
  v_7319 <- eval (extract v_7276 25 26)
  v_7320 <- eval (bv_and v_7318 v_7319)
  v_7321 <- eval (eq v_7320 (bv_nat 1 1))
  v_7322 <- eval (eq v_7317 v_7321)
  v_7323 <- eval (notBool_ v_7322)
  v_7324 <- eval (extract v_7274 56 57)
  v_7325 <- eval (extract v_7276 24 25)
  v_7326 <- eval (bv_and v_7324 v_7325)
  v_7327 <- eval (eq v_7326 (bv_nat 1 1))
  v_7328 <- eval (eq v_7323 v_7327)
  v_7329 <- eval (notBool_ v_7328)
  v_7330 <- eval (notBool_ v_7329)
  v_7331 <- eval (mux v_7330 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2851 : R64) v_7281
  setRegister of (bv_nat 1 0)
  setRegister pf v_7331
  setRegister zf v_7283
  setRegister af undef
  setRegister sf v_7280
  setRegister cf (bv_nat 1 0)
==========================================
andq_X86-SYNTAX (v_2854 : Imm) (v_2856 : R64)
  v_7339 <- getRegister (v_2856 : R64)
  v_7340 <- eval (extract v_7339 0 1)
  v_7341 <- eval (handleImmediateWithSignExtend (v_2854 : Imm) 8 8)
  v_7342 <- eval (svalueMInt v_7341)
  v_7343 <- eval (mi 64 v_7342)
  v_7344 <- eval (extract v_7343 0 1)
  v_7345 <- eval (bv_and v_7340 v_7344)
  v_7346 <- eval (bv_and v_7339 v_7343)
  v_7347 <- eval (eq v_7346 (bv_nat 64 0))
  v_7348 <- eval (mux v_7347 (bv_nat 1 1) (bv_nat 1 0))
  v_7349 <- eval (extract v_7339 63 64)
  v_7350 <- eval (extract v_7341 7 8)
  v_7351 <- eval (bv_and v_7349 v_7350)
  v_7352 <- eval (eq v_7351 (bv_nat 1 1))
  v_7353 <- eval (extract v_7339 62 63)
  v_7354 <- eval (extract v_7341 6 7)
  v_7355 <- eval (bv_and v_7353 v_7354)
  v_7356 <- eval (eq v_7355 (bv_nat 1 1))
  v_7357 <- eval (eq v_7352 v_7356)
  v_7358 <- eval (notBool_ v_7357)
  v_7359 <- eval (extract v_7339 61 62)
  v_7360 <- eval (extract v_7341 5 6)
  v_7361 <- eval (bv_and v_7359 v_7360)
  v_7362 <- eval (eq v_7361 (bv_nat 1 1))
  v_7363 <- eval (eq v_7358 v_7362)
  v_7364 <- eval (notBool_ v_7363)
  v_7365 <- eval (extract v_7339 60 61)
  v_7366 <- eval (extract v_7341 4 5)
  v_7367 <- eval (bv_and v_7365 v_7366)
  v_7368 <- eval (eq v_7367 (bv_nat 1 1))
  v_7369 <- eval (eq v_7364 v_7368)
  v_7370 <- eval (notBool_ v_7369)
  v_7371 <- eval (extract v_7339 59 60)
  v_7372 <- eval (extract v_7341 3 4)
  v_7373 <- eval (bv_and v_7371 v_7372)
  v_7374 <- eval (eq v_7373 (bv_nat 1 1))
  v_7375 <- eval (eq v_7370 v_7374)
  v_7376 <- eval (notBool_ v_7375)
  v_7377 <- eval (extract v_7339 58 59)
  v_7378 <- eval (extract v_7341 2 3)
  v_7379 <- eval (bv_and v_7377 v_7378)
  v_7380 <- eval (eq v_7379 (bv_nat 1 1))
  v_7381 <- eval (eq v_7376 v_7380)
  v_7382 <- eval (notBool_ v_7381)
  v_7383 <- eval (extract v_7339 57 58)
  v_7384 <- eval (extract v_7341 1 2)
  v_7385 <- eval (bv_and v_7383 v_7384)
  v_7386 <- eval (eq v_7385 (bv_nat 1 1))
  v_7387 <- eval (eq v_7382 v_7386)
  v_7388 <- eval (notBool_ v_7387)
  v_7389 <- eval (extract v_7339 56 57)
  v_7390 <- eval (extract v_7341 0 1)
  v_7391 <- eval (bv_and v_7389 v_7390)
  v_7392 <- eval (eq v_7391 (bv_nat 1 1))
  v_7393 <- eval (eq v_7388 v_7392)
  v_7394 <- eval (notBool_ v_7393)
  v_7395 <- eval (notBool_ v_7394)
  v_7396 <- eval (mux v_7395 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2856 : R64) v_7346
  setRegister of (bv_nat 1 0)
  setRegister pf v_7396
  setRegister zf v_7348
  setRegister af undef
  setRegister sf v_7345
  setRegister cf (bv_nat 1 0)
==========================================
andq_X86-SYNTAX (v_2864 : R64) (v_2865 : R64)
  v_7408 <- getRegister (v_2865 : R64)
  v_7409 <- eval (extract v_7408 0 1)
  v_7410 <- getRegister (v_2864 : R64)
  v_7411 <- eval (extract v_7410 0 1)
  v_7412 <- eval (bv_and v_7409 v_7411)
  v_7413 <- eval (bv_and v_7408 v_7410)
  v_7414 <- eval (eq v_7413 (bv_nat 64 0))
  v_7415 <- eval (mux v_7414 (bv_nat 1 1) (bv_nat 1 0))
  v_7416 <- eval (extract v_7408 63 64)
  v_7417 <- eval (extract v_7410 63 64)
  v_7418 <- eval (bv_and v_7416 v_7417)
  v_7419 <- eval (eq v_7418 (bv_nat 1 1))
  v_7420 <- eval (extract v_7408 62 63)
  v_7421 <- eval (extract v_7410 62 63)
  v_7422 <- eval (bv_and v_7420 v_7421)
  v_7423 <- eval (eq v_7422 (bv_nat 1 1))
  v_7424 <- eval (eq v_7419 v_7423)
  v_7425 <- eval (notBool_ v_7424)
  v_7426 <- eval (extract v_7408 61 62)
  v_7427 <- eval (extract v_7410 61 62)
  v_7428 <- eval (bv_and v_7426 v_7427)
  v_7429 <- eval (eq v_7428 (bv_nat 1 1))
  v_7430 <- eval (eq v_7425 v_7429)
  v_7431 <- eval (notBool_ v_7430)
  v_7432 <- eval (extract v_7408 60 61)
  v_7433 <- eval (extract v_7410 60 61)
  v_7434 <- eval (bv_and v_7432 v_7433)
  v_7435 <- eval (eq v_7434 (bv_nat 1 1))
  v_7436 <- eval (eq v_7431 v_7435)
  v_7437 <- eval (notBool_ v_7436)
  v_7438 <- eval (extract v_7408 59 60)
  v_7439 <- eval (extract v_7410 59 60)
  v_7440 <- eval (bv_and v_7438 v_7439)
  v_7441 <- eval (eq v_7440 (bv_nat 1 1))
  v_7442 <- eval (eq v_7437 v_7441)
  v_7443 <- eval (notBool_ v_7442)
  v_7444 <- eval (extract v_7408 58 59)
  v_7445 <- eval (extract v_7410 58 59)
  v_7446 <- eval (bv_and v_7444 v_7445)
  v_7447 <- eval (eq v_7446 (bv_nat 1 1))
  v_7448 <- eval (eq v_7443 v_7447)
  v_7449 <- eval (notBool_ v_7448)
  v_7450 <- eval (extract v_7408 57 58)
  v_7451 <- eval (extract v_7410 57 58)
  v_7452 <- eval (bv_and v_7450 v_7451)
  v_7453 <- eval (eq v_7452 (bv_nat 1 1))
  v_7454 <- eval (eq v_7449 v_7453)
  v_7455 <- eval (notBool_ v_7454)
  v_7456 <- eval (extract v_7408 56 57)
  v_7457 <- eval (extract v_7410 56 57)
  v_7458 <- eval (bv_and v_7456 v_7457)
  v_7459 <- eval (eq v_7458 (bv_nat 1 1))
  v_7460 <- eval (eq v_7455 v_7459)
  v_7461 <- eval (notBool_ v_7460)
  v_7462 <- eval (notBool_ v_7461)
  v_7463 <- eval (mux v_7462 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2865 : R64) v_7413
  setRegister of (bv_nat 1 0)
  setRegister pf v_7463
  setRegister zf v_7415
  setRegister af undef
  setRegister sf v_7412
  setRegister cf (bv_nat 1 0)
==========================================
andq_X86-SYNTAX (v_2868 : Imm) rax
  v_7471 <- getRegister rax
  v_7472 <- eval (extract v_7471 0 1)
  v_7473 <- eval (handleImmediateWithSignExtend (v_2868 : Imm) 32 32)
  v_7474 <- eval (svalueMInt v_7473)
  v_7475 <- eval (mi 64 v_7474)
  v_7476 <- eval (extract v_7475 0 1)
  v_7477 <- eval (bv_and v_7472 v_7476)
  v_7478 <- eval (bv_and v_7471 v_7475)
  v_7479 <- eval (eq v_7478 (bv_nat 64 0))
  v_7480 <- eval (mux v_7479 (bv_nat 1 1) (bv_nat 1 0))
  v_7481 <- eval (extract v_7471 63 64)
  v_7482 <- eval (extract v_7473 31 32)
  v_7483 <- eval (bv_and v_7481 v_7482)
  v_7484 <- eval (eq v_7483 (bv_nat 1 1))
  v_7485 <- eval (extract v_7471 62 63)
  v_7486 <- eval (extract v_7473 30 31)
  v_7487 <- eval (bv_and v_7485 v_7486)
  v_7488 <- eval (eq v_7487 (bv_nat 1 1))
  v_7489 <- eval (eq v_7484 v_7488)
  v_7490 <- eval (notBool_ v_7489)
  v_7491 <- eval (extract v_7471 61 62)
  v_7492 <- eval (extract v_7473 29 30)
  v_7493 <- eval (bv_and v_7491 v_7492)
  v_7494 <- eval (eq v_7493 (bv_nat 1 1))
  v_7495 <- eval (eq v_7490 v_7494)
  v_7496 <- eval (notBool_ v_7495)
  v_7497 <- eval (extract v_7471 60 61)
  v_7498 <- eval (extract v_7473 28 29)
  v_7499 <- eval (bv_and v_7497 v_7498)
  v_7500 <- eval (eq v_7499 (bv_nat 1 1))
  v_7501 <- eval (eq v_7496 v_7500)
  v_7502 <- eval (notBool_ v_7501)
  v_7503 <- eval (extract v_7471 59 60)
  v_7504 <- eval (extract v_7473 27 28)
  v_7505 <- eval (bv_and v_7503 v_7504)
  v_7506 <- eval (eq v_7505 (bv_nat 1 1))
  v_7507 <- eval (eq v_7502 v_7506)
  v_7508 <- eval (notBool_ v_7507)
  v_7509 <- eval (extract v_7471 58 59)
  v_7510 <- eval (extract v_7473 26 27)
  v_7511 <- eval (bv_and v_7509 v_7510)
  v_7512 <- eval (eq v_7511 (bv_nat 1 1))
  v_7513 <- eval (eq v_7508 v_7512)
  v_7514 <- eval (notBool_ v_7513)
  v_7515 <- eval (extract v_7471 57 58)
  v_7516 <- eval (extract v_7473 25 26)
  v_7517 <- eval (bv_and v_7515 v_7516)
  v_7518 <- eval (eq v_7517 (bv_nat 1 1))
  v_7519 <- eval (eq v_7514 v_7518)
  v_7520 <- eval (notBool_ v_7519)
  v_7521 <- eval (extract v_7471 56 57)
  v_7522 <- eval (extract v_7473 24 25)
  v_7523 <- eval (bv_and v_7521 v_7522)
  v_7524 <- eval (eq v_7523 (bv_nat 1 1))
  v_7525 <- eval (eq v_7520 v_7524)
  v_7526 <- eval (notBool_ v_7525)
  v_7527 <- eval (notBool_ v_7526)
  v_7528 <- eval (mux v_7527 (bv_nat 1 1) (bv_nat 1 0))
  setRegister rax v_7478
  setRegister of (bv_nat 1 0)
  setRegister pf v_7528
  setRegister zf v_7480
  setRegister af undef
  setRegister sf v_7477
  setRegister cf (bv_nat 1 0)
==========================================
andw_X86-SYNTAX (v_2872 : Imm) ax
  v_7536 <- getRegister rax
  v_7537 <- eval (extract v_7536 48 49)
  v_7538 <- eval (handleImmediateWithSignExtend (v_2872 : Imm) 16 16)
  v_7539 <- eval (extract v_7538 0 1)
  v_7540 <- eval (bv_and v_7537 v_7539)
  v_7541 <- eval (extract v_7536 48 64)
  v_7542 <- eval (bv_and v_7541 v_7538)
  v_7543 <- eval (eq v_7542 (bv_nat 16 0))
  v_7544 <- eval (mux v_7543 (bv_nat 1 1) (bv_nat 1 0))
  v_7545 <- eval (extract v_7536 63 64)
  v_7546 <- eval (extract v_7538 15 16)
  v_7547 <- eval (bv_and v_7545 v_7546)
  v_7548 <- eval (eq v_7547 (bv_nat 1 1))
  v_7549 <- eval (extract v_7536 62 63)
  v_7550 <- eval (extract v_7538 14 15)
  v_7551 <- eval (bv_and v_7549 v_7550)
  v_7552 <- eval (eq v_7551 (bv_nat 1 1))
  v_7553 <- eval (eq v_7548 v_7552)
  v_7554 <- eval (notBool_ v_7553)
  v_7555 <- eval (extract v_7536 61 62)
  v_7556 <- eval (extract v_7538 13 14)
  v_7557 <- eval (bv_and v_7555 v_7556)
  v_7558 <- eval (eq v_7557 (bv_nat 1 1))
  v_7559 <- eval (eq v_7554 v_7558)
  v_7560 <- eval (notBool_ v_7559)
  v_7561 <- eval (extract v_7536 60 61)
  v_7562 <- eval (extract v_7538 12 13)
  v_7563 <- eval (bv_and v_7561 v_7562)
  v_7564 <- eval (eq v_7563 (bv_nat 1 1))
  v_7565 <- eval (eq v_7560 v_7564)
  v_7566 <- eval (notBool_ v_7565)
  v_7567 <- eval (extract v_7536 59 60)
  v_7568 <- eval (extract v_7538 11 12)
  v_7569 <- eval (bv_and v_7567 v_7568)
  v_7570 <- eval (eq v_7569 (bv_nat 1 1))
  v_7571 <- eval (eq v_7566 v_7570)
  v_7572 <- eval (notBool_ v_7571)
  v_7573 <- eval (extract v_7536 58 59)
  v_7574 <- eval (extract v_7538 10 11)
  v_7575 <- eval (bv_and v_7573 v_7574)
  v_7576 <- eval (eq v_7575 (bv_nat 1 1))
  v_7577 <- eval (eq v_7572 v_7576)
  v_7578 <- eval (notBool_ v_7577)
  v_7579 <- eval (extract v_7536 57 58)
  v_7580 <- eval (extract v_7538 9 10)
  v_7581 <- eval (bv_and v_7579 v_7580)
  v_7582 <- eval (eq v_7581 (bv_nat 1 1))
  v_7583 <- eval (eq v_7578 v_7582)
  v_7584 <- eval (notBool_ v_7583)
  v_7585 <- eval (extract v_7536 56 57)
  v_7586 <- eval (extract v_7538 8 9)
  v_7587 <- eval (bv_and v_7585 v_7586)
  v_7588 <- eval (eq v_7587 (bv_nat 1 1))
  v_7589 <- eval (eq v_7584 v_7588)
  v_7590 <- eval (notBool_ v_7589)
  v_7591 <- eval (notBool_ v_7590)
  v_7592 <- eval (mux v_7591 (bv_nat 1 1) (bv_nat 1 0))
  v_7593 <- eval (extract v_7536 0 48)
  v_7594 <- eval (concat v_7593 v_7542)
  setRegister rax v_7594
  setRegister of (bv_nat 1 0)
  setRegister pf v_7592
  setRegister zf v_7544
  setRegister af undef
  setRegister sf v_7540
  setRegister cf (bv_nat 1 0)
==========================================
andw_X86-SYNTAX (v_2888 : Imm) (v_2890 : R16)
  v_7614 <- getRegister (v_2890 : R16)
  v_7615 <- eval (extract v_7614 0 1)
  v_7616 <- eval (handleImmediateWithSignExtend (v_2888 : Imm) 16 16)
  v_7617 <- eval (extract v_7616 0 1)
  v_7618 <- eval (bv_and v_7615 v_7617)
  v_7619 <- eval (bv_and v_7614 v_7616)
  v_7620 <- eval (eq v_7619 (bv_nat 16 0))
  v_7621 <- eval (mux v_7620 (bv_nat 1 1) (bv_nat 1 0))
  v_7622 <- eval (extract v_7614 15 16)
  v_7623 <- eval (extract v_7616 15 16)
  v_7624 <- eval (bv_and v_7622 v_7623)
  v_7625 <- eval (eq v_7624 (bv_nat 1 1))
  v_7626 <- eval (extract v_7614 14 15)
  v_7627 <- eval (extract v_7616 14 15)
  v_7628 <- eval (bv_and v_7626 v_7627)
  v_7629 <- eval (eq v_7628 (bv_nat 1 1))
  v_7630 <- eval (eq v_7625 v_7629)
  v_7631 <- eval (notBool_ v_7630)
  v_7632 <- eval (extract v_7614 13 14)
  v_7633 <- eval (extract v_7616 13 14)
  v_7634 <- eval (bv_and v_7632 v_7633)
  v_7635 <- eval (eq v_7634 (bv_nat 1 1))
  v_7636 <- eval (eq v_7631 v_7635)
  v_7637 <- eval (notBool_ v_7636)
  v_7638 <- eval (extract v_7614 12 13)
  v_7639 <- eval (extract v_7616 12 13)
  v_7640 <- eval (bv_and v_7638 v_7639)
  v_7641 <- eval (eq v_7640 (bv_nat 1 1))
  v_7642 <- eval (eq v_7637 v_7641)
  v_7643 <- eval (notBool_ v_7642)
  v_7644 <- eval (extract v_7614 11 12)
  v_7645 <- eval (extract v_7616 11 12)
  v_7646 <- eval (bv_and v_7644 v_7645)
  v_7647 <- eval (eq v_7646 (bv_nat 1 1))
  v_7648 <- eval (eq v_7643 v_7647)
  v_7649 <- eval (notBool_ v_7648)
  v_7650 <- eval (extract v_7614 10 11)
  v_7651 <- eval (extract v_7616 10 11)
  v_7652 <- eval (bv_and v_7650 v_7651)
  v_7653 <- eval (eq v_7652 (bv_nat 1 1))
  v_7654 <- eval (eq v_7649 v_7653)
  v_7655 <- eval (notBool_ v_7654)
  v_7656 <- eval (extract v_7614 9 10)
  v_7657 <- eval (extract v_7616 9 10)
  v_7658 <- eval (bv_and v_7656 v_7657)
  v_7659 <- eval (eq v_7658 (bv_nat 1 1))
  v_7660 <- eval (eq v_7655 v_7659)
  v_7661 <- eval (notBool_ v_7660)
  v_7662 <- eval (extract v_7614 8 9)
  v_7663 <- eval (extract v_7616 8 9)
  v_7664 <- eval (bv_and v_7662 v_7663)
  v_7665 <- eval (eq v_7664 (bv_nat 1 1))
  v_7666 <- eval (eq v_7661 v_7665)
  v_7667 <- eval (notBool_ v_7666)
  v_7668 <- eval (notBool_ v_7667)
  v_7669 <- eval (mux v_7668 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2890 : R16) v_7619
  setRegister of (bv_nat 1 0)
  setRegister pf v_7669
  setRegister zf v_7621
  setRegister af undef
  setRegister sf v_7618
  setRegister cf (bv_nat 1 0)
==========================================
andw_X86-SYNTAX (v_2893 : Imm) (v_2895 : R16)
  v_7677 <- getRegister (v_2895 : R16)
  v_7678 <- eval (extract v_7677 0 1)
  v_7679 <- eval (handleImmediateWithSignExtend (v_2893 : Imm) 8 8)
  v_7680 <- eval (svalueMInt v_7679)
  v_7681 <- eval (mi 16 v_7680)
  v_7682 <- eval (extract v_7681 0 1)
  v_7683 <- eval (bv_and v_7678 v_7682)
  v_7684 <- eval (bv_and v_7677 v_7681)
  v_7685 <- eval (eq v_7684 (bv_nat 16 0))
  v_7686 <- eval (mux v_7685 (bv_nat 1 1) (bv_nat 1 0))
  v_7687 <- eval (extract v_7677 15 16)
  v_7688 <- eval (extract v_7679 7 8)
  v_7689 <- eval (bv_and v_7687 v_7688)
  v_7690 <- eval (eq v_7689 (bv_nat 1 1))
  v_7691 <- eval (extract v_7677 14 15)
  v_7692 <- eval (extract v_7679 6 7)
  v_7693 <- eval (bv_and v_7691 v_7692)
  v_7694 <- eval (eq v_7693 (bv_nat 1 1))
  v_7695 <- eval (eq v_7690 v_7694)
  v_7696 <- eval (notBool_ v_7695)
  v_7697 <- eval (extract v_7677 13 14)
  v_7698 <- eval (extract v_7679 5 6)
  v_7699 <- eval (bv_and v_7697 v_7698)
  v_7700 <- eval (eq v_7699 (bv_nat 1 1))
  v_7701 <- eval (eq v_7696 v_7700)
  v_7702 <- eval (notBool_ v_7701)
  v_7703 <- eval (extract v_7677 12 13)
  v_7704 <- eval (extract v_7679 4 5)
  v_7705 <- eval (bv_and v_7703 v_7704)
  v_7706 <- eval (eq v_7705 (bv_nat 1 1))
  v_7707 <- eval (eq v_7702 v_7706)
  v_7708 <- eval (notBool_ v_7707)
  v_7709 <- eval (extract v_7677 11 12)
  v_7710 <- eval (extract v_7679 3 4)
  v_7711 <- eval (bv_and v_7709 v_7710)
  v_7712 <- eval (eq v_7711 (bv_nat 1 1))
  v_7713 <- eval (eq v_7708 v_7712)
  v_7714 <- eval (notBool_ v_7713)
  v_7715 <- eval (extract v_7677 10 11)
  v_7716 <- eval (extract v_7679 2 3)
  v_7717 <- eval (bv_and v_7715 v_7716)
  v_7718 <- eval (eq v_7717 (bv_nat 1 1))
  v_7719 <- eval (eq v_7714 v_7718)
  v_7720 <- eval (notBool_ v_7719)
  v_7721 <- eval (extract v_7677 9 10)
  v_7722 <- eval (extract v_7679 1 2)
  v_7723 <- eval (bv_and v_7721 v_7722)
  v_7724 <- eval (eq v_7723 (bv_nat 1 1))
  v_7725 <- eval (eq v_7720 v_7724)
  v_7726 <- eval (notBool_ v_7725)
  v_7727 <- eval (extract v_7677 8 9)
  v_7728 <- eval (extract v_7679 0 1)
  v_7729 <- eval (bv_and v_7727 v_7728)
  v_7730 <- eval (eq v_7729 (bv_nat 1 1))
  v_7731 <- eval (eq v_7726 v_7730)
  v_7732 <- eval (notBool_ v_7731)
  v_7733 <- eval (notBool_ v_7732)
  v_7734 <- eval (mux v_7733 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2895 : R16) v_7684
  setRegister of (bv_nat 1 0)
  setRegister pf v_7734
  setRegister zf v_7686
  setRegister af undef
  setRegister sf v_7683
  setRegister cf (bv_nat 1 0)
==========================================
andw_X86-SYNTAX (v_2903 : R16) (v_2904 : R16)
  v_7746 <- getRegister (v_2904 : R16)
  v_7747 <- eval (extract v_7746 0 1)
  v_7748 <- getRegister (v_2903 : R16)
  v_7749 <- eval (extract v_7748 0 1)
  v_7750 <- eval (bv_and v_7747 v_7749)
  v_7751 <- eval (bv_and v_7746 v_7748)
  v_7752 <- eval (eq v_7751 (bv_nat 16 0))
  v_7753 <- eval (mux v_7752 (bv_nat 1 1) (bv_nat 1 0))
  v_7754 <- eval (extract v_7746 15 16)
  v_7755 <- eval (extract v_7748 15 16)
  v_7756 <- eval (bv_and v_7754 v_7755)
  v_7757 <- eval (eq v_7756 (bv_nat 1 1))
  v_7758 <- eval (extract v_7746 14 15)
  v_7759 <- eval (extract v_7748 14 15)
  v_7760 <- eval (bv_and v_7758 v_7759)
  v_7761 <- eval (eq v_7760 (bv_nat 1 1))
  v_7762 <- eval (eq v_7757 v_7761)
  v_7763 <- eval (notBool_ v_7762)
  v_7764 <- eval (extract v_7746 13 14)
  v_7765 <- eval (extract v_7748 13 14)
  v_7766 <- eval (bv_and v_7764 v_7765)
  v_7767 <- eval (eq v_7766 (bv_nat 1 1))
  v_7768 <- eval (eq v_7763 v_7767)
  v_7769 <- eval (notBool_ v_7768)
  v_7770 <- eval (extract v_7746 12 13)
  v_7771 <- eval (extract v_7748 12 13)
  v_7772 <- eval (bv_and v_7770 v_7771)
  v_7773 <- eval (eq v_7772 (bv_nat 1 1))
  v_7774 <- eval (eq v_7769 v_7773)
  v_7775 <- eval (notBool_ v_7774)
  v_7776 <- eval (extract v_7746 11 12)
  v_7777 <- eval (extract v_7748 11 12)
  v_7778 <- eval (bv_and v_7776 v_7777)
  v_7779 <- eval (eq v_7778 (bv_nat 1 1))
  v_7780 <- eval (eq v_7775 v_7779)
  v_7781 <- eval (notBool_ v_7780)
  v_7782 <- eval (extract v_7746 10 11)
  v_7783 <- eval (extract v_7748 10 11)
  v_7784 <- eval (bv_and v_7782 v_7783)
  v_7785 <- eval (eq v_7784 (bv_nat 1 1))
  v_7786 <- eval (eq v_7781 v_7785)
  v_7787 <- eval (notBool_ v_7786)
  v_7788 <- eval (extract v_7746 9 10)
  v_7789 <- eval (extract v_7748 9 10)
  v_7790 <- eval (bv_and v_7788 v_7789)
  v_7791 <- eval (eq v_7790 (bv_nat 1 1))
  v_7792 <- eval (eq v_7787 v_7791)
  v_7793 <- eval (notBool_ v_7792)
  v_7794 <- eval (extract v_7746 8 9)
  v_7795 <- eval (extract v_7748 8 9)
  v_7796 <- eval (bv_and v_7794 v_7795)
  v_7797 <- eval (eq v_7796 (bv_nat 1 1))
  v_7798 <- eval (eq v_7793 v_7797)
  v_7799 <- eval (notBool_ v_7798)
  v_7800 <- eval (notBool_ v_7799)
  v_7801 <- eval (mux v_7800 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2904 : R16) v_7751
  setRegister of (bv_nat 1 0)
  setRegister pf v_7801
  setRegister zf v_7753
  setRegister af undef
  setRegister sf v_7750
  setRegister cf (bv_nat 1 0)
==========================================
bextrl_X86-SYNTAX (v_2913 : R32) (v_2914 : R32) (v_2915 : R32)
  v_7814 <- getRegister (v_2914 : R32)
  v_7815 <- eval (concat (bv_nat 480 0) v_7814)
  v_7816 <- getRegister (v_2913 : R32)
  v_7817 <- eval (extract v_7816 24 32)
  v_7818 <- eval (concat (bv_nat 504 0) v_7817)
  v_7819 <- eval (uvalueMInt v_7818)
  v_7820 <- eval (lshr v_7815 v_7819)
  v_7821 <- eval (extract v_7820 480 512)
  v_7822 <- eval (extract v_7816 16 24)
  v_7823 <- eval (concat (bv_nat 504 0) v_7822)
  v_7824 <- eval (uvalueMInt v_7823)
  v_7825 <- eval (lshr (bv_nat 512 18446744073709551615) v_7824)
  v_7826 <- eval (shl v_7825 v_7824)
  v_7827 <- eval (bitwidthMInt v_7825)
  v_7828 <- eval (extract v_7826 0 v_7827)
  v_7829 <- eval (extract v_7828 480 512)
  v_7830 <- eval (bitwidthMInt v_7829)
  v_7831 <- eval (mi v_7830 -1)
  v_7832 <- eval (bv_xor v_7829 v_7831)
  v_7833 <- eval (bv_and v_7821 v_7832)
  v_7834 <- eval (eq v_7833 (bv_nat 32 0))
  v_7835 <- eval (mux v_7834 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2915 : R32) v_7833
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister zf v_7835
  setRegister af undef
  setRegister sf undef
  setRegister cf (bv_nat 1 0)
==========================================
bextrq_X86-SYNTAX (v_2924 : R64) (v_2925 : R64) (v_2926 : R64)
  v_7848 <- getRegister (v_2925 : R64)
  v_7849 <- eval (concat (bv_nat 448 0) v_7848)
  v_7850 <- getRegister (v_2924 : R64)
  v_7851 <- eval (extract v_7850 56 64)
  v_7852 <- eval (concat (bv_nat 504 0) v_7851)
  v_7853 <- eval (uvalueMInt v_7852)
  v_7854 <- eval (lshr v_7849 v_7853)
  v_7855 <- eval (extract v_7854 448 512)
  v_7856 <- eval (extract v_7850 48 56)
  v_7857 <- eval (concat (bv_nat 504 0) v_7856)
  v_7858 <- eval (uvalueMInt v_7857)
  v_7859 <- eval (lshr (bv_nat 512 18446744073709551615) v_7858)
  v_7860 <- eval (shl v_7859 v_7858)
  v_7861 <- eval (bitwidthMInt v_7859)
  v_7862 <- eval (extract v_7860 0 v_7861)
  v_7863 <- eval (extract v_7862 448 512)
  v_7864 <- eval (bitwidthMInt v_7863)
  v_7865 <- eval (mi v_7864 -1)
  v_7866 <- eval (bv_xor v_7863 v_7865)
  v_7867 <- eval (bv_and v_7855 v_7866)
  v_7868 <- eval (eq v_7867 (bv_nat 64 0))
  v_7869 <- eval (mux v_7868 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2926 : R64) v_7867
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister zf v_7869
  setRegister af undef
  setRegister sf undef
  setRegister cf (bv_nat 1 0)
==========================================
blendpd_X86-SYNTAX (v_2934 : Imm) (v_2935 : Xmm) (v_2936 : Xmm)
  v_7882 <- eval (handleImmediateWithSignExtend (v_2934 : Imm) 8 8)
  v_7883 <- eval (extract v_7882 6 7)
  v_7884 <- eval (eq v_7883 (bv_nat 1 0))
  v_7885 <- getRegister (v_2936 : Xmm)
  v_7886 <- eval (extract v_7885 0 64)
  v_7887 <- getRegister (v_2935 : Xmm)
  v_7888 <- eval (extract v_7887 0 64)
  v_7889 <- eval (mux v_7884 v_7886 v_7888)
  v_7890 <- eval (extract v_7882 7 8)
  v_7891 <- eval (eq v_7890 (bv_nat 1 0))
  v_7892 <- eval (extract v_7885 64 128)
  v_7893 <- eval (extract v_7887 64 128)
  v_7894 <- eval (mux v_7891 v_7892 v_7893)
  v_7895 <- eval (concat v_7889 v_7894)
  setRegister (v_2936 : Xmm) v_7895
==========================================
blendps_X86-SYNTAX (v_2945 : Imm) (v_2946 : Xmm) (v_2947 : Xmm)
  v_7902 <- eval (handleImmediateWithSignExtend (v_2945 : Imm) 8 8)
  v_7903 <- eval (extract v_7902 4 5)
  v_7904 <- eval (eq v_7903 (bv_nat 1 0))
  v_7905 <- getRegister (v_2947 : Xmm)
  v_7906 <- eval (extract v_7905 0 32)
  v_7907 <- getRegister (v_2946 : Xmm)
  v_7908 <- eval (extract v_7907 0 32)
  v_7909 <- eval (mux v_7904 v_7906 v_7908)
  v_7910 <- eval (extract v_7902 5 6)
  v_7911 <- eval (eq v_7910 (bv_nat 1 0))
  v_7912 <- eval (extract v_7905 32 64)
  v_7913 <- eval (extract v_7907 32 64)
  v_7914 <- eval (mux v_7911 v_7912 v_7913)
  v_7915 <- eval (extract v_7902 6 7)
  v_7916 <- eval (eq v_7915 (bv_nat 1 0))
  v_7917 <- eval (extract v_7905 64 96)
  v_7918 <- eval (extract v_7907 64 96)
  v_7919 <- eval (mux v_7916 v_7917 v_7918)
  v_7920 <- eval (extract v_7902 7 8)
  v_7921 <- eval (eq v_7920 (bv_nat 1 0))
  v_7922 <- eval (extract v_7905 96 128)
  v_7923 <- eval (extract v_7907 96 128)
  v_7924 <- eval (mux v_7921 v_7922 v_7923)
  v_7925 <- eval (concat v_7919 v_7924)
  v_7926 <- eval (concat v_7914 v_7925)
  v_7927 <- eval (concat v_7909 v_7926)
  setRegister (v_2947 : Xmm) v_7927
==========================================
blendvpd_X86-SYNTAX xmm0 (v_2955 : Xmm) (v_2956 : Xmm)
  v_7933 <- getRegister ymm0
  v_7934 <- eval (extract v_7933 128 129)
  v_7935 <- eval (eq v_7934 (bv_nat 1 0))
  v_7936 <- getRegister (v_2956 : Xmm)
  v_7937 <- eval (extract v_7936 0 64)
  v_7938 <- getRegister (v_2955 : Xmm)
  v_7939 <- eval (extract v_7938 0 64)
  v_7940 <- eval (mux v_7935 v_7937 v_7939)
  v_7941 <- eval (extract v_7933 192 193)
  v_7942 <- eval (eq v_7941 (bv_nat 1 0))
  v_7943 <- eval (extract v_7936 64 128)
  v_7944 <- eval (extract v_7938 64 128)
  v_7945 <- eval (mux v_7942 v_7943 v_7944)
  v_7946 <- eval (concat v_7940 v_7945)
  setRegister (v_2956 : Xmm) v_7946
==========================================
blendvps_X86-SYNTAX xmm0 (v_2964 : Xmm) (v_2965 : Xmm)
  v_7952 <- getRegister ymm0
  v_7953 <- eval (extract v_7952 128 129)
  v_7954 <- eval (eq v_7953 (bv_nat 1 0))
  v_7955 <- getRegister (v_2965 : Xmm)
  v_7956 <- eval (extract v_7955 0 32)
  v_7957 <- getRegister (v_2964 : Xmm)
  v_7958 <- eval (extract v_7957 0 32)
  v_7959 <- eval (mux v_7954 v_7956 v_7958)
  v_7960 <- eval (extract v_7952 160 161)
  v_7961 <- eval (eq v_7960 (bv_nat 1 0))
  v_7962 <- eval (extract v_7955 32 64)
  v_7963 <- eval (extract v_7957 32 64)
  v_7964 <- eval (mux v_7961 v_7962 v_7963)
  v_7965 <- eval (extract v_7952 192 193)
  v_7966 <- eval (eq v_7965 (bv_nat 1 0))
  v_7967 <- eval (extract v_7955 64 96)
  v_7968 <- eval (extract v_7957 64 96)
  v_7969 <- eval (mux v_7966 v_7967 v_7968)
  v_7970 <- eval (extract v_7952 224 225)
  v_7971 <- eval (eq v_7970 (bv_nat 1 0))
  v_7972 <- eval (extract v_7955 96 128)
  v_7973 <- eval (extract v_7957 96 128)
  v_7974 <- eval (mux v_7971 v_7972 v_7973)
  v_7975 <- eval (concat v_7969 v_7974)
  v_7976 <- eval (concat v_7964 v_7975)
  v_7977 <- eval (concat v_7959 v_7976)
  setRegister (v_2965 : Xmm) v_7977
==========================================
blsil_X86-SYNTAX (v_2974 : R32) (v_2975 : R32)
  v_7983 <- getRegister (v_2974 : R32)
  v_7984 <- eval (eq v_7983 (bv_nat 32 0))
  v_7985 <- eval (notBool_ v_7984)
  v_7986 <- eval (mux v_7985 (bv_nat 1 1) (bv_nat 1 0))
  v_7987 <- eval (bitwidthMInt v_7983)
  v_7988 <- eval (mi v_7987 -1)
  v_7989 <- eval (bv_xor v_7983 v_7988)
  v_7990 <- eval (add (bv_nat 32 1) v_7989)
  v_7991 <- eval (extract v_7990 0 1)
  v_7992 <- eval (extract v_7983 0 1)
  v_7993 <- eval (bv_and v_7991 v_7992)
  v_7994 <- eval (bv_and v_7990 v_7983)
  v_7995 <- eval (eq v_7994 (bv_nat 32 0))
  v_7996 <- eval (mux v_7995 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2975 : R32) v_7994
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister zf v_7996
  setRegister af undef
  setRegister sf v_7993
  setRegister cf v_7986
==========================================
blsiq_X86-SYNTAX (v_2983 : R64) (v_2984 : R64)
  v_8008 <- getRegister (v_2983 : R64)
  v_8009 <- eval (eq v_8008 (bv_nat 64 0))
  v_8010 <- eval (notBool_ v_8009)
  v_8011 <- eval (mux v_8010 (bv_nat 1 1) (bv_nat 1 0))
  v_8012 <- eval (bitwidthMInt v_8008)
  v_8013 <- eval (mi v_8012 -1)
  v_8014 <- eval (bv_xor v_8008 v_8013)
  v_8015 <- eval (add (bv_nat 64 1) v_8014)
  v_8016 <- eval (extract v_8015 0 1)
  v_8017 <- eval (extract v_8008 0 1)
  v_8018 <- eval (bv_and v_8016 v_8017)
  v_8019 <- eval (bv_and v_8015 v_8008)
  v_8020 <- eval (eq v_8019 (bv_nat 64 0))
  v_8021 <- eval (mux v_8020 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2984 : R64) v_8019
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister zf v_8021
  setRegister af undef
  setRegister sf v_8018
  setRegister cf v_8011
==========================================
blsmskl_X86-SYNTAX (v_2992 : R32) (v_2993 : R32)
  v_8033 <- getRegister (v_2992 : R32)
  v_8034 <- eval (eq v_8033 (bv_nat 32 0))
  v_8035 <- eval (mux v_8034 (bv_nat 1 1) (bv_nat 1 0))
  v_8036 <- eval (sub v_8033 (bv_nat 32 1))
  v_8037 <- eval (extract v_8036 0 1)
  v_8038 <- eval (extract v_8033 0 1)
  v_8039 <- eval (bv_xor v_8037 v_8038)
  v_8040 <- eval (bv_xor v_8036 v_8033)
  setRegister (v_2993 : R32) v_8040
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister zf (bv_nat 1 0)
  setRegister af undef
  setRegister sf v_8039
  setRegister cf v_8035
==========================================
blsmskq_X86-SYNTAX (v_3001 : R64) (v_3002 : R64)
  v_8052 <- getRegister (v_3001 : R64)
  v_8053 <- eval (eq v_8052 (bv_nat 64 0))
  v_8054 <- eval (mux v_8053 (bv_nat 1 1) (bv_nat 1 0))
  v_8055 <- eval (sub v_8052 (bv_nat 64 1))
  v_8056 <- eval (extract v_8055 0 1)
  v_8057 <- eval (extract v_8052 0 1)
  v_8058 <- eval (bv_xor v_8056 v_8057)
  v_8059 <- eval (bv_xor v_8055 v_8052)
  setRegister (v_3002 : R64) v_8059
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister zf (bv_nat 1 0)
  setRegister af undef
  setRegister sf v_8058
  setRegister cf v_8054
==========================================
blsrl_X86-SYNTAX (v_3010 : R32) (v_3011 : R32)
  v_8071 <- getRegister (v_3010 : R32)
  v_8072 <- eval (eq v_8071 (bv_nat 32 0))
  v_8073 <- eval (mux v_8072 (bv_nat 1 1) (bv_nat 1 0))
  v_8074 <- eval (sub v_8071 (bv_nat 32 1))
  v_8075 <- eval (extract v_8074 0 1)
  v_8076 <- eval (extract v_8071 0 1)
  v_8077 <- eval (bv_and v_8075 v_8076)
  v_8078 <- eval (bv_and v_8074 v_8071)
  v_8079 <- eval (eq v_8078 (bv_nat 32 0))
  v_8080 <- eval (mux v_8079 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_3011 : R32) v_8078
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister zf v_8080
  setRegister af undef
  setRegister sf v_8077
  setRegister cf v_8073
==========================================
blsrq_X86-SYNTAX (v_3019 : R64) (v_3020 : R64)
  v_8092 <- getRegister (v_3019 : R64)
  v_8093 <- eval (eq v_8092 (bv_nat 64 0))
  v_8094 <- eval (mux v_8093 (bv_nat 1 1) (bv_nat 1 0))
  v_8095 <- eval (sub v_8092 (bv_nat 64 1))
  v_8096 <- eval (extract v_8095 0 1)
  v_8097 <- eval (extract v_8092 0 1)
  v_8098 <- eval (bv_and v_8096 v_8097)
  v_8099 <- eval (bv_and v_8095 v_8092)
  v_8100 <- eval (eq v_8099 (bv_nat 64 0))
  v_8101 <- eval (mux v_8100 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_3020 : R64) v_8099
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister zf v_8101
  setRegister af undef
  setRegister sf v_8098
  setRegister cf v_8094
==========================================
bswap_X86-SYNTAX (v_3024 : R32)
  v_8109 <- getRegister (v_3024 : R32)
  v_8110 <- eval (extract v_8109 24 32)
  v_8111 <- eval (extract v_8109 16 24)
  v_8112 <- eval (concat v_8110 v_8111)
  v_8113 <- eval (extract v_8109 8 16)
  v_8114 <- eval (extract v_8109 0 8)
  v_8115 <- eval (concat v_8113 v_8114)
  v_8116 <- eval (concat v_8112 v_8115)
  setRegister (v_3024 : R32) v_8116
==========================================
bswap_X86-SYNTAX (v_3028 : R64)
  v_8118 <- getRegister (v_3028 : R64)
  v_8119 <- eval (extract v_8118 56 64)
  v_8120 <- eval (extract v_8118 48 56)
  v_8121 <- eval (concat v_8119 v_8120)
  v_8122 <- eval (extract v_8118 40 48)
  v_8123 <- eval (extract v_8118 32 40)
  v_8124 <- eval (concat v_8122 v_8123)
  v_8125 <- eval (concat v_8121 v_8124)
  v_8126 <- eval (extract v_8118 24 32)
  v_8127 <- eval (extract v_8118 16 24)
  v_8128 <- eval (concat v_8126 v_8127)
  v_8129 <- eval (extract v_8118 8 16)
  v_8130 <- eval (extract v_8118 0 8)
  v_8131 <- eval (concat v_8129 v_8130)
  v_8132 <- eval (concat v_8128 v_8131)
  v_8133 <- eval (concat v_8125 v_8132)
  setRegister (v_3028 : R64) v_8133
==========================================
btcl_X86-SYNTAX (v_3039 : Imm) (v_3041 : R32)
  v_8143 <- getRegister (v_3041 : R32)
  v_8144 <- eval (handleImmediateWithSignExtend (v_3039 : Imm) 8 8)
  v_8145 <- eval (bv_and v_8144 (bv_nat 8 31))
  v_8146 <- eval (svalueMInt v_8145)
  v_8147 <- eval (mi 32 v_8146)
  v_8148 <- eval (uvalueMInt v_8147)
  v_8149 <- eval (lshr v_8143 v_8148)
  v_8150 <- eval (extract v_8149 31 32)
  v_8151 <- eval (shl (bv_nat 32 1) v_8148)
  v_8152 <- eval (extract v_8151 0 32)
  v_8153 <- eval (bv_xor v_8143 v_8152)
  setRegister (v_3041 : R32) v_8153
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_8150
==========================================
btcl_X86-SYNTAX (v_3045 : R32) (v_3046 : R32)
  v_8160 <- getRegister (v_3046 : R32)
  v_8161 <- getRegister (v_3045 : R32)
  v_8162 <- eval (bv_and v_8161 (bv_nat 32 31))
  v_8163 <- eval (svalueMInt v_8162)
  v_8164 <- eval (mi 32 v_8163)
  v_8165 <- eval (uvalueMInt v_8164)
  v_8166 <- eval (lshr v_8160 v_8165)
  v_8167 <- eval (extract v_8166 31 32)
  v_8168 <- eval (shl (bv_nat 32 1) v_8165)
  v_8169 <- eval (extract v_8168 0 32)
  v_8170 <- eval (bv_xor v_8160 v_8169)
  setRegister (v_3046 : R32) v_8170
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_8167
==========================================
btcq_X86-SYNTAX (v_3057 : Imm) (v_3059 : R64)
  v_8185 <- getRegister (v_3059 : R64)
  v_8186 <- eval (handleImmediateWithSignExtend (v_3057 : Imm) 8 8)
  v_8187 <- eval (bv_and v_8186 (bv_nat 8 63))
  v_8188 <- eval (svalueMInt v_8187)
  v_8189 <- eval (mi 64 v_8188)
  v_8190 <- eval (uvalueMInt v_8189)
  v_8191 <- eval (lshr v_8185 v_8190)
  v_8192 <- eval (extract v_8191 63 64)
  v_8193 <- eval (shl (bv_nat 64 1) v_8190)
  v_8194 <- eval (extract v_8193 0 64)
  v_8195 <- eval (bv_xor v_8185 v_8194)
  setRegister (v_3059 : R64) v_8195
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_8192
==========================================
btcq_X86-SYNTAX (v_3063 : R64) (v_3064 : R64)
  v_8202 <- getRegister (v_3064 : R64)
  v_8203 <- getRegister (v_3063 : R64)
  v_8204 <- eval (bv_and v_8203 (bv_nat 64 63))
  v_8205 <- eval (svalueMInt v_8204)
  v_8206 <- eval (mi 64 v_8205)
  v_8207 <- eval (uvalueMInt v_8206)
  v_8208 <- eval (lshr v_8202 v_8207)
  v_8209 <- eval (extract v_8208 63 64)
  v_8210 <- eval (shl (bv_nat 64 1) v_8207)
  v_8211 <- eval (extract v_8210 0 64)
  v_8212 <- eval (bv_xor v_8202 v_8211)
  setRegister (v_3064 : R64) v_8212
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_8209
==========================================
btcw_X86-SYNTAX (v_3075 : Imm) (v_3077 : R16)
  v_8227 <- getRegister (v_3077 : R16)
  v_8228 <- eval (handleImmediateWithSignExtend (v_3075 : Imm) 8 8)
  v_8229 <- eval (bv_and v_8228 (bv_nat 8 15))
  v_8230 <- eval (svalueMInt v_8229)
  v_8231 <- eval (mi 16 v_8230)
  v_8232 <- eval (uvalueMInt v_8231)
  v_8233 <- eval (lshr v_8227 v_8232)
  v_8234 <- eval (extract v_8233 15 16)
  v_8235 <- eval (shl (bv_nat 16 1) v_8232)
  v_8236 <- eval (extract v_8235 0 16)
  v_8237 <- eval (bv_xor v_8227 v_8236)
  setRegister (v_3077 : R16) v_8237
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_8234
==========================================
btcw_X86-SYNTAX (v_3081 : R16) (v_3082 : R16)
  v_8244 <- getRegister (v_3082 : R16)
  v_8245 <- getRegister (v_3081 : R16)
  v_8246 <- eval (bv_and v_8245 (bv_nat 16 15))
  v_8247 <- eval (svalueMInt v_8246)
  v_8248 <- eval (mi 16 v_8247)
  v_8249 <- eval (uvalueMInt v_8248)
  v_8250 <- eval (lshr v_8244 v_8249)
  v_8251 <- eval (extract v_8250 15 16)
  v_8252 <- eval (shl (bv_nat 16 1) v_8249)
  v_8253 <- eval (extract v_8252 0 16)
  v_8254 <- eval (bv_xor v_8244 v_8253)
  setRegister (v_3082 : R16) v_8254
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_8251
==========================================
btl_X86-SYNTAX (v_3093 : Imm) (v_3095 : R32)
  v_8269 <- getRegister (v_3095 : R32)
  v_8270 <- eval (handleImmediateWithSignExtend (v_3093 : Imm) 8 8)
  v_8271 <- eval (bv_and v_8270 (bv_nat 8 31))
  v_8272 <- eval (svalueMInt v_8271)
  v_8273 <- eval (mi 32 v_8272)
  v_8274 <- eval (uvalueMInt v_8273)
  v_8275 <- eval (lshr v_8269 v_8274)
  v_8276 <- eval (extract v_8275 31 32)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_8276
==========================================
btl_X86-SYNTAX (v_3099 : R32) (v_3100 : R32)
  v_8282 <- getRegister (v_3100 : R32)
  v_8283 <- getRegister (v_3099 : R32)
  v_8284 <- eval (bv_and v_8283 (bv_nat 32 31))
  v_8285 <- eval (svalueMInt v_8284)
  v_8286 <- eval (mi 32 v_8285)
  v_8287 <- eval (uvalueMInt v_8286)
  v_8288 <- eval (lshr v_8282 v_8287)
  v_8289 <- eval (extract v_8288 31 32)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_8289
==========================================
btq_X86-SYNTAX (v_3111 : Imm) (v_3113 : R64)
  v_8303 <- getRegister (v_3113 : R64)
  v_8304 <- eval (handleImmediateWithSignExtend (v_3111 : Imm) 8 8)
  v_8305 <- eval (bv_and v_8304 (bv_nat 8 63))
  v_8306 <- eval (svalueMInt v_8305)
  v_8307 <- eval (mi 64 v_8306)
  v_8308 <- eval (uvalueMInt v_8307)
  v_8309 <- eval (lshr v_8303 v_8308)
  v_8310 <- eval (extract v_8309 63 64)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_8310
==========================================
btq_X86-SYNTAX (v_3117 : R64) (v_3118 : R64)
  v_8316 <- getRegister (v_3118 : R64)
  v_8317 <- getRegister (v_3117 : R64)
  v_8318 <- eval (bv_and v_8317 (bv_nat 64 63))
  v_8319 <- eval (svalueMInt v_8318)
  v_8320 <- eval (mi 64 v_8319)
  v_8321 <- eval (uvalueMInt v_8320)
  v_8322 <- eval (lshr v_8316 v_8321)
  v_8323 <- eval (extract v_8322 63 64)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_8323
==========================================
btrl_X86-SYNTAX (v_3129 : Imm) (v_3131 : R32)
  v_8337 <- getRegister (v_3131 : R32)
  v_8338 <- eval (handleImmediateWithSignExtend (v_3129 : Imm) 8 8)
  v_8339 <- eval (bv_and v_8338 (bv_nat 8 31))
  v_8340 <- eval (svalueMInt v_8339)
  v_8341 <- eval (mi 32 v_8340)
  v_8342 <- eval (uvalueMInt v_8341)
  v_8343 <- eval (lshr v_8337 v_8342)
  v_8344 <- eval (extract v_8343 31 32)
  v_8345 <- eval (shl (bv_nat 32 1) v_8342)
  v_8346 <- eval (extract v_8345 0 32)
  v_8347 <- eval (bitwidthMInt v_8346)
  v_8348 <- eval (mi v_8347 -1)
  v_8349 <- eval (bv_xor v_8346 v_8348)
  v_8350 <- eval (bv_and v_8337 v_8349)
  setRegister (v_3131 : R32) v_8350
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_8344
==========================================
btrl_X86-SYNTAX (v_3135 : R32) (v_3136 : R32)
  v_8357 <- getRegister (v_3136 : R32)
  v_8358 <- getRegister (v_3135 : R32)
  v_8359 <- eval (bv_and v_8358 (bv_nat 32 31))
  v_8360 <- eval (svalueMInt v_8359)
  v_8361 <- eval (mi 32 v_8360)
  v_8362 <- eval (uvalueMInt v_8361)
  v_8363 <- eval (lshr v_8357 v_8362)
  v_8364 <- eval (extract v_8363 31 32)
  v_8365 <- eval (shl (bv_nat 32 1) v_8362)
  v_8366 <- eval (extract v_8365 0 32)
  v_8367 <- eval (bitwidthMInt v_8366)
  v_8368 <- eval (mi v_8367 -1)
  v_8369 <- eval (bv_xor v_8366 v_8368)
  v_8370 <- eval (bv_and v_8357 v_8369)
  setRegister (v_3136 : R32) v_8370
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_8364
==========================================
btrq_X86-SYNTAX (v_3147 : Imm) (v_3149 : R64)
  v_8385 <- getRegister (v_3149 : R64)
  v_8386 <- eval (handleImmediateWithSignExtend (v_3147 : Imm) 8 8)
  v_8387 <- eval (bv_and v_8386 (bv_nat 8 63))
  v_8388 <- eval (svalueMInt v_8387)
  v_8389 <- eval (mi 64 v_8388)
  v_8390 <- eval (uvalueMInt v_8389)
  v_8391 <- eval (lshr v_8385 v_8390)
  v_8392 <- eval (extract v_8391 63 64)
  v_8393 <- eval (shl (bv_nat 64 1) v_8390)
  v_8394 <- eval (extract v_8393 0 64)
  v_8395 <- eval (bitwidthMInt v_8394)
  v_8396 <- eval (mi v_8395 -1)
  v_8397 <- eval (bv_xor v_8394 v_8396)
  v_8398 <- eval (bv_and v_8385 v_8397)
  setRegister (v_3149 : R64) v_8398
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_8392
==========================================
btrq_X86-SYNTAX (v_3153 : R64) (v_3154 : R64)
  v_8405 <- getRegister (v_3154 : R64)
  v_8406 <- getRegister (v_3153 : R64)
  v_8407 <- eval (bv_and v_8406 (bv_nat 64 63))
  v_8408 <- eval (svalueMInt v_8407)
  v_8409 <- eval (mi 64 v_8408)
  v_8410 <- eval (uvalueMInt v_8409)
  v_8411 <- eval (lshr v_8405 v_8410)
  v_8412 <- eval (extract v_8411 63 64)
  v_8413 <- eval (shl (bv_nat 64 1) v_8410)
  v_8414 <- eval (extract v_8413 0 64)
  v_8415 <- eval (bitwidthMInt v_8414)
  v_8416 <- eval (mi v_8415 -1)
  v_8417 <- eval (bv_xor v_8414 v_8416)
  v_8418 <- eval (bv_and v_8405 v_8417)
  setRegister (v_3154 : R64) v_8418
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_8412
==========================================
btrw_X86-SYNTAX (v_3165 : Imm) (v_3167 : R16)
  v_8433 <- getRegister (v_3167 : R16)
  v_8434 <- eval (handleImmediateWithSignExtend (v_3165 : Imm) 8 8)
  v_8435 <- eval (bv_and v_8434 (bv_nat 8 15))
  v_8436 <- eval (svalueMInt v_8435)
  v_8437 <- eval (mi 16 v_8436)
  v_8438 <- eval (uvalueMInt v_8437)
  v_8439 <- eval (lshr v_8433 v_8438)
  v_8440 <- eval (extract v_8439 15 16)
  v_8441 <- eval (shl (bv_nat 16 1) v_8438)
  v_8442 <- eval (extract v_8441 0 16)
  v_8443 <- eval (bitwidthMInt v_8442)
  v_8444 <- eval (mi v_8443 -1)
  v_8445 <- eval (bv_xor v_8442 v_8444)
  v_8446 <- eval (bv_and v_8433 v_8445)
  setRegister (v_3167 : R16) v_8446
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_8440
==========================================
btrw_X86-SYNTAX (v_3171 : R16) (v_3172 : R16)
  v_8453 <- getRegister (v_3172 : R16)
  v_8454 <- getRegister (v_3171 : R16)
  v_8455 <- eval (bv_and v_8454 (bv_nat 16 15))
  v_8456 <- eval (svalueMInt v_8455)
  v_8457 <- eval (mi 16 v_8456)
  v_8458 <- eval (uvalueMInt v_8457)
  v_8459 <- eval (lshr v_8453 v_8458)
  v_8460 <- eval (extract v_8459 15 16)
  v_8461 <- eval (shl (bv_nat 16 1) v_8458)
  v_8462 <- eval (extract v_8461 0 16)
  v_8463 <- eval (bitwidthMInt v_8462)
  v_8464 <- eval (mi v_8463 -1)
  v_8465 <- eval (bv_xor v_8462 v_8464)
  v_8466 <- eval (bv_and v_8453 v_8465)
  setRegister (v_3172 : R16) v_8466
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_8460
==========================================
btsl_X86-SYNTAX (v_3183 : Imm) (v_3185 : R32)
  v_8481 <- getRegister (v_3185 : R32)
  v_8482 <- eval (handleImmediateWithSignExtend (v_3183 : Imm) 8 8)
  v_8483 <- eval (bv_and v_8482 (bv_nat 8 31))
  v_8484 <- eval (svalueMInt v_8483)
  v_8485 <- eval (mi 32 v_8484)
  v_8486 <- eval (uvalueMInt v_8485)
  v_8487 <- eval (lshr v_8481 v_8486)
  v_8488 <- eval (extract v_8487 31 32)
  v_8489 <- eval (shl (bv_nat 32 1) v_8486)
  v_8490 <- eval (extract v_8489 0 32)
  v_8491 <- eval (bv_or v_8481 v_8490)
  setRegister (v_3185 : R32) v_8491
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_8488
==========================================
btsl_X86-SYNTAX (v_3189 : R32) (v_3190 : R32)
  v_8498 <- getRegister (v_3190 : R32)
  v_8499 <- getRegister (v_3189 : R32)
  v_8500 <- eval (bv_and v_8499 (bv_nat 32 31))
  v_8501 <- eval (svalueMInt v_8500)
  v_8502 <- eval (mi 32 v_8501)
  v_8503 <- eval (uvalueMInt v_8502)
  v_8504 <- eval (lshr v_8498 v_8503)
  v_8505 <- eval (extract v_8504 31 32)
  v_8506 <- eval (shl (bv_nat 32 1) v_8503)
  v_8507 <- eval (extract v_8506 0 32)
  v_8508 <- eval (bv_or v_8498 v_8507)
  setRegister (v_3190 : R32) v_8508
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_8505
==========================================
btsq_X86-SYNTAX (v_3201 : Imm) (v_3203 : R64)
  v_8523 <- getRegister (v_3203 : R64)
  v_8524 <- eval (handleImmediateWithSignExtend (v_3201 : Imm) 8 8)
  v_8525 <- eval (bv_and v_8524 (bv_nat 8 63))
  v_8526 <- eval (svalueMInt v_8525)
  v_8527 <- eval (mi 64 v_8526)
  v_8528 <- eval (uvalueMInt v_8527)
  v_8529 <- eval (lshr v_8523 v_8528)
  v_8530 <- eval (extract v_8529 63 64)
  v_8531 <- eval (shl (bv_nat 64 1) v_8528)
  v_8532 <- eval (extract v_8531 0 64)
  v_8533 <- eval (bv_or v_8523 v_8532)
  setRegister (v_3203 : R64) v_8533
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_8530
==========================================
btsq_X86-SYNTAX (v_3207 : R64) (v_3208 : R64)
  v_8540 <- getRegister (v_3208 : R64)
  v_8541 <- getRegister (v_3207 : R64)
  v_8542 <- eval (bv_and v_8541 (bv_nat 64 63))
  v_8543 <- eval (svalueMInt v_8542)
  v_8544 <- eval (mi 64 v_8543)
  v_8545 <- eval (uvalueMInt v_8544)
  v_8546 <- eval (lshr v_8540 v_8545)
  v_8547 <- eval (extract v_8546 63 64)
  v_8548 <- eval (shl (bv_nat 64 1) v_8545)
  v_8549 <- eval (extract v_8548 0 64)
  v_8550 <- eval (bv_or v_8540 v_8549)
  setRegister (v_3208 : R64) v_8550
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_8547
==========================================
adcb_X86-SYNTAX (v_2339 : Mem) (v_2340 : R8)
  v_10805 <- getRegister cf
  v_10806 <- eval (eq v_10805 (bv_nat 1 1))
  v_10807 <- evaluateAddress (v_2339 : Mem)
  v_10808 <- load v_10807 1
  v_10809 <- eval (concat (bv_nat 1 0) v_10808)
  v_10810 <- eval (add v_10809 (bv_nat 9 1))
  v_10811 <- eval (mux v_10806 v_10810 v_10809)
  v_10812 <- getRegister (v_2340 : R8)
  v_10813 <- eval (concat (bv_nat 1 0) v_10812)
  v_10814 <- eval (add v_10811 v_10813)
  v_10815 <- eval (extract v_10814 0 1)
  v_10816 <- eval (extract v_10814 1 2)
  v_10817 <- eval (extract v_10814 1 9)
  v_10818 <- eval (eq v_10817 (bv_nat 8 0))
  v_10819 <- eval (mux v_10818 (bv_nat 1 1) (bv_nat 1 0))
  v_10820 <- eval (extract v_10808 3 4)
  v_10821 <- eval (extract v_10812 3 4)
  v_10822 <- eval (bv_xor v_10820 v_10821)
  v_10823 <- eval (extract v_10814 4 5)
  v_10824 <- eval (bv_xor v_10822 v_10823)
  v_10825 <- eval (extract v_10814 8 9)
  v_10826 <- eval (eq v_10825 (bv_nat 1 1))
  v_10827 <- eval (extract v_10814 7 8)
  v_10828 <- eval (eq v_10827 (bv_nat 1 1))
  v_10829 <- eval (eq v_10826 v_10828)
  v_10830 <- eval (notBool_ v_10829)
  v_10831 <- eval (extract v_10814 6 7)
  v_10832 <- eval (eq v_10831 (bv_nat 1 1))
  v_10833 <- eval (eq v_10830 v_10832)
  v_10834 <- eval (notBool_ v_10833)
  v_10835 <- eval (extract v_10814 5 6)
  v_10836 <- eval (eq v_10835 (bv_nat 1 1))
  v_10837 <- eval (eq v_10834 v_10836)
  v_10838 <- eval (notBool_ v_10837)
  v_10839 <- eval (eq v_10823 (bv_nat 1 1))
  v_10840 <- eval (eq v_10838 v_10839)
  v_10841 <- eval (notBool_ v_10840)
  v_10842 <- eval (extract v_10814 3 4)
  v_10843 <- eval (eq v_10842 (bv_nat 1 1))
  v_10844 <- eval (eq v_10841 v_10843)
  v_10845 <- eval (notBool_ v_10844)
  v_10846 <- eval (extract v_10814 2 3)
  v_10847 <- eval (eq v_10846 (bv_nat 1 1))
  v_10848 <- eval (eq v_10845 v_10847)
  v_10849 <- eval (notBool_ v_10848)
  v_10850 <- eval (eq v_10816 (bv_nat 1 1))
  v_10851 <- eval (eq v_10849 v_10850)
  v_10852 <- eval (notBool_ v_10851)
  v_10853 <- eval (notBool_ v_10852)
  v_10854 <- eval (mux v_10853 (bv_nat 1 1) (bv_nat 1 0))
  v_10855 <- eval (extract v_10808 0 1)
  v_10856 <- eval (eq v_10855 (bv_nat 1 1))
  v_10857 <- eval (extract v_10812 0 1)
  v_10858 <- eval (eq v_10857 (bv_nat 1 1))
  v_10859 <- eval (eq v_10856 v_10858)
  v_10860 <- eval (eq v_10856 v_10850)
  v_10861 <- eval (notBool_ v_10860)
  v_10862 <- eval (bit_and v_10859 v_10861)
  v_10863 <- eval (mux v_10862 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2340 : R8) v_10817
  setRegister of v_10863
  setRegister pf v_10854
  setRegister af v_10824
  setRegister zf v_10819
  setRegister sf v_10816
  setRegister cf v_10815
==========================================
adcb_X86-SYNTAX (v_2358 : Mem) (v_2359 : Rh)
  v_10871 <- getRegister cf
  v_10872 <- eval (eq v_10871 (bv_nat 1 1))
  v_10873 <- evaluateAddress (v_2358 : Mem)
  v_10874 <- load v_10873 1
  v_10875 <- eval (concat (bv_nat 1 0) v_10874)
  v_10876 <- eval (add v_10875 (bv_nat 9 1))
  v_10877 <- eval (mux v_10872 v_10876 v_10875)
  v_10878 <- getRegister (v_2359 : Rh)
  v_10879 <- eval (concat (bv_nat 1 0) v_10878)
  v_10880 <- eval (add v_10877 v_10879)
  v_10881 <- eval (extract v_10880 0 1)
  v_10882 <- eval (extract v_10880 1 2)
  v_10883 <- eval (extract v_10880 1 9)
  v_10884 <- eval (eq v_10883 (bv_nat 8 0))
  v_10885 <- eval (mux v_10884 (bv_nat 1 1) (bv_nat 1 0))
  v_10886 <- eval (extract v_10874 3 4)
  v_10887 <- eval (extract v_10878 3 4)
  v_10888 <- eval (bv_xor v_10886 v_10887)
  v_10889 <- eval (extract v_10880 4 5)
  v_10890 <- eval (bv_xor v_10888 v_10889)
  v_10891 <- eval (extract v_10880 8 9)
  v_10892 <- eval (eq v_10891 (bv_nat 1 1))
  v_10893 <- eval (extract v_10880 7 8)
  v_10894 <- eval (eq v_10893 (bv_nat 1 1))
  v_10895 <- eval (eq v_10892 v_10894)
  v_10896 <- eval (notBool_ v_10895)
  v_10897 <- eval (extract v_10880 6 7)
  v_10898 <- eval (eq v_10897 (bv_nat 1 1))
  v_10899 <- eval (eq v_10896 v_10898)
  v_10900 <- eval (notBool_ v_10899)
  v_10901 <- eval (extract v_10880 5 6)
  v_10902 <- eval (eq v_10901 (bv_nat 1 1))
  v_10903 <- eval (eq v_10900 v_10902)
  v_10904 <- eval (notBool_ v_10903)
  v_10905 <- eval (eq v_10889 (bv_nat 1 1))
  v_10906 <- eval (eq v_10904 v_10905)
  v_10907 <- eval (notBool_ v_10906)
  v_10908 <- eval (extract v_10880 3 4)
  v_10909 <- eval (eq v_10908 (bv_nat 1 1))
  v_10910 <- eval (eq v_10907 v_10909)
  v_10911 <- eval (notBool_ v_10910)
  v_10912 <- eval (extract v_10880 2 3)
  v_10913 <- eval (eq v_10912 (bv_nat 1 1))
  v_10914 <- eval (eq v_10911 v_10913)
  v_10915 <- eval (notBool_ v_10914)
  v_10916 <- eval (eq v_10882 (bv_nat 1 1))
  v_10917 <- eval (eq v_10915 v_10916)
  v_10918 <- eval (notBool_ v_10917)
  v_10919 <- eval (notBool_ v_10918)
  v_10920 <- eval (mux v_10919 (bv_nat 1 1) (bv_nat 1 0))
  v_10921 <- eval (extract v_10874 0 1)
  v_10922 <- eval (eq v_10921 (bv_nat 1 1))
  v_10923 <- eval (extract v_10878 0 1)
  v_10924 <- eval (eq v_10923 (bv_nat 1 1))
  v_10925 <- eval (eq v_10922 v_10924)
  v_10926 <- eval (eq v_10922 v_10916)
  v_10927 <- eval (notBool_ v_10926)
  v_10928 <- eval (bit_and v_10925 v_10927)
  v_10929 <- eval (mux v_10928 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2359 : Rh) v_10883
  setRegister of v_10929
  setRegister pf v_10920
  setRegister af v_10890
  setRegister zf v_10885
  setRegister sf v_10882
  setRegister cf v_10881
==========================================
adcl_X86-SYNTAX (v_2398 : Mem) (v_2399 : R32)
  v_10942 <- getRegister cf
  v_10943 <- eval (eq v_10942 (bv_nat 1 1))
  v_10944 <- evaluateAddress (v_2398 : Mem)
  v_10945 <- load v_10944 4
  v_10946 <- eval (concat (bv_nat 1 0) v_10945)
  v_10947 <- eval (add v_10946 (bv_nat 33 1))
  v_10948 <- eval (mux v_10943 v_10947 v_10946)
  v_10949 <- getRegister (v_2399 : R32)
  v_10950 <- eval (concat (bv_nat 1 0) v_10949)
  v_10951 <- eval (add v_10948 v_10950)
  v_10952 <- eval (extract v_10951 0 1)
  v_10953 <- eval (extract v_10951 1 2)
  v_10954 <- eval (extract v_10945 27 28)
  v_10955 <- eval (extract v_10949 27 28)
  v_10956 <- eval (bv_xor v_10954 v_10955)
  v_10957 <- eval (extract v_10951 28 29)
  v_10958 <- eval (bv_xor v_10956 v_10957)
  v_10959 <- eval (extract v_10951 1 33)
  v_10960 <- eval (eq v_10959 (bv_nat 32 0))
  v_10961 <- eval (mux v_10960 (bv_nat 1 1) (bv_nat 1 0))
  v_10962 <- eval (extract v_10951 32 33)
  v_10963 <- eval (eq v_10962 (bv_nat 1 1))
  v_10964 <- eval (extract v_10951 31 32)
  v_10965 <- eval (eq v_10964 (bv_nat 1 1))
  v_10966 <- eval (eq v_10963 v_10965)
  v_10967 <- eval (notBool_ v_10966)
  v_10968 <- eval (extract v_10951 30 31)
  v_10969 <- eval (eq v_10968 (bv_nat 1 1))
  v_10970 <- eval (eq v_10967 v_10969)
  v_10971 <- eval (notBool_ v_10970)
  v_10972 <- eval (extract v_10951 29 30)
  v_10973 <- eval (eq v_10972 (bv_nat 1 1))
  v_10974 <- eval (eq v_10971 v_10973)
  v_10975 <- eval (notBool_ v_10974)
  v_10976 <- eval (eq v_10957 (bv_nat 1 1))
  v_10977 <- eval (eq v_10975 v_10976)
  v_10978 <- eval (notBool_ v_10977)
  v_10979 <- eval (extract v_10951 27 28)
  v_10980 <- eval (eq v_10979 (bv_nat 1 1))
  v_10981 <- eval (eq v_10978 v_10980)
  v_10982 <- eval (notBool_ v_10981)
  v_10983 <- eval (extract v_10951 26 27)
  v_10984 <- eval (eq v_10983 (bv_nat 1 1))
  v_10985 <- eval (eq v_10982 v_10984)
  v_10986 <- eval (notBool_ v_10985)
  v_10987 <- eval (extract v_10951 25 26)
  v_10988 <- eval (eq v_10987 (bv_nat 1 1))
  v_10989 <- eval (eq v_10986 v_10988)
  v_10990 <- eval (notBool_ v_10989)
  v_10991 <- eval (notBool_ v_10990)
  v_10992 <- eval (mux v_10991 (bv_nat 1 1) (bv_nat 1 0))
  v_10993 <- eval (extract v_10945 0 1)
  v_10994 <- eval (eq v_10993 (bv_nat 1 1))
  v_10995 <- eval (extract v_10949 0 1)
  v_10996 <- eval (eq v_10995 (bv_nat 1 1))
  v_10997 <- eval (eq v_10994 v_10996)
  v_10998 <- eval (eq v_10953 (bv_nat 1 1))
  v_10999 <- eval (eq v_10994 v_10998)
  v_11000 <- eval (notBool_ v_10999)
  v_11001 <- eval (bit_and v_10997 v_11000)
  v_11002 <- eval (mux v_11001 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2399 : R32) v_10959
  setRegister of v_11002
  setRegister pf v_10992
  setRegister zf v_10961
  setRegister af v_10958
  setRegister sf v_10953
  setRegister cf v_10952
==========================================
adcq_X86-SYNTAX (v_2429 : Mem) (v_2430 : R64)
  v_11015 <- getRegister cf
  v_11016 <- eval (eq v_11015 (bv_nat 1 1))
  v_11017 <- evaluateAddress (v_2429 : Mem)
  v_11018 <- load v_11017 8
  v_11019 <- eval (concat (bv_nat 1 0) v_11018)
  v_11020 <- eval (add v_11019 (bv_nat 65 1))
  v_11021 <- eval (mux v_11016 v_11020 v_11019)
  v_11022 <- getRegister (v_2430 : R64)
  v_11023 <- eval (concat (bv_nat 1 0) v_11022)
  v_11024 <- eval (add v_11021 v_11023)
  v_11025 <- eval (extract v_11024 0 1)
  v_11026 <- eval (extract v_11024 1 2)
  v_11027 <- eval (extract v_11024 1 65)
  v_11028 <- eval (eq v_11027 (bv_nat 64 0))
  v_11029 <- eval (mux v_11028 (bv_nat 1 1) (bv_nat 1 0))
  v_11030 <- eval (extract v_11018 59 60)
  v_11031 <- eval (extract v_11022 59 60)
  v_11032 <- eval (bv_xor v_11030 v_11031)
  v_11033 <- eval (extract v_11024 60 61)
  v_11034 <- eval (bv_xor v_11032 v_11033)
  v_11035 <- eval (extract v_11024 64 65)
  v_11036 <- eval (eq v_11035 (bv_nat 1 1))
  v_11037 <- eval (extract v_11024 63 64)
  v_11038 <- eval (eq v_11037 (bv_nat 1 1))
  v_11039 <- eval (eq v_11036 v_11038)
  v_11040 <- eval (notBool_ v_11039)
  v_11041 <- eval (extract v_11024 62 63)
  v_11042 <- eval (eq v_11041 (bv_nat 1 1))
  v_11043 <- eval (eq v_11040 v_11042)
  v_11044 <- eval (notBool_ v_11043)
  v_11045 <- eval (extract v_11024 61 62)
  v_11046 <- eval (eq v_11045 (bv_nat 1 1))
  v_11047 <- eval (eq v_11044 v_11046)
  v_11048 <- eval (notBool_ v_11047)
  v_11049 <- eval (eq v_11033 (bv_nat 1 1))
  v_11050 <- eval (eq v_11048 v_11049)
  v_11051 <- eval (notBool_ v_11050)
  v_11052 <- eval (extract v_11024 59 60)
  v_11053 <- eval (eq v_11052 (bv_nat 1 1))
  v_11054 <- eval (eq v_11051 v_11053)
  v_11055 <- eval (notBool_ v_11054)
  v_11056 <- eval (extract v_11024 58 59)
  v_11057 <- eval (eq v_11056 (bv_nat 1 1))
  v_11058 <- eval (eq v_11055 v_11057)
  v_11059 <- eval (notBool_ v_11058)
  v_11060 <- eval (extract v_11024 57 58)
  v_11061 <- eval (eq v_11060 (bv_nat 1 1))
  v_11062 <- eval (eq v_11059 v_11061)
  v_11063 <- eval (notBool_ v_11062)
  v_11064 <- eval (notBool_ v_11063)
  v_11065 <- eval (mux v_11064 (bv_nat 1 1) (bv_nat 1 0))
  v_11066 <- eval (extract v_11018 0 1)
  v_11067 <- eval (eq v_11066 (bv_nat 1 1))
  v_11068 <- eval (extract v_11022 0 1)
  v_11069 <- eval (eq v_11068 (bv_nat 1 1))
  v_11070 <- eval (eq v_11067 v_11069)
  v_11071 <- eval (eq v_11026 (bv_nat 1 1))
  v_11072 <- eval (eq v_11067 v_11071)
  v_11073 <- eval (notBool_ v_11072)
  v_11074 <- eval (bit_and v_11070 v_11073)
  v_11075 <- eval (mux v_11074 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2430 : R64) v_11027
  setRegister of v_11075
  setRegister pf v_11065
  setRegister af v_11034
  setRegister zf v_11029
  setRegister sf v_11026
  setRegister cf v_11025
==========================================
adcw_X86-SYNTAX (v_2468 : Mem) (v_2469 : R16)
  v_11088 <- getRegister cf
  v_11089 <- eval (eq v_11088 (bv_nat 1 1))
  v_11090 <- evaluateAddress (v_2468 : Mem)
  v_11091 <- load v_11090 2
  v_11092 <- eval (concat (bv_nat 1 0) v_11091)
  v_11093 <- eval (add v_11092 (bv_nat 17 1))
  v_11094 <- eval (mux v_11089 v_11093 v_11092)
  v_11095 <- getRegister (v_2469 : R16)
  v_11096 <- eval (concat (bv_nat 1 0) v_11095)
  v_11097 <- eval (add v_11094 v_11096)
  v_11098 <- eval (extract v_11097 0 1)
  v_11099 <- eval (extract v_11097 1 2)
  v_11100 <- eval (extract v_11091 11 12)
  v_11101 <- eval (extract v_11095 11 12)
  v_11102 <- eval (bv_xor v_11100 v_11101)
  v_11103 <- eval (extract v_11097 12 13)
  v_11104 <- eval (bv_xor v_11102 v_11103)
  v_11105 <- eval (extract v_11097 1 17)
  v_11106 <- eval (eq v_11105 (bv_nat 16 0))
  v_11107 <- eval (mux v_11106 (bv_nat 1 1) (bv_nat 1 0))
  v_11108 <- eval (extract v_11097 16 17)
  v_11109 <- eval (eq v_11108 (bv_nat 1 1))
  v_11110 <- eval (extract v_11097 15 16)
  v_11111 <- eval (eq v_11110 (bv_nat 1 1))
  v_11112 <- eval (eq v_11109 v_11111)
  v_11113 <- eval (notBool_ v_11112)
  v_11114 <- eval (extract v_11097 14 15)
  v_11115 <- eval (eq v_11114 (bv_nat 1 1))
  v_11116 <- eval (eq v_11113 v_11115)
  v_11117 <- eval (notBool_ v_11116)
  v_11118 <- eval (extract v_11097 13 14)
  v_11119 <- eval (eq v_11118 (bv_nat 1 1))
  v_11120 <- eval (eq v_11117 v_11119)
  v_11121 <- eval (notBool_ v_11120)
  v_11122 <- eval (eq v_11103 (bv_nat 1 1))
  v_11123 <- eval (eq v_11121 v_11122)
  v_11124 <- eval (notBool_ v_11123)
  v_11125 <- eval (extract v_11097 11 12)
  v_11126 <- eval (eq v_11125 (bv_nat 1 1))
  v_11127 <- eval (eq v_11124 v_11126)
  v_11128 <- eval (notBool_ v_11127)
  v_11129 <- eval (extract v_11097 10 11)
  v_11130 <- eval (eq v_11129 (bv_nat 1 1))
  v_11131 <- eval (eq v_11128 v_11130)
  v_11132 <- eval (notBool_ v_11131)
  v_11133 <- eval (extract v_11097 9 10)
  v_11134 <- eval (eq v_11133 (bv_nat 1 1))
  v_11135 <- eval (eq v_11132 v_11134)
  v_11136 <- eval (notBool_ v_11135)
  v_11137 <- eval (notBool_ v_11136)
  v_11138 <- eval (mux v_11137 (bv_nat 1 1) (bv_nat 1 0))
  v_11139 <- eval (extract v_11091 0 1)
  v_11140 <- eval (eq v_11139 (bv_nat 1 1))
  v_11141 <- eval (extract v_11095 0 1)
  v_11142 <- eval (eq v_11141 (bv_nat 1 1))
  v_11143 <- eval (eq v_11140 v_11142)
  v_11144 <- eval (eq v_11099 (bv_nat 1 1))
  v_11145 <- eval (eq v_11140 v_11144)
  v_11146 <- eval (notBool_ v_11145)
  v_11147 <- eval (bit_and v_11143 v_11146)
  v_11148 <- eval (mux v_11147 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2469 : R16) v_11105
  setRegister of v_11148
  setRegister pf v_11138
  setRegister zf v_11107
  setRegister af v_11104
  setRegister sf v_11099
  setRegister cf v_11098
==========================================
addb_X86-SYNTAX (v_2498 : Mem) (v_2499 : R8)
  v_11159 <- evaluateAddress (v_2498 : Mem)
  v_11160 <- load v_11159 1
  v_11161 <- eval (concat (bv_nat 1 0) v_11160)
  v_11162 <- getRegister (v_2499 : R8)
  v_11163 <- eval (concat (bv_nat 1 0) v_11162)
  v_11164 <- eval (add v_11161 v_11163)
  v_11165 <- eval (extract v_11164 0 1)
  v_11166 <- eval (extract v_11164 1 2)
  v_11167 <- eval (extract v_11164 1 9)
  v_11168 <- eval (eq v_11167 (bv_nat 8 0))
  v_11169 <- eval (mux v_11168 (bv_nat 1 1) (bv_nat 1 0))
  v_11170 <- eval (extract v_11160 3 4)
  v_11171 <- eval (extract v_11162 3 4)
  v_11172 <- eval (bv_xor v_11170 v_11171)
  v_11173 <- eval (extract v_11164 4 5)
  v_11174 <- eval (bv_xor v_11172 v_11173)
  v_11175 <- eval (extract v_11164 8 9)
  v_11176 <- eval (eq v_11175 (bv_nat 1 1))
  v_11177 <- eval (extract v_11164 7 8)
  v_11178 <- eval (eq v_11177 (bv_nat 1 1))
  v_11179 <- eval (eq v_11176 v_11178)
  v_11180 <- eval (notBool_ v_11179)
  v_11181 <- eval (extract v_11164 6 7)
  v_11182 <- eval (eq v_11181 (bv_nat 1 1))
  v_11183 <- eval (eq v_11180 v_11182)
  v_11184 <- eval (notBool_ v_11183)
  v_11185 <- eval (extract v_11164 5 6)
  v_11186 <- eval (eq v_11185 (bv_nat 1 1))
  v_11187 <- eval (eq v_11184 v_11186)
  v_11188 <- eval (notBool_ v_11187)
  v_11189 <- eval (eq v_11173 (bv_nat 1 1))
  v_11190 <- eval (eq v_11188 v_11189)
  v_11191 <- eval (notBool_ v_11190)
  v_11192 <- eval (extract v_11164 3 4)
  v_11193 <- eval (eq v_11192 (bv_nat 1 1))
  v_11194 <- eval (eq v_11191 v_11193)
  v_11195 <- eval (notBool_ v_11194)
  v_11196 <- eval (extract v_11164 2 3)
  v_11197 <- eval (eq v_11196 (bv_nat 1 1))
  v_11198 <- eval (eq v_11195 v_11197)
  v_11199 <- eval (notBool_ v_11198)
  v_11200 <- eval (eq v_11166 (bv_nat 1 1))
  v_11201 <- eval (eq v_11199 v_11200)
  v_11202 <- eval (notBool_ v_11201)
  v_11203 <- eval (notBool_ v_11202)
  v_11204 <- eval (mux v_11203 (bv_nat 1 1) (bv_nat 1 0))
  v_11205 <- eval (extract v_11160 0 1)
  v_11206 <- eval (eq v_11205 (bv_nat 1 1))
  v_11207 <- eval (extract v_11162 0 1)
  v_11208 <- eval (eq v_11207 (bv_nat 1 1))
  v_11209 <- eval (eq v_11206 v_11208)
  v_11210 <- eval (eq v_11206 v_11200)
  v_11211 <- eval (notBool_ v_11210)
  v_11212 <- eval (bit_and v_11209 v_11211)
  v_11213 <- eval (mux v_11212 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2499 : R8) v_11167
  setRegister of v_11213
  setRegister pf v_11204
  setRegister af v_11174
  setRegister zf v_11169
  setRegister sf v_11166
  setRegister cf v_11165
==========================================
addb_X86-SYNTAX (v_2517 : Mem) (v_2518 : Rh)
  v_11221 <- evaluateAddress (v_2517 : Mem)
  v_11222 <- load v_11221 1
  v_11223 <- eval (concat (bv_nat 1 0) v_11222)
  v_11224 <- getRegister (v_2518 : Rh)
  v_11225 <- eval (concat (bv_nat 1 0) v_11224)
  v_11226 <- eval (add v_11223 v_11225)
  v_11227 <- eval (extract v_11226 0 1)
  v_11228 <- eval (extract v_11226 1 2)
  v_11229 <- eval (extract v_11222 3 4)
  v_11230 <- eval (extract v_11224 3 4)
  v_11231 <- eval (bv_xor v_11229 v_11230)
  v_11232 <- eval (extract v_11226 4 5)
  v_11233 <- eval (bv_xor v_11231 v_11232)
  v_11234 <- eval (extract v_11226 1 9)
  v_11235 <- eval (eq v_11234 (bv_nat 8 0))
  v_11236 <- eval (mux v_11235 (bv_nat 1 1) (bv_nat 1 0))
  v_11237 <- eval (extract v_11226 8 9)
  v_11238 <- eval (eq v_11237 (bv_nat 1 1))
  v_11239 <- eval (extract v_11226 7 8)
  v_11240 <- eval (eq v_11239 (bv_nat 1 1))
  v_11241 <- eval (eq v_11238 v_11240)
  v_11242 <- eval (notBool_ v_11241)
  v_11243 <- eval (extract v_11226 6 7)
  v_11244 <- eval (eq v_11243 (bv_nat 1 1))
  v_11245 <- eval (eq v_11242 v_11244)
  v_11246 <- eval (notBool_ v_11245)
  v_11247 <- eval (extract v_11226 5 6)
  v_11248 <- eval (eq v_11247 (bv_nat 1 1))
  v_11249 <- eval (eq v_11246 v_11248)
  v_11250 <- eval (notBool_ v_11249)
  v_11251 <- eval (eq v_11232 (bv_nat 1 1))
  v_11252 <- eval (eq v_11250 v_11251)
  v_11253 <- eval (notBool_ v_11252)
  v_11254 <- eval (extract v_11226 3 4)
  v_11255 <- eval (eq v_11254 (bv_nat 1 1))
  v_11256 <- eval (eq v_11253 v_11255)
  v_11257 <- eval (notBool_ v_11256)
  v_11258 <- eval (extract v_11226 2 3)
  v_11259 <- eval (eq v_11258 (bv_nat 1 1))
  v_11260 <- eval (eq v_11257 v_11259)
  v_11261 <- eval (notBool_ v_11260)
  v_11262 <- eval (eq v_11228 (bv_nat 1 1))
  v_11263 <- eval (eq v_11261 v_11262)
  v_11264 <- eval (notBool_ v_11263)
  v_11265 <- eval (notBool_ v_11264)
  v_11266 <- eval (mux v_11265 (bv_nat 1 1) (bv_nat 1 0))
  v_11267 <- eval (extract v_11222 0 1)
  v_11268 <- eval (eq v_11267 (bv_nat 1 1))
  v_11269 <- eval (extract v_11224 0 1)
  v_11270 <- eval (eq v_11269 (bv_nat 1 1))
  v_11271 <- eval (eq v_11268 v_11270)
  v_11272 <- eval (eq v_11268 v_11262)
  v_11273 <- eval (notBool_ v_11272)
  v_11274 <- eval (bit_and v_11271 v_11273)
  v_11275 <- eval (mux v_11274 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2518 : Rh) v_11234
  setRegister of v_11275
  setRegister pf v_11266
  setRegister zf v_11236
  setRegister af v_11233
  setRegister sf v_11228
  setRegister cf v_11227
==========================================
addl_X86-SYNTAX (v_2557 : Mem) (v_2558 : R32)
  v_11288 <- evaluateAddress (v_2557 : Mem)
  v_11289 <- load v_11288 4
  v_11290 <- eval (concat (bv_nat 1 0) v_11289)
  v_11291 <- getRegister (v_2558 : R32)
  v_11292 <- eval (concat (bv_nat 1 0) v_11291)
  v_11293 <- eval (add v_11290 v_11292)
  v_11294 <- eval (extract v_11293 0 1)
  v_11295 <- eval (extract v_11293 1 2)
  v_11296 <- eval (extract v_11289 27 28)
  v_11297 <- eval (extract v_11291 27 28)
  v_11298 <- eval (bv_xor v_11296 v_11297)
  v_11299 <- eval (extract v_11293 28 29)
  v_11300 <- eval (bv_xor v_11298 v_11299)
  v_11301 <- eval (extract v_11293 1 33)
  v_11302 <- eval (eq v_11301 (bv_nat 32 0))
  v_11303 <- eval (mux v_11302 (bv_nat 1 1) (bv_nat 1 0))
  v_11304 <- eval (extract v_11293 32 33)
  v_11305 <- eval (eq v_11304 (bv_nat 1 1))
  v_11306 <- eval (extract v_11293 31 32)
  v_11307 <- eval (eq v_11306 (bv_nat 1 1))
  v_11308 <- eval (eq v_11305 v_11307)
  v_11309 <- eval (notBool_ v_11308)
  v_11310 <- eval (extract v_11293 30 31)
  v_11311 <- eval (eq v_11310 (bv_nat 1 1))
  v_11312 <- eval (eq v_11309 v_11311)
  v_11313 <- eval (notBool_ v_11312)
  v_11314 <- eval (extract v_11293 29 30)
  v_11315 <- eval (eq v_11314 (bv_nat 1 1))
  v_11316 <- eval (eq v_11313 v_11315)
  v_11317 <- eval (notBool_ v_11316)
  v_11318 <- eval (eq v_11299 (bv_nat 1 1))
  v_11319 <- eval (eq v_11317 v_11318)
  v_11320 <- eval (notBool_ v_11319)
  v_11321 <- eval (extract v_11293 27 28)
  v_11322 <- eval (eq v_11321 (bv_nat 1 1))
  v_11323 <- eval (eq v_11320 v_11322)
  v_11324 <- eval (notBool_ v_11323)
  v_11325 <- eval (extract v_11293 26 27)
  v_11326 <- eval (eq v_11325 (bv_nat 1 1))
  v_11327 <- eval (eq v_11324 v_11326)
  v_11328 <- eval (notBool_ v_11327)
  v_11329 <- eval (extract v_11293 25 26)
  v_11330 <- eval (eq v_11329 (bv_nat 1 1))
  v_11331 <- eval (eq v_11328 v_11330)
  v_11332 <- eval (notBool_ v_11331)
  v_11333 <- eval (notBool_ v_11332)
  v_11334 <- eval (mux v_11333 (bv_nat 1 1) (bv_nat 1 0))
  v_11335 <- eval (extract v_11289 0 1)
  v_11336 <- eval (eq v_11335 (bv_nat 1 1))
  v_11337 <- eval (extract v_11291 0 1)
  v_11338 <- eval (eq v_11337 (bv_nat 1 1))
  v_11339 <- eval (eq v_11336 v_11338)
  v_11340 <- eval (eq v_11295 (bv_nat 1 1))
  v_11341 <- eval (eq v_11336 v_11340)
  v_11342 <- eval (notBool_ v_11341)
  v_11343 <- eval (bit_and v_11339 v_11342)
  v_11344 <- eval (mux v_11343 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2558 : R32) v_11301
  setRegister of v_11344
  setRegister pf v_11334
  setRegister zf v_11303
  setRegister af v_11300
  setRegister sf v_11295
  setRegister cf v_11294
==========================================
addpd_X86-SYNTAX (v_2566 : Mem) (v_2567 : Xmm)
  v_11352 <- getRegister (v_2567 : Xmm)
  v_11353 <- eval (extract v_11352 0 64)
  v_11354 <- eval (MInt2Float v_11353 53 11)
  v_11355 <- evaluateAddress (v_2566 : Mem)
  v_11356 <- load v_11355 16
  v_11357 <- eval (extract v_11356 0 64)
  v_11358 <- eval (MInt2Float v_11357 53 11)
  v_11359 <- eval (_+Float__FLOAT v_11354 v_11358)
  v_11360 <- eval (Float2MInt v_11359 64)
  v_11361 <- eval (extract v_11352 64 128)
  v_11362 <- eval (MInt2Float v_11361 53 11)
  v_11363 <- eval (extract v_11356 64 128)
  v_11364 <- eval (MInt2Float v_11363 53 11)
  v_11365 <- eval (_+Float__FLOAT v_11362 v_11364)
  v_11366 <- eval (Float2MInt v_11365 64)
  v_11367 <- eval (concat v_11360 v_11366)
  setRegister (v_2567 : Xmm) v_11367
==========================================
addps_X86-SYNTAX (v_2575 : Mem) (v_2576 : Xmm)
  v_11369 <- getRegister (v_2576 : Xmm)
  v_11370 <- eval (extract v_11369 0 32)
  v_11371 <- eval (MInt2Float v_11370 24 8)
  v_11372 <- evaluateAddress (v_2575 : Mem)
  v_11373 <- load v_11372 16
  v_11374 <- eval (extract v_11373 0 32)
  v_11375 <- eval (MInt2Float v_11374 24 8)
  v_11376 <- eval (_+Float__FLOAT v_11371 v_11375)
  v_11377 <- eval (Float2MInt v_11376 32)
  v_11378 <- eval (extract v_11369 32 64)
  v_11379 <- eval (MInt2Float v_11378 24 8)
  v_11380 <- eval (extract v_11373 32 64)
  v_11381 <- eval (MInt2Float v_11380 24 8)
  v_11382 <- eval (_+Float__FLOAT v_11379 v_11381)
  v_11383 <- eval (Float2MInt v_11382 32)
  v_11384 <- eval (extract v_11369 64 96)
  v_11385 <- eval (MInt2Float v_11384 24 8)
  v_11386 <- eval (extract v_11373 64 96)
  v_11387 <- eval (MInt2Float v_11386 24 8)
  v_11388 <- eval (_+Float__FLOAT v_11385 v_11387)
  v_11389 <- eval (Float2MInt v_11388 32)
  v_11390 <- eval (extract v_11369 96 128)
  v_11391 <- eval (MInt2Float v_11390 24 8)
  v_11392 <- eval (extract v_11373 96 128)
  v_11393 <- eval (MInt2Float v_11392 24 8)
  v_11394 <- eval (_+Float__FLOAT v_11391 v_11393)
  v_11395 <- eval (Float2MInt v_11394 32)
  v_11396 <- eval (concat v_11389 v_11395)
  v_11397 <- eval (concat v_11383 v_11396)
  v_11398 <- eval (concat v_11377 v_11397)
  setRegister (v_2576 : Xmm) v_11398
==========================================
addq_X86-SYNTAX (v_2606 : Mem) (v_2607 : R64)
  v_11405 <- evaluateAddress (v_2606 : Mem)
  v_11406 <- load v_11405 8
  v_11407 <- eval (concat (bv_nat 1 0) v_11406)
  v_11408 <- getRegister (v_2607 : R64)
  v_11409 <- eval (concat (bv_nat 1 0) v_11408)
  v_11410 <- eval (add v_11407 v_11409)
  v_11411 <- eval (extract v_11410 0 1)
  v_11412 <- eval (extract v_11410 1 2)
  v_11413 <- eval (extract v_11410 1 65)
  v_11414 <- eval (eq v_11413 (bv_nat 64 0))
  v_11415 <- eval (mux v_11414 (bv_nat 1 1) (bv_nat 1 0))
  v_11416 <- eval (extract v_11406 59 60)
  v_11417 <- eval (extract v_11408 59 60)
  v_11418 <- eval (bv_xor v_11416 v_11417)
  v_11419 <- eval (extract v_11410 60 61)
  v_11420 <- eval (bv_xor v_11418 v_11419)
  v_11421 <- eval (extract v_11410 64 65)
  v_11422 <- eval (eq v_11421 (bv_nat 1 1))
  v_11423 <- eval (extract v_11410 63 64)
  v_11424 <- eval (eq v_11423 (bv_nat 1 1))
  v_11425 <- eval (eq v_11422 v_11424)
  v_11426 <- eval (notBool_ v_11425)
  v_11427 <- eval (extract v_11410 62 63)
  v_11428 <- eval (eq v_11427 (bv_nat 1 1))
  v_11429 <- eval (eq v_11426 v_11428)
  v_11430 <- eval (notBool_ v_11429)
  v_11431 <- eval (extract v_11410 61 62)
  v_11432 <- eval (eq v_11431 (bv_nat 1 1))
  v_11433 <- eval (eq v_11430 v_11432)
  v_11434 <- eval (notBool_ v_11433)
  v_11435 <- eval (eq v_11419 (bv_nat 1 1))
  v_11436 <- eval (eq v_11434 v_11435)
  v_11437 <- eval (notBool_ v_11436)
  v_11438 <- eval (extract v_11410 59 60)
  v_11439 <- eval (eq v_11438 (bv_nat 1 1))
  v_11440 <- eval (eq v_11437 v_11439)
  v_11441 <- eval (notBool_ v_11440)
  v_11442 <- eval (extract v_11410 58 59)
  v_11443 <- eval (eq v_11442 (bv_nat 1 1))
  v_11444 <- eval (eq v_11441 v_11443)
  v_11445 <- eval (notBool_ v_11444)
  v_11446 <- eval (extract v_11410 57 58)
  v_11447 <- eval (eq v_11446 (bv_nat 1 1))
  v_11448 <- eval (eq v_11445 v_11447)
  v_11449 <- eval (notBool_ v_11448)
  v_11450 <- eval (notBool_ v_11449)
  v_11451 <- eval (mux v_11450 (bv_nat 1 1) (bv_nat 1 0))
  v_11452 <- eval (extract v_11406 0 1)
  v_11453 <- eval (eq v_11452 (bv_nat 1 1))
  v_11454 <- eval (extract v_11408 0 1)
  v_11455 <- eval (eq v_11454 (bv_nat 1 1))
  v_11456 <- eval (eq v_11453 v_11455)
  v_11457 <- eval (eq v_11412 (bv_nat 1 1))
  v_11458 <- eval (eq v_11453 v_11457)
  v_11459 <- eval (notBool_ v_11458)
  v_11460 <- eval (bit_and v_11456 v_11459)
  v_11461 <- eval (mux v_11460 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2607 : R64) v_11413
  setRegister of v_11461
  setRegister pf v_11451
  setRegister af v_11420
  setRegister zf v_11415
  setRegister sf v_11412
  setRegister cf v_11411
==========================================
addsd_X86-SYNTAX (v_2619 : Mem) (v_2620 : Xmm)
  v_11469 <- getRegister (v_2620 : Xmm)
  v_11470 <- eval (extract v_11469 0 64)
  v_11471 <- eval (extract v_11469 64 128)
  v_11472 <- eval (MInt2Float v_11471 53 11)
  v_11473 <- evaluateAddress (v_2619 : Mem)
  v_11474 <- load v_11473 8
  v_11475 <- eval (MInt2Float v_11474 53 11)
  v_11476 <- eval (_+Float__FLOAT v_11472 v_11475)
  v_11477 <- eval (Float2MInt v_11476 64)
  v_11478 <- eval (concat v_11470 v_11477)
  setRegister (v_2620 : Xmm) v_11478
==========================================
addss_X86-SYNTAX (v_2628 : Mem) (v_2629 : Xmm)
  v_11480 <- getRegister (v_2629 : Xmm)
  v_11481 <- eval (extract v_11480 0 96)
  v_11482 <- eval (extract v_11480 96 128)
  v_11483 <- eval (MInt2Float v_11482 24 8)
  v_11484 <- evaluateAddress (v_2628 : Mem)
  v_11485 <- load v_11484 4
  v_11486 <- eval (MInt2Float v_11485 24 8)
  v_11487 <- eval (_+Float__FLOAT v_11483 v_11486)
  v_11488 <- eval (Float2MInt v_11487 32)
  v_11489 <- eval (concat v_11481 v_11488)
  setRegister (v_2629 : Xmm) v_11489
==========================================
addsubpd_X86-SYNTAX (v_2637 : Mem) (v_2638 : Xmm)
  v_11491 <- getRegister (v_2638 : Xmm)
  v_11492 <- eval (extract v_11491 0 64)
  v_11493 <- eval (MInt2Float v_11492 53 11)
  v_11494 <- evaluateAddress (v_2637 : Mem)
  v_11495 <- load v_11494 16
  v_11496 <- eval (extract v_11495 0 64)
  v_11497 <- eval (MInt2Float v_11496 53 11)
  v_11498 <- eval (_+Float__FLOAT v_11493 v_11497)
  v_11499 <- eval (Float2MInt v_11498 64)
  v_11500 <- eval (extract v_11491 64 128)
  v_11501 <- eval (MInt2Float v_11500 53 11)
  v_11502 <- eval (extract v_11495 64 128)
  v_11503 <- eval (MInt2Float v_11502 53 11)
  v_11504 <- eval (_-Float__FLOAT v_11501 v_11503)
  v_11505 <- eval (Float2MInt v_11504 64)
  v_11506 <- eval (concat v_11499 v_11505)
  setRegister (v_2638 : Xmm) v_11506
==========================================
addsubps_X86-SYNTAX (v_2646 : Mem) (v_2647 : Xmm)
  v_11508 <- getRegister (v_2647 : Xmm)
  v_11509 <- eval (extract v_11508 0 32)
  v_11510 <- eval (MInt2Float v_11509 24 8)
  v_11511 <- evaluateAddress (v_2646 : Mem)
  v_11512 <- load v_11511 16
  v_11513 <- eval (extract v_11512 0 32)
  v_11514 <- eval (MInt2Float v_11513 24 8)
  v_11515 <- eval (_+Float__FLOAT v_11510 v_11514)
  v_11516 <- eval (Float2MInt v_11515 32)
  v_11517 <- eval (extract v_11508 32 64)
  v_11518 <- eval (MInt2Float v_11517 24 8)
  v_11519 <- eval (extract v_11512 32 64)
  v_11520 <- eval (MInt2Float v_11519 24 8)
  v_11521 <- eval (_-Float__FLOAT v_11518 v_11520)
  v_11522 <- eval (Float2MInt v_11521 32)
  v_11523 <- eval (concat v_11516 v_11522)
  v_11524 <- eval (extract v_11508 64 96)
  v_11525 <- eval (MInt2Float v_11524 24 8)
  v_11526 <- eval (extract v_11512 64 96)
  v_11527 <- eval (MInt2Float v_11526 24 8)
  v_11528 <- eval (_+Float__FLOAT v_11525 v_11527)
  v_11529 <- eval (Float2MInt v_11528 32)
  v_11530 <- eval (extract v_11508 96 128)
  v_11531 <- eval (MInt2Float v_11530 24 8)
  v_11532 <- eval (extract v_11512 96 128)
  v_11533 <- eval (MInt2Float v_11532 24 8)
  v_11534 <- eval (_-Float__FLOAT v_11531 v_11533)
  v_11535 <- eval (Float2MInt v_11534 32)
  v_11536 <- eval (concat v_11529 v_11535)
  v_11537 <- eval (concat v_11523 v_11536)
  setRegister (v_2647 : Xmm) v_11537
==========================================
addw_X86-SYNTAX (v_2681 : Mem) (v_2682 : R16)
  v_11544 <- evaluateAddress (v_2681 : Mem)
  v_11545 <- load v_11544 2
  v_11546 <- eval (concat (bv_nat 1 0) v_11545)
  v_11547 <- getRegister (v_2682 : R16)
  v_11548 <- eval (concat (bv_nat 1 0) v_11547)
  v_11549 <- eval (add v_11546 v_11548)
  v_11550 <- eval (extract v_11549 0 1)
  v_11551 <- eval (extract v_11549 1 2)
  v_11552 <- eval (extract v_11545 11 12)
  v_11553 <- eval (extract v_11547 11 12)
  v_11554 <- eval (bv_xor v_11552 v_11553)
  v_11555 <- eval (extract v_11549 12 13)
  v_11556 <- eval (bv_xor v_11554 v_11555)
  v_11557 <- eval (extract v_11549 1 17)
  v_11558 <- eval (eq v_11557 (bv_nat 16 0))
  v_11559 <- eval (mux v_11558 (bv_nat 1 1) (bv_nat 1 0))
  v_11560 <- eval (extract v_11549 16 17)
  v_11561 <- eval (eq v_11560 (bv_nat 1 1))
  v_11562 <- eval (extract v_11549 15 16)
  v_11563 <- eval (eq v_11562 (bv_nat 1 1))
  v_11564 <- eval (eq v_11561 v_11563)
  v_11565 <- eval (notBool_ v_11564)
  v_11566 <- eval (extract v_11549 14 15)
  v_11567 <- eval (eq v_11566 (bv_nat 1 1))
  v_11568 <- eval (eq v_11565 v_11567)
  v_11569 <- eval (notBool_ v_11568)
  v_11570 <- eval (extract v_11549 13 14)
  v_11571 <- eval (eq v_11570 (bv_nat 1 1))
  v_11572 <- eval (eq v_11569 v_11571)
  v_11573 <- eval (notBool_ v_11572)
  v_11574 <- eval (eq v_11555 (bv_nat 1 1))
  v_11575 <- eval (eq v_11573 v_11574)
  v_11576 <- eval (notBool_ v_11575)
  v_11577 <- eval (extract v_11549 11 12)
  v_11578 <- eval (eq v_11577 (bv_nat 1 1))
  v_11579 <- eval (eq v_11576 v_11578)
  v_11580 <- eval (notBool_ v_11579)
  v_11581 <- eval (extract v_11549 10 11)
  v_11582 <- eval (eq v_11581 (bv_nat 1 1))
  v_11583 <- eval (eq v_11580 v_11582)
  v_11584 <- eval (notBool_ v_11583)
  v_11585 <- eval (extract v_11549 9 10)
  v_11586 <- eval (eq v_11585 (bv_nat 1 1))
  v_11587 <- eval (eq v_11584 v_11586)
  v_11588 <- eval (notBool_ v_11587)
  v_11589 <- eval (notBool_ v_11588)
  v_11590 <- eval (mux v_11589 (bv_nat 1 1) (bv_nat 1 0))
  v_11591 <- eval (extract v_11545 0 1)
  v_11592 <- eval (eq v_11591 (bv_nat 1 1))
  v_11593 <- eval (extract v_11547 0 1)
  v_11594 <- eval (eq v_11593 (bv_nat 1 1))
  v_11595 <- eval (eq v_11592 v_11594)
  v_11596 <- eval (eq v_11551 (bv_nat 1 1))
  v_11597 <- eval (eq v_11592 v_11596)
  v_11598 <- eval (notBool_ v_11597)
  v_11599 <- eval (bit_and v_11595 v_11598)
  v_11600 <- eval (mux v_11599 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2682 : R16) v_11557
  setRegister of v_11600
  setRegister pf v_11590
  setRegister zf v_11559
  setRegister af v_11556
  setRegister sf v_11551
  setRegister cf v_11550
==========================================
andb_X86-SYNTAX (v_2711 : Mem) (v_2712 : R8)
  v_11611 <- getRegister (v_2712 : R8)
  v_11612 <- eval (extract v_11611 0 1)
  v_11613 <- evaluateAddress (v_2711 : Mem)
  v_11614 <- load v_11613 1
  v_11615 <- eval (extract v_11614 0 1)
  v_11616 <- eval (bv_and v_11612 v_11615)
  v_11617 <- eval (bv_and v_11611 v_11614)
  v_11618 <- eval (eq v_11617 (bv_nat 8 0))
  v_11619 <- eval (mux v_11618 (bv_nat 1 1) (bv_nat 1 0))
  v_11620 <- eval (extract v_11611 7 8)
  v_11621 <- eval (extract v_11614 7 8)
  v_11622 <- eval (bv_and v_11620 v_11621)
  v_11623 <- eval (eq v_11622 (bv_nat 1 1))
  v_11624 <- eval (extract v_11611 6 7)
  v_11625 <- eval (extract v_11614 6 7)
  v_11626 <- eval (bv_and v_11624 v_11625)
  v_11627 <- eval (eq v_11626 (bv_nat 1 1))
  v_11628 <- eval (eq v_11623 v_11627)
  v_11629 <- eval (notBool_ v_11628)
  v_11630 <- eval (extract v_11611 5 6)
  v_11631 <- eval (extract v_11614 5 6)
  v_11632 <- eval (bv_and v_11630 v_11631)
  v_11633 <- eval (eq v_11632 (bv_nat 1 1))
  v_11634 <- eval (eq v_11629 v_11633)
  v_11635 <- eval (notBool_ v_11634)
  v_11636 <- eval (extract v_11611 4 5)
  v_11637 <- eval (extract v_11614 4 5)
  v_11638 <- eval (bv_and v_11636 v_11637)
  v_11639 <- eval (eq v_11638 (bv_nat 1 1))
  v_11640 <- eval (eq v_11635 v_11639)
  v_11641 <- eval (notBool_ v_11640)
  v_11642 <- eval (extract v_11611 3 4)
  v_11643 <- eval (extract v_11614 3 4)
  v_11644 <- eval (bv_and v_11642 v_11643)
  v_11645 <- eval (eq v_11644 (bv_nat 1 1))
  v_11646 <- eval (eq v_11641 v_11645)
  v_11647 <- eval (notBool_ v_11646)
  v_11648 <- eval (extract v_11611 2 3)
  v_11649 <- eval (extract v_11614 2 3)
  v_11650 <- eval (bv_and v_11648 v_11649)
  v_11651 <- eval (eq v_11650 (bv_nat 1 1))
  v_11652 <- eval (eq v_11647 v_11651)
  v_11653 <- eval (notBool_ v_11652)
  v_11654 <- eval (extract v_11611 1 2)
  v_11655 <- eval (extract v_11614 1 2)
  v_11656 <- eval (bv_and v_11654 v_11655)
  v_11657 <- eval (eq v_11656 (bv_nat 1 1))
  v_11658 <- eval (eq v_11653 v_11657)
  v_11659 <- eval (notBool_ v_11658)
  v_11660 <- eval (eq v_11616 (bv_nat 1 1))
  v_11661 <- eval (eq v_11659 v_11660)
  v_11662 <- eval (notBool_ v_11661)
  v_11663 <- eval (notBool_ v_11662)
  v_11664 <- eval (mux v_11663 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2712 : R8) v_11617
  setRegister of (bv_nat 1 0)
  setRegister pf v_11664
  setRegister zf v_11619
  setRegister af undef
  setRegister sf v_11616
  setRegister cf (bv_nat 1 0)
==========================================
andb_X86-SYNTAX (v_2730 : Mem) (v_2731 : Rh)
  v_11672 <- getRegister (v_2731 : Rh)
  v_11673 <- eval (extract v_11672 0 1)
  v_11674 <- evaluateAddress (v_2730 : Mem)
  v_11675 <- load v_11674 1
  v_11676 <- eval (extract v_11675 0 1)
  v_11677 <- eval (bv_and v_11673 v_11676)
  v_11678 <- eval (bv_and v_11672 v_11675)
  v_11679 <- eval (eq v_11678 (bv_nat 8 0))
  v_11680 <- eval (mux v_11679 (bv_nat 1 1) (bv_nat 1 0))
  v_11681 <- eval (extract v_11672 7 8)
  v_11682 <- eval (extract v_11675 7 8)
  v_11683 <- eval (bv_and v_11681 v_11682)
  v_11684 <- eval (eq v_11683 (bv_nat 1 1))
  v_11685 <- eval (extract v_11672 6 7)
  v_11686 <- eval (extract v_11675 6 7)
  v_11687 <- eval (bv_and v_11685 v_11686)
  v_11688 <- eval (eq v_11687 (bv_nat 1 1))
  v_11689 <- eval (eq v_11684 v_11688)
  v_11690 <- eval (notBool_ v_11689)
  v_11691 <- eval (extract v_11672 5 6)
  v_11692 <- eval (extract v_11675 5 6)
  v_11693 <- eval (bv_and v_11691 v_11692)
  v_11694 <- eval (eq v_11693 (bv_nat 1 1))
  v_11695 <- eval (eq v_11690 v_11694)
  v_11696 <- eval (notBool_ v_11695)
  v_11697 <- eval (extract v_11672 4 5)
  v_11698 <- eval (extract v_11675 4 5)
  v_11699 <- eval (bv_and v_11697 v_11698)
  v_11700 <- eval (eq v_11699 (bv_nat 1 1))
  v_11701 <- eval (eq v_11696 v_11700)
  v_11702 <- eval (notBool_ v_11701)
  v_11703 <- eval (extract v_11672 3 4)
  v_11704 <- eval (extract v_11675 3 4)
  v_11705 <- eval (bv_and v_11703 v_11704)
  v_11706 <- eval (eq v_11705 (bv_nat 1 1))
  v_11707 <- eval (eq v_11702 v_11706)
  v_11708 <- eval (notBool_ v_11707)
  v_11709 <- eval (extract v_11672 2 3)
  v_11710 <- eval (extract v_11675 2 3)
  v_11711 <- eval (bv_and v_11709 v_11710)
  v_11712 <- eval (eq v_11711 (bv_nat 1 1))
  v_11713 <- eval (eq v_11708 v_11712)
  v_11714 <- eval (notBool_ v_11713)
  v_11715 <- eval (extract v_11672 1 2)
  v_11716 <- eval (extract v_11675 1 2)
  v_11717 <- eval (bv_and v_11715 v_11716)
  v_11718 <- eval (eq v_11717 (bv_nat 1 1))
  v_11719 <- eval (eq v_11714 v_11718)
  v_11720 <- eval (notBool_ v_11719)
  v_11721 <- eval (eq v_11677 (bv_nat 1 1))
  v_11722 <- eval (eq v_11720 v_11721)
  v_11723 <- eval (notBool_ v_11722)
  v_11724 <- eval (notBool_ v_11723)
  v_11725 <- eval (mux v_11724 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2731 : Rh) v_11678
  setRegister of (bv_nat 1 0)
  setRegister pf v_11725
  setRegister zf v_11680
  setRegister af undef
  setRegister sf v_11677
  setRegister cf (bv_nat 1 0)
==========================================
andl_X86-SYNTAX (v_2770 : Mem) (v_2771 : R32)
  v_11738 <- getRegister (v_2771 : R32)
  v_11739 <- eval (extract v_11738 0 1)
  v_11740 <- evaluateAddress (v_2770 : Mem)
  v_11741 <- load v_11740 4
  v_11742 <- eval (extract v_11741 0 1)
  v_11743 <- eval (bv_and v_11739 v_11742)
  v_11744 <- eval (bv_and v_11738 v_11741)
  v_11745 <- eval (eq v_11744 (bv_nat 32 0))
  v_11746 <- eval (mux v_11745 (bv_nat 1 1) (bv_nat 1 0))
  v_11747 <- eval (extract v_11738 31 32)
  v_11748 <- eval (extract v_11741 31 32)
  v_11749 <- eval (bv_and v_11747 v_11748)
  v_11750 <- eval (eq v_11749 (bv_nat 1 1))
  v_11751 <- eval (extract v_11738 30 31)
  v_11752 <- eval (extract v_11741 30 31)
  v_11753 <- eval (bv_and v_11751 v_11752)
  v_11754 <- eval (eq v_11753 (bv_nat 1 1))
  v_11755 <- eval (eq v_11750 v_11754)
  v_11756 <- eval (notBool_ v_11755)
  v_11757 <- eval (extract v_11738 29 30)
  v_11758 <- eval (extract v_11741 29 30)
  v_11759 <- eval (bv_and v_11757 v_11758)
  v_11760 <- eval (eq v_11759 (bv_nat 1 1))
  v_11761 <- eval (eq v_11756 v_11760)
  v_11762 <- eval (notBool_ v_11761)
  v_11763 <- eval (extract v_11738 28 29)
  v_11764 <- eval (extract v_11741 28 29)
  v_11765 <- eval (bv_and v_11763 v_11764)
  v_11766 <- eval (eq v_11765 (bv_nat 1 1))
  v_11767 <- eval (eq v_11762 v_11766)
  v_11768 <- eval (notBool_ v_11767)
  v_11769 <- eval (extract v_11738 27 28)
  v_11770 <- eval (extract v_11741 27 28)
  v_11771 <- eval (bv_and v_11769 v_11770)
  v_11772 <- eval (eq v_11771 (bv_nat 1 1))
  v_11773 <- eval (eq v_11768 v_11772)
  v_11774 <- eval (notBool_ v_11773)
  v_11775 <- eval (extract v_11738 26 27)
  v_11776 <- eval (extract v_11741 26 27)
  v_11777 <- eval (bv_and v_11775 v_11776)
  v_11778 <- eval (eq v_11777 (bv_nat 1 1))
  v_11779 <- eval (eq v_11774 v_11778)
  v_11780 <- eval (notBool_ v_11779)
  v_11781 <- eval (extract v_11738 25 26)
  v_11782 <- eval (extract v_11741 25 26)
  v_11783 <- eval (bv_and v_11781 v_11782)
  v_11784 <- eval (eq v_11783 (bv_nat 1 1))
  v_11785 <- eval (eq v_11780 v_11784)
  v_11786 <- eval (notBool_ v_11785)
  v_11787 <- eval (extract v_11738 24 25)
  v_11788 <- eval (extract v_11741 24 25)
  v_11789 <- eval (bv_and v_11787 v_11788)
  v_11790 <- eval (eq v_11789 (bv_nat 1 1))
  v_11791 <- eval (eq v_11786 v_11790)
  v_11792 <- eval (notBool_ v_11791)
  v_11793 <- eval (notBool_ v_11792)
  v_11794 <- eval (mux v_11793 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2771 : R32) v_11744
  setRegister of (bv_nat 1 0)
  setRegister pf v_11794
  setRegister zf v_11746
  setRegister af undef
  setRegister sf v_11743
  setRegister cf (bv_nat 1 0)
==========================================
andnl_X86-SYNTAX (v_2779 : Mem) (v_2780 : R32) (v_2781 : R32)
  v_11802 <- getRegister (v_2780 : R32)
  v_11803 <- eval (extract v_11802 0 1)
  v_11804 <- eval (bitwidthMInt v_11803)
  v_11805 <- eval (mi v_11804 -1)
  v_11806 <- eval (bv_xor v_11803 v_11805)
  v_11807 <- evaluateAddress (v_2779 : Mem)
  v_11808 <- load v_11807 4
  v_11809 <- eval (extract v_11808 0 1)
  v_11810 <- eval (bv_and v_11806 v_11809)
  v_11811 <- eval (bitwidthMInt v_11802)
  v_11812 <- eval (mi v_11811 -1)
  v_11813 <- eval (bv_xor v_11802 v_11812)
  v_11814 <- eval (bv_and v_11813 v_11808)
  v_11815 <- eval (eq v_11814 (bv_nat 32 0))
  v_11816 <- eval (mux v_11815 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2781 : R32) v_11814
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister zf v_11816
  setRegister af undef
  setRegister sf v_11810
  setRegister cf (bv_nat 1 0)
==========================================
andnpd_X86-SYNTAX (v_2790 : Mem) (v_2791 : Xmm)
  v_11824 <- getRegister (v_2791 : Xmm)
  v_11825 <- eval (bitwidthMInt v_11824)
  v_11826 <- eval (mi v_11825 -1)
  v_11827 <- eval (bv_xor v_11824 v_11826)
  v_11828 <- evaluateAddress (v_2790 : Mem)
  v_11829 <- load v_11828 16
  v_11830 <- eval (bv_and v_11827 v_11829)
  setRegister (v_2791 : Xmm) v_11830
==========================================
andnps_X86-SYNTAX (v_2799 : Mem) (v_2800 : Xmm)
  v_11832 <- getRegister (v_2800 : Xmm)
  v_11833 <- eval (bitwidthMInt v_11832)
  v_11834 <- eval (mi v_11833 -1)
  v_11835 <- eval (bv_xor v_11832 v_11834)
  v_11836 <- evaluateAddress (v_2799 : Mem)
  v_11837 <- load v_11836 16
  v_11838 <- eval (bv_and v_11835 v_11837)
  setRegister (v_2800 : Xmm) v_11838
==========================================
andnq_X86-SYNTAX (v_2808 : Mem) (v_2809 : R64) (v_2810 : R64)
  v_11840 <- getRegister (v_2809 : R64)
  v_11841 <- eval (extract v_11840 0 1)
  v_11842 <- eval (bitwidthMInt v_11841)
  v_11843 <- eval (mi v_11842 -1)
  v_11844 <- eval (bv_xor v_11841 v_11843)
  v_11845 <- evaluateAddress (v_2808 : Mem)
  v_11846 <- load v_11845 8
  v_11847 <- eval (extract v_11846 0 1)
  v_11848 <- eval (bv_and v_11844 v_11847)
  v_11849 <- eval (bitwidthMInt v_11840)
  v_11850 <- eval (mi v_11849 -1)
  v_11851 <- eval (bv_xor v_11840 v_11850)
  v_11852 <- eval (bv_and v_11851 v_11846)
  v_11853 <- eval (eq v_11852 (bv_nat 64 0))
  v_11854 <- eval (mux v_11853 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2810 : R64) v_11852
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister af undef
  setRegister zf v_11854
  setRegister sf v_11848
  setRegister cf (bv_nat 1 0)
==========================================
andpd_X86-SYNTAX (v_2819 : Mem) (v_2820 : Xmm)
  v_11862 <- getRegister (v_2820 : Xmm)
  v_11863 <- evaluateAddress (v_2819 : Mem)
  v_11864 <- load v_11863 16
  v_11865 <- eval (bv_and v_11862 v_11864)
  setRegister (v_2820 : Xmm) v_11865
==========================================
andps_X86-SYNTAX (v_2828 : Mem) (v_2829 : Xmm)
  v_11867 <- getRegister (v_2829 : Xmm)
  v_11868 <- evaluateAddress (v_2828 : Mem)
  v_11869 <- load v_11868 16
  v_11870 <- eval (bv_and v_11867 v_11869)
  setRegister (v_2829 : Xmm) v_11870
==========================================
andq_X86-SYNTAX (v_2859 : Mem) (v_2860 : R64)
  v_11877 <- getRegister (v_2860 : R64)
  v_11878 <- eval (extract v_11877 0 1)
  v_11879 <- evaluateAddress (v_2859 : Mem)
  v_11880 <- load v_11879 8
  v_11881 <- eval (extract v_11880 0 1)
  v_11882 <- eval (bv_and v_11878 v_11881)
  v_11883 <- eval (bv_and v_11877 v_11880)
  v_11884 <- eval (eq v_11883 (bv_nat 64 0))
  v_11885 <- eval (mux v_11884 (bv_nat 1 1) (bv_nat 1 0))
  v_11886 <- eval (extract v_11877 63 64)
  v_11887 <- eval (extract v_11880 63 64)
  v_11888 <- eval (bv_and v_11886 v_11887)
  v_11889 <- eval (eq v_11888 (bv_nat 1 1))
  v_11890 <- eval (extract v_11877 62 63)
  v_11891 <- eval (extract v_11880 62 63)
  v_11892 <- eval (bv_and v_11890 v_11891)
  v_11893 <- eval (eq v_11892 (bv_nat 1 1))
  v_11894 <- eval (eq v_11889 v_11893)
  v_11895 <- eval (notBool_ v_11894)
  v_11896 <- eval (extract v_11877 61 62)
  v_11897 <- eval (extract v_11880 61 62)
  v_11898 <- eval (bv_and v_11896 v_11897)
  v_11899 <- eval (eq v_11898 (bv_nat 1 1))
  v_11900 <- eval (eq v_11895 v_11899)
  v_11901 <- eval (notBool_ v_11900)
  v_11902 <- eval (extract v_11877 60 61)
  v_11903 <- eval (extract v_11880 60 61)
  v_11904 <- eval (bv_and v_11902 v_11903)
  v_11905 <- eval (eq v_11904 (bv_nat 1 1))
  v_11906 <- eval (eq v_11901 v_11905)
  v_11907 <- eval (notBool_ v_11906)
  v_11908 <- eval (extract v_11877 59 60)
  v_11909 <- eval (extract v_11880 59 60)
  v_11910 <- eval (bv_and v_11908 v_11909)
  v_11911 <- eval (eq v_11910 (bv_nat 1 1))
  v_11912 <- eval (eq v_11907 v_11911)
  v_11913 <- eval (notBool_ v_11912)
  v_11914 <- eval (extract v_11877 58 59)
  v_11915 <- eval (extract v_11880 58 59)
  v_11916 <- eval (bv_and v_11914 v_11915)
  v_11917 <- eval (eq v_11916 (bv_nat 1 1))
  v_11918 <- eval (eq v_11913 v_11917)
  v_11919 <- eval (notBool_ v_11918)
  v_11920 <- eval (extract v_11877 57 58)
  v_11921 <- eval (extract v_11880 57 58)
  v_11922 <- eval (bv_and v_11920 v_11921)
  v_11923 <- eval (eq v_11922 (bv_nat 1 1))
  v_11924 <- eval (eq v_11919 v_11923)
  v_11925 <- eval (notBool_ v_11924)
  v_11926 <- eval (extract v_11877 56 57)
  v_11927 <- eval (extract v_11880 56 57)
  v_11928 <- eval (bv_and v_11926 v_11927)
  v_11929 <- eval (eq v_11928 (bv_nat 1 1))
  v_11930 <- eval (eq v_11925 v_11929)
  v_11931 <- eval (notBool_ v_11930)
  v_11932 <- eval (notBool_ v_11931)
  v_11933 <- eval (mux v_11932 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2860 : R64) v_11883
  setRegister of (bv_nat 1 0)
  setRegister pf v_11933
  setRegister zf v_11885
  setRegister af undef
  setRegister sf v_11882
  setRegister cf (bv_nat 1 0)
==========================================
andw_X86-SYNTAX (v_2898 : Mem) (v_2899 : R16)
  v_11946 <- getRegister (v_2899 : R16)
  v_11947 <- eval (extract v_11946 0 1)
  v_11948 <- evaluateAddress (v_2898 : Mem)
  v_11949 <- load v_11948 2
  v_11950 <- eval (extract v_11949 0 1)
  v_11951 <- eval (bv_and v_11947 v_11950)
  v_11952 <- eval (bv_and v_11946 v_11949)
  v_11953 <- eval (eq v_11952 (bv_nat 16 0))
  v_11954 <- eval (mux v_11953 (bv_nat 1 1) (bv_nat 1 0))
  v_11955 <- eval (extract v_11946 15 16)
  v_11956 <- eval (extract v_11949 15 16)
  v_11957 <- eval (bv_and v_11955 v_11956)
  v_11958 <- eval (eq v_11957 (bv_nat 1 1))
  v_11959 <- eval (extract v_11946 14 15)
  v_11960 <- eval (extract v_11949 14 15)
  v_11961 <- eval (bv_and v_11959 v_11960)
  v_11962 <- eval (eq v_11961 (bv_nat 1 1))
  v_11963 <- eval (eq v_11958 v_11962)
  v_11964 <- eval (notBool_ v_11963)
  v_11965 <- eval (extract v_11946 13 14)
  v_11966 <- eval (extract v_11949 13 14)
  v_11967 <- eval (bv_and v_11965 v_11966)
  v_11968 <- eval (eq v_11967 (bv_nat 1 1))
  v_11969 <- eval (eq v_11964 v_11968)
  v_11970 <- eval (notBool_ v_11969)
  v_11971 <- eval (extract v_11946 12 13)
  v_11972 <- eval (extract v_11949 12 13)
  v_11973 <- eval (bv_and v_11971 v_11972)
  v_11974 <- eval (eq v_11973 (bv_nat 1 1))
  v_11975 <- eval (eq v_11970 v_11974)
  v_11976 <- eval (notBool_ v_11975)
  v_11977 <- eval (extract v_11946 11 12)
  v_11978 <- eval (extract v_11949 11 12)
  v_11979 <- eval (bv_and v_11977 v_11978)
  v_11980 <- eval (eq v_11979 (bv_nat 1 1))
  v_11981 <- eval (eq v_11976 v_11980)
  v_11982 <- eval (notBool_ v_11981)
  v_11983 <- eval (extract v_11946 10 11)
  v_11984 <- eval (extract v_11949 10 11)
  v_11985 <- eval (bv_and v_11983 v_11984)
  v_11986 <- eval (eq v_11985 (bv_nat 1 1))
  v_11987 <- eval (eq v_11982 v_11986)
  v_11988 <- eval (notBool_ v_11987)
  v_11989 <- eval (extract v_11946 9 10)
  v_11990 <- eval (extract v_11949 9 10)
  v_11991 <- eval (bv_and v_11989 v_11990)
  v_11992 <- eval (eq v_11991 (bv_nat 1 1))
  v_11993 <- eval (eq v_11988 v_11992)
  v_11994 <- eval (notBool_ v_11993)
  v_11995 <- eval (extract v_11946 8 9)
  v_11996 <- eval (extract v_11949 8 9)
  v_11997 <- eval (bv_and v_11995 v_11996)
  v_11998 <- eval (eq v_11997 (bv_nat 1 1))
  v_11999 <- eval (eq v_11994 v_11998)
  v_12000 <- eval (notBool_ v_11999)
  v_12001 <- eval (notBool_ v_12000)
  v_12002 <- eval (mux v_12001 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2899 : R16) v_11952
  setRegister of (bv_nat 1 0)
  setRegister pf v_12002
  setRegister af undef
  setRegister zf v_11954
  setRegister sf v_11951
  setRegister cf (bv_nat 1 0)
==========================================
bextrl_X86-SYNTAX (v_2908 : R32) (v_2907 : Mem) (v_2909 : R32)
  v_12010 <- evaluateAddress (v_2907 : Mem)
  v_12011 <- load v_12010 4
  v_12012 <- eval (concat (bv_nat 480 0) v_12011)
  v_12013 <- getRegister (v_2908 : R32)
  v_12014 <- eval (extract v_12013 24 32)
  v_12015 <- eval (concat (bv_nat 504 0) v_12014)
  v_12016 <- eval (uvalueMInt v_12015)
  v_12017 <- eval (lshr v_12012 v_12016)
  v_12018 <- eval (extract v_12017 480 512)
  v_12019 <- eval (extract v_12013 16 24)
  v_12020 <- eval (concat (bv_nat 504 0) v_12019)
  v_12021 <- eval (uvalueMInt v_12020)
  v_12022 <- eval (lshr (bv_nat 512 18446744073709551615) v_12021)
  v_12023 <- eval (shl v_12022 v_12021)
  v_12024 <- eval (bitwidthMInt v_12022)
  v_12025 <- eval (extract v_12023 0 v_12024)
  v_12026 <- eval (extract v_12025 480 512)
  v_12027 <- eval (bitwidthMInt v_12026)
  v_12028 <- eval (mi v_12027 -1)
  v_12029 <- eval (bv_xor v_12026 v_12028)
  v_12030 <- eval (bv_and v_12018 v_12029)
  v_12031 <- eval (eq v_12030 (bv_nat 32 0))
  v_12032 <- eval (mux v_12031 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2909 : R32) v_12030
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister zf v_12032
  setRegister af undef
  setRegister sf undef
  setRegister cf (bv_nat 1 0)
==========================================
bextrq_X86-SYNTAX (v_2919 : R64) (v_2918 : Mem) (v_2920 : R64)
  v_12040 <- evaluateAddress (v_2918 : Mem)
  v_12041 <- load v_12040 8
  v_12042 <- eval (concat (bv_nat 448 0) v_12041)
  v_12043 <- getRegister (v_2919 : R64)
  v_12044 <- eval (extract v_12043 56 64)
  v_12045 <- eval (concat (bv_nat 504 0) v_12044)
  v_12046 <- eval (uvalueMInt v_12045)
  v_12047 <- eval (lshr v_12042 v_12046)
  v_12048 <- eval (extract v_12047 448 512)
  v_12049 <- eval (extract v_12043 48 56)
  v_12050 <- eval (concat (bv_nat 504 0) v_12049)
  v_12051 <- eval (uvalueMInt v_12050)
  v_12052 <- eval (lshr (bv_nat 512 18446744073709551615) v_12051)
  v_12053 <- eval (shl v_12052 v_12051)
  v_12054 <- eval (bitwidthMInt v_12052)
  v_12055 <- eval (extract v_12053 0 v_12054)
  v_12056 <- eval (extract v_12055 448 512)
  v_12057 <- eval (bitwidthMInt v_12056)
  v_12058 <- eval (mi v_12057 -1)
  v_12059 <- eval (bv_xor v_12056 v_12058)
  v_12060 <- eval (bv_and v_12048 v_12059)
  v_12061 <- eval (eq v_12060 (bv_nat 64 0))
  v_12062 <- eval (mux v_12061 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2920 : R64) v_12060
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister af undef
  setRegister zf v_12062
  setRegister sf undef
  setRegister cf (bv_nat 1 0)
==========================================
blendpd_X86-SYNTAX (v_2929 : Imm) (v_2930 : Mem) (v_2931 : Xmm)
  v_12070 <- eval (handleImmediateWithSignExtend (v_2929 : Imm) 8 8)
  v_12071 <- eval (extract v_12070 6 7)
  v_12072 <- eval (eq v_12071 (bv_nat 1 0))
  v_12073 <- getRegister (v_2931 : Xmm)
  v_12074 <- eval (extract v_12073 0 64)
  v_12075 <- evaluateAddress (v_2930 : Mem)
  v_12076 <- load v_12075 16
  v_12077 <- eval (extract v_12076 0 64)
  v_12078 <- eval (mux v_12072 v_12074 v_12077)
  v_12079 <- eval (extract v_12070 7 8)
  v_12080 <- eval (eq v_12079 (bv_nat 1 0))
  v_12081 <- eval (extract v_12073 64 128)
  v_12082 <- eval (extract v_12076 64 128)
  v_12083 <- eval (mux v_12080 v_12081 v_12082)
  v_12084 <- eval (concat v_12078 v_12083)
  setRegister (v_2931 : Xmm) v_12084
==========================================
blendps_X86-SYNTAX (v_2940 : Imm) (v_2941 : Mem) (v_2942 : Xmm)
  v_12086 <- eval (handleImmediateWithSignExtend (v_2940 : Imm) 8 8)
  v_12087 <- eval (extract v_12086 4 5)
  v_12088 <- eval (eq v_12087 (bv_nat 1 0))
  v_12089 <- getRegister (v_2942 : Xmm)
  v_12090 <- eval (extract v_12089 0 32)
  v_12091 <- evaluateAddress (v_2941 : Mem)
  v_12092 <- load v_12091 16
  v_12093 <- eval (extract v_12092 0 32)
  v_12094 <- eval (mux v_12088 v_12090 v_12093)
  v_12095 <- eval (extract v_12086 5 6)
  v_12096 <- eval (eq v_12095 (bv_nat 1 0))
  v_12097 <- eval (extract v_12089 32 64)
  v_12098 <- eval (extract v_12092 32 64)
  v_12099 <- eval (mux v_12096 v_12097 v_12098)
  v_12100 <- eval (extract v_12086 6 7)
  v_12101 <- eval (eq v_12100 (bv_nat 1 0))
  v_12102 <- eval (extract v_12089 64 96)
  v_12103 <- eval (extract v_12092 64 96)
  v_12104 <- eval (mux v_12101 v_12102 v_12103)
  v_12105 <- eval (extract v_12086 7 8)
  v_12106 <- eval (eq v_12105 (bv_nat 1 0))
  v_12107 <- eval (extract v_12089 96 128)
  v_12108 <- eval (extract v_12092 96 128)
  v_12109 <- eval (mux v_12106 v_12107 v_12108)
  v_12110 <- eval (concat v_12104 v_12109)
  v_12111 <- eval (concat v_12099 v_12110)
  v_12112 <- eval (concat v_12094 v_12111)
  setRegister (v_2942 : Xmm) v_12112
==========================================
blendvpd_X86-SYNTAX xmm0 (v_2951 : Mem) (v_2952 : Xmm)
  v_12114 <- getRegister ymm0
  v_12115 <- eval (extract v_12114 128 129)
  v_12116 <- eval (eq v_12115 (bv_nat 1 0))
  v_12117 <- getRegister (v_2952 : Xmm)
  v_12118 <- eval (extract v_12117 0 64)
  v_12119 <- evaluateAddress (v_2951 : Mem)
  v_12120 <- load v_12119 16
  v_12121 <- eval (extract v_12120 0 64)
  v_12122 <- eval (mux v_12116 v_12118 v_12121)
  v_12123 <- eval (extract v_12114 192 193)
  v_12124 <- eval (eq v_12123 (bv_nat 1 0))
  v_12125 <- eval (extract v_12117 64 128)
  v_12126 <- eval (extract v_12120 64 128)
  v_12127 <- eval (mux v_12124 v_12125 v_12126)
  v_12128 <- eval (concat v_12122 v_12127)
  setRegister (v_2952 : Xmm) v_12128
==========================================
blendvps_X86-SYNTAX xmm0 (v_2960 : Mem) (v_2961 : Xmm)
  v_12130 <- getRegister ymm0
  v_12131 <- eval (extract v_12130 128 129)
  v_12132 <- eval (eq v_12131 (bv_nat 1 0))
  v_12133 <- getRegister (v_2961 : Xmm)
  v_12134 <- eval (extract v_12133 0 32)
  v_12135 <- evaluateAddress (v_2960 : Mem)
  v_12136 <- load v_12135 16
  v_12137 <- eval (extract v_12136 0 32)
  v_12138 <- eval (mux v_12132 v_12134 v_12137)
  v_12139 <- eval (extract v_12130 160 161)
  v_12140 <- eval (eq v_12139 (bv_nat 1 0))
  v_12141 <- eval (extract v_12133 32 64)
  v_12142 <- eval (extract v_12136 32 64)
  v_12143 <- eval (mux v_12140 v_12141 v_12142)
  v_12144 <- eval (extract v_12130 192 193)
  v_12145 <- eval (eq v_12144 (bv_nat 1 0))
  v_12146 <- eval (extract v_12133 64 96)
  v_12147 <- eval (extract v_12136 64 96)
  v_12148 <- eval (mux v_12145 v_12146 v_12147)
  v_12149 <- eval (extract v_12130 224 225)
  v_12150 <- eval (eq v_12149 (bv_nat 1 0))
  v_12151 <- eval (extract v_12133 96 128)
  v_12152 <- eval (extract v_12136 96 128)
  v_12153 <- eval (mux v_12150 v_12151 v_12152)
  v_12154 <- eval (concat v_12148 v_12153)
  v_12155 <- eval (concat v_12143 v_12154)
  v_12156 <- eval (concat v_12138 v_12155)
  setRegister (v_2961 : Xmm) v_12156
==========================================
blsil_X86-SYNTAX (v_2969 : Mem) (v_2970 : R32)
  v_12158 <- evaluateAddress (v_2969 : Mem)
  v_12159 <- load v_12158 4
  v_12160 <- eval (eq v_12159 (bv_nat 32 0))
  v_12161 <- eval (notBool_ v_12160)
  v_12162 <- eval (mux v_12161 (bv_nat 1 1) (bv_nat 1 0))
  v_12163 <- eval (bitwidthMInt v_12159)
  v_12164 <- eval (mi v_12163 -1)
  v_12165 <- eval (bv_xor v_12159 v_12164)
  v_12166 <- eval (add (bv_nat 32 1) v_12165)
  v_12167 <- eval (extract v_12166 0 1)
  v_12168 <- eval (extract v_12159 0 1)
  v_12169 <- eval (bv_and v_12167 v_12168)
  v_12170 <- eval (bv_and v_12166 v_12159)
  v_12171 <- eval (eq v_12170 (bv_nat 32 0))
  v_12172 <- eval (mux v_12171 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2970 : R32) v_12170
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister zf v_12172
  setRegister af undef
  setRegister sf v_12169
  setRegister cf v_12162
==========================================
blsiq_X86-SYNTAX (v_2978 : Mem) (v_2979 : R64)
  v_12180 <- evaluateAddress (v_2978 : Mem)
  v_12181 <- load v_12180 8
  v_12182 <- eval (eq v_12181 (bv_nat 64 0))
  v_12183 <- eval (notBool_ v_12182)
  v_12184 <- eval (mux v_12183 (bv_nat 1 1) (bv_nat 1 0))
  v_12185 <- eval (bitwidthMInt v_12181)
  v_12186 <- eval (mi v_12185 -1)
  v_12187 <- eval (bv_xor v_12181 v_12186)
  v_12188 <- eval (add (bv_nat 64 1) v_12187)
  v_12189 <- eval (extract v_12188 0 1)
  v_12190 <- eval (extract v_12181 0 1)
  v_12191 <- eval (bv_and v_12189 v_12190)
  v_12192 <- eval (bv_and v_12188 v_12181)
  v_12193 <- eval (eq v_12192 (bv_nat 64 0))
  v_12194 <- eval (mux v_12193 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2979 : R64) v_12192
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister af undef
  setRegister zf v_12194
  setRegister sf v_12191
  setRegister cf v_12184
==========================================
blsmskl_X86-SYNTAX (v_2987 : Mem) (v_2988 : R32)
  v_12202 <- evaluateAddress (v_2987 : Mem)
  v_12203 <- load v_12202 4
  v_12204 <- eval (eq v_12203 (bv_nat 32 0))
  v_12205 <- eval (mux v_12204 (bv_nat 1 1) (bv_nat 1 0))
  v_12206 <- eval (sub v_12203 (bv_nat 32 1))
  v_12207 <- eval (extract v_12206 0 1)
  v_12208 <- eval (extract v_12203 0 1)
  v_12209 <- eval (bv_xor v_12207 v_12208)
  v_12210 <- eval (bv_xor v_12206 v_12203)
  setRegister (v_2988 : R32) v_12210
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister af undef
  setRegister zf (bv_nat 1 0)
  setRegister sf v_12209
  setRegister cf v_12205
==========================================
blsmskq_X86-SYNTAX (v_2996 : Mem) (v_2997 : R64)
  v_12218 <- evaluateAddress (v_2996 : Mem)
  v_12219 <- load v_12218 8
  v_12220 <- eval (eq v_12219 (bv_nat 64 0))
  v_12221 <- eval (mux v_12220 (bv_nat 1 1) (bv_nat 1 0))
  v_12222 <- eval (sub v_12219 (bv_nat 64 1))
  v_12223 <- eval (extract v_12222 0 1)
  v_12224 <- eval (extract v_12219 0 1)
  v_12225 <- eval (bv_xor v_12223 v_12224)
  v_12226 <- eval (bv_xor v_12222 v_12219)
  setRegister (v_2997 : R64) v_12226
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister af undef
  setRegister zf (bv_nat 1 0)
  setRegister sf v_12225
  setRegister cf v_12221
==========================================
blsrl_X86-SYNTAX (v_3005 : Mem) (v_3006 : R32)
  v_12234 <- evaluateAddress (v_3005 : Mem)
  v_12235 <- load v_12234 4
  v_12236 <- eval (eq v_12235 (bv_nat 32 0))
  v_12237 <- eval (mux v_12236 (bv_nat 1 1) (bv_nat 1 0))
  v_12238 <- eval (sub v_12235 (bv_nat 32 1))
  v_12239 <- eval (extract v_12238 0 1)
  v_12240 <- eval (extract v_12235 0 1)
  v_12241 <- eval (bv_and v_12239 v_12240)
  v_12242 <- eval (bv_and v_12238 v_12235)
  v_12243 <- eval (eq v_12242 (bv_nat 32 0))
  v_12244 <- eval (mux v_12243 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_3006 : R32) v_12242
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister zf v_12244
  setRegister af undef
  setRegister sf v_12241
  setRegister cf v_12237
==========================================
blsrq_X86-SYNTAX (v_3014 : Mem) (v_3015 : R64)
  v_12252 <- evaluateAddress (v_3014 : Mem)
  v_12253 <- load v_12252 8
  v_12254 <- eval (eq v_12253 (bv_nat 64 0))
  v_12255 <- eval (mux v_12254 (bv_nat 1 1) (bv_nat 1 0))
  v_12256 <- eval (sub v_12253 (bv_nat 64 1))
  v_12257 <- eval (extract v_12256 0 1)
  v_12258 <- eval (extract v_12253 0 1)
  v_12259 <- eval (bv_and v_12257 v_12258)
  v_12260 <- eval (bv_and v_12256 v_12253)
  v_12261 <- eval (eq v_12260 (bv_nat 64 0))
  v_12262 <- eval (mux v_12261 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_3015 : R64) v_12260
  setRegister of (bv_nat 1 0)
  setRegister pf undef
  setRegister zf v_12262
  setRegister af undef
  setRegister sf v_12259
  setRegister cf v_12255
==========================================
btl_X86-SYNTAX (v_3085 : Imm) (v_3086 : Mem)
  v_12276 <- evaluateAddress (v_3086 : Mem)
  v_12277 <- eval (handleImmediateWithSignExtend (v_3085 : Imm) 8 8)
  v_12278 <- eval (extract v_12277 0 5)
  v_12279 <- eval (bv_and v_12278 (bv_nat 5 3))
  v_12280 <- eval (concat (bv_nat 59 0) v_12279)
  v_12281 <- eval (add v_12276 v_12280)
  v_12282 <- load v_12281 1
  v_12283 <- eval (extract v_12277 5 8)
  v_12284 <- eval (bv_and v_12283 (bv_nat 3 7))
  v_12285 <- eval (concat (bv_nat 5 0) v_12284)
  v_12286 <- eval (uvalueMInt v_12285)
  v_12287 <- eval (lshr v_12282 v_12286)
  v_12288 <- eval (extract v_12287 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_12288
==========================================
btl_X86-SYNTAX (v_3090 : R32) (v_3089 : Mem)
  v_12294 <- evaluateAddress (v_3089 : Mem)
  v_12295 <- getRegister (v_3090 : R32)
  v_12296 <- eval (svalueMInt v_12295)
  v_12297 <- eval (mi 64 v_12296)
  v_12298 <- eval (extract v_12297 0 61)
  v_12299 <- eval (concat (bv_nat 3 0) v_12298)
  v_12300 <- eval (add v_12294 v_12299)
  v_12301 <- load v_12300 1
  v_12302 <- eval (extract v_12295 29 32)
  v_12303 <- eval (concat (bv_nat 5 0) v_12302)
  v_12304 <- eval (uvalueMInt v_12303)
  v_12305 <- eval (lshr v_12301 v_12304)
  v_12306 <- eval (extract v_12305 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_12306
==========================================
btq_X86-SYNTAX (v_3103 : Imm) (v_3104 : Mem)
  v_12312 <- evaluateAddress (v_3104 : Mem)
  v_12313 <- eval (handleImmediateWithSignExtend (v_3103 : Imm) 8 8)
  v_12314 <- eval (extract v_12313 0 5)
  v_12315 <- eval (bv_and v_12314 (bv_nat 5 7))
  v_12316 <- eval (concat (bv_nat 59 0) v_12315)
  v_12317 <- eval (add v_12312 v_12316)
  v_12318 <- load v_12317 1
  v_12319 <- eval (extract v_12313 5 8)
  v_12320 <- eval (bv_and v_12319 (bv_nat 3 7))
  v_12321 <- eval (concat (bv_nat 5 0) v_12320)
  v_12322 <- eval (uvalueMInt v_12321)
  v_12323 <- eval (lshr v_12318 v_12322)
  v_12324 <- eval (extract v_12323 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_12324
==========================================
btq_X86-SYNTAX (v_3108 : R64) (v_3107 : Mem)
  v_12330 <- evaluateAddress (v_3107 : Mem)
  v_12331 <- getRegister (v_3108 : R64)
  v_12332 <- eval (extract v_12331 0 61)
  v_12333 <- eval (concat (bv_nat 3 0) v_12332)
  v_12334 <- eval (add v_12330 v_12333)
  v_12335 <- load v_12334 1
  v_12336 <- eval (extract v_12331 61 64)
  v_12337 <- eval (concat (bv_nat 5 0) v_12336)
  v_12338 <- eval (uvalueMInt v_12337)
  v_12339 <- eval (lshr v_12335 v_12338)
  v_12340 <- eval (extract v_12339 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_12340
==========================================
adcb_X86-SYNTAX (v_2322 : Imm) (v_2323 : Mem)
  v_12358 <- evaluateAddress (v_2323 : Mem)
  v_12359 <- getRegister cf
  v_12360 <- eval (eq v_12359 (bv_nat 1 1))
  v_12361 <- eval (handleImmediateWithSignExtend (v_2322 : Imm) 8 8)
  v_12362 <- eval (concat (bv_nat 1 0) v_12361)
  v_12363 <- eval (add v_12362 (bv_nat 9 1))
  v_12364 <- eval (mux v_12360 v_12363 v_12362)
  v_12365 <- load v_12358 1
  v_12366 <- eval (concat (bv_nat 1 0) v_12365)
  v_12367 <- eval (add v_12364 v_12366)
  v_12368 <- eval (extract v_12367 1 9)
  store v_12358 v_12368 1
  v_12370 <- eval (extract v_12367 0 1)
  v_12371 <- eval (extract v_12367 1 2)
  v_12372 <- eval (eq v_12368 (bv_nat 8 0))
  v_12373 <- eval (mux v_12372 (bv_nat 1 1) (bv_nat 1 0))
  v_12374 <- eval (extract v_12361 3 4)
  v_12375 <- eval (extract v_12365 3 4)
  v_12376 <- eval (bv_xor v_12374 v_12375)
  v_12377 <- eval (extract v_12367 4 5)
  v_12378 <- eval (bv_xor v_12376 v_12377)
  v_12379 <- eval (extract v_12367 8 9)
  v_12380 <- eval (eq v_12379 (bv_nat 1 1))
  v_12381 <- eval (extract v_12367 7 8)
  v_12382 <- eval (eq v_12381 (bv_nat 1 1))
  v_12383 <- eval (eq v_12380 v_12382)
  v_12384 <- eval (notBool_ v_12383)
  v_12385 <- eval (extract v_12367 6 7)
  v_12386 <- eval (eq v_12385 (bv_nat 1 1))
  v_12387 <- eval (eq v_12384 v_12386)
  v_12388 <- eval (notBool_ v_12387)
  v_12389 <- eval (extract v_12367 5 6)
  v_12390 <- eval (eq v_12389 (bv_nat 1 1))
  v_12391 <- eval (eq v_12388 v_12390)
  v_12392 <- eval (notBool_ v_12391)
  v_12393 <- eval (eq v_12377 (bv_nat 1 1))
  v_12394 <- eval (eq v_12392 v_12393)
  v_12395 <- eval (notBool_ v_12394)
  v_12396 <- eval (extract v_12367 3 4)
  v_12397 <- eval (eq v_12396 (bv_nat 1 1))
  v_12398 <- eval (eq v_12395 v_12397)
  v_12399 <- eval (notBool_ v_12398)
  v_12400 <- eval (extract v_12367 2 3)
  v_12401 <- eval (eq v_12400 (bv_nat 1 1))
  v_12402 <- eval (eq v_12399 v_12401)
  v_12403 <- eval (notBool_ v_12402)
  v_12404 <- eval (eq v_12371 (bv_nat 1 1))
  v_12405 <- eval (eq v_12403 v_12404)
  v_12406 <- eval (notBool_ v_12405)
  v_12407 <- eval (notBool_ v_12406)
  v_12408 <- eval (mux v_12407 (bv_nat 1 1) (bv_nat 1 0))
  v_12409 <- eval (extract v_12361 0 1)
  v_12410 <- eval (eq v_12409 (bv_nat 1 1))
  v_12411 <- eval (extract v_12365 0 1)
  v_12412 <- eval (eq v_12411 (bv_nat 1 1))
  v_12413 <- eval (eq v_12410 v_12412)
  v_12414 <- eval (eq v_12410 v_12404)
  v_12415 <- eval (notBool_ v_12414)
  v_12416 <- eval (bit_and v_12413 v_12415)
  v_12417 <- eval (mux v_12416 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_12417
  setRegister pf v_12408
  setRegister af v_12378
  setRegister zf v_12373
  setRegister sf v_12371
  setRegister cf v_12370
==========================================
adcb_X86-SYNTAX (v_2327 : R8) (v_2326 : Mem)
  v_12424 <- evaluateAddress (v_2326 : Mem)
  v_12425 <- getRegister cf
  v_12426 <- eval (eq v_12425 (bv_nat 1 1))
  v_12427 <- getRegister (v_2327 : R8)
  v_12428 <- eval (concat (bv_nat 1 0) v_12427)
  v_12429 <- eval (add v_12428 (bv_nat 9 1))
  v_12430 <- eval (mux v_12426 v_12429 v_12428)
  v_12431 <- load v_12424 1
  v_12432 <- eval (concat (bv_nat 1 0) v_12431)
  v_12433 <- eval (add v_12430 v_12432)
  v_12434 <- eval (extract v_12433 1 9)
  store v_12424 v_12434 1
  v_12436 <- eval (extract v_12433 0 1)
  v_12437 <- eval (extract v_12433 1 2)
  v_12438 <- eval (eq v_12434 (bv_nat 8 0))
  v_12439 <- eval (mux v_12438 (bv_nat 1 1) (bv_nat 1 0))
  v_12440 <- eval (extract v_12427 3 4)
  v_12441 <- eval (extract v_12431 3 4)
  v_12442 <- eval (bv_xor v_12440 v_12441)
  v_12443 <- eval (extract v_12433 4 5)
  v_12444 <- eval (bv_xor v_12442 v_12443)
  v_12445 <- eval (extract v_12433 8 9)
  v_12446 <- eval (eq v_12445 (bv_nat 1 1))
  v_12447 <- eval (extract v_12433 7 8)
  v_12448 <- eval (eq v_12447 (bv_nat 1 1))
  v_12449 <- eval (eq v_12446 v_12448)
  v_12450 <- eval (notBool_ v_12449)
  v_12451 <- eval (extract v_12433 6 7)
  v_12452 <- eval (eq v_12451 (bv_nat 1 1))
  v_12453 <- eval (eq v_12450 v_12452)
  v_12454 <- eval (notBool_ v_12453)
  v_12455 <- eval (extract v_12433 5 6)
  v_12456 <- eval (eq v_12455 (bv_nat 1 1))
  v_12457 <- eval (eq v_12454 v_12456)
  v_12458 <- eval (notBool_ v_12457)
  v_12459 <- eval (eq v_12443 (bv_nat 1 1))
  v_12460 <- eval (eq v_12458 v_12459)
  v_12461 <- eval (notBool_ v_12460)
  v_12462 <- eval (extract v_12433 3 4)
  v_12463 <- eval (eq v_12462 (bv_nat 1 1))
  v_12464 <- eval (eq v_12461 v_12463)
  v_12465 <- eval (notBool_ v_12464)
  v_12466 <- eval (extract v_12433 2 3)
  v_12467 <- eval (eq v_12466 (bv_nat 1 1))
  v_12468 <- eval (eq v_12465 v_12467)
  v_12469 <- eval (notBool_ v_12468)
  v_12470 <- eval (eq v_12437 (bv_nat 1 1))
  v_12471 <- eval (eq v_12469 v_12470)
  v_12472 <- eval (notBool_ v_12471)
  v_12473 <- eval (notBool_ v_12472)
  v_12474 <- eval (mux v_12473 (bv_nat 1 1) (bv_nat 1 0))
  v_12475 <- eval (extract v_12427 0 1)
  v_12476 <- eval (eq v_12475 (bv_nat 1 1))
  v_12477 <- eval (extract v_12431 0 1)
  v_12478 <- eval (eq v_12477 (bv_nat 1 1))
  v_12479 <- eval (eq v_12476 v_12478)
  v_12480 <- eval (eq v_12476 v_12470)
  v_12481 <- eval (notBool_ v_12480)
  v_12482 <- eval (bit_and v_12479 v_12481)
  v_12483 <- eval (mux v_12482 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_12483
  setRegister pf v_12474
  setRegister af v_12444
  setRegister zf v_12439
  setRegister sf v_12437
  setRegister cf v_12436
==========================================
adcb_X86-SYNTAX (v_2331 : Rh) (v_2330 : Mem)
  v_12490 <- evaluateAddress (v_2330 : Mem)
  v_12491 <- getRegister cf
  v_12492 <- eval (eq v_12491 (bv_nat 1 1))
  v_12493 <- getRegister (v_2331 : Rh)
  v_12494 <- eval (concat (bv_nat 1 0) v_12493)
  v_12495 <- eval (add v_12494 (bv_nat 9 1))
  v_12496 <- eval (mux v_12492 v_12495 v_12494)
  v_12497 <- load v_12490 1
  v_12498 <- eval (concat (bv_nat 1 0) v_12497)
  v_12499 <- eval (add v_12496 v_12498)
  v_12500 <- eval (extract v_12499 1 9)
  store v_12490 v_12500 1
  v_12502 <- eval (extract v_12499 0 1)
  v_12503 <- eval (extract v_12499 1 2)
  v_12504 <- eval (eq v_12500 (bv_nat 8 0))
  v_12505 <- eval (mux v_12504 (bv_nat 1 1) (bv_nat 1 0))
  v_12506 <- eval (extract v_12493 3 4)
  v_12507 <- eval (extract v_12497 3 4)
  v_12508 <- eval (bv_xor v_12506 v_12507)
  v_12509 <- eval (extract v_12499 4 5)
  v_12510 <- eval (bv_xor v_12508 v_12509)
  v_12511 <- eval (extract v_12499 8 9)
  v_12512 <- eval (eq v_12511 (bv_nat 1 1))
  v_12513 <- eval (extract v_12499 7 8)
  v_12514 <- eval (eq v_12513 (bv_nat 1 1))
  v_12515 <- eval (eq v_12512 v_12514)
  v_12516 <- eval (notBool_ v_12515)
  v_12517 <- eval (extract v_12499 6 7)
  v_12518 <- eval (eq v_12517 (bv_nat 1 1))
  v_12519 <- eval (eq v_12516 v_12518)
  v_12520 <- eval (notBool_ v_12519)
  v_12521 <- eval (extract v_12499 5 6)
  v_12522 <- eval (eq v_12521 (bv_nat 1 1))
  v_12523 <- eval (eq v_12520 v_12522)
  v_12524 <- eval (notBool_ v_12523)
  v_12525 <- eval (eq v_12509 (bv_nat 1 1))
  v_12526 <- eval (eq v_12524 v_12525)
  v_12527 <- eval (notBool_ v_12526)
  v_12528 <- eval (extract v_12499 3 4)
  v_12529 <- eval (eq v_12528 (bv_nat 1 1))
  v_12530 <- eval (eq v_12527 v_12529)
  v_12531 <- eval (notBool_ v_12530)
  v_12532 <- eval (extract v_12499 2 3)
  v_12533 <- eval (eq v_12532 (bv_nat 1 1))
  v_12534 <- eval (eq v_12531 v_12533)
  v_12535 <- eval (notBool_ v_12534)
  v_12536 <- eval (eq v_12503 (bv_nat 1 1))
  v_12537 <- eval (eq v_12535 v_12536)
  v_12538 <- eval (notBool_ v_12537)
  v_12539 <- eval (notBool_ v_12538)
  v_12540 <- eval (mux v_12539 (bv_nat 1 1) (bv_nat 1 0))
  v_12541 <- eval (extract v_12493 0 1)
  v_12542 <- eval (eq v_12541 (bv_nat 1 1))
  v_12543 <- eval (extract v_12497 0 1)
  v_12544 <- eval (eq v_12543 (bv_nat 1 1))
  v_12545 <- eval (eq v_12542 v_12544)
  v_12546 <- eval (eq v_12542 v_12536)
  v_12547 <- eval (notBool_ v_12546)
  v_12548 <- eval (bit_and v_12545 v_12547)
  v_12549 <- eval (mux v_12548 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_12549
  setRegister pf v_12540
  setRegister af v_12510
  setRegister zf v_12505
  setRegister sf v_12503
  setRegister cf v_12502
==========================================
adcl_X86-SYNTAX (v_2377 : Imm) (v_2376 : Mem)
  v_12556 <- evaluateAddress (v_2376 : Mem)
  v_12557 <- getRegister cf
  v_12558 <- eval (eq v_12557 (bv_nat 1 1))
  v_12559 <- eval (handleImmediateWithSignExtend (v_2377 : Imm) 32 32)
  v_12560 <- eval (concat (bv_nat 1 0) v_12559)
  v_12561 <- eval (add v_12560 (bv_nat 33 1))
  v_12562 <- eval (mux v_12558 v_12561 v_12560)
  v_12563 <- load v_12556 4
  v_12564 <- eval (concat (bv_nat 1 0) v_12563)
  v_12565 <- eval (add v_12562 v_12564)
  v_12566 <- eval (extract v_12565 1 33)
  store v_12556 v_12566 4
  v_12568 <- eval (extract v_12565 0 1)
  v_12569 <- eval (extract v_12565 1 2)
  v_12570 <- eval (eq v_12566 (bv_nat 32 0))
  v_12571 <- eval (mux v_12570 (bv_nat 1 1) (bv_nat 1 0))
  v_12572 <- eval (extract v_12559 27 28)
  v_12573 <- eval (extract v_12563 27 28)
  v_12574 <- eval (bv_xor v_12572 v_12573)
  v_12575 <- eval (extract v_12565 28 29)
  v_12576 <- eval (bv_xor v_12574 v_12575)
  v_12577 <- eval (extract v_12565 32 33)
  v_12578 <- eval (eq v_12577 (bv_nat 1 1))
  v_12579 <- eval (extract v_12565 31 32)
  v_12580 <- eval (eq v_12579 (bv_nat 1 1))
  v_12581 <- eval (eq v_12578 v_12580)
  v_12582 <- eval (notBool_ v_12581)
  v_12583 <- eval (extract v_12565 30 31)
  v_12584 <- eval (eq v_12583 (bv_nat 1 1))
  v_12585 <- eval (eq v_12582 v_12584)
  v_12586 <- eval (notBool_ v_12585)
  v_12587 <- eval (extract v_12565 29 30)
  v_12588 <- eval (eq v_12587 (bv_nat 1 1))
  v_12589 <- eval (eq v_12586 v_12588)
  v_12590 <- eval (notBool_ v_12589)
  v_12591 <- eval (eq v_12575 (bv_nat 1 1))
  v_12592 <- eval (eq v_12590 v_12591)
  v_12593 <- eval (notBool_ v_12592)
  v_12594 <- eval (extract v_12565 27 28)
  v_12595 <- eval (eq v_12594 (bv_nat 1 1))
  v_12596 <- eval (eq v_12593 v_12595)
  v_12597 <- eval (notBool_ v_12596)
  v_12598 <- eval (extract v_12565 26 27)
  v_12599 <- eval (eq v_12598 (bv_nat 1 1))
  v_12600 <- eval (eq v_12597 v_12599)
  v_12601 <- eval (notBool_ v_12600)
  v_12602 <- eval (extract v_12565 25 26)
  v_12603 <- eval (eq v_12602 (bv_nat 1 1))
  v_12604 <- eval (eq v_12601 v_12603)
  v_12605 <- eval (notBool_ v_12604)
  v_12606 <- eval (notBool_ v_12605)
  v_12607 <- eval (mux v_12606 (bv_nat 1 1) (bv_nat 1 0))
  v_12608 <- eval (extract v_12559 0 1)
  v_12609 <- eval (eq v_12608 (bv_nat 1 1))
  v_12610 <- eval (extract v_12563 0 1)
  v_12611 <- eval (eq v_12610 (bv_nat 1 1))
  v_12612 <- eval (eq v_12609 v_12611)
  v_12613 <- eval (eq v_12569 (bv_nat 1 1))
  v_12614 <- eval (eq v_12609 v_12613)
  v_12615 <- eval (notBool_ v_12614)
  v_12616 <- eval (bit_and v_12612 v_12615)
  v_12617 <- eval (mux v_12616 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_12617
  setRegister pf v_12607
  setRegister af v_12576
  setRegister zf v_12571
  setRegister sf v_12569
  setRegister cf v_12568
==========================================
adcl_X86-SYNTAX (v_2377 : Imm) (v_2376 : Mem)
  v_12624 <- evaluateAddress (v_2376 : Mem)
  v_12625 <- getRegister cf
  v_12626 <- eval (eq v_12625 (bv_nat 1 1))
  v_12627 <- eval (handleImmediateWithSignExtend (v_2377 : Imm) 8 8)
  v_12628 <- eval (svalueMInt v_12627)
  v_12629 <- eval (mi 32 v_12628)
  v_12630 <- eval (concat (bv_nat 1 0) v_12629)
  v_12631 <- eval (add v_12630 (bv_nat 33 1))
  v_12632 <- eval (mux v_12626 v_12631 v_12630)
  v_12633 <- load v_12624 4
  v_12634 <- eval (concat (bv_nat 1 0) v_12633)
  v_12635 <- eval (add v_12632 v_12634)
  v_12636 <- eval (extract v_12635 1 33)
  store v_12624 v_12636 4
  v_12638 <- eval (extract v_12635 0 1)
  v_12639 <- eval (extract v_12635 1 2)
  v_12640 <- eval (eq v_12636 (bv_nat 32 0))
  v_12641 <- eval (mux v_12640 (bv_nat 1 1) (bv_nat 1 0))
  v_12642 <- eval (extract v_12627 3 4)
  v_12643 <- eval (extract v_12633 27 28)
  v_12644 <- eval (bv_xor v_12642 v_12643)
  v_12645 <- eval (extract v_12635 28 29)
  v_12646 <- eval (bv_xor v_12644 v_12645)
  v_12647 <- eval (extract v_12635 32 33)
  v_12648 <- eval (eq v_12647 (bv_nat 1 1))
  v_12649 <- eval (extract v_12635 31 32)
  v_12650 <- eval (eq v_12649 (bv_nat 1 1))
  v_12651 <- eval (eq v_12648 v_12650)
  v_12652 <- eval (notBool_ v_12651)
  v_12653 <- eval (extract v_12635 30 31)
  v_12654 <- eval (eq v_12653 (bv_nat 1 1))
  v_12655 <- eval (eq v_12652 v_12654)
  v_12656 <- eval (notBool_ v_12655)
  v_12657 <- eval (extract v_12635 29 30)
  v_12658 <- eval (eq v_12657 (bv_nat 1 1))
  v_12659 <- eval (eq v_12656 v_12658)
  v_12660 <- eval (notBool_ v_12659)
  v_12661 <- eval (eq v_12645 (bv_nat 1 1))
  v_12662 <- eval (eq v_12660 v_12661)
  v_12663 <- eval (notBool_ v_12662)
  v_12664 <- eval (extract v_12635 27 28)
  v_12665 <- eval (eq v_12664 (bv_nat 1 1))
  v_12666 <- eval (eq v_12663 v_12665)
  v_12667 <- eval (notBool_ v_12666)
  v_12668 <- eval (extract v_12635 26 27)
  v_12669 <- eval (eq v_12668 (bv_nat 1 1))
  v_12670 <- eval (eq v_12667 v_12669)
  v_12671 <- eval (notBool_ v_12670)
  v_12672 <- eval (extract v_12635 25 26)
  v_12673 <- eval (eq v_12672 (bv_nat 1 1))
  v_12674 <- eval (eq v_12671 v_12673)
  v_12675 <- eval (notBool_ v_12674)
  v_12676 <- eval (notBool_ v_12675)
  v_12677 <- eval (mux v_12676 (bv_nat 1 1) (bv_nat 1 0))
  v_12678 <- eval (extract v_12629 0 1)
  v_12679 <- eval (eq v_12678 (bv_nat 1 1))
  v_12680 <- eval (extract v_12633 0 1)
  v_12681 <- eval (eq v_12680 (bv_nat 1 1))
  v_12682 <- eval (eq v_12679 v_12681)
  v_12683 <- eval (eq v_12639 (bv_nat 1 1))
  v_12684 <- eval (eq v_12679 v_12683)
  v_12685 <- eval (notBool_ v_12684)
  v_12686 <- eval (bit_and v_12682 v_12685)
  v_12687 <- eval (mux v_12686 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_12687
  setRegister pf v_12677
  setRegister af v_12646
  setRegister zf v_12641
  setRegister sf v_12639
  setRegister cf v_12638
==========================================
adcl_X86-SYNTAX (v_2380 : Imm) (v_2381 : Mem)
  v_12694 <- evaluateAddress (v_2381 : Mem)
  v_12695 <- getRegister cf
  v_12696 <- eval (eq v_12695 (bv_nat 1 1))
  v_12697 <- eval (handleImmediateWithSignExtend (v_2380 : Imm) 32 32)
  v_12698 <- eval (concat (bv_nat 1 0) v_12697)
  v_12699 <- eval (add v_12698 (bv_nat 33 1))
  v_12700 <- eval (mux v_12696 v_12699 v_12698)
  v_12701 <- load v_12694 4
  v_12702 <- eval (concat (bv_nat 1 0) v_12701)
  v_12703 <- eval (add v_12700 v_12702)
  v_12704 <- eval (extract v_12703 1 33)
  store v_12694 v_12704 4
  v_12706 <- eval (extract v_12703 0 1)
  v_12707 <- eval (extract v_12703 1 2)
  v_12708 <- eval (eq v_12704 (bv_nat 32 0))
  v_12709 <- eval (mux v_12708 (bv_nat 1 1) (bv_nat 1 0))
  v_12710 <- eval (extract v_12697 27 28)
  v_12711 <- eval (extract v_12701 27 28)
  v_12712 <- eval (bv_xor v_12710 v_12711)
  v_12713 <- eval (extract v_12703 28 29)
  v_12714 <- eval (bv_xor v_12712 v_12713)
  v_12715 <- eval (extract v_12703 32 33)
  v_12716 <- eval (eq v_12715 (bv_nat 1 1))
  v_12717 <- eval (extract v_12703 31 32)
  v_12718 <- eval (eq v_12717 (bv_nat 1 1))
  v_12719 <- eval (eq v_12716 v_12718)
  v_12720 <- eval (notBool_ v_12719)
  v_12721 <- eval (extract v_12703 30 31)
  v_12722 <- eval (eq v_12721 (bv_nat 1 1))
  v_12723 <- eval (eq v_12720 v_12722)
  v_12724 <- eval (notBool_ v_12723)
  v_12725 <- eval (extract v_12703 29 30)
  v_12726 <- eval (eq v_12725 (bv_nat 1 1))
  v_12727 <- eval (eq v_12724 v_12726)
  v_12728 <- eval (notBool_ v_12727)
  v_12729 <- eval (eq v_12713 (bv_nat 1 1))
  v_12730 <- eval (eq v_12728 v_12729)
  v_12731 <- eval (notBool_ v_12730)
  v_12732 <- eval (extract v_12703 27 28)
  v_12733 <- eval (eq v_12732 (bv_nat 1 1))
  v_12734 <- eval (eq v_12731 v_12733)
  v_12735 <- eval (notBool_ v_12734)
  v_12736 <- eval (extract v_12703 26 27)
  v_12737 <- eval (eq v_12736 (bv_nat 1 1))
  v_12738 <- eval (eq v_12735 v_12737)
  v_12739 <- eval (notBool_ v_12738)
  v_12740 <- eval (extract v_12703 25 26)
  v_12741 <- eval (eq v_12740 (bv_nat 1 1))
  v_12742 <- eval (eq v_12739 v_12741)
  v_12743 <- eval (notBool_ v_12742)
  v_12744 <- eval (notBool_ v_12743)
  v_12745 <- eval (mux v_12744 (bv_nat 1 1) (bv_nat 1 0))
  v_12746 <- eval (extract v_12697 0 1)
  v_12747 <- eval (eq v_12746 (bv_nat 1 1))
  v_12748 <- eval (extract v_12701 0 1)
  v_12749 <- eval (eq v_12748 (bv_nat 1 1))
  v_12750 <- eval (eq v_12747 v_12749)
  v_12751 <- eval (eq v_12707 (bv_nat 1 1))
  v_12752 <- eval (eq v_12747 v_12751)
  v_12753 <- eval (notBool_ v_12752)
  v_12754 <- eval (bit_and v_12750 v_12753)
  v_12755 <- eval (mux v_12754 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_12755
  setRegister pf v_12745
  setRegister af v_12714
  setRegister zf v_12709
  setRegister sf v_12707
  setRegister cf v_12706
==========================================
adcl_X86-SYNTAX (v_2380 : Imm) (v_2381 : Mem)
  v_12762 <- evaluateAddress (v_2381 : Mem)
  v_12763 <- getRegister cf
  v_12764 <- eval (eq v_12763 (bv_nat 1 1))
  v_12765 <- eval (handleImmediateWithSignExtend (v_2380 : Imm) 8 8)
  v_12766 <- eval (svalueMInt v_12765)
  v_12767 <- eval (mi 32 v_12766)
  v_12768 <- eval (concat (bv_nat 1 0) v_12767)
  v_12769 <- eval (add v_12768 (bv_nat 33 1))
  v_12770 <- eval (mux v_12764 v_12769 v_12768)
  v_12771 <- load v_12762 4
  v_12772 <- eval (concat (bv_nat 1 0) v_12771)
  v_12773 <- eval (add v_12770 v_12772)
  v_12774 <- eval (extract v_12773 1 33)
  store v_12762 v_12774 4
  v_12776 <- eval (extract v_12773 0 1)
  v_12777 <- eval (extract v_12773 1 2)
  v_12778 <- eval (eq v_12774 (bv_nat 32 0))
  v_12779 <- eval (mux v_12778 (bv_nat 1 1) (bv_nat 1 0))
  v_12780 <- eval (extract v_12765 3 4)
  v_12781 <- eval (extract v_12771 27 28)
  v_12782 <- eval (bv_xor v_12780 v_12781)
  v_12783 <- eval (extract v_12773 28 29)
  v_12784 <- eval (bv_xor v_12782 v_12783)
  v_12785 <- eval (extract v_12773 32 33)
  v_12786 <- eval (eq v_12785 (bv_nat 1 1))
  v_12787 <- eval (extract v_12773 31 32)
  v_12788 <- eval (eq v_12787 (bv_nat 1 1))
  v_12789 <- eval (eq v_12786 v_12788)
  v_12790 <- eval (notBool_ v_12789)
  v_12791 <- eval (extract v_12773 30 31)
  v_12792 <- eval (eq v_12791 (bv_nat 1 1))
  v_12793 <- eval (eq v_12790 v_12792)
  v_12794 <- eval (notBool_ v_12793)
  v_12795 <- eval (extract v_12773 29 30)
  v_12796 <- eval (eq v_12795 (bv_nat 1 1))
  v_12797 <- eval (eq v_12794 v_12796)
  v_12798 <- eval (notBool_ v_12797)
  v_12799 <- eval (eq v_12783 (bv_nat 1 1))
  v_12800 <- eval (eq v_12798 v_12799)
  v_12801 <- eval (notBool_ v_12800)
  v_12802 <- eval (extract v_12773 27 28)
  v_12803 <- eval (eq v_12802 (bv_nat 1 1))
  v_12804 <- eval (eq v_12801 v_12803)
  v_12805 <- eval (notBool_ v_12804)
  v_12806 <- eval (extract v_12773 26 27)
  v_12807 <- eval (eq v_12806 (bv_nat 1 1))
  v_12808 <- eval (eq v_12805 v_12807)
  v_12809 <- eval (notBool_ v_12808)
  v_12810 <- eval (extract v_12773 25 26)
  v_12811 <- eval (eq v_12810 (bv_nat 1 1))
  v_12812 <- eval (eq v_12809 v_12811)
  v_12813 <- eval (notBool_ v_12812)
  v_12814 <- eval (notBool_ v_12813)
  v_12815 <- eval (mux v_12814 (bv_nat 1 1) (bv_nat 1 0))
  v_12816 <- eval (extract v_12767 0 1)
  v_12817 <- eval (eq v_12816 (bv_nat 1 1))
  v_12818 <- eval (extract v_12771 0 1)
  v_12819 <- eval (eq v_12818 (bv_nat 1 1))
  v_12820 <- eval (eq v_12817 v_12819)
  v_12821 <- eval (eq v_12777 (bv_nat 1 1))
  v_12822 <- eval (eq v_12817 v_12821)
  v_12823 <- eval (notBool_ v_12822)
  v_12824 <- eval (bit_and v_12820 v_12823)
  v_12825 <- eval (mux v_12824 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_12825
  setRegister pf v_12815
  setRegister af v_12784
  setRegister zf v_12779
  setRegister sf v_12777
  setRegister cf v_12776
==========================================
adcl_X86-SYNTAX (v_2385 : R32) (v_2384 : Mem)
  v_12832 <- evaluateAddress (v_2384 : Mem)
  v_12833 <- getRegister cf
  v_12834 <- eval (eq v_12833 (bv_nat 1 1))
  v_12835 <- getRegister (v_2385 : R32)
  v_12836 <- eval (concat (bv_nat 1 0) v_12835)
  v_12837 <- eval (add v_12836 (bv_nat 33 1))
  v_12838 <- eval (mux v_12834 v_12837 v_12836)
  v_12839 <- load v_12832 4
  v_12840 <- eval (concat (bv_nat 1 0) v_12839)
  v_12841 <- eval (add v_12838 v_12840)
  v_12842 <- eval (extract v_12841 1 33)
  store v_12832 v_12842 4
  v_12844 <- eval (extract v_12841 0 1)
  v_12845 <- eval (extract v_12841 1 2)
  v_12846 <- eval (eq v_12842 (bv_nat 32 0))
  v_12847 <- eval (mux v_12846 (bv_nat 1 1) (bv_nat 1 0))
  v_12848 <- eval (extract v_12835 27 28)
  v_12849 <- eval (extract v_12839 27 28)
  v_12850 <- eval (bv_xor v_12848 v_12849)
  v_12851 <- eval (extract v_12841 28 29)
  v_12852 <- eval (bv_xor v_12850 v_12851)
  v_12853 <- eval (extract v_12841 32 33)
  v_12854 <- eval (eq v_12853 (bv_nat 1 1))
  v_12855 <- eval (extract v_12841 31 32)
  v_12856 <- eval (eq v_12855 (bv_nat 1 1))
  v_12857 <- eval (eq v_12854 v_12856)
  v_12858 <- eval (notBool_ v_12857)
  v_12859 <- eval (extract v_12841 30 31)
  v_12860 <- eval (eq v_12859 (bv_nat 1 1))
  v_12861 <- eval (eq v_12858 v_12860)
  v_12862 <- eval (notBool_ v_12861)
  v_12863 <- eval (extract v_12841 29 30)
  v_12864 <- eval (eq v_12863 (bv_nat 1 1))
  v_12865 <- eval (eq v_12862 v_12864)
  v_12866 <- eval (notBool_ v_12865)
  v_12867 <- eval (eq v_12851 (bv_nat 1 1))
  v_12868 <- eval (eq v_12866 v_12867)
  v_12869 <- eval (notBool_ v_12868)
  v_12870 <- eval (extract v_12841 27 28)
  v_12871 <- eval (eq v_12870 (bv_nat 1 1))
  v_12872 <- eval (eq v_12869 v_12871)
  v_12873 <- eval (notBool_ v_12872)
  v_12874 <- eval (extract v_12841 26 27)
  v_12875 <- eval (eq v_12874 (bv_nat 1 1))
  v_12876 <- eval (eq v_12873 v_12875)
  v_12877 <- eval (notBool_ v_12876)
  v_12878 <- eval (extract v_12841 25 26)
  v_12879 <- eval (eq v_12878 (bv_nat 1 1))
  v_12880 <- eval (eq v_12877 v_12879)
  v_12881 <- eval (notBool_ v_12880)
  v_12882 <- eval (notBool_ v_12881)
  v_12883 <- eval (mux v_12882 (bv_nat 1 1) (bv_nat 1 0))
  v_12884 <- eval (extract v_12835 0 1)
  v_12885 <- eval (eq v_12884 (bv_nat 1 1))
  v_12886 <- eval (extract v_12839 0 1)
  v_12887 <- eval (eq v_12886 (bv_nat 1 1))
  v_12888 <- eval (eq v_12885 v_12887)
  v_12889 <- eval (eq v_12845 (bv_nat 1 1))
  v_12890 <- eval (eq v_12885 v_12889)
  v_12891 <- eval (notBool_ v_12890)
  v_12892 <- eval (bit_and v_12888 v_12891)
  v_12893 <- eval (mux v_12892 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_12893
  setRegister pf v_12883
  setRegister af v_12852
  setRegister zf v_12847
  setRegister sf v_12845
  setRegister cf v_12844
==========================================
adcq_X86-SYNTAX (v_2408 : Imm) (v_2407 : Mem)
  v_12900 <- evaluateAddress (v_2407 : Mem)
  v_12901 <- getRegister cf
  v_12902 <- eval (eq v_12901 (bv_nat 1 1))
  v_12903 <- eval (handleImmediateWithSignExtend (v_2408 : Imm) 32 32)
  v_12904 <- eval (svalueMInt v_12903)
  v_12905 <- eval (mi 64 v_12904)
  v_12906 <- eval (concat (bv_nat 1 0) v_12905)
  v_12907 <- eval (add v_12906 (bv_nat 65 1))
  v_12908 <- eval (mux v_12902 v_12907 v_12906)
  v_12909 <- load v_12900 8
  v_12910 <- eval (concat (bv_nat 1 0) v_12909)
  v_12911 <- eval (add v_12908 v_12910)
  v_12912 <- eval (extract v_12911 1 65)
  store v_12900 v_12912 8
  v_12914 <- eval (extract v_12911 0 1)
  v_12915 <- eval (extract v_12911 1 2)
  v_12916 <- eval (eq v_12912 (bv_nat 64 0))
  v_12917 <- eval (mux v_12916 (bv_nat 1 1) (bv_nat 1 0))
  v_12918 <- eval (extract v_12903 27 28)
  v_12919 <- eval (extract v_12909 59 60)
  v_12920 <- eval (bv_xor v_12918 v_12919)
  v_12921 <- eval (extract v_12911 60 61)
  v_12922 <- eval (bv_xor v_12920 v_12921)
  v_12923 <- eval (extract v_12911 64 65)
  v_12924 <- eval (eq v_12923 (bv_nat 1 1))
  v_12925 <- eval (extract v_12911 63 64)
  v_12926 <- eval (eq v_12925 (bv_nat 1 1))
  v_12927 <- eval (eq v_12924 v_12926)
  v_12928 <- eval (notBool_ v_12927)
  v_12929 <- eval (extract v_12911 62 63)
  v_12930 <- eval (eq v_12929 (bv_nat 1 1))
  v_12931 <- eval (eq v_12928 v_12930)
  v_12932 <- eval (notBool_ v_12931)
  v_12933 <- eval (extract v_12911 61 62)
  v_12934 <- eval (eq v_12933 (bv_nat 1 1))
  v_12935 <- eval (eq v_12932 v_12934)
  v_12936 <- eval (notBool_ v_12935)
  v_12937 <- eval (eq v_12921 (bv_nat 1 1))
  v_12938 <- eval (eq v_12936 v_12937)
  v_12939 <- eval (notBool_ v_12938)
  v_12940 <- eval (extract v_12911 59 60)
  v_12941 <- eval (eq v_12940 (bv_nat 1 1))
  v_12942 <- eval (eq v_12939 v_12941)
  v_12943 <- eval (notBool_ v_12942)
  v_12944 <- eval (extract v_12911 58 59)
  v_12945 <- eval (eq v_12944 (bv_nat 1 1))
  v_12946 <- eval (eq v_12943 v_12945)
  v_12947 <- eval (notBool_ v_12946)
  v_12948 <- eval (extract v_12911 57 58)
  v_12949 <- eval (eq v_12948 (bv_nat 1 1))
  v_12950 <- eval (eq v_12947 v_12949)
  v_12951 <- eval (notBool_ v_12950)
  v_12952 <- eval (notBool_ v_12951)
  v_12953 <- eval (mux v_12952 (bv_nat 1 1) (bv_nat 1 0))
  v_12954 <- eval (extract v_12905 0 1)
  v_12955 <- eval (eq v_12954 (bv_nat 1 1))
  v_12956 <- eval (extract v_12909 0 1)
  v_12957 <- eval (eq v_12956 (bv_nat 1 1))
  v_12958 <- eval (eq v_12955 v_12957)
  v_12959 <- eval (eq v_12915 (bv_nat 1 1))
  v_12960 <- eval (eq v_12955 v_12959)
  v_12961 <- eval (notBool_ v_12960)
  v_12962 <- eval (bit_and v_12958 v_12961)
  v_12963 <- eval (mux v_12962 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_12963
  setRegister pf v_12953
  setRegister af v_12922
  setRegister zf v_12917
  setRegister sf v_12915
  setRegister cf v_12914
==========================================
adcq_X86-SYNTAX (v_2408 : Imm) (v_2407 : Mem)
  v_12970 <- evaluateAddress (v_2407 : Mem)
  v_12971 <- getRegister cf
  v_12972 <- eval (eq v_12971 (bv_nat 1 1))
  v_12973 <- eval (handleImmediateWithSignExtend (v_2408 : Imm) 8 8)
  v_12974 <- eval (svalueMInt v_12973)
  v_12975 <- eval (mi 64 v_12974)
  v_12976 <- eval (concat (bv_nat 1 0) v_12975)
  v_12977 <- eval (add v_12976 (bv_nat 65 1))
  v_12978 <- eval (mux v_12972 v_12977 v_12976)
  v_12979 <- load v_12970 8
  v_12980 <- eval (concat (bv_nat 1 0) v_12979)
  v_12981 <- eval (add v_12978 v_12980)
  v_12982 <- eval (extract v_12981 1 65)
  store v_12970 v_12982 8
  v_12984 <- eval (extract v_12981 0 1)
  v_12985 <- eval (extract v_12981 1 2)
  v_12986 <- eval (eq v_12982 (bv_nat 64 0))
  v_12987 <- eval (mux v_12986 (bv_nat 1 1) (bv_nat 1 0))
  v_12988 <- eval (extract v_12973 3 4)
  v_12989 <- eval (extract v_12979 59 60)
  v_12990 <- eval (bv_xor v_12988 v_12989)
  v_12991 <- eval (extract v_12981 60 61)
  v_12992 <- eval (bv_xor v_12990 v_12991)
  v_12993 <- eval (extract v_12981 64 65)
  v_12994 <- eval (eq v_12993 (bv_nat 1 1))
  v_12995 <- eval (extract v_12981 63 64)
  v_12996 <- eval (eq v_12995 (bv_nat 1 1))
  v_12997 <- eval (eq v_12994 v_12996)
  v_12998 <- eval (notBool_ v_12997)
  v_12999 <- eval (extract v_12981 62 63)
  v_13000 <- eval (eq v_12999 (bv_nat 1 1))
  v_13001 <- eval (eq v_12998 v_13000)
  v_13002 <- eval (notBool_ v_13001)
  v_13003 <- eval (extract v_12981 61 62)
  v_13004 <- eval (eq v_13003 (bv_nat 1 1))
  v_13005 <- eval (eq v_13002 v_13004)
  v_13006 <- eval (notBool_ v_13005)
  v_13007 <- eval (eq v_12991 (bv_nat 1 1))
  v_13008 <- eval (eq v_13006 v_13007)
  v_13009 <- eval (notBool_ v_13008)
  v_13010 <- eval (extract v_12981 59 60)
  v_13011 <- eval (eq v_13010 (bv_nat 1 1))
  v_13012 <- eval (eq v_13009 v_13011)
  v_13013 <- eval (notBool_ v_13012)
  v_13014 <- eval (extract v_12981 58 59)
  v_13015 <- eval (eq v_13014 (bv_nat 1 1))
  v_13016 <- eval (eq v_13013 v_13015)
  v_13017 <- eval (notBool_ v_13016)
  v_13018 <- eval (extract v_12981 57 58)
  v_13019 <- eval (eq v_13018 (bv_nat 1 1))
  v_13020 <- eval (eq v_13017 v_13019)
  v_13021 <- eval (notBool_ v_13020)
  v_13022 <- eval (notBool_ v_13021)
  v_13023 <- eval (mux v_13022 (bv_nat 1 1) (bv_nat 1 0))
  v_13024 <- eval (extract v_12975 0 1)
  v_13025 <- eval (eq v_13024 (bv_nat 1 1))
  v_13026 <- eval (extract v_12979 0 1)
  v_13027 <- eval (eq v_13026 (bv_nat 1 1))
  v_13028 <- eval (eq v_13025 v_13027)
  v_13029 <- eval (eq v_12985 (bv_nat 1 1))
  v_13030 <- eval (eq v_13025 v_13029)
  v_13031 <- eval (notBool_ v_13030)
  v_13032 <- eval (bit_and v_13028 v_13031)
  v_13033 <- eval (mux v_13032 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_13033
  setRegister pf v_13023
  setRegister af v_12992
  setRegister zf v_12987
  setRegister sf v_12985
  setRegister cf v_12984
==========================================
adcq_X86-SYNTAX (v_2411 : Imm) (v_2412 : Mem)
  v_13040 <- evaluateAddress (v_2412 : Mem)
  v_13041 <- getRegister cf
  v_13042 <- eval (eq v_13041 (bv_nat 1 1))
  v_13043 <- eval (handleImmediateWithSignExtend (v_2411 : Imm) 32 32)
  v_13044 <- eval (svalueMInt v_13043)
  v_13045 <- eval (mi 64 v_13044)
  v_13046 <- eval (concat (bv_nat 1 0) v_13045)
  v_13047 <- eval (add v_13046 (bv_nat 65 1))
  v_13048 <- eval (mux v_13042 v_13047 v_13046)
  v_13049 <- load v_13040 8
  v_13050 <- eval (concat (bv_nat 1 0) v_13049)
  v_13051 <- eval (add v_13048 v_13050)
  v_13052 <- eval (extract v_13051 1 65)
  store v_13040 v_13052 8
  v_13054 <- eval (extract v_13051 0 1)
  v_13055 <- eval (extract v_13051 1 2)
  v_13056 <- eval (eq v_13052 (bv_nat 64 0))
  v_13057 <- eval (mux v_13056 (bv_nat 1 1) (bv_nat 1 0))
  v_13058 <- eval (extract v_13043 27 28)
  v_13059 <- eval (extract v_13049 59 60)
  v_13060 <- eval (bv_xor v_13058 v_13059)
  v_13061 <- eval (extract v_13051 60 61)
  v_13062 <- eval (bv_xor v_13060 v_13061)
  v_13063 <- eval (extract v_13051 64 65)
  v_13064 <- eval (eq v_13063 (bv_nat 1 1))
  v_13065 <- eval (extract v_13051 63 64)
  v_13066 <- eval (eq v_13065 (bv_nat 1 1))
  v_13067 <- eval (eq v_13064 v_13066)
  v_13068 <- eval (notBool_ v_13067)
  v_13069 <- eval (extract v_13051 62 63)
  v_13070 <- eval (eq v_13069 (bv_nat 1 1))
  v_13071 <- eval (eq v_13068 v_13070)
  v_13072 <- eval (notBool_ v_13071)
  v_13073 <- eval (extract v_13051 61 62)
  v_13074 <- eval (eq v_13073 (bv_nat 1 1))
  v_13075 <- eval (eq v_13072 v_13074)
  v_13076 <- eval (notBool_ v_13075)
  v_13077 <- eval (eq v_13061 (bv_nat 1 1))
  v_13078 <- eval (eq v_13076 v_13077)
  v_13079 <- eval (notBool_ v_13078)
  v_13080 <- eval (extract v_13051 59 60)
  v_13081 <- eval (eq v_13080 (bv_nat 1 1))
  v_13082 <- eval (eq v_13079 v_13081)
  v_13083 <- eval (notBool_ v_13082)
  v_13084 <- eval (extract v_13051 58 59)
  v_13085 <- eval (eq v_13084 (bv_nat 1 1))
  v_13086 <- eval (eq v_13083 v_13085)
  v_13087 <- eval (notBool_ v_13086)
  v_13088 <- eval (extract v_13051 57 58)
  v_13089 <- eval (eq v_13088 (bv_nat 1 1))
  v_13090 <- eval (eq v_13087 v_13089)
  v_13091 <- eval (notBool_ v_13090)
  v_13092 <- eval (notBool_ v_13091)
  v_13093 <- eval (mux v_13092 (bv_nat 1 1) (bv_nat 1 0))
  v_13094 <- eval (extract v_13045 0 1)
  v_13095 <- eval (eq v_13094 (bv_nat 1 1))
  v_13096 <- eval (extract v_13049 0 1)
  v_13097 <- eval (eq v_13096 (bv_nat 1 1))
  v_13098 <- eval (eq v_13095 v_13097)
  v_13099 <- eval (eq v_13055 (bv_nat 1 1))
  v_13100 <- eval (eq v_13095 v_13099)
  v_13101 <- eval (notBool_ v_13100)
  v_13102 <- eval (bit_and v_13098 v_13101)
  v_13103 <- eval (mux v_13102 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_13103
  setRegister pf v_13093
  setRegister af v_13062
  setRegister zf v_13057
  setRegister sf v_13055
  setRegister cf v_13054
==========================================
adcq_X86-SYNTAX (v_2411 : Imm) (v_2412 : Mem)
  v_13110 <- evaluateAddress (v_2412 : Mem)
  v_13111 <- getRegister cf
  v_13112 <- eval (eq v_13111 (bv_nat 1 1))
  v_13113 <- eval (handleImmediateWithSignExtend (v_2411 : Imm) 8 8)
  v_13114 <- eval (svalueMInt v_13113)
  v_13115 <- eval (mi 64 v_13114)
  v_13116 <- eval (concat (bv_nat 1 0) v_13115)
  v_13117 <- eval (add v_13116 (bv_nat 65 1))
  v_13118 <- eval (mux v_13112 v_13117 v_13116)
  v_13119 <- load v_13110 8
  v_13120 <- eval (concat (bv_nat 1 0) v_13119)
  v_13121 <- eval (add v_13118 v_13120)
  v_13122 <- eval (extract v_13121 1 65)
  store v_13110 v_13122 8
  v_13124 <- eval (extract v_13121 0 1)
  v_13125 <- eval (extract v_13121 1 2)
  v_13126 <- eval (eq v_13122 (bv_nat 64 0))
  v_13127 <- eval (mux v_13126 (bv_nat 1 1) (bv_nat 1 0))
  v_13128 <- eval (extract v_13113 3 4)
  v_13129 <- eval (extract v_13119 59 60)
  v_13130 <- eval (bv_xor v_13128 v_13129)
  v_13131 <- eval (extract v_13121 60 61)
  v_13132 <- eval (bv_xor v_13130 v_13131)
  v_13133 <- eval (extract v_13121 64 65)
  v_13134 <- eval (eq v_13133 (bv_nat 1 1))
  v_13135 <- eval (extract v_13121 63 64)
  v_13136 <- eval (eq v_13135 (bv_nat 1 1))
  v_13137 <- eval (eq v_13134 v_13136)
  v_13138 <- eval (notBool_ v_13137)
  v_13139 <- eval (extract v_13121 62 63)
  v_13140 <- eval (eq v_13139 (bv_nat 1 1))
  v_13141 <- eval (eq v_13138 v_13140)
  v_13142 <- eval (notBool_ v_13141)
  v_13143 <- eval (extract v_13121 61 62)
  v_13144 <- eval (eq v_13143 (bv_nat 1 1))
  v_13145 <- eval (eq v_13142 v_13144)
  v_13146 <- eval (notBool_ v_13145)
  v_13147 <- eval (eq v_13131 (bv_nat 1 1))
  v_13148 <- eval (eq v_13146 v_13147)
  v_13149 <- eval (notBool_ v_13148)
  v_13150 <- eval (extract v_13121 59 60)
  v_13151 <- eval (eq v_13150 (bv_nat 1 1))
  v_13152 <- eval (eq v_13149 v_13151)
  v_13153 <- eval (notBool_ v_13152)
  v_13154 <- eval (extract v_13121 58 59)
  v_13155 <- eval (eq v_13154 (bv_nat 1 1))
  v_13156 <- eval (eq v_13153 v_13155)
  v_13157 <- eval (notBool_ v_13156)
  v_13158 <- eval (extract v_13121 57 58)
  v_13159 <- eval (eq v_13158 (bv_nat 1 1))
  v_13160 <- eval (eq v_13157 v_13159)
  v_13161 <- eval (notBool_ v_13160)
  v_13162 <- eval (notBool_ v_13161)
  v_13163 <- eval (mux v_13162 (bv_nat 1 1) (bv_nat 1 0))
  v_13164 <- eval (extract v_13115 0 1)
  v_13165 <- eval (eq v_13164 (bv_nat 1 1))
  v_13166 <- eval (extract v_13119 0 1)
  v_13167 <- eval (eq v_13166 (bv_nat 1 1))
  v_13168 <- eval (eq v_13165 v_13167)
  v_13169 <- eval (eq v_13125 (bv_nat 1 1))
  v_13170 <- eval (eq v_13165 v_13169)
  v_13171 <- eval (notBool_ v_13170)
  v_13172 <- eval (bit_and v_13168 v_13171)
  v_13173 <- eval (mux v_13172 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_13173
  setRegister pf v_13163
  setRegister af v_13132
  setRegister zf v_13127
  setRegister sf v_13125
  setRegister cf v_13124
==========================================
adcq_X86-SYNTAX (v_2416 : R64) (v_2415 : Mem)
  v_13180 <- evaluateAddress (v_2415 : Mem)
  v_13181 <- getRegister cf
  v_13182 <- eval (eq v_13181 (bv_nat 1 1))
  v_13183 <- getRegister (v_2416 : R64)
  v_13184 <- eval (concat (bv_nat 1 0) v_13183)
  v_13185 <- eval (add v_13184 (bv_nat 65 1))
  v_13186 <- eval (mux v_13182 v_13185 v_13184)
  v_13187 <- load v_13180 8
  v_13188 <- eval (concat (bv_nat 1 0) v_13187)
  v_13189 <- eval (add v_13186 v_13188)
  v_13190 <- eval (extract v_13189 1 65)
  store v_13180 v_13190 8
  v_13192 <- eval (extract v_13189 0 1)
  v_13193 <- eval (extract v_13189 1 2)
  v_13194 <- eval (eq v_13190 (bv_nat 64 0))
  v_13195 <- eval (mux v_13194 (bv_nat 1 1) (bv_nat 1 0))
  v_13196 <- eval (extract v_13183 59 60)
  v_13197 <- eval (extract v_13187 59 60)
  v_13198 <- eval (bv_xor v_13196 v_13197)
  v_13199 <- eval (extract v_13189 60 61)
  v_13200 <- eval (bv_xor v_13198 v_13199)
  v_13201 <- eval (extract v_13189 64 65)
  v_13202 <- eval (eq v_13201 (bv_nat 1 1))
  v_13203 <- eval (extract v_13189 63 64)
  v_13204 <- eval (eq v_13203 (bv_nat 1 1))
  v_13205 <- eval (eq v_13202 v_13204)
  v_13206 <- eval (notBool_ v_13205)
  v_13207 <- eval (extract v_13189 62 63)
  v_13208 <- eval (eq v_13207 (bv_nat 1 1))
  v_13209 <- eval (eq v_13206 v_13208)
  v_13210 <- eval (notBool_ v_13209)
  v_13211 <- eval (extract v_13189 61 62)
  v_13212 <- eval (eq v_13211 (bv_nat 1 1))
  v_13213 <- eval (eq v_13210 v_13212)
  v_13214 <- eval (notBool_ v_13213)
  v_13215 <- eval (eq v_13199 (bv_nat 1 1))
  v_13216 <- eval (eq v_13214 v_13215)
  v_13217 <- eval (notBool_ v_13216)
  v_13218 <- eval (extract v_13189 59 60)
  v_13219 <- eval (eq v_13218 (bv_nat 1 1))
  v_13220 <- eval (eq v_13217 v_13219)
  v_13221 <- eval (notBool_ v_13220)
  v_13222 <- eval (extract v_13189 58 59)
  v_13223 <- eval (eq v_13222 (bv_nat 1 1))
  v_13224 <- eval (eq v_13221 v_13223)
  v_13225 <- eval (notBool_ v_13224)
  v_13226 <- eval (extract v_13189 57 58)
  v_13227 <- eval (eq v_13226 (bv_nat 1 1))
  v_13228 <- eval (eq v_13225 v_13227)
  v_13229 <- eval (notBool_ v_13228)
  v_13230 <- eval (notBool_ v_13229)
  v_13231 <- eval (mux v_13230 (bv_nat 1 1) (bv_nat 1 0))
  v_13232 <- eval (extract v_13183 0 1)
  v_13233 <- eval (eq v_13232 (bv_nat 1 1))
  v_13234 <- eval (extract v_13187 0 1)
  v_13235 <- eval (eq v_13234 (bv_nat 1 1))
  v_13236 <- eval (eq v_13233 v_13235)
  v_13237 <- eval (eq v_13193 (bv_nat 1 1))
  v_13238 <- eval (eq v_13233 v_13237)
  v_13239 <- eval (notBool_ v_13238)
  v_13240 <- eval (bit_and v_13236 v_13239)
  v_13241 <- eval (mux v_13240 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_13241
  setRegister pf v_13231
  setRegister af v_13200
  setRegister zf v_13195
  setRegister sf v_13193
  setRegister cf v_13192
==========================================
adcw_X86-SYNTAX (v_2447 : Imm) (v_2446 : Mem)
  v_13248 <- evaluateAddress (v_2446 : Mem)
  v_13249 <- getRegister cf
  v_13250 <- eval (eq v_13249 (bv_nat 1 1))
  v_13251 <- eval (handleImmediateWithSignExtend (v_2447 : Imm) 16 16)
  v_13252 <- eval (concat (bv_nat 1 0) v_13251)
  v_13253 <- eval (add v_13252 (bv_nat 17 1))
  v_13254 <- eval (mux v_13250 v_13253 v_13252)
  v_13255 <- load v_13248 2
  v_13256 <- eval (concat (bv_nat 1 0) v_13255)
  v_13257 <- eval (add v_13254 v_13256)
  v_13258 <- eval (extract v_13257 1 17)
  store v_13248 v_13258 2
  v_13260 <- eval (extract v_13257 0 1)
  v_13261 <- eval (extract v_13257 1 2)
  v_13262 <- eval (eq v_13258 (bv_nat 16 0))
  v_13263 <- eval (mux v_13262 (bv_nat 1 1) (bv_nat 1 0))
  v_13264 <- eval (extract v_13251 11 12)
  v_13265 <- eval (extract v_13255 11 12)
  v_13266 <- eval (bv_xor v_13264 v_13265)
  v_13267 <- eval (extract v_13257 12 13)
  v_13268 <- eval (bv_xor v_13266 v_13267)
  v_13269 <- eval (extract v_13257 16 17)
  v_13270 <- eval (eq v_13269 (bv_nat 1 1))
  v_13271 <- eval (extract v_13257 15 16)
  v_13272 <- eval (eq v_13271 (bv_nat 1 1))
  v_13273 <- eval (eq v_13270 v_13272)
  v_13274 <- eval (notBool_ v_13273)
  v_13275 <- eval (extract v_13257 14 15)
  v_13276 <- eval (eq v_13275 (bv_nat 1 1))
  v_13277 <- eval (eq v_13274 v_13276)
  v_13278 <- eval (notBool_ v_13277)
  v_13279 <- eval (extract v_13257 13 14)
  v_13280 <- eval (eq v_13279 (bv_nat 1 1))
  v_13281 <- eval (eq v_13278 v_13280)
  v_13282 <- eval (notBool_ v_13281)
  v_13283 <- eval (eq v_13267 (bv_nat 1 1))
  v_13284 <- eval (eq v_13282 v_13283)
  v_13285 <- eval (notBool_ v_13284)
  v_13286 <- eval (extract v_13257 11 12)
  v_13287 <- eval (eq v_13286 (bv_nat 1 1))
  v_13288 <- eval (eq v_13285 v_13287)
  v_13289 <- eval (notBool_ v_13288)
  v_13290 <- eval (extract v_13257 10 11)
  v_13291 <- eval (eq v_13290 (bv_nat 1 1))
  v_13292 <- eval (eq v_13289 v_13291)
  v_13293 <- eval (notBool_ v_13292)
  v_13294 <- eval (extract v_13257 9 10)
  v_13295 <- eval (eq v_13294 (bv_nat 1 1))
  v_13296 <- eval (eq v_13293 v_13295)
  v_13297 <- eval (notBool_ v_13296)
  v_13298 <- eval (notBool_ v_13297)
  v_13299 <- eval (mux v_13298 (bv_nat 1 1) (bv_nat 1 0))
  v_13300 <- eval (extract v_13251 0 1)
  v_13301 <- eval (eq v_13300 (bv_nat 1 1))
  v_13302 <- eval (extract v_13255 0 1)
  v_13303 <- eval (eq v_13302 (bv_nat 1 1))
  v_13304 <- eval (eq v_13301 v_13303)
  v_13305 <- eval (eq v_13261 (bv_nat 1 1))
  v_13306 <- eval (eq v_13301 v_13305)
  v_13307 <- eval (notBool_ v_13306)
  v_13308 <- eval (bit_and v_13304 v_13307)
  v_13309 <- eval (mux v_13308 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_13309
  setRegister pf v_13299
  setRegister af v_13268
  setRegister zf v_13263
  setRegister sf v_13261
  setRegister cf v_13260
==========================================
adcw_X86-SYNTAX (v_2447 : Imm) (v_2446 : Mem)
  v_13316 <- evaluateAddress (v_2446 : Mem)
  v_13317 <- getRegister cf
  v_13318 <- eval (eq v_13317 (bv_nat 1 1))
  v_13319 <- eval (handleImmediateWithSignExtend (v_2447 : Imm) 8 8)
  v_13320 <- eval (svalueMInt v_13319)
  v_13321 <- eval (mi 16 v_13320)
  v_13322 <- eval (concat (bv_nat 1 0) v_13321)
  v_13323 <- eval (add v_13322 (bv_nat 17 1))
  v_13324 <- eval (mux v_13318 v_13323 v_13322)
  v_13325 <- load v_13316 2
  v_13326 <- eval (concat (bv_nat 1 0) v_13325)
  v_13327 <- eval (add v_13324 v_13326)
  v_13328 <- eval (extract v_13327 1 17)
  store v_13316 v_13328 2
  v_13330 <- eval (extract v_13327 0 1)
  v_13331 <- eval (extract v_13327 1 2)
  v_13332 <- eval (eq v_13328 (bv_nat 16 0))
  v_13333 <- eval (mux v_13332 (bv_nat 1 1) (bv_nat 1 0))
  v_13334 <- eval (extract v_13319 3 4)
  v_13335 <- eval (extract v_13325 11 12)
  v_13336 <- eval (bv_xor v_13334 v_13335)
  v_13337 <- eval (extract v_13327 12 13)
  v_13338 <- eval (bv_xor v_13336 v_13337)
  v_13339 <- eval (extract v_13327 16 17)
  v_13340 <- eval (eq v_13339 (bv_nat 1 1))
  v_13341 <- eval (extract v_13327 15 16)
  v_13342 <- eval (eq v_13341 (bv_nat 1 1))
  v_13343 <- eval (eq v_13340 v_13342)
  v_13344 <- eval (notBool_ v_13343)
  v_13345 <- eval (extract v_13327 14 15)
  v_13346 <- eval (eq v_13345 (bv_nat 1 1))
  v_13347 <- eval (eq v_13344 v_13346)
  v_13348 <- eval (notBool_ v_13347)
  v_13349 <- eval (extract v_13327 13 14)
  v_13350 <- eval (eq v_13349 (bv_nat 1 1))
  v_13351 <- eval (eq v_13348 v_13350)
  v_13352 <- eval (notBool_ v_13351)
  v_13353 <- eval (eq v_13337 (bv_nat 1 1))
  v_13354 <- eval (eq v_13352 v_13353)
  v_13355 <- eval (notBool_ v_13354)
  v_13356 <- eval (extract v_13327 11 12)
  v_13357 <- eval (eq v_13356 (bv_nat 1 1))
  v_13358 <- eval (eq v_13355 v_13357)
  v_13359 <- eval (notBool_ v_13358)
  v_13360 <- eval (extract v_13327 10 11)
  v_13361 <- eval (eq v_13360 (bv_nat 1 1))
  v_13362 <- eval (eq v_13359 v_13361)
  v_13363 <- eval (notBool_ v_13362)
  v_13364 <- eval (extract v_13327 9 10)
  v_13365 <- eval (eq v_13364 (bv_nat 1 1))
  v_13366 <- eval (eq v_13363 v_13365)
  v_13367 <- eval (notBool_ v_13366)
  v_13368 <- eval (notBool_ v_13367)
  v_13369 <- eval (mux v_13368 (bv_nat 1 1) (bv_nat 1 0))
  v_13370 <- eval (extract v_13321 0 1)
  v_13371 <- eval (eq v_13370 (bv_nat 1 1))
  v_13372 <- eval (extract v_13325 0 1)
  v_13373 <- eval (eq v_13372 (bv_nat 1 1))
  v_13374 <- eval (eq v_13371 v_13373)
  v_13375 <- eval (eq v_13331 (bv_nat 1 1))
  v_13376 <- eval (eq v_13371 v_13375)
  v_13377 <- eval (notBool_ v_13376)
  v_13378 <- eval (bit_and v_13374 v_13377)
  v_13379 <- eval (mux v_13378 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_13379
  setRegister pf v_13369
  setRegister af v_13338
  setRegister zf v_13333
  setRegister sf v_13331
  setRegister cf v_13330
==========================================
adcw_X86-SYNTAX (v_2450 : Imm) (v_2451 : Mem)
  v_13386 <- evaluateAddress (v_2451 : Mem)
  v_13387 <- getRegister cf
  v_13388 <- eval (eq v_13387 (bv_nat 1 1))
  v_13389 <- eval (handleImmediateWithSignExtend (v_2450 : Imm) 16 16)
  v_13390 <- eval (concat (bv_nat 1 0) v_13389)
  v_13391 <- eval (add v_13390 (bv_nat 17 1))
  v_13392 <- eval (mux v_13388 v_13391 v_13390)
  v_13393 <- load v_13386 2
  v_13394 <- eval (concat (bv_nat 1 0) v_13393)
  v_13395 <- eval (add v_13392 v_13394)
  v_13396 <- eval (extract v_13395 1 17)
  store v_13386 v_13396 2
  v_13398 <- eval (extract v_13395 0 1)
  v_13399 <- eval (extract v_13395 1 2)
  v_13400 <- eval (eq v_13396 (bv_nat 16 0))
  v_13401 <- eval (mux v_13400 (bv_nat 1 1) (bv_nat 1 0))
  v_13402 <- eval (extract v_13389 11 12)
  v_13403 <- eval (extract v_13393 11 12)
  v_13404 <- eval (bv_xor v_13402 v_13403)
  v_13405 <- eval (extract v_13395 12 13)
  v_13406 <- eval (bv_xor v_13404 v_13405)
  v_13407 <- eval (extract v_13395 16 17)
  v_13408 <- eval (eq v_13407 (bv_nat 1 1))
  v_13409 <- eval (extract v_13395 15 16)
  v_13410 <- eval (eq v_13409 (bv_nat 1 1))
  v_13411 <- eval (eq v_13408 v_13410)
  v_13412 <- eval (notBool_ v_13411)
  v_13413 <- eval (extract v_13395 14 15)
  v_13414 <- eval (eq v_13413 (bv_nat 1 1))
  v_13415 <- eval (eq v_13412 v_13414)
  v_13416 <- eval (notBool_ v_13415)
  v_13417 <- eval (extract v_13395 13 14)
  v_13418 <- eval (eq v_13417 (bv_nat 1 1))
  v_13419 <- eval (eq v_13416 v_13418)
  v_13420 <- eval (notBool_ v_13419)
  v_13421 <- eval (eq v_13405 (bv_nat 1 1))
  v_13422 <- eval (eq v_13420 v_13421)
  v_13423 <- eval (notBool_ v_13422)
  v_13424 <- eval (extract v_13395 11 12)
  v_13425 <- eval (eq v_13424 (bv_nat 1 1))
  v_13426 <- eval (eq v_13423 v_13425)
  v_13427 <- eval (notBool_ v_13426)
  v_13428 <- eval (extract v_13395 10 11)
  v_13429 <- eval (eq v_13428 (bv_nat 1 1))
  v_13430 <- eval (eq v_13427 v_13429)
  v_13431 <- eval (notBool_ v_13430)
  v_13432 <- eval (extract v_13395 9 10)
  v_13433 <- eval (eq v_13432 (bv_nat 1 1))
  v_13434 <- eval (eq v_13431 v_13433)
  v_13435 <- eval (notBool_ v_13434)
  v_13436 <- eval (notBool_ v_13435)
  v_13437 <- eval (mux v_13436 (bv_nat 1 1) (bv_nat 1 0))
  v_13438 <- eval (extract v_13389 0 1)
  v_13439 <- eval (eq v_13438 (bv_nat 1 1))
  v_13440 <- eval (extract v_13393 0 1)
  v_13441 <- eval (eq v_13440 (bv_nat 1 1))
  v_13442 <- eval (eq v_13439 v_13441)
  v_13443 <- eval (eq v_13399 (bv_nat 1 1))
  v_13444 <- eval (eq v_13439 v_13443)
  v_13445 <- eval (notBool_ v_13444)
  v_13446 <- eval (bit_and v_13442 v_13445)
  v_13447 <- eval (mux v_13446 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_13447
  setRegister pf v_13437
  setRegister af v_13406
  setRegister zf v_13401
  setRegister sf v_13399
  setRegister cf v_13398
==========================================
adcw_X86-SYNTAX (v_2450 : Imm) (v_2451 : Mem)
  v_13454 <- evaluateAddress (v_2451 : Mem)
  v_13455 <- getRegister cf
  v_13456 <- eval (eq v_13455 (bv_nat 1 1))
  v_13457 <- eval (handleImmediateWithSignExtend (v_2450 : Imm) 8 8)
  v_13458 <- eval (svalueMInt v_13457)
  v_13459 <- eval (mi 16 v_13458)
  v_13460 <- eval (concat (bv_nat 1 0) v_13459)
  v_13461 <- eval (add v_13460 (bv_nat 17 1))
  v_13462 <- eval (mux v_13456 v_13461 v_13460)
  v_13463 <- load v_13454 2
  v_13464 <- eval (concat (bv_nat 1 0) v_13463)
  v_13465 <- eval (add v_13462 v_13464)
  v_13466 <- eval (extract v_13465 1 17)
  store v_13454 v_13466 2
  v_13468 <- eval (extract v_13465 0 1)
  v_13469 <- eval (extract v_13465 1 2)
  v_13470 <- eval (eq v_13466 (bv_nat 16 0))
  v_13471 <- eval (mux v_13470 (bv_nat 1 1) (bv_nat 1 0))
  v_13472 <- eval (extract v_13457 3 4)
  v_13473 <- eval (extract v_13463 11 12)
  v_13474 <- eval (bv_xor v_13472 v_13473)
  v_13475 <- eval (extract v_13465 12 13)
  v_13476 <- eval (bv_xor v_13474 v_13475)
  v_13477 <- eval (extract v_13465 16 17)
  v_13478 <- eval (eq v_13477 (bv_nat 1 1))
  v_13479 <- eval (extract v_13465 15 16)
  v_13480 <- eval (eq v_13479 (bv_nat 1 1))
  v_13481 <- eval (eq v_13478 v_13480)
  v_13482 <- eval (notBool_ v_13481)
  v_13483 <- eval (extract v_13465 14 15)
  v_13484 <- eval (eq v_13483 (bv_nat 1 1))
  v_13485 <- eval (eq v_13482 v_13484)
  v_13486 <- eval (notBool_ v_13485)
  v_13487 <- eval (extract v_13465 13 14)
  v_13488 <- eval (eq v_13487 (bv_nat 1 1))
  v_13489 <- eval (eq v_13486 v_13488)
  v_13490 <- eval (notBool_ v_13489)
  v_13491 <- eval (eq v_13475 (bv_nat 1 1))
  v_13492 <- eval (eq v_13490 v_13491)
  v_13493 <- eval (notBool_ v_13492)
  v_13494 <- eval (extract v_13465 11 12)
  v_13495 <- eval (eq v_13494 (bv_nat 1 1))
  v_13496 <- eval (eq v_13493 v_13495)
  v_13497 <- eval (notBool_ v_13496)
  v_13498 <- eval (extract v_13465 10 11)
  v_13499 <- eval (eq v_13498 (bv_nat 1 1))
  v_13500 <- eval (eq v_13497 v_13499)
  v_13501 <- eval (notBool_ v_13500)
  v_13502 <- eval (extract v_13465 9 10)
  v_13503 <- eval (eq v_13502 (bv_nat 1 1))
  v_13504 <- eval (eq v_13501 v_13503)
  v_13505 <- eval (notBool_ v_13504)
  v_13506 <- eval (notBool_ v_13505)
  v_13507 <- eval (mux v_13506 (bv_nat 1 1) (bv_nat 1 0))
  v_13508 <- eval (extract v_13459 0 1)
  v_13509 <- eval (eq v_13508 (bv_nat 1 1))
  v_13510 <- eval (extract v_13463 0 1)
  v_13511 <- eval (eq v_13510 (bv_nat 1 1))
  v_13512 <- eval (eq v_13509 v_13511)
  v_13513 <- eval (eq v_13469 (bv_nat 1 1))
  v_13514 <- eval (eq v_13509 v_13513)
  v_13515 <- eval (notBool_ v_13514)
  v_13516 <- eval (bit_and v_13512 v_13515)
  v_13517 <- eval (mux v_13516 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_13517
  setRegister pf v_13507
  setRegister af v_13476
  setRegister zf v_13471
  setRegister sf v_13469
  setRegister cf v_13468
==========================================
adcw_X86-SYNTAX (v_2455 : R16) (v_2454 : Mem)
  v_13524 <- evaluateAddress (v_2454 : Mem)
  v_13525 <- getRegister cf
  v_13526 <- eval (eq v_13525 (bv_nat 1 1))
  v_13527 <- getRegister (v_2455 : R16)
  v_13528 <- eval (concat (bv_nat 1 0) v_13527)
  v_13529 <- eval (add v_13528 (bv_nat 17 1))
  v_13530 <- eval (mux v_13526 v_13529 v_13528)
  v_13531 <- load v_13524 2
  v_13532 <- eval (concat (bv_nat 1 0) v_13531)
  v_13533 <- eval (add v_13530 v_13532)
  v_13534 <- eval (extract v_13533 1 17)
  store v_13524 v_13534 2
  v_13536 <- eval (extract v_13533 0 1)
  v_13537 <- eval (extract v_13533 1 2)
  v_13538 <- eval (eq v_13534 (bv_nat 16 0))
  v_13539 <- eval (mux v_13538 (bv_nat 1 1) (bv_nat 1 0))
  v_13540 <- eval (extract v_13527 11 12)
  v_13541 <- eval (extract v_13531 11 12)
  v_13542 <- eval (bv_xor v_13540 v_13541)
  v_13543 <- eval (extract v_13533 12 13)
  v_13544 <- eval (bv_xor v_13542 v_13543)
  v_13545 <- eval (extract v_13533 16 17)
  v_13546 <- eval (eq v_13545 (bv_nat 1 1))
  v_13547 <- eval (extract v_13533 15 16)
  v_13548 <- eval (eq v_13547 (bv_nat 1 1))
  v_13549 <- eval (eq v_13546 v_13548)
  v_13550 <- eval (notBool_ v_13549)
  v_13551 <- eval (extract v_13533 14 15)
  v_13552 <- eval (eq v_13551 (bv_nat 1 1))
  v_13553 <- eval (eq v_13550 v_13552)
  v_13554 <- eval (notBool_ v_13553)
  v_13555 <- eval (extract v_13533 13 14)
  v_13556 <- eval (eq v_13555 (bv_nat 1 1))
  v_13557 <- eval (eq v_13554 v_13556)
  v_13558 <- eval (notBool_ v_13557)
  v_13559 <- eval (eq v_13543 (bv_nat 1 1))
  v_13560 <- eval (eq v_13558 v_13559)
  v_13561 <- eval (notBool_ v_13560)
  v_13562 <- eval (extract v_13533 11 12)
  v_13563 <- eval (eq v_13562 (bv_nat 1 1))
  v_13564 <- eval (eq v_13561 v_13563)
  v_13565 <- eval (notBool_ v_13564)
  v_13566 <- eval (extract v_13533 10 11)
  v_13567 <- eval (eq v_13566 (bv_nat 1 1))
  v_13568 <- eval (eq v_13565 v_13567)
  v_13569 <- eval (notBool_ v_13568)
  v_13570 <- eval (extract v_13533 9 10)
  v_13571 <- eval (eq v_13570 (bv_nat 1 1))
  v_13572 <- eval (eq v_13569 v_13571)
  v_13573 <- eval (notBool_ v_13572)
  v_13574 <- eval (notBool_ v_13573)
  v_13575 <- eval (mux v_13574 (bv_nat 1 1) (bv_nat 1 0))
  v_13576 <- eval (extract v_13527 0 1)
  v_13577 <- eval (eq v_13576 (bv_nat 1 1))
  v_13578 <- eval (extract v_13531 0 1)
  v_13579 <- eval (eq v_13578 (bv_nat 1 1))
  v_13580 <- eval (eq v_13577 v_13579)
  v_13581 <- eval (eq v_13537 (bv_nat 1 1))
  v_13582 <- eval (eq v_13577 v_13581)
  v_13583 <- eval (notBool_ v_13582)
  v_13584 <- eval (bit_and v_13580 v_13583)
  v_13585 <- eval (mux v_13584 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_13585
  setRegister pf v_13575
  setRegister af v_13544
  setRegister zf v_13539
  setRegister sf v_13537
  setRegister cf v_13536
==========================================
addb_X86-SYNTAX (v_2481 : Imm) (v_2482 : Mem)
  v_13592 <- evaluateAddress (v_2482 : Mem)
  v_13593 <- eval (handleImmediateWithSignExtend (v_2481 : Imm) 8 8)
  v_13594 <- eval (concat (bv_nat 1 0) v_13593)
  v_13595 <- load v_13592 1
  v_13596 <- eval (concat (bv_nat 1 0) v_13595)
  v_13597 <- eval (add v_13594 v_13596)
  v_13598 <- eval (extract v_13597 1 9)
  store v_13592 v_13598 1
  v_13600 <- eval (extract v_13597 0 1)
  v_13601 <- eval (extract v_13597 1 2)
  v_13602 <- eval (eq v_13598 (bv_nat 8 0))
  v_13603 <- eval (mux v_13602 (bv_nat 1 1) (bv_nat 1 0))
  v_13604 <- eval (extract v_13593 3 4)
  v_13605 <- eval (extract v_13595 3 4)
  v_13606 <- eval (bv_xor v_13604 v_13605)
  v_13607 <- eval (extract v_13597 4 5)
  v_13608 <- eval (bv_xor v_13606 v_13607)
  v_13609 <- eval (extract v_13597 8 9)
  v_13610 <- eval (eq v_13609 (bv_nat 1 1))
  v_13611 <- eval (extract v_13597 7 8)
  v_13612 <- eval (eq v_13611 (bv_nat 1 1))
  v_13613 <- eval (eq v_13610 v_13612)
  v_13614 <- eval (notBool_ v_13613)
  v_13615 <- eval (extract v_13597 6 7)
  v_13616 <- eval (eq v_13615 (bv_nat 1 1))
  v_13617 <- eval (eq v_13614 v_13616)
  v_13618 <- eval (notBool_ v_13617)
  v_13619 <- eval (extract v_13597 5 6)
  v_13620 <- eval (eq v_13619 (bv_nat 1 1))
  v_13621 <- eval (eq v_13618 v_13620)
  v_13622 <- eval (notBool_ v_13621)
  v_13623 <- eval (eq v_13607 (bv_nat 1 1))
  v_13624 <- eval (eq v_13622 v_13623)
  v_13625 <- eval (notBool_ v_13624)
  v_13626 <- eval (extract v_13597 3 4)
  v_13627 <- eval (eq v_13626 (bv_nat 1 1))
  v_13628 <- eval (eq v_13625 v_13627)
  v_13629 <- eval (notBool_ v_13628)
  v_13630 <- eval (extract v_13597 2 3)
  v_13631 <- eval (eq v_13630 (bv_nat 1 1))
  v_13632 <- eval (eq v_13629 v_13631)
  v_13633 <- eval (notBool_ v_13632)
  v_13634 <- eval (eq v_13601 (bv_nat 1 1))
  v_13635 <- eval (eq v_13633 v_13634)
  v_13636 <- eval (notBool_ v_13635)
  v_13637 <- eval (notBool_ v_13636)
  v_13638 <- eval (mux v_13637 (bv_nat 1 1) (bv_nat 1 0))
  v_13639 <- eval (extract v_13593 0 1)
  v_13640 <- eval (eq v_13639 (bv_nat 1 1))
  v_13641 <- eval (extract v_13595 0 1)
  v_13642 <- eval (eq v_13641 (bv_nat 1 1))
  v_13643 <- eval (eq v_13640 v_13642)
  v_13644 <- eval (eq v_13640 v_13634)
  v_13645 <- eval (notBool_ v_13644)
  v_13646 <- eval (bit_and v_13643 v_13645)
  v_13647 <- eval (mux v_13646 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_13647
  setRegister pf v_13638
  setRegister af v_13608
  setRegister zf v_13603
  setRegister sf v_13601
  setRegister cf v_13600
==========================================
addb_X86-SYNTAX (v_2486 : R8) (v_2485 : Mem)
  v_13654 <- evaluateAddress (v_2485 : Mem)
  v_13655 <- getRegister (v_2486 : R8)
  v_13656 <- eval (concat (bv_nat 1 0) v_13655)
  v_13657 <- load v_13654 1
  v_13658 <- eval (concat (bv_nat 1 0) v_13657)
  v_13659 <- eval (add v_13656 v_13658)
  v_13660 <- eval (extract v_13659 1 9)
  store v_13654 v_13660 1
  v_13662 <- eval (extract v_13659 0 1)
  v_13663 <- eval (extract v_13659 1 2)
  v_13664 <- eval (eq v_13660 (bv_nat 8 0))
  v_13665 <- eval (mux v_13664 (bv_nat 1 1) (bv_nat 1 0))
  v_13666 <- eval (extract v_13655 3 4)
  v_13667 <- eval (extract v_13657 3 4)
  v_13668 <- eval (bv_xor v_13666 v_13667)
  v_13669 <- eval (extract v_13659 4 5)
  v_13670 <- eval (bv_xor v_13668 v_13669)
  v_13671 <- eval (extract v_13659 8 9)
  v_13672 <- eval (eq v_13671 (bv_nat 1 1))
  v_13673 <- eval (extract v_13659 7 8)
  v_13674 <- eval (eq v_13673 (bv_nat 1 1))
  v_13675 <- eval (eq v_13672 v_13674)
  v_13676 <- eval (notBool_ v_13675)
  v_13677 <- eval (extract v_13659 6 7)
  v_13678 <- eval (eq v_13677 (bv_nat 1 1))
  v_13679 <- eval (eq v_13676 v_13678)
  v_13680 <- eval (notBool_ v_13679)
  v_13681 <- eval (extract v_13659 5 6)
  v_13682 <- eval (eq v_13681 (bv_nat 1 1))
  v_13683 <- eval (eq v_13680 v_13682)
  v_13684 <- eval (notBool_ v_13683)
  v_13685 <- eval (eq v_13669 (bv_nat 1 1))
  v_13686 <- eval (eq v_13684 v_13685)
  v_13687 <- eval (notBool_ v_13686)
  v_13688 <- eval (extract v_13659 3 4)
  v_13689 <- eval (eq v_13688 (bv_nat 1 1))
  v_13690 <- eval (eq v_13687 v_13689)
  v_13691 <- eval (notBool_ v_13690)
  v_13692 <- eval (extract v_13659 2 3)
  v_13693 <- eval (eq v_13692 (bv_nat 1 1))
  v_13694 <- eval (eq v_13691 v_13693)
  v_13695 <- eval (notBool_ v_13694)
  v_13696 <- eval (eq v_13663 (bv_nat 1 1))
  v_13697 <- eval (eq v_13695 v_13696)
  v_13698 <- eval (notBool_ v_13697)
  v_13699 <- eval (notBool_ v_13698)
  v_13700 <- eval (mux v_13699 (bv_nat 1 1) (bv_nat 1 0))
  v_13701 <- eval (extract v_13655 0 1)
  v_13702 <- eval (eq v_13701 (bv_nat 1 1))
  v_13703 <- eval (extract v_13657 0 1)
  v_13704 <- eval (eq v_13703 (bv_nat 1 1))
  v_13705 <- eval (eq v_13702 v_13704)
  v_13706 <- eval (eq v_13702 v_13696)
  v_13707 <- eval (notBool_ v_13706)
  v_13708 <- eval (bit_and v_13705 v_13707)
  v_13709 <- eval (mux v_13708 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_13709
  setRegister pf v_13700
  setRegister af v_13670
  setRegister zf v_13665
  setRegister sf v_13663
  setRegister cf v_13662
==========================================
addb_X86-SYNTAX (v_2490 : Rh) (v_2489 : Mem)
  v_13716 <- evaluateAddress (v_2489 : Mem)
  v_13717 <- getRegister (v_2490 : Rh)
  v_13718 <- eval (concat (bv_nat 1 0) v_13717)
  v_13719 <- load v_13716 1
  v_13720 <- eval (concat (bv_nat 1 0) v_13719)
  v_13721 <- eval (add v_13718 v_13720)
  v_13722 <- eval (extract v_13721 1 9)
  store v_13716 v_13722 1
  v_13724 <- eval (extract v_13721 0 1)
  v_13725 <- eval (extract v_13721 1 2)
  v_13726 <- eval (eq v_13722 (bv_nat 8 0))
  v_13727 <- eval (mux v_13726 (bv_nat 1 1) (bv_nat 1 0))
  v_13728 <- eval (extract v_13717 3 4)
  v_13729 <- eval (extract v_13719 3 4)
  v_13730 <- eval (bv_xor v_13728 v_13729)
  v_13731 <- eval (extract v_13721 4 5)
  v_13732 <- eval (bv_xor v_13730 v_13731)
  v_13733 <- eval (extract v_13721 8 9)
  v_13734 <- eval (eq v_13733 (bv_nat 1 1))
  v_13735 <- eval (extract v_13721 7 8)
  v_13736 <- eval (eq v_13735 (bv_nat 1 1))
  v_13737 <- eval (eq v_13734 v_13736)
  v_13738 <- eval (notBool_ v_13737)
  v_13739 <- eval (extract v_13721 6 7)
  v_13740 <- eval (eq v_13739 (bv_nat 1 1))
  v_13741 <- eval (eq v_13738 v_13740)
  v_13742 <- eval (notBool_ v_13741)
  v_13743 <- eval (extract v_13721 5 6)
  v_13744 <- eval (eq v_13743 (bv_nat 1 1))
  v_13745 <- eval (eq v_13742 v_13744)
  v_13746 <- eval (notBool_ v_13745)
  v_13747 <- eval (eq v_13731 (bv_nat 1 1))
  v_13748 <- eval (eq v_13746 v_13747)
  v_13749 <- eval (notBool_ v_13748)
  v_13750 <- eval (extract v_13721 3 4)
  v_13751 <- eval (eq v_13750 (bv_nat 1 1))
  v_13752 <- eval (eq v_13749 v_13751)
  v_13753 <- eval (notBool_ v_13752)
  v_13754 <- eval (extract v_13721 2 3)
  v_13755 <- eval (eq v_13754 (bv_nat 1 1))
  v_13756 <- eval (eq v_13753 v_13755)
  v_13757 <- eval (notBool_ v_13756)
  v_13758 <- eval (eq v_13725 (bv_nat 1 1))
  v_13759 <- eval (eq v_13757 v_13758)
  v_13760 <- eval (notBool_ v_13759)
  v_13761 <- eval (notBool_ v_13760)
  v_13762 <- eval (mux v_13761 (bv_nat 1 1) (bv_nat 1 0))
  v_13763 <- eval (extract v_13717 0 1)
  v_13764 <- eval (eq v_13763 (bv_nat 1 1))
  v_13765 <- eval (extract v_13719 0 1)
  v_13766 <- eval (eq v_13765 (bv_nat 1 1))
  v_13767 <- eval (eq v_13764 v_13766)
  v_13768 <- eval (eq v_13764 v_13758)
  v_13769 <- eval (notBool_ v_13768)
  v_13770 <- eval (bit_and v_13767 v_13769)
  v_13771 <- eval (mux v_13770 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_13771
  setRegister pf v_13762
  setRegister af v_13732
  setRegister zf v_13727
  setRegister sf v_13725
  setRegister cf v_13724
==========================================
addl_X86-SYNTAX (v_2536 : Imm) (v_2535 : Mem)
  v_13778 <- evaluateAddress (v_2535 : Mem)
  v_13779 <- eval (handleImmediateWithSignExtend (v_2536 : Imm) 32 32)
  v_13780 <- eval (concat (bv_nat 1 0) v_13779)
  v_13781 <- load v_13778 4
  v_13782 <- eval (concat (bv_nat 1 0) v_13781)
  v_13783 <- eval (add v_13780 v_13782)
  v_13784 <- eval (extract v_13783 1 33)
  store v_13778 v_13784 4
  v_13786 <- eval (extract v_13783 0 1)
  v_13787 <- eval (extract v_13783 1 2)
  v_13788 <- eval (eq v_13784 (bv_nat 32 0))
  v_13789 <- eval (mux v_13788 (bv_nat 1 1) (bv_nat 1 0))
  v_13790 <- eval (extract v_13779 27 28)
  v_13791 <- eval (extract v_13781 27 28)
  v_13792 <- eval (bv_xor v_13790 v_13791)
  v_13793 <- eval (extract v_13783 28 29)
  v_13794 <- eval (bv_xor v_13792 v_13793)
  v_13795 <- eval (extract v_13783 32 33)
  v_13796 <- eval (eq v_13795 (bv_nat 1 1))
  v_13797 <- eval (extract v_13783 31 32)
  v_13798 <- eval (eq v_13797 (bv_nat 1 1))
  v_13799 <- eval (eq v_13796 v_13798)
  v_13800 <- eval (notBool_ v_13799)
  v_13801 <- eval (extract v_13783 30 31)
  v_13802 <- eval (eq v_13801 (bv_nat 1 1))
  v_13803 <- eval (eq v_13800 v_13802)
  v_13804 <- eval (notBool_ v_13803)
  v_13805 <- eval (extract v_13783 29 30)
  v_13806 <- eval (eq v_13805 (bv_nat 1 1))
  v_13807 <- eval (eq v_13804 v_13806)
  v_13808 <- eval (notBool_ v_13807)
  v_13809 <- eval (eq v_13793 (bv_nat 1 1))
  v_13810 <- eval (eq v_13808 v_13809)
  v_13811 <- eval (notBool_ v_13810)
  v_13812 <- eval (extract v_13783 27 28)
  v_13813 <- eval (eq v_13812 (bv_nat 1 1))
  v_13814 <- eval (eq v_13811 v_13813)
  v_13815 <- eval (notBool_ v_13814)
  v_13816 <- eval (extract v_13783 26 27)
  v_13817 <- eval (eq v_13816 (bv_nat 1 1))
  v_13818 <- eval (eq v_13815 v_13817)
  v_13819 <- eval (notBool_ v_13818)
  v_13820 <- eval (extract v_13783 25 26)
  v_13821 <- eval (eq v_13820 (bv_nat 1 1))
  v_13822 <- eval (eq v_13819 v_13821)
  v_13823 <- eval (notBool_ v_13822)
  v_13824 <- eval (notBool_ v_13823)
  v_13825 <- eval (mux v_13824 (bv_nat 1 1) (bv_nat 1 0))
  v_13826 <- eval (extract v_13779 0 1)
  v_13827 <- eval (eq v_13826 (bv_nat 1 1))
  v_13828 <- eval (extract v_13781 0 1)
  v_13829 <- eval (eq v_13828 (bv_nat 1 1))
  v_13830 <- eval (eq v_13827 v_13829)
  v_13831 <- eval (eq v_13787 (bv_nat 1 1))
  v_13832 <- eval (eq v_13827 v_13831)
  v_13833 <- eval (notBool_ v_13832)
  v_13834 <- eval (bit_and v_13830 v_13833)
  v_13835 <- eval (mux v_13834 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_13835
  setRegister pf v_13825
  setRegister af v_13794
  setRegister zf v_13789
  setRegister sf v_13787
  setRegister cf v_13786
==========================================
addl_X86-SYNTAX (v_2536 : Imm) (v_2535 : Mem)
  v_13842 <- evaluateAddress (v_2535 : Mem)
  v_13843 <- eval (handleImmediateWithSignExtend (v_2536 : Imm) 8 8)
  v_13844 <- eval (svalueMInt v_13843)
  v_13845 <- eval (mi 32 v_13844)
  v_13846 <- eval (concat (bv_nat 1 0) v_13845)
  v_13847 <- load v_13842 4
  v_13848 <- eval (concat (bv_nat 1 0) v_13847)
  v_13849 <- eval (add v_13846 v_13848)
  v_13850 <- eval (extract v_13849 1 33)
  store v_13842 v_13850 4
  v_13852 <- eval (extract v_13849 0 1)
  v_13853 <- eval (extract v_13849 1 2)
  v_13854 <- eval (eq v_13850 (bv_nat 32 0))
  v_13855 <- eval (mux v_13854 (bv_nat 1 1) (bv_nat 1 0))
  v_13856 <- eval (extract v_13843 3 4)
  v_13857 <- eval (extract v_13847 27 28)
  v_13858 <- eval (bv_xor v_13856 v_13857)
  v_13859 <- eval (extract v_13849 28 29)
  v_13860 <- eval (bv_xor v_13858 v_13859)
  v_13861 <- eval (extract v_13849 32 33)
  v_13862 <- eval (eq v_13861 (bv_nat 1 1))
  v_13863 <- eval (extract v_13849 31 32)
  v_13864 <- eval (eq v_13863 (bv_nat 1 1))
  v_13865 <- eval (eq v_13862 v_13864)
  v_13866 <- eval (notBool_ v_13865)
  v_13867 <- eval (extract v_13849 30 31)
  v_13868 <- eval (eq v_13867 (bv_nat 1 1))
  v_13869 <- eval (eq v_13866 v_13868)
  v_13870 <- eval (notBool_ v_13869)
  v_13871 <- eval (extract v_13849 29 30)
  v_13872 <- eval (eq v_13871 (bv_nat 1 1))
  v_13873 <- eval (eq v_13870 v_13872)
  v_13874 <- eval (notBool_ v_13873)
  v_13875 <- eval (eq v_13859 (bv_nat 1 1))
  v_13876 <- eval (eq v_13874 v_13875)
  v_13877 <- eval (notBool_ v_13876)
  v_13878 <- eval (extract v_13849 27 28)
  v_13879 <- eval (eq v_13878 (bv_nat 1 1))
  v_13880 <- eval (eq v_13877 v_13879)
  v_13881 <- eval (notBool_ v_13880)
  v_13882 <- eval (extract v_13849 26 27)
  v_13883 <- eval (eq v_13882 (bv_nat 1 1))
  v_13884 <- eval (eq v_13881 v_13883)
  v_13885 <- eval (notBool_ v_13884)
  v_13886 <- eval (extract v_13849 25 26)
  v_13887 <- eval (eq v_13886 (bv_nat 1 1))
  v_13888 <- eval (eq v_13885 v_13887)
  v_13889 <- eval (notBool_ v_13888)
  v_13890 <- eval (notBool_ v_13889)
  v_13891 <- eval (mux v_13890 (bv_nat 1 1) (bv_nat 1 0))
  v_13892 <- eval (extract v_13845 0 1)
  v_13893 <- eval (eq v_13892 (bv_nat 1 1))
  v_13894 <- eval (extract v_13847 0 1)
  v_13895 <- eval (eq v_13894 (bv_nat 1 1))
  v_13896 <- eval (eq v_13893 v_13895)
  v_13897 <- eval (eq v_13853 (bv_nat 1 1))
  v_13898 <- eval (eq v_13893 v_13897)
  v_13899 <- eval (notBool_ v_13898)
  v_13900 <- eval (bit_and v_13896 v_13899)
  v_13901 <- eval (mux v_13900 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_13901
  setRegister pf v_13891
  setRegister af v_13860
  setRegister zf v_13855
  setRegister sf v_13853
  setRegister cf v_13852
==========================================
addl_X86-SYNTAX (v_2539 : Imm) (v_2540 : Mem)
  v_13908 <- evaluateAddress (v_2540 : Mem)
  v_13909 <- eval (handleImmediateWithSignExtend (v_2539 : Imm) 32 32)
  v_13910 <- eval (concat (bv_nat 1 0) v_13909)
  v_13911 <- load v_13908 4
  v_13912 <- eval (concat (bv_nat 1 0) v_13911)
  v_13913 <- eval (add v_13910 v_13912)
  v_13914 <- eval (extract v_13913 1 33)
  store v_13908 v_13914 4
  v_13916 <- eval (extract v_13913 0 1)
  v_13917 <- eval (extract v_13913 1 2)
  v_13918 <- eval (eq v_13914 (bv_nat 32 0))
  v_13919 <- eval (mux v_13918 (bv_nat 1 1) (bv_nat 1 0))
  v_13920 <- eval (extract v_13909 27 28)
  v_13921 <- eval (extract v_13911 27 28)
  v_13922 <- eval (bv_xor v_13920 v_13921)
  v_13923 <- eval (extract v_13913 28 29)
  v_13924 <- eval (bv_xor v_13922 v_13923)
  v_13925 <- eval (extract v_13913 32 33)
  v_13926 <- eval (eq v_13925 (bv_nat 1 1))
  v_13927 <- eval (extract v_13913 31 32)
  v_13928 <- eval (eq v_13927 (bv_nat 1 1))
  v_13929 <- eval (eq v_13926 v_13928)
  v_13930 <- eval (notBool_ v_13929)
  v_13931 <- eval (extract v_13913 30 31)
  v_13932 <- eval (eq v_13931 (bv_nat 1 1))
  v_13933 <- eval (eq v_13930 v_13932)
  v_13934 <- eval (notBool_ v_13933)
  v_13935 <- eval (extract v_13913 29 30)
  v_13936 <- eval (eq v_13935 (bv_nat 1 1))
  v_13937 <- eval (eq v_13934 v_13936)
  v_13938 <- eval (notBool_ v_13937)
  v_13939 <- eval (eq v_13923 (bv_nat 1 1))
  v_13940 <- eval (eq v_13938 v_13939)
  v_13941 <- eval (notBool_ v_13940)
  v_13942 <- eval (extract v_13913 27 28)
  v_13943 <- eval (eq v_13942 (bv_nat 1 1))
  v_13944 <- eval (eq v_13941 v_13943)
  v_13945 <- eval (notBool_ v_13944)
  v_13946 <- eval (extract v_13913 26 27)
  v_13947 <- eval (eq v_13946 (bv_nat 1 1))
  v_13948 <- eval (eq v_13945 v_13947)
  v_13949 <- eval (notBool_ v_13948)
  v_13950 <- eval (extract v_13913 25 26)
  v_13951 <- eval (eq v_13950 (bv_nat 1 1))
  v_13952 <- eval (eq v_13949 v_13951)
  v_13953 <- eval (notBool_ v_13952)
  v_13954 <- eval (notBool_ v_13953)
  v_13955 <- eval (mux v_13954 (bv_nat 1 1) (bv_nat 1 0))
  v_13956 <- eval (extract v_13909 0 1)
  v_13957 <- eval (eq v_13956 (bv_nat 1 1))
  v_13958 <- eval (extract v_13911 0 1)
  v_13959 <- eval (eq v_13958 (bv_nat 1 1))
  v_13960 <- eval (eq v_13957 v_13959)
  v_13961 <- eval (eq v_13917 (bv_nat 1 1))
  v_13962 <- eval (eq v_13957 v_13961)
  v_13963 <- eval (notBool_ v_13962)
  v_13964 <- eval (bit_and v_13960 v_13963)
  v_13965 <- eval (mux v_13964 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_13965
  setRegister pf v_13955
  setRegister af v_13924
  setRegister zf v_13919
  setRegister sf v_13917
  setRegister cf v_13916
==========================================
addl_X86-SYNTAX (v_2539 : Imm) (v_2540 : Mem)
  v_13972 <- evaluateAddress (v_2540 : Mem)
  v_13973 <- eval (handleImmediateWithSignExtend (v_2539 : Imm) 8 8)
  v_13974 <- eval (svalueMInt v_13973)
  v_13975 <- eval (mi 32 v_13974)
  v_13976 <- eval (concat (bv_nat 1 0) v_13975)
  v_13977 <- load v_13972 4
  v_13978 <- eval (concat (bv_nat 1 0) v_13977)
  v_13979 <- eval (add v_13976 v_13978)
  v_13980 <- eval (extract v_13979 1 33)
  store v_13972 v_13980 4
  v_13982 <- eval (extract v_13979 0 1)
  v_13983 <- eval (extract v_13979 1 2)
  v_13984 <- eval (eq v_13980 (bv_nat 32 0))
  v_13985 <- eval (mux v_13984 (bv_nat 1 1) (bv_nat 1 0))
  v_13986 <- eval (extract v_13973 3 4)
  v_13987 <- eval (extract v_13977 27 28)
  v_13988 <- eval (bv_xor v_13986 v_13987)
  v_13989 <- eval (extract v_13979 28 29)
  v_13990 <- eval (bv_xor v_13988 v_13989)
  v_13991 <- eval (extract v_13979 32 33)
  v_13992 <- eval (eq v_13991 (bv_nat 1 1))
  v_13993 <- eval (extract v_13979 31 32)
  v_13994 <- eval (eq v_13993 (bv_nat 1 1))
  v_13995 <- eval (eq v_13992 v_13994)
  v_13996 <- eval (notBool_ v_13995)
  v_13997 <- eval (extract v_13979 30 31)
  v_13998 <- eval (eq v_13997 (bv_nat 1 1))
  v_13999 <- eval (eq v_13996 v_13998)
  v_14000 <- eval (notBool_ v_13999)
  v_14001 <- eval (extract v_13979 29 30)
  v_14002 <- eval (eq v_14001 (bv_nat 1 1))
  v_14003 <- eval (eq v_14000 v_14002)
  v_14004 <- eval (notBool_ v_14003)
  v_14005 <- eval (eq v_13989 (bv_nat 1 1))
  v_14006 <- eval (eq v_14004 v_14005)
  v_14007 <- eval (notBool_ v_14006)
  v_14008 <- eval (extract v_13979 27 28)
  v_14009 <- eval (eq v_14008 (bv_nat 1 1))
  v_14010 <- eval (eq v_14007 v_14009)
  v_14011 <- eval (notBool_ v_14010)
  v_14012 <- eval (extract v_13979 26 27)
  v_14013 <- eval (eq v_14012 (bv_nat 1 1))
  v_14014 <- eval (eq v_14011 v_14013)
  v_14015 <- eval (notBool_ v_14014)
  v_14016 <- eval (extract v_13979 25 26)
  v_14017 <- eval (eq v_14016 (bv_nat 1 1))
  v_14018 <- eval (eq v_14015 v_14017)
  v_14019 <- eval (notBool_ v_14018)
  v_14020 <- eval (notBool_ v_14019)
  v_14021 <- eval (mux v_14020 (bv_nat 1 1) (bv_nat 1 0))
  v_14022 <- eval (extract v_13975 0 1)
  v_14023 <- eval (eq v_14022 (bv_nat 1 1))
  v_14024 <- eval (extract v_13977 0 1)
  v_14025 <- eval (eq v_14024 (bv_nat 1 1))
  v_14026 <- eval (eq v_14023 v_14025)
  v_14027 <- eval (eq v_13983 (bv_nat 1 1))
  v_14028 <- eval (eq v_14023 v_14027)
  v_14029 <- eval (notBool_ v_14028)
  v_14030 <- eval (bit_and v_14026 v_14029)
  v_14031 <- eval (mux v_14030 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14031
  setRegister pf v_14021
  setRegister af v_13990
  setRegister zf v_13985
  setRegister sf v_13983
  setRegister cf v_13982
==========================================
addl_X86-SYNTAX (v_2544 : R32) (v_2543 : Mem)
  v_14038 <- evaluateAddress (v_2543 : Mem)
  v_14039 <- getRegister (v_2544 : R32)
  v_14040 <- eval (concat (bv_nat 1 0) v_14039)
  v_14041 <- load v_14038 4
  v_14042 <- eval (concat (bv_nat 1 0) v_14041)
  v_14043 <- eval (add v_14040 v_14042)
  v_14044 <- eval (extract v_14043 1 33)
  store v_14038 v_14044 4
  v_14046 <- eval (extract v_14043 0 1)
  v_14047 <- eval (extract v_14043 1 2)
  v_14048 <- eval (eq v_14044 (bv_nat 32 0))
  v_14049 <- eval (mux v_14048 (bv_nat 1 1) (bv_nat 1 0))
  v_14050 <- eval (extract v_14039 27 28)
  v_14051 <- eval (extract v_14041 27 28)
  v_14052 <- eval (bv_xor v_14050 v_14051)
  v_14053 <- eval (extract v_14043 28 29)
  v_14054 <- eval (bv_xor v_14052 v_14053)
  v_14055 <- eval (extract v_14043 32 33)
  v_14056 <- eval (eq v_14055 (bv_nat 1 1))
  v_14057 <- eval (extract v_14043 31 32)
  v_14058 <- eval (eq v_14057 (bv_nat 1 1))
  v_14059 <- eval (eq v_14056 v_14058)
  v_14060 <- eval (notBool_ v_14059)
  v_14061 <- eval (extract v_14043 30 31)
  v_14062 <- eval (eq v_14061 (bv_nat 1 1))
  v_14063 <- eval (eq v_14060 v_14062)
  v_14064 <- eval (notBool_ v_14063)
  v_14065 <- eval (extract v_14043 29 30)
  v_14066 <- eval (eq v_14065 (bv_nat 1 1))
  v_14067 <- eval (eq v_14064 v_14066)
  v_14068 <- eval (notBool_ v_14067)
  v_14069 <- eval (eq v_14053 (bv_nat 1 1))
  v_14070 <- eval (eq v_14068 v_14069)
  v_14071 <- eval (notBool_ v_14070)
  v_14072 <- eval (extract v_14043 27 28)
  v_14073 <- eval (eq v_14072 (bv_nat 1 1))
  v_14074 <- eval (eq v_14071 v_14073)
  v_14075 <- eval (notBool_ v_14074)
  v_14076 <- eval (extract v_14043 26 27)
  v_14077 <- eval (eq v_14076 (bv_nat 1 1))
  v_14078 <- eval (eq v_14075 v_14077)
  v_14079 <- eval (notBool_ v_14078)
  v_14080 <- eval (extract v_14043 25 26)
  v_14081 <- eval (eq v_14080 (bv_nat 1 1))
  v_14082 <- eval (eq v_14079 v_14081)
  v_14083 <- eval (notBool_ v_14082)
  v_14084 <- eval (notBool_ v_14083)
  v_14085 <- eval (mux v_14084 (bv_nat 1 1) (bv_nat 1 0))
  v_14086 <- eval (extract v_14039 0 1)
  v_14087 <- eval (eq v_14086 (bv_nat 1 1))
  v_14088 <- eval (extract v_14041 0 1)
  v_14089 <- eval (eq v_14088 (bv_nat 1 1))
  v_14090 <- eval (eq v_14087 v_14089)
  v_14091 <- eval (eq v_14047 (bv_nat 1 1))
  v_14092 <- eval (eq v_14087 v_14091)
  v_14093 <- eval (notBool_ v_14092)
  v_14094 <- eval (bit_and v_14090 v_14093)
  v_14095 <- eval (mux v_14094 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14095
  setRegister pf v_14085
  setRegister af v_14054
  setRegister zf v_14049
  setRegister sf v_14047
  setRegister cf v_14046
==========================================
addq_X86-SYNTAX (v_2585 : Imm) (v_2584 : Mem)
  v_14102 <- evaluateAddress (v_2584 : Mem)
  v_14103 <- eval (handleImmediateWithSignExtend (v_2585 : Imm) 32 32)
  v_14104 <- eval (svalueMInt v_14103)
  v_14105 <- eval (mi 64 v_14104)
  v_14106 <- eval (concat (bv_nat 1 0) v_14105)
  v_14107 <- load v_14102 8
  v_14108 <- eval (concat (bv_nat 1 0) v_14107)
  v_14109 <- eval (add v_14106 v_14108)
  v_14110 <- eval (extract v_14109 1 65)
  store v_14102 v_14110 8
  v_14112 <- eval (extract v_14109 0 1)
  v_14113 <- eval (extract v_14109 1 2)
  v_14114 <- eval (eq v_14110 (bv_nat 64 0))
  v_14115 <- eval (mux v_14114 (bv_nat 1 1) (bv_nat 1 0))
  v_14116 <- eval (extract v_14103 27 28)
  v_14117 <- eval (extract v_14107 59 60)
  v_14118 <- eval (bv_xor v_14116 v_14117)
  v_14119 <- eval (extract v_14109 60 61)
  v_14120 <- eval (bv_xor v_14118 v_14119)
  v_14121 <- eval (extract v_14109 64 65)
  v_14122 <- eval (eq v_14121 (bv_nat 1 1))
  v_14123 <- eval (extract v_14109 63 64)
  v_14124 <- eval (eq v_14123 (bv_nat 1 1))
  v_14125 <- eval (eq v_14122 v_14124)
  v_14126 <- eval (notBool_ v_14125)
  v_14127 <- eval (extract v_14109 62 63)
  v_14128 <- eval (eq v_14127 (bv_nat 1 1))
  v_14129 <- eval (eq v_14126 v_14128)
  v_14130 <- eval (notBool_ v_14129)
  v_14131 <- eval (extract v_14109 61 62)
  v_14132 <- eval (eq v_14131 (bv_nat 1 1))
  v_14133 <- eval (eq v_14130 v_14132)
  v_14134 <- eval (notBool_ v_14133)
  v_14135 <- eval (eq v_14119 (bv_nat 1 1))
  v_14136 <- eval (eq v_14134 v_14135)
  v_14137 <- eval (notBool_ v_14136)
  v_14138 <- eval (extract v_14109 59 60)
  v_14139 <- eval (eq v_14138 (bv_nat 1 1))
  v_14140 <- eval (eq v_14137 v_14139)
  v_14141 <- eval (notBool_ v_14140)
  v_14142 <- eval (extract v_14109 58 59)
  v_14143 <- eval (eq v_14142 (bv_nat 1 1))
  v_14144 <- eval (eq v_14141 v_14143)
  v_14145 <- eval (notBool_ v_14144)
  v_14146 <- eval (extract v_14109 57 58)
  v_14147 <- eval (eq v_14146 (bv_nat 1 1))
  v_14148 <- eval (eq v_14145 v_14147)
  v_14149 <- eval (notBool_ v_14148)
  v_14150 <- eval (notBool_ v_14149)
  v_14151 <- eval (mux v_14150 (bv_nat 1 1) (bv_nat 1 0))
  v_14152 <- eval (extract v_14105 0 1)
  v_14153 <- eval (eq v_14152 (bv_nat 1 1))
  v_14154 <- eval (extract v_14107 0 1)
  v_14155 <- eval (eq v_14154 (bv_nat 1 1))
  v_14156 <- eval (eq v_14153 v_14155)
  v_14157 <- eval (eq v_14113 (bv_nat 1 1))
  v_14158 <- eval (eq v_14153 v_14157)
  v_14159 <- eval (notBool_ v_14158)
  v_14160 <- eval (bit_and v_14156 v_14159)
  v_14161 <- eval (mux v_14160 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14161
  setRegister pf v_14151
  setRegister af v_14120
  setRegister zf v_14115
  setRegister sf v_14113
  setRegister cf v_14112
==========================================
addq_X86-SYNTAX (v_2585 : Imm) (v_2584 : Mem)
  v_14168 <- evaluateAddress (v_2584 : Mem)
  v_14169 <- eval (handleImmediateWithSignExtend (v_2585 : Imm) 8 8)
  v_14170 <- eval (svalueMInt v_14169)
  v_14171 <- eval (mi 64 v_14170)
  v_14172 <- eval (concat (bv_nat 1 0) v_14171)
  v_14173 <- load v_14168 8
  v_14174 <- eval (concat (bv_nat 1 0) v_14173)
  v_14175 <- eval (add v_14172 v_14174)
  v_14176 <- eval (extract v_14175 1 65)
  store v_14168 v_14176 8
  v_14178 <- eval (extract v_14175 0 1)
  v_14179 <- eval (extract v_14175 1 2)
  v_14180 <- eval (eq v_14176 (bv_nat 64 0))
  v_14181 <- eval (mux v_14180 (bv_nat 1 1) (bv_nat 1 0))
  v_14182 <- eval (extract v_14169 3 4)
  v_14183 <- eval (extract v_14173 59 60)
  v_14184 <- eval (bv_xor v_14182 v_14183)
  v_14185 <- eval (extract v_14175 60 61)
  v_14186 <- eval (bv_xor v_14184 v_14185)
  v_14187 <- eval (extract v_14175 64 65)
  v_14188 <- eval (eq v_14187 (bv_nat 1 1))
  v_14189 <- eval (extract v_14175 63 64)
  v_14190 <- eval (eq v_14189 (bv_nat 1 1))
  v_14191 <- eval (eq v_14188 v_14190)
  v_14192 <- eval (notBool_ v_14191)
  v_14193 <- eval (extract v_14175 62 63)
  v_14194 <- eval (eq v_14193 (bv_nat 1 1))
  v_14195 <- eval (eq v_14192 v_14194)
  v_14196 <- eval (notBool_ v_14195)
  v_14197 <- eval (extract v_14175 61 62)
  v_14198 <- eval (eq v_14197 (bv_nat 1 1))
  v_14199 <- eval (eq v_14196 v_14198)
  v_14200 <- eval (notBool_ v_14199)
  v_14201 <- eval (eq v_14185 (bv_nat 1 1))
  v_14202 <- eval (eq v_14200 v_14201)
  v_14203 <- eval (notBool_ v_14202)
  v_14204 <- eval (extract v_14175 59 60)
  v_14205 <- eval (eq v_14204 (bv_nat 1 1))
  v_14206 <- eval (eq v_14203 v_14205)
  v_14207 <- eval (notBool_ v_14206)
  v_14208 <- eval (extract v_14175 58 59)
  v_14209 <- eval (eq v_14208 (bv_nat 1 1))
  v_14210 <- eval (eq v_14207 v_14209)
  v_14211 <- eval (notBool_ v_14210)
  v_14212 <- eval (extract v_14175 57 58)
  v_14213 <- eval (eq v_14212 (bv_nat 1 1))
  v_14214 <- eval (eq v_14211 v_14213)
  v_14215 <- eval (notBool_ v_14214)
  v_14216 <- eval (notBool_ v_14215)
  v_14217 <- eval (mux v_14216 (bv_nat 1 1) (bv_nat 1 0))
  v_14218 <- eval (extract v_14171 0 1)
  v_14219 <- eval (eq v_14218 (bv_nat 1 1))
  v_14220 <- eval (extract v_14173 0 1)
  v_14221 <- eval (eq v_14220 (bv_nat 1 1))
  v_14222 <- eval (eq v_14219 v_14221)
  v_14223 <- eval (eq v_14179 (bv_nat 1 1))
  v_14224 <- eval (eq v_14219 v_14223)
  v_14225 <- eval (notBool_ v_14224)
  v_14226 <- eval (bit_and v_14222 v_14225)
  v_14227 <- eval (mux v_14226 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14227
  setRegister pf v_14217
  setRegister af v_14186
  setRegister zf v_14181
  setRegister sf v_14179
  setRegister cf v_14178
==========================================
addq_X86-SYNTAX (v_2588 : Imm) (v_2589 : Mem)
  v_14234 <- evaluateAddress (v_2589 : Mem)
  v_14235 <- eval (handleImmediateWithSignExtend (v_2588 : Imm) 32 32)
  v_14236 <- eval (svalueMInt v_14235)
  v_14237 <- eval (mi 64 v_14236)
  v_14238 <- eval (concat (bv_nat 1 0) v_14237)
  v_14239 <- load v_14234 8
  v_14240 <- eval (concat (bv_nat 1 0) v_14239)
  v_14241 <- eval (add v_14238 v_14240)
  v_14242 <- eval (extract v_14241 1 65)
  store v_14234 v_14242 8
  v_14244 <- eval (extract v_14241 0 1)
  v_14245 <- eval (extract v_14241 1 2)
  v_14246 <- eval (eq v_14242 (bv_nat 64 0))
  v_14247 <- eval (mux v_14246 (bv_nat 1 1) (bv_nat 1 0))
  v_14248 <- eval (extract v_14235 27 28)
  v_14249 <- eval (extract v_14239 59 60)
  v_14250 <- eval (bv_xor v_14248 v_14249)
  v_14251 <- eval (extract v_14241 60 61)
  v_14252 <- eval (bv_xor v_14250 v_14251)
  v_14253 <- eval (extract v_14241 64 65)
  v_14254 <- eval (eq v_14253 (bv_nat 1 1))
  v_14255 <- eval (extract v_14241 63 64)
  v_14256 <- eval (eq v_14255 (bv_nat 1 1))
  v_14257 <- eval (eq v_14254 v_14256)
  v_14258 <- eval (notBool_ v_14257)
  v_14259 <- eval (extract v_14241 62 63)
  v_14260 <- eval (eq v_14259 (bv_nat 1 1))
  v_14261 <- eval (eq v_14258 v_14260)
  v_14262 <- eval (notBool_ v_14261)
  v_14263 <- eval (extract v_14241 61 62)
  v_14264 <- eval (eq v_14263 (bv_nat 1 1))
  v_14265 <- eval (eq v_14262 v_14264)
  v_14266 <- eval (notBool_ v_14265)
  v_14267 <- eval (eq v_14251 (bv_nat 1 1))
  v_14268 <- eval (eq v_14266 v_14267)
  v_14269 <- eval (notBool_ v_14268)
  v_14270 <- eval (extract v_14241 59 60)
  v_14271 <- eval (eq v_14270 (bv_nat 1 1))
  v_14272 <- eval (eq v_14269 v_14271)
  v_14273 <- eval (notBool_ v_14272)
  v_14274 <- eval (extract v_14241 58 59)
  v_14275 <- eval (eq v_14274 (bv_nat 1 1))
  v_14276 <- eval (eq v_14273 v_14275)
  v_14277 <- eval (notBool_ v_14276)
  v_14278 <- eval (extract v_14241 57 58)
  v_14279 <- eval (eq v_14278 (bv_nat 1 1))
  v_14280 <- eval (eq v_14277 v_14279)
  v_14281 <- eval (notBool_ v_14280)
  v_14282 <- eval (notBool_ v_14281)
  v_14283 <- eval (mux v_14282 (bv_nat 1 1) (bv_nat 1 0))
  v_14284 <- eval (extract v_14237 0 1)
  v_14285 <- eval (eq v_14284 (bv_nat 1 1))
  v_14286 <- eval (extract v_14239 0 1)
  v_14287 <- eval (eq v_14286 (bv_nat 1 1))
  v_14288 <- eval (eq v_14285 v_14287)
  v_14289 <- eval (eq v_14245 (bv_nat 1 1))
  v_14290 <- eval (eq v_14285 v_14289)
  v_14291 <- eval (notBool_ v_14290)
  v_14292 <- eval (bit_and v_14288 v_14291)
  v_14293 <- eval (mux v_14292 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14293
  setRegister pf v_14283
  setRegister af v_14252
  setRegister zf v_14247
  setRegister sf v_14245
  setRegister cf v_14244
==========================================
addq_X86-SYNTAX (v_2588 : Imm) (v_2589 : Mem)
  v_14300 <- evaluateAddress (v_2589 : Mem)
  v_14301 <- eval (handleImmediateWithSignExtend (v_2588 : Imm) 8 8)
  v_14302 <- eval (svalueMInt v_14301)
  v_14303 <- eval (mi 64 v_14302)
  v_14304 <- eval (concat (bv_nat 1 0) v_14303)
  v_14305 <- load v_14300 8
  v_14306 <- eval (concat (bv_nat 1 0) v_14305)
  v_14307 <- eval (add v_14304 v_14306)
  v_14308 <- eval (extract v_14307 1 65)
  store v_14300 v_14308 8
  v_14310 <- eval (extract v_14307 0 1)
  v_14311 <- eval (extract v_14307 1 2)
  v_14312 <- eval (eq v_14308 (bv_nat 64 0))
  v_14313 <- eval (mux v_14312 (bv_nat 1 1) (bv_nat 1 0))
  v_14314 <- eval (extract v_14301 3 4)
  v_14315 <- eval (extract v_14305 59 60)
  v_14316 <- eval (bv_xor v_14314 v_14315)
  v_14317 <- eval (extract v_14307 60 61)
  v_14318 <- eval (bv_xor v_14316 v_14317)
  v_14319 <- eval (extract v_14307 64 65)
  v_14320 <- eval (eq v_14319 (bv_nat 1 1))
  v_14321 <- eval (extract v_14307 63 64)
  v_14322 <- eval (eq v_14321 (bv_nat 1 1))
  v_14323 <- eval (eq v_14320 v_14322)
  v_14324 <- eval (notBool_ v_14323)
  v_14325 <- eval (extract v_14307 62 63)
  v_14326 <- eval (eq v_14325 (bv_nat 1 1))
  v_14327 <- eval (eq v_14324 v_14326)
  v_14328 <- eval (notBool_ v_14327)
  v_14329 <- eval (extract v_14307 61 62)
  v_14330 <- eval (eq v_14329 (bv_nat 1 1))
  v_14331 <- eval (eq v_14328 v_14330)
  v_14332 <- eval (notBool_ v_14331)
  v_14333 <- eval (eq v_14317 (bv_nat 1 1))
  v_14334 <- eval (eq v_14332 v_14333)
  v_14335 <- eval (notBool_ v_14334)
  v_14336 <- eval (extract v_14307 59 60)
  v_14337 <- eval (eq v_14336 (bv_nat 1 1))
  v_14338 <- eval (eq v_14335 v_14337)
  v_14339 <- eval (notBool_ v_14338)
  v_14340 <- eval (extract v_14307 58 59)
  v_14341 <- eval (eq v_14340 (bv_nat 1 1))
  v_14342 <- eval (eq v_14339 v_14341)
  v_14343 <- eval (notBool_ v_14342)
  v_14344 <- eval (extract v_14307 57 58)
  v_14345 <- eval (eq v_14344 (bv_nat 1 1))
  v_14346 <- eval (eq v_14343 v_14345)
  v_14347 <- eval (notBool_ v_14346)
  v_14348 <- eval (notBool_ v_14347)
  v_14349 <- eval (mux v_14348 (bv_nat 1 1) (bv_nat 1 0))
  v_14350 <- eval (extract v_14303 0 1)
  v_14351 <- eval (eq v_14350 (bv_nat 1 1))
  v_14352 <- eval (extract v_14305 0 1)
  v_14353 <- eval (eq v_14352 (bv_nat 1 1))
  v_14354 <- eval (eq v_14351 v_14353)
  v_14355 <- eval (eq v_14311 (bv_nat 1 1))
  v_14356 <- eval (eq v_14351 v_14355)
  v_14357 <- eval (notBool_ v_14356)
  v_14358 <- eval (bit_and v_14354 v_14357)
  v_14359 <- eval (mux v_14358 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14359
  setRegister pf v_14349
  setRegister af v_14318
  setRegister zf v_14313
  setRegister sf v_14311
  setRegister cf v_14310
==========================================
addq_X86-SYNTAX (v_2593 : R64) (v_2592 : Mem)
  v_14366 <- evaluateAddress (v_2592 : Mem)
  v_14367 <- getRegister (v_2593 : R64)
  v_14368 <- eval (concat (bv_nat 1 0) v_14367)
  v_14369 <- load v_14366 8
  v_14370 <- eval (concat (bv_nat 1 0) v_14369)
  v_14371 <- eval (add v_14368 v_14370)
  v_14372 <- eval (extract v_14371 1 65)
  store v_14366 v_14372 8
  v_14374 <- eval (extract v_14371 0 1)
  v_14375 <- eval (extract v_14371 1 2)
  v_14376 <- eval (eq v_14372 (bv_nat 64 0))
  v_14377 <- eval (mux v_14376 (bv_nat 1 1) (bv_nat 1 0))
  v_14378 <- eval (extract v_14367 59 60)
  v_14379 <- eval (extract v_14369 59 60)
  v_14380 <- eval (bv_xor v_14378 v_14379)
  v_14381 <- eval (extract v_14371 60 61)
  v_14382 <- eval (bv_xor v_14380 v_14381)
  v_14383 <- eval (extract v_14371 64 65)
  v_14384 <- eval (eq v_14383 (bv_nat 1 1))
  v_14385 <- eval (extract v_14371 63 64)
  v_14386 <- eval (eq v_14385 (bv_nat 1 1))
  v_14387 <- eval (eq v_14384 v_14386)
  v_14388 <- eval (notBool_ v_14387)
  v_14389 <- eval (extract v_14371 62 63)
  v_14390 <- eval (eq v_14389 (bv_nat 1 1))
  v_14391 <- eval (eq v_14388 v_14390)
  v_14392 <- eval (notBool_ v_14391)
  v_14393 <- eval (extract v_14371 61 62)
  v_14394 <- eval (eq v_14393 (bv_nat 1 1))
  v_14395 <- eval (eq v_14392 v_14394)
  v_14396 <- eval (notBool_ v_14395)
  v_14397 <- eval (eq v_14381 (bv_nat 1 1))
  v_14398 <- eval (eq v_14396 v_14397)
  v_14399 <- eval (notBool_ v_14398)
  v_14400 <- eval (extract v_14371 59 60)
  v_14401 <- eval (eq v_14400 (bv_nat 1 1))
  v_14402 <- eval (eq v_14399 v_14401)
  v_14403 <- eval (notBool_ v_14402)
  v_14404 <- eval (extract v_14371 58 59)
  v_14405 <- eval (eq v_14404 (bv_nat 1 1))
  v_14406 <- eval (eq v_14403 v_14405)
  v_14407 <- eval (notBool_ v_14406)
  v_14408 <- eval (extract v_14371 57 58)
  v_14409 <- eval (eq v_14408 (bv_nat 1 1))
  v_14410 <- eval (eq v_14407 v_14409)
  v_14411 <- eval (notBool_ v_14410)
  v_14412 <- eval (notBool_ v_14411)
  v_14413 <- eval (mux v_14412 (bv_nat 1 1) (bv_nat 1 0))
  v_14414 <- eval (extract v_14367 0 1)
  v_14415 <- eval (eq v_14414 (bv_nat 1 1))
  v_14416 <- eval (extract v_14369 0 1)
  v_14417 <- eval (eq v_14416 (bv_nat 1 1))
  v_14418 <- eval (eq v_14415 v_14417)
  v_14419 <- eval (eq v_14375 (bv_nat 1 1))
  v_14420 <- eval (eq v_14415 v_14419)
  v_14421 <- eval (notBool_ v_14420)
  v_14422 <- eval (bit_and v_14418 v_14421)
  v_14423 <- eval (mux v_14422 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14423
  setRegister pf v_14413
  setRegister af v_14382
  setRegister zf v_14377
  setRegister sf v_14375
  setRegister cf v_14374
==========================================
addw_X86-SYNTAX (v_2660 : Imm) (v_2659 : Mem)
  v_14430 <- evaluateAddress (v_2659 : Mem)
  v_14431 <- eval (handleImmediateWithSignExtend (v_2660 : Imm) 16 16)
  v_14432 <- eval (concat (bv_nat 1 0) v_14431)
  v_14433 <- load v_14430 2
  v_14434 <- eval (concat (bv_nat 1 0) v_14433)
  v_14435 <- eval (add v_14432 v_14434)
  v_14436 <- eval (extract v_14435 1 17)
  store v_14430 v_14436 2
  v_14438 <- eval (extract v_14435 0 1)
  v_14439 <- eval (extract v_14435 1 2)
  v_14440 <- eval (eq v_14436 (bv_nat 16 0))
  v_14441 <- eval (mux v_14440 (bv_nat 1 1) (bv_nat 1 0))
  v_14442 <- eval (extract v_14431 11 12)
  v_14443 <- eval (extract v_14433 11 12)
  v_14444 <- eval (bv_xor v_14442 v_14443)
  v_14445 <- eval (extract v_14435 12 13)
  v_14446 <- eval (bv_xor v_14444 v_14445)
  v_14447 <- eval (extract v_14435 16 17)
  v_14448 <- eval (eq v_14447 (bv_nat 1 1))
  v_14449 <- eval (extract v_14435 15 16)
  v_14450 <- eval (eq v_14449 (bv_nat 1 1))
  v_14451 <- eval (eq v_14448 v_14450)
  v_14452 <- eval (notBool_ v_14451)
  v_14453 <- eval (extract v_14435 14 15)
  v_14454 <- eval (eq v_14453 (bv_nat 1 1))
  v_14455 <- eval (eq v_14452 v_14454)
  v_14456 <- eval (notBool_ v_14455)
  v_14457 <- eval (extract v_14435 13 14)
  v_14458 <- eval (eq v_14457 (bv_nat 1 1))
  v_14459 <- eval (eq v_14456 v_14458)
  v_14460 <- eval (notBool_ v_14459)
  v_14461 <- eval (eq v_14445 (bv_nat 1 1))
  v_14462 <- eval (eq v_14460 v_14461)
  v_14463 <- eval (notBool_ v_14462)
  v_14464 <- eval (extract v_14435 11 12)
  v_14465 <- eval (eq v_14464 (bv_nat 1 1))
  v_14466 <- eval (eq v_14463 v_14465)
  v_14467 <- eval (notBool_ v_14466)
  v_14468 <- eval (extract v_14435 10 11)
  v_14469 <- eval (eq v_14468 (bv_nat 1 1))
  v_14470 <- eval (eq v_14467 v_14469)
  v_14471 <- eval (notBool_ v_14470)
  v_14472 <- eval (extract v_14435 9 10)
  v_14473 <- eval (eq v_14472 (bv_nat 1 1))
  v_14474 <- eval (eq v_14471 v_14473)
  v_14475 <- eval (notBool_ v_14474)
  v_14476 <- eval (notBool_ v_14475)
  v_14477 <- eval (mux v_14476 (bv_nat 1 1) (bv_nat 1 0))
  v_14478 <- eval (extract v_14431 0 1)
  v_14479 <- eval (eq v_14478 (bv_nat 1 1))
  v_14480 <- eval (extract v_14433 0 1)
  v_14481 <- eval (eq v_14480 (bv_nat 1 1))
  v_14482 <- eval (eq v_14479 v_14481)
  v_14483 <- eval (eq v_14439 (bv_nat 1 1))
  v_14484 <- eval (eq v_14479 v_14483)
  v_14485 <- eval (notBool_ v_14484)
  v_14486 <- eval (bit_and v_14482 v_14485)
  v_14487 <- eval (mux v_14486 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14487
  setRegister pf v_14477
  setRegister af v_14446
  setRegister zf v_14441
  setRegister sf v_14439
  setRegister cf v_14438
==========================================
addw_X86-SYNTAX (v_2660 : Imm) (v_2659 : Mem)
  v_14494 <- evaluateAddress (v_2659 : Mem)
  v_14495 <- eval (handleImmediateWithSignExtend (v_2660 : Imm) 8 8)
  v_14496 <- eval (svalueMInt v_14495)
  v_14497 <- eval (mi 16 v_14496)
  v_14498 <- eval (concat (bv_nat 1 0) v_14497)
  v_14499 <- load v_14494 2
  v_14500 <- eval (concat (bv_nat 1 0) v_14499)
  v_14501 <- eval (add v_14498 v_14500)
  v_14502 <- eval (extract v_14501 1 17)
  store v_14494 v_14502 2
  v_14504 <- eval (extract v_14501 0 1)
  v_14505 <- eval (extract v_14501 1 2)
  v_14506 <- eval (eq v_14502 (bv_nat 16 0))
  v_14507 <- eval (mux v_14506 (bv_nat 1 1) (bv_nat 1 0))
  v_14508 <- eval (extract v_14495 3 4)
  v_14509 <- eval (extract v_14499 11 12)
  v_14510 <- eval (bv_xor v_14508 v_14509)
  v_14511 <- eval (extract v_14501 12 13)
  v_14512 <- eval (bv_xor v_14510 v_14511)
  v_14513 <- eval (extract v_14501 16 17)
  v_14514 <- eval (eq v_14513 (bv_nat 1 1))
  v_14515 <- eval (extract v_14501 15 16)
  v_14516 <- eval (eq v_14515 (bv_nat 1 1))
  v_14517 <- eval (eq v_14514 v_14516)
  v_14518 <- eval (notBool_ v_14517)
  v_14519 <- eval (extract v_14501 14 15)
  v_14520 <- eval (eq v_14519 (bv_nat 1 1))
  v_14521 <- eval (eq v_14518 v_14520)
  v_14522 <- eval (notBool_ v_14521)
  v_14523 <- eval (extract v_14501 13 14)
  v_14524 <- eval (eq v_14523 (bv_nat 1 1))
  v_14525 <- eval (eq v_14522 v_14524)
  v_14526 <- eval (notBool_ v_14525)
  v_14527 <- eval (eq v_14511 (bv_nat 1 1))
  v_14528 <- eval (eq v_14526 v_14527)
  v_14529 <- eval (notBool_ v_14528)
  v_14530 <- eval (extract v_14501 11 12)
  v_14531 <- eval (eq v_14530 (bv_nat 1 1))
  v_14532 <- eval (eq v_14529 v_14531)
  v_14533 <- eval (notBool_ v_14532)
  v_14534 <- eval (extract v_14501 10 11)
  v_14535 <- eval (eq v_14534 (bv_nat 1 1))
  v_14536 <- eval (eq v_14533 v_14535)
  v_14537 <- eval (notBool_ v_14536)
  v_14538 <- eval (extract v_14501 9 10)
  v_14539 <- eval (eq v_14538 (bv_nat 1 1))
  v_14540 <- eval (eq v_14537 v_14539)
  v_14541 <- eval (notBool_ v_14540)
  v_14542 <- eval (notBool_ v_14541)
  v_14543 <- eval (mux v_14542 (bv_nat 1 1) (bv_nat 1 0))
  v_14544 <- eval (extract v_14497 0 1)
  v_14545 <- eval (eq v_14544 (bv_nat 1 1))
  v_14546 <- eval (extract v_14499 0 1)
  v_14547 <- eval (eq v_14546 (bv_nat 1 1))
  v_14548 <- eval (eq v_14545 v_14547)
  v_14549 <- eval (eq v_14505 (bv_nat 1 1))
  v_14550 <- eval (eq v_14545 v_14549)
  v_14551 <- eval (notBool_ v_14550)
  v_14552 <- eval (bit_and v_14548 v_14551)
  v_14553 <- eval (mux v_14552 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14553
  setRegister pf v_14543
  setRegister af v_14512
  setRegister zf v_14507
  setRegister sf v_14505
  setRegister cf v_14504
==========================================
addw_X86-SYNTAX (v_2663 : Imm) (v_2664 : Mem)
  v_14560 <- evaluateAddress (v_2664 : Mem)
  v_14561 <- eval (handleImmediateWithSignExtend (v_2663 : Imm) 16 16)
  v_14562 <- eval (concat (bv_nat 1 0) v_14561)
  v_14563 <- load v_14560 2
  v_14564 <- eval (concat (bv_nat 1 0) v_14563)
  v_14565 <- eval (add v_14562 v_14564)
  v_14566 <- eval (extract v_14565 1 17)
  store v_14560 v_14566 2
  v_14568 <- eval (extract v_14565 0 1)
  v_14569 <- eval (extract v_14565 1 2)
  v_14570 <- eval (eq v_14566 (bv_nat 16 0))
  v_14571 <- eval (mux v_14570 (bv_nat 1 1) (bv_nat 1 0))
  v_14572 <- eval (extract v_14561 11 12)
  v_14573 <- eval (extract v_14563 11 12)
  v_14574 <- eval (bv_xor v_14572 v_14573)
  v_14575 <- eval (extract v_14565 12 13)
  v_14576 <- eval (bv_xor v_14574 v_14575)
  v_14577 <- eval (extract v_14565 16 17)
  v_14578 <- eval (eq v_14577 (bv_nat 1 1))
  v_14579 <- eval (extract v_14565 15 16)
  v_14580 <- eval (eq v_14579 (bv_nat 1 1))
  v_14581 <- eval (eq v_14578 v_14580)
  v_14582 <- eval (notBool_ v_14581)
  v_14583 <- eval (extract v_14565 14 15)
  v_14584 <- eval (eq v_14583 (bv_nat 1 1))
  v_14585 <- eval (eq v_14582 v_14584)
  v_14586 <- eval (notBool_ v_14585)
  v_14587 <- eval (extract v_14565 13 14)
  v_14588 <- eval (eq v_14587 (bv_nat 1 1))
  v_14589 <- eval (eq v_14586 v_14588)
  v_14590 <- eval (notBool_ v_14589)
  v_14591 <- eval (eq v_14575 (bv_nat 1 1))
  v_14592 <- eval (eq v_14590 v_14591)
  v_14593 <- eval (notBool_ v_14592)
  v_14594 <- eval (extract v_14565 11 12)
  v_14595 <- eval (eq v_14594 (bv_nat 1 1))
  v_14596 <- eval (eq v_14593 v_14595)
  v_14597 <- eval (notBool_ v_14596)
  v_14598 <- eval (extract v_14565 10 11)
  v_14599 <- eval (eq v_14598 (bv_nat 1 1))
  v_14600 <- eval (eq v_14597 v_14599)
  v_14601 <- eval (notBool_ v_14600)
  v_14602 <- eval (extract v_14565 9 10)
  v_14603 <- eval (eq v_14602 (bv_nat 1 1))
  v_14604 <- eval (eq v_14601 v_14603)
  v_14605 <- eval (notBool_ v_14604)
  v_14606 <- eval (notBool_ v_14605)
  v_14607 <- eval (mux v_14606 (bv_nat 1 1) (bv_nat 1 0))
  v_14608 <- eval (extract v_14561 0 1)
  v_14609 <- eval (eq v_14608 (bv_nat 1 1))
  v_14610 <- eval (extract v_14563 0 1)
  v_14611 <- eval (eq v_14610 (bv_nat 1 1))
  v_14612 <- eval (eq v_14609 v_14611)
  v_14613 <- eval (eq v_14569 (bv_nat 1 1))
  v_14614 <- eval (eq v_14609 v_14613)
  v_14615 <- eval (notBool_ v_14614)
  v_14616 <- eval (bit_and v_14612 v_14615)
  v_14617 <- eval (mux v_14616 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14617
  setRegister pf v_14607
  setRegister af v_14576
  setRegister zf v_14571
  setRegister sf v_14569
  setRegister cf v_14568
==========================================
addw_X86-SYNTAX (v_2663 : Imm) (v_2664 : Mem)
  v_14624 <- evaluateAddress (v_2664 : Mem)
  v_14625 <- eval (handleImmediateWithSignExtend (v_2663 : Imm) 8 8)
  v_14626 <- eval (svalueMInt v_14625)
  v_14627 <- eval (mi 16 v_14626)
  v_14628 <- eval (concat (bv_nat 1 0) v_14627)
  v_14629 <- load v_14624 2
  v_14630 <- eval (concat (bv_nat 1 0) v_14629)
  v_14631 <- eval (add v_14628 v_14630)
  v_14632 <- eval (extract v_14631 1 17)
  store v_14624 v_14632 2
  v_14634 <- eval (extract v_14631 0 1)
  v_14635 <- eval (extract v_14631 1 2)
  v_14636 <- eval (eq v_14632 (bv_nat 16 0))
  v_14637 <- eval (mux v_14636 (bv_nat 1 1) (bv_nat 1 0))
  v_14638 <- eval (extract v_14625 3 4)
  v_14639 <- eval (extract v_14629 11 12)
  v_14640 <- eval (bv_xor v_14638 v_14639)
  v_14641 <- eval (extract v_14631 12 13)
  v_14642 <- eval (bv_xor v_14640 v_14641)
  v_14643 <- eval (extract v_14631 16 17)
  v_14644 <- eval (eq v_14643 (bv_nat 1 1))
  v_14645 <- eval (extract v_14631 15 16)
  v_14646 <- eval (eq v_14645 (bv_nat 1 1))
  v_14647 <- eval (eq v_14644 v_14646)
  v_14648 <- eval (notBool_ v_14647)
  v_14649 <- eval (extract v_14631 14 15)
  v_14650 <- eval (eq v_14649 (bv_nat 1 1))
  v_14651 <- eval (eq v_14648 v_14650)
  v_14652 <- eval (notBool_ v_14651)
  v_14653 <- eval (extract v_14631 13 14)
  v_14654 <- eval (eq v_14653 (bv_nat 1 1))
  v_14655 <- eval (eq v_14652 v_14654)
  v_14656 <- eval (notBool_ v_14655)
  v_14657 <- eval (eq v_14641 (bv_nat 1 1))
  v_14658 <- eval (eq v_14656 v_14657)
  v_14659 <- eval (notBool_ v_14658)
  v_14660 <- eval (extract v_14631 11 12)
  v_14661 <- eval (eq v_14660 (bv_nat 1 1))
  v_14662 <- eval (eq v_14659 v_14661)
  v_14663 <- eval (notBool_ v_14662)
  v_14664 <- eval (extract v_14631 10 11)
  v_14665 <- eval (eq v_14664 (bv_nat 1 1))
  v_14666 <- eval (eq v_14663 v_14665)
  v_14667 <- eval (notBool_ v_14666)
  v_14668 <- eval (extract v_14631 9 10)
  v_14669 <- eval (eq v_14668 (bv_nat 1 1))
  v_14670 <- eval (eq v_14667 v_14669)
  v_14671 <- eval (notBool_ v_14670)
  v_14672 <- eval (notBool_ v_14671)
  v_14673 <- eval (mux v_14672 (bv_nat 1 1) (bv_nat 1 0))
  v_14674 <- eval (extract v_14627 0 1)
  v_14675 <- eval (eq v_14674 (bv_nat 1 1))
  v_14676 <- eval (extract v_14629 0 1)
  v_14677 <- eval (eq v_14676 (bv_nat 1 1))
  v_14678 <- eval (eq v_14675 v_14677)
  v_14679 <- eval (eq v_14635 (bv_nat 1 1))
  v_14680 <- eval (eq v_14675 v_14679)
  v_14681 <- eval (notBool_ v_14680)
  v_14682 <- eval (bit_and v_14678 v_14681)
  v_14683 <- eval (mux v_14682 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14683
  setRegister pf v_14673
  setRegister af v_14642
  setRegister zf v_14637
  setRegister sf v_14635
  setRegister cf v_14634
==========================================
addw_X86-SYNTAX (v_2668 : R16) (v_2667 : Mem)
  v_14690 <- evaluateAddress (v_2667 : Mem)
  v_14691 <- getRegister (v_2668 : R16)
  v_14692 <- eval (concat (bv_nat 1 0) v_14691)
  v_14693 <- load v_14690 2
  v_14694 <- eval (concat (bv_nat 1 0) v_14693)
  v_14695 <- eval (add v_14692 v_14694)
  v_14696 <- eval (extract v_14695 1 17)
  store v_14690 v_14696 2
  v_14698 <- eval (extract v_14695 0 1)
  v_14699 <- eval (extract v_14695 1 2)
  v_14700 <- eval (eq v_14696 (bv_nat 16 0))
  v_14701 <- eval (mux v_14700 (bv_nat 1 1) (bv_nat 1 0))
  v_14702 <- eval (extract v_14691 11 12)
  v_14703 <- eval (extract v_14693 11 12)
  v_14704 <- eval (bv_xor v_14702 v_14703)
  v_14705 <- eval (extract v_14695 12 13)
  v_14706 <- eval (bv_xor v_14704 v_14705)
  v_14707 <- eval (extract v_14695 16 17)
  v_14708 <- eval (eq v_14707 (bv_nat 1 1))
  v_14709 <- eval (extract v_14695 15 16)
  v_14710 <- eval (eq v_14709 (bv_nat 1 1))
  v_14711 <- eval (eq v_14708 v_14710)
  v_14712 <- eval (notBool_ v_14711)
  v_14713 <- eval (extract v_14695 14 15)
  v_14714 <- eval (eq v_14713 (bv_nat 1 1))
  v_14715 <- eval (eq v_14712 v_14714)
  v_14716 <- eval (notBool_ v_14715)
  v_14717 <- eval (extract v_14695 13 14)
  v_14718 <- eval (eq v_14717 (bv_nat 1 1))
  v_14719 <- eval (eq v_14716 v_14718)
  v_14720 <- eval (notBool_ v_14719)
  v_14721 <- eval (eq v_14705 (bv_nat 1 1))
  v_14722 <- eval (eq v_14720 v_14721)
  v_14723 <- eval (notBool_ v_14722)
  v_14724 <- eval (extract v_14695 11 12)
  v_14725 <- eval (eq v_14724 (bv_nat 1 1))
  v_14726 <- eval (eq v_14723 v_14725)
  v_14727 <- eval (notBool_ v_14726)
  v_14728 <- eval (extract v_14695 10 11)
  v_14729 <- eval (eq v_14728 (bv_nat 1 1))
  v_14730 <- eval (eq v_14727 v_14729)
  v_14731 <- eval (notBool_ v_14730)
  v_14732 <- eval (extract v_14695 9 10)
  v_14733 <- eval (eq v_14732 (bv_nat 1 1))
  v_14734 <- eval (eq v_14731 v_14733)
  v_14735 <- eval (notBool_ v_14734)
  v_14736 <- eval (notBool_ v_14735)
  v_14737 <- eval (mux v_14736 (bv_nat 1 1) (bv_nat 1 0))
  v_14738 <- eval (extract v_14691 0 1)
  v_14739 <- eval (eq v_14738 (bv_nat 1 1))
  v_14740 <- eval (extract v_14693 0 1)
  v_14741 <- eval (eq v_14740 (bv_nat 1 1))
  v_14742 <- eval (eq v_14739 v_14741)
  v_14743 <- eval (eq v_14699 (bv_nat 1 1))
  v_14744 <- eval (eq v_14739 v_14743)
  v_14745 <- eval (notBool_ v_14744)
  v_14746 <- eval (bit_and v_14742 v_14745)
  v_14747 <- eval (mux v_14746 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of v_14747
  setRegister pf v_14737
  setRegister af v_14706
  setRegister zf v_14701
  setRegister sf v_14699
  setRegister cf v_14698
==========================================
andb_X86-SYNTAX (v_2694 : Imm) (v_2695 : Mem)
  v_14754 <- evaluateAddress (v_2695 : Mem)
  v_14755 <- load v_14754 1
  v_14756 <- eval (handleImmediateWithSignExtend (v_2694 : Imm) 8 8)
  v_14757 <- eval (bv_and v_14755 v_14756)
  store v_14754 v_14757 1
  v_14759 <- eval (extract v_14755 0 1)
  v_14760 <- eval (extract v_14756 0 1)
  v_14761 <- eval (bv_and v_14759 v_14760)
  v_14762 <- eval (eq v_14757 (bv_nat 8 0))
  v_14763 <- eval (mux v_14762 (bv_nat 1 1) (bv_nat 1 0))
  v_14764 <- eval (extract v_14755 7 8)
  v_14765 <- eval (extract v_14756 7 8)
  v_14766 <- eval (bv_and v_14764 v_14765)
  v_14767 <- eval (eq v_14766 (bv_nat 1 1))
  v_14768 <- eval (extract v_14755 6 7)
  v_14769 <- eval (extract v_14756 6 7)
  v_14770 <- eval (bv_and v_14768 v_14769)
  v_14771 <- eval (eq v_14770 (bv_nat 1 1))
  v_14772 <- eval (eq v_14767 v_14771)
  v_14773 <- eval (notBool_ v_14772)
  v_14774 <- eval (extract v_14755 5 6)
  v_14775 <- eval (extract v_14756 5 6)
  v_14776 <- eval (bv_and v_14774 v_14775)
  v_14777 <- eval (eq v_14776 (bv_nat 1 1))
  v_14778 <- eval (eq v_14773 v_14777)
  v_14779 <- eval (notBool_ v_14778)
  v_14780 <- eval (extract v_14755 4 5)
  v_14781 <- eval (extract v_14756 4 5)
  v_14782 <- eval (bv_and v_14780 v_14781)
  v_14783 <- eval (eq v_14782 (bv_nat 1 1))
  v_14784 <- eval (eq v_14779 v_14783)
  v_14785 <- eval (notBool_ v_14784)
  v_14786 <- eval (extract v_14755 3 4)
  v_14787 <- eval (extract v_14756 3 4)
  v_14788 <- eval (bv_and v_14786 v_14787)
  v_14789 <- eval (eq v_14788 (bv_nat 1 1))
  v_14790 <- eval (eq v_14785 v_14789)
  v_14791 <- eval (notBool_ v_14790)
  v_14792 <- eval (extract v_14755 2 3)
  v_14793 <- eval (extract v_14756 2 3)
  v_14794 <- eval (bv_and v_14792 v_14793)
  v_14795 <- eval (eq v_14794 (bv_nat 1 1))
  v_14796 <- eval (eq v_14791 v_14795)
  v_14797 <- eval (notBool_ v_14796)
  v_14798 <- eval (extract v_14755 1 2)
  v_14799 <- eval (extract v_14756 1 2)
  v_14800 <- eval (bv_and v_14798 v_14799)
  v_14801 <- eval (eq v_14800 (bv_nat 1 1))
  v_14802 <- eval (eq v_14797 v_14801)
  v_14803 <- eval (notBool_ v_14802)
  v_14804 <- eval (eq v_14761 (bv_nat 1 1))
  v_14805 <- eval (eq v_14803 v_14804)
  v_14806 <- eval (notBool_ v_14805)
  v_14807 <- eval (notBool_ v_14806)
  v_14808 <- eval (mux v_14807 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_14808
  setRegister af undef
  setRegister zf v_14763
  setRegister sf v_14761
  setRegister cf (bv_nat 1 0)
==========================================
andb_X86-SYNTAX (v_2699 : R8) (v_2698 : Mem)
  v_14815 <- evaluateAddress (v_2698 : Mem)
  v_14816 <- load v_14815 1
  v_14817 <- getRegister (v_2699 : R8)
  v_14818 <- eval (bv_and v_14816 v_14817)
  store v_14815 v_14818 1
  v_14820 <- eval (extract v_14816 0 1)
  v_14821 <- eval (extract v_14817 0 1)
  v_14822 <- eval (bv_and v_14820 v_14821)
  v_14823 <- eval (eq v_14818 (bv_nat 8 0))
  v_14824 <- eval (mux v_14823 (bv_nat 1 1) (bv_nat 1 0))
  v_14825 <- eval (extract v_14816 7 8)
  v_14826 <- eval (extract v_14817 7 8)
  v_14827 <- eval (bv_and v_14825 v_14826)
  v_14828 <- eval (eq v_14827 (bv_nat 1 1))
  v_14829 <- eval (extract v_14816 6 7)
  v_14830 <- eval (extract v_14817 6 7)
  v_14831 <- eval (bv_and v_14829 v_14830)
  v_14832 <- eval (eq v_14831 (bv_nat 1 1))
  v_14833 <- eval (eq v_14828 v_14832)
  v_14834 <- eval (notBool_ v_14833)
  v_14835 <- eval (extract v_14816 5 6)
  v_14836 <- eval (extract v_14817 5 6)
  v_14837 <- eval (bv_and v_14835 v_14836)
  v_14838 <- eval (eq v_14837 (bv_nat 1 1))
  v_14839 <- eval (eq v_14834 v_14838)
  v_14840 <- eval (notBool_ v_14839)
  v_14841 <- eval (extract v_14816 4 5)
  v_14842 <- eval (extract v_14817 4 5)
  v_14843 <- eval (bv_and v_14841 v_14842)
  v_14844 <- eval (eq v_14843 (bv_nat 1 1))
  v_14845 <- eval (eq v_14840 v_14844)
  v_14846 <- eval (notBool_ v_14845)
  v_14847 <- eval (extract v_14816 3 4)
  v_14848 <- eval (extract v_14817 3 4)
  v_14849 <- eval (bv_and v_14847 v_14848)
  v_14850 <- eval (eq v_14849 (bv_nat 1 1))
  v_14851 <- eval (eq v_14846 v_14850)
  v_14852 <- eval (notBool_ v_14851)
  v_14853 <- eval (extract v_14816 2 3)
  v_14854 <- eval (extract v_14817 2 3)
  v_14855 <- eval (bv_and v_14853 v_14854)
  v_14856 <- eval (eq v_14855 (bv_nat 1 1))
  v_14857 <- eval (eq v_14852 v_14856)
  v_14858 <- eval (notBool_ v_14857)
  v_14859 <- eval (extract v_14816 1 2)
  v_14860 <- eval (extract v_14817 1 2)
  v_14861 <- eval (bv_and v_14859 v_14860)
  v_14862 <- eval (eq v_14861 (bv_nat 1 1))
  v_14863 <- eval (eq v_14858 v_14862)
  v_14864 <- eval (notBool_ v_14863)
  v_14865 <- eval (eq v_14822 (bv_nat 1 1))
  v_14866 <- eval (eq v_14864 v_14865)
  v_14867 <- eval (notBool_ v_14866)
  v_14868 <- eval (notBool_ v_14867)
  v_14869 <- eval (mux v_14868 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_14869
  setRegister af undef
  setRegister zf v_14824
  setRegister sf v_14822
  setRegister cf (bv_nat 1 0)
==========================================
andb_X86-SYNTAX (v_2703 : Rh) (v_2702 : Mem)
  v_14876 <- evaluateAddress (v_2702 : Mem)
  v_14877 <- load v_14876 1
  v_14878 <- getRegister (v_2703 : Rh)
  v_14879 <- eval (bv_and v_14877 v_14878)
  store v_14876 v_14879 1
  v_14881 <- eval (extract v_14877 0 1)
  v_14882 <- eval (extract v_14878 0 1)
  v_14883 <- eval (bv_and v_14881 v_14882)
  v_14884 <- eval (eq v_14879 (bv_nat 8 0))
  v_14885 <- eval (mux v_14884 (bv_nat 1 1) (bv_nat 1 0))
  v_14886 <- eval (extract v_14877 7 8)
  v_14887 <- eval (extract v_14878 7 8)
  v_14888 <- eval (bv_and v_14886 v_14887)
  v_14889 <- eval (eq v_14888 (bv_nat 1 1))
  v_14890 <- eval (extract v_14877 6 7)
  v_14891 <- eval (extract v_14878 6 7)
  v_14892 <- eval (bv_and v_14890 v_14891)
  v_14893 <- eval (eq v_14892 (bv_nat 1 1))
  v_14894 <- eval (eq v_14889 v_14893)
  v_14895 <- eval (notBool_ v_14894)
  v_14896 <- eval (extract v_14877 5 6)
  v_14897 <- eval (extract v_14878 5 6)
  v_14898 <- eval (bv_and v_14896 v_14897)
  v_14899 <- eval (eq v_14898 (bv_nat 1 1))
  v_14900 <- eval (eq v_14895 v_14899)
  v_14901 <- eval (notBool_ v_14900)
  v_14902 <- eval (extract v_14877 4 5)
  v_14903 <- eval (extract v_14878 4 5)
  v_14904 <- eval (bv_and v_14902 v_14903)
  v_14905 <- eval (eq v_14904 (bv_nat 1 1))
  v_14906 <- eval (eq v_14901 v_14905)
  v_14907 <- eval (notBool_ v_14906)
  v_14908 <- eval (extract v_14877 3 4)
  v_14909 <- eval (extract v_14878 3 4)
  v_14910 <- eval (bv_and v_14908 v_14909)
  v_14911 <- eval (eq v_14910 (bv_nat 1 1))
  v_14912 <- eval (eq v_14907 v_14911)
  v_14913 <- eval (notBool_ v_14912)
  v_14914 <- eval (extract v_14877 2 3)
  v_14915 <- eval (extract v_14878 2 3)
  v_14916 <- eval (bv_and v_14914 v_14915)
  v_14917 <- eval (eq v_14916 (bv_nat 1 1))
  v_14918 <- eval (eq v_14913 v_14917)
  v_14919 <- eval (notBool_ v_14918)
  v_14920 <- eval (extract v_14877 1 2)
  v_14921 <- eval (extract v_14878 1 2)
  v_14922 <- eval (bv_and v_14920 v_14921)
  v_14923 <- eval (eq v_14922 (bv_nat 1 1))
  v_14924 <- eval (eq v_14919 v_14923)
  v_14925 <- eval (notBool_ v_14924)
  v_14926 <- eval (eq v_14883 (bv_nat 1 1))
  v_14927 <- eval (eq v_14925 v_14926)
  v_14928 <- eval (notBool_ v_14927)
  v_14929 <- eval (notBool_ v_14928)
  v_14930 <- eval (mux v_14929 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_14930
  setRegister af undef
  setRegister zf v_14885
  setRegister sf v_14883
  setRegister cf (bv_nat 1 0)
==========================================
andl_X86-SYNTAX (v_2749 : Imm) (v_2748 : Mem)
  v_14937 <- evaluateAddress (v_2748 : Mem)
  v_14938 <- load v_14937 4
  v_14939 <- eval (handleImmediateWithSignExtend (v_2749 : Imm) 32 32)
  v_14940 <- eval (bv_and v_14938 v_14939)
  store v_14937 v_14940 4
  v_14942 <- eval (extract v_14938 0 1)
  v_14943 <- eval (extract v_14939 0 1)
  v_14944 <- eval (bv_and v_14942 v_14943)
  v_14945 <- eval (eq v_14940 (bv_nat 32 0))
  v_14946 <- eval (mux v_14945 (bv_nat 1 1) (bv_nat 1 0))
  v_14947 <- eval (extract v_14938 31 32)
  v_14948 <- eval (extract v_14939 31 32)
  v_14949 <- eval (bv_and v_14947 v_14948)
  v_14950 <- eval (eq v_14949 (bv_nat 1 1))
  v_14951 <- eval (extract v_14938 30 31)
  v_14952 <- eval (extract v_14939 30 31)
  v_14953 <- eval (bv_and v_14951 v_14952)
  v_14954 <- eval (eq v_14953 (bv_nat 1 1))
  v_14955 <- eval (eq v_14950 v_14954)
  v_14956 <- eval (notBool_ v_14955)
  v_14957 <- eval (extract v_14938 29 30)
  v_14958 <- eval (extract v_14939 29 30)
  v_14959 <- eval (bv_and v_14957 v_14958)
  v_14960 <- eval (eq v_14959 (bv_nat 1 1))
  v_14961 <- eval (eq v_14956 v_14960)
  v_14962 <- eval (notBool_ v_14961)
  v_14963 <- eval (extract v_14938 28 29)
  v_14964 <- eval (extract v_14939 28 29)
  v_14965 <- eval (bv_and v_14963 v_14964)
  v_14966 <- eval (eq v_14965 (bv_nat 1 1))
  v_14967 <- eval (eq v_14962 v_14966)
  v_14968 <- eval (notBool_ v_14967)
  v_14969 <- eval (extract v_14938 27 28)
  v_14970 <- eval (extract v_14939 27 28)
  v_14971 <- eval (bv_and v_14969 v_14970)
  v_14972 <- eval (eq v_14971 (bv_nat 1 1))
  v_14973 <- eval (eq v_14968 v_14972)
  v_14974 <- eval (notBool_ v_14973)
  v_14975 <- eval (extract v_14938 26 27)
  v_14976 <- eval (extract v_14939 26 27)
  v_14977 <- eval (bv_and v_14975 v_14976)
  v_14978 <- eval (eq v_14977 (bv_nat 1 1))
  v_14979 <- eval (eq v_14974 v_14978)
  v_14980 <- eval (notBool_ v_14979)
  v_14981 <- eval (extract v_14938 25 26)
  v_14982 <- eval (extract v_14939 25 26)
  v_14983 <- eval (bv_and v_14981 v_14982)
  v_14984 <- eval (eq v_14983 (bv_nat 1 1))
  v_14985 <- eval (eq v_14980 v_14984)
  v_14986 <- eval (notBool_ v_14985)
  v_14987 <- eval (extract v_14938 24 25)
  v_14988 <- eval (extract v_14939 24 25)
  v_14989 <- eval (bv_and v_14987 v_14988)
  v_14990 <- eval (eq v_14989 (bv_nat 1 1))
  v_14991 <- eval (eq v_14986 v_14990)
  v_14992 <- eval (notBool_ v_14991)
  v_14993 <- eval (notBool_ v_14992)
  v_14994 <- eval (mux v_14993 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_14994
  setRegister af undef
  setRegister zf v_14946
  setRegister sf v_14944
  setRegister cf (bv_nat 1 0)
==========================================
andl_X86-SYNTAX (v_2749 : Imm) (v_2748 : Mem)
  v_15001 <- evaluateAddress (v_2748 : Mem)
  v_15002 <- load v_15001 4
  v_15003 <- eval (handleImmediateWithSignExtend (v_2749 : Imm) 8 8)
  v_15004 <- eval (svalueMInt v_15003)
  v_15005 <- eval (mi 32 v_15004)
  v_15006 <- eval (bv_and v_15002 v_15005)
  store v_15001 v_15006 4
  v_15008 <- eval (extract v_15002 0 1)
  v_15009 <- eval (extract v_15005 0 1)
  v_15010 <- eval (bv_and v_15008 v_15009)
  v_15011 <- eval (eq v_15006 (bv_nat 32 0))
  v_15012 <- eval (mux v_15011 (bv_nat 1 1) (bv_nat 1 0))
  v_15013 <- eval (extract v_15002 31 32)
  v_15014 <- eval (extract v_15003 7 8)
  v_15015 <- eval (bv_and v_15013 v_15014)
  v_15016 <- eval (eq v_15015 (bv_nat 1 1))
  v_15017 <- eval (extract v_15002 30 31)
  v_15018 <- eval (extract v_15003 6 7)
  v_15019 <- eval (bv_and v_15017 v_15018)
  v_15020 <- eval (eq v_15019 (bv_nat 1 1))
  v_15021 <- eval (eq v_15016 v_15020)
  v_15022 <- eval (notBool_ v_15021)
  v_15023 <- eval (extract v_15002 29 30)
  v_15024 <- eval (extract v_15003 5 6)
  v_15025 <- eval (bv_and v_15023 v_15024)
  v_15026 <- eval (eq v_15025 (bv_nat 1 1))
  v_15027 <- eval (eq v_15022 v_15026)
  v_15028 <- eval (notBool_ v_15027)
  v_15029 <- eval (extract v_15002 28 29)
  v_15030 <- eval (extract v_15003 4 5)
  v_15031 <- eval (bv_and v_15029 v_15030)
  v_15032 <- eval (eq v_15031 (bv_nat 1 1))
  v_15033 <- eval (eq v_15028 v_15032)
  v_15034 <- eval (notBool_ v_15033)
  v_15035 <- eval (extract v_15002 27 28)
  v_15036 <- eval (extract v_15003 3 4)
  v_15037 <- eval (bv_and v_15035 v_15036)
  v_15038 <- eval (eq v_15037 (bv_nat 1 1))
  v_15039 <- eval (eq v_15034 v_15038)
  v_15040 <- eval (notBool_ v_15039)
  v_15041 <- eval (extract v_15002 26 27)
  v_15042 <- eval (extract v_15003 2 3)
  v_15043 <- eval (bv_and v_15041 v_15042)
  v_15044 <- eval (eq v_15043 (bv_nat 1 1))
  v_15045 <- eval (eq v_15040 v_15044)
  v_15046 <- eval (notBool_ v_15045)
  v_15047 <- eval (extract v_15002 25 26)
  v_15048 <- eval (extract v_15003 1 2)
  v_15049 <- eval (bv_and v_15047 v_15048)
  v_15050 <- eval (eq v_15049 (bv_nat 1 1))
  v_15051 <- eval (eq v_15046 v_15050)
  v_15052 <- eval (notBool_ v_15051)
  v_15053 <- eval (extract v_15002 24 25)
  v_15054 <- eval (extract v_15003 0 1)
  v_15055 <- eval (bv_and v_15053 v_15054)
  v_15056 <- eval (eq v_15055 (bv_nat 1 1))
  v_15057 <- eval (eq v_15052 v_15056)
  v_15058 <- eval (notBool_ v_15057)
  v_15059 <- eval (notBool_ v_15058)
  v_15060 <- eval (mux v_15059 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_15060
  setRegister af undef
  setRegister zf v_15012
  setRegister sf v_15010
  setRegister cf (bv_nat 1 0)
==========================================
andl_X86-SYNTAX (v_2752 : Imm) (v_2753 : Mem)
  v_15067 <- evaluateAddress (v_2753 : Mem)
  v_15068 <- load v_15067 4
  v_15069 <- eval (handleImmediateWithSignExtend (v_2752 : Imm) 32 32)
  v_15070 <- eval (bv_and v_15068 v_15069)
  store v_15067 v_15070 4
  v_15072 <- eval (extract v_15068 0 1)
  v_15073 <- eval (extract v_15069 0 1)
  v_15074 <- eval (bv_and v_15072 v_15073)
  v_15075 <- eval (eq v_15070 (bv_nat 32 0))
  v_15076 <- eval (mux v_15075 (bv_nat 1 1) (bv_nat 1 0))
  v_15077 <- eval (extract v_15068 31 32)
  v_15078 <- eval (extract v_15069 31 32)
  v_15079 <- eval (bv_and v_15077 v_15078)
  v_15080 <- eval (eq v_15079 (bv_nat 1 1))
  v_15081 <- eval (extract v_15068 30 31)
  v_15082 <- eval (extract v_15069 30 31)
  v_15083 <- eval (bv_and v_15081 v_15082)
  v_15084 <- eval (eq v_15083 (bv_nat 1 1))
  v_15085 <- eval (eq v_15080 v_15084)
  v_15086 <- eval (notBool_ v_15085)
  v_15087 <- eval (extract v_15068 29 30)
  v_15088 <- eval (extract v_15069 29 30)
  v_15089 <- eval (bv_and v_15087 v_15088)
  v_15090 <- eval (eq v_15089 (bv_nat 1 1))
  v_15091 <- eval (eq v_15086 v_15090)
  v_15092 <- eval (notBool_ v_15091)
  v_15093 <- eval (extract v_15068 28 29)
  v_15094 <- eval (extract v_15069 28 29)
  v_15095 <- eval (bv_and v_15093 v_15094)
  v_15096 <- eval (eq v_15095 (bv_nat 1 1))
  v_15097 <- eval (eq v_15092 v_15096)
  v_15098 <- eval (notBool_ v_15097)
  v_15099 <- eval (extract v_15068 27 28)
  v_15100 <- eval (extract v_15069 27 28)
  v_15101 <- eval (bv_and v_15099 v_15100)
  v_15102 <- eval (eq v_15101 (bv_nat 1 1))
  v_15103 <- eval (eq v_15098 v_15102)
  v_15104 <- eval (notBool_ v_15103)
  v_15105 <- eval (extract v_15068 26 27)
  v_15106 <- eval (extract v_15069 26 27)
  v_15107 <- eval (bv_and v_15105 v_15106)
  v_15108 <- eval (eq v_15107 (bv_nat 1 1))
  v_15109 <- eval (eq v_15104 v_15108)
  v_15110 <- eval (notBool_ v_15109)
  v_15111 <- eval (extract v_15068 25 26)
  v_15112 <- eval (extract v_15069 25 26)
  v_15113 <- eval (bv_and v_15111 v_15112)
  v_15114 <- eval (eq v_15113 (bv_nat 1 1))
  v_15115 <- eval (eq v_15110 v_15114)
  v_15116 <- eval (notBool_ v_15115)
  v_15117 <- eval (extract v_15068 24 25)
  v_15118 <- eval (extract v_15069 24 25)
  v_15119 <- eval (bv_and v_15117 v_15118)
  v_15120 <- eval (eq v_15119 (bv_nat 1 1))
  v_15121 <- eval (eq v_15116 v_15120)
  v_15122 <- eval (notBool_ v_15121)
  v_15123 <- eval (notBool_ v_15122)
  v_15124 <- eval (mux v_15123 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_15124
  setRegister af undef
  setRegister zf v_15076
  setRegister sf v_15074
  setRegister cf (bv_nat 1 0)
==========================================
andl_X86-SYNTAX (v_2752 : Imm) (v_2753 : Mem)
  v_15131 <- evaluateAddress (v_2753 : Mem)
  v_15132 <- load v_15131 4
  v_15133 <- eval (handleImmediateWithSignExtend (v_2752 : Imm) 8 8)
  v_15134 <- eval (svalueMInt v_15133)
  v_15135 <- eval (mi 32 v_15134)
  v_15136 <- eval (bv_and v_15132 v_15135)
  store v_15131 v_15136 4
  v_15138 <- eval (extract v_15132 0 1)
  v_15139 <- eval (extract v_15135 0 1)
  v_15140 <- eval (bv_and v_15138 v_15139)
  v_15141 <- eval (eq v_15136 (bv_nat 32 0))
  v_15142 <- eval (mux v_15141 (bv_nat 1 1) (bv_nat 1 0))
  v_15143 <- eval (extract v_15132 31 32)
  v_15144 <- eval (extract v_15133 7 8)
  v_15145 <- eval (bv_and v_15143 v_15144)
  v_15146 <- eval (eq v_15145 (bv_nat 1 1))
  v_15147 <- eval (extract v_15132 30 31)
  v_15148 <- eval (extract v_15133 6 7)
  v_15149 <- eval (bv_and v_15147 v_15148)
  v_15150 <- eval (eq v_15149 (bv_nat 1 1))
  v_15151 <- eval (eq v_15146 v_15150)
  v_15152 <- eval (notBool_ v_15151)
  v_15153 <- eval (extract v_15132 29 30)
  v_15154 <- eval (extract v_15133 5 6)
  v_15155 <- eval (bv_and v_15153 v_15154)
  v_15156 <- eval (eq v_15155 (bv_nat 1 1))
  v_15157 <- eval (eq v_15152 v_15156)
  v_15158 <- eval (notBool_ v_15157)
  v_15159 <- eval (extract v_15132 28 29)
  v_15160 <- eval (extract v_15133 4 5)
  v_15161 <- eval (bv_and v_15159 v_15160)
  v_15162 <- eval (eq v_15161 (bv_nat 1 1))
  v_15163 <- eval (eq v_15158 v_15162)
  v_15164 <- eval (notBool_ v_15163)
  v_15165 <- eval (extract v_15132 27 28)
  v_15166 <- eval (extract v_15133 3 4)
  v_15167 <- eval (bv_and v_15165 v_15166)
  v_15168 <- eval (eq v_15167 (bv_nat 1 1))
  v_15169 <- eval (eq v_15164 v_15168)
  v_15170 <- eval (notBool_ v_15169)
  v_15171 <- eval (extract v_15132 26 27)
  v_15172 <- eval (extract v_15133 2 3)
  v_15173 <- eval (bv_and v_15171 v_15172)
  v_15174 <- eval (eq v_15173 (bv_nat 1 1))
  v_15175 <- eval (eq v_15170 v_15174)
  v_15176 <- eval (notBool_ v_15175)
  v_15177 <- eval (extract v_15132 25 26)
  v_15178 <- eval (extract v_15133 1 2)
  v_15179 <- eval (bv_and v_15177 v_15178)
  v_15180 <- eval (eq v_15179 (bv_nat 1 1))
  v_15181 <- eval (eq v_15176 v_15180)
  v_15182 <- eval (notBool_ v_15181)
  v_15183 <- eval (extract v_15132 24 25)
  v_15184 <- eval (extract v_15133 0 1)
  v_15185 <- eval (bv_and v_15183 v_15184)
  v_15186 <- eval (eq v_15185 (bv_nat 1 1))
  v_15187 <- eval (eq v_15182 v_15186)
  v_15188 <- eval (notBool_ v_15187)
  v_15189 <- eval (notBool_ v_15188)
  v_15190 <- eval (mux v_15189 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_15190
  setRegister af undef
  setRegister zf v_15142
  setRegister sf v_15140
  setRegister cf (bv_nat 1 0)
==========================================
andl_X86-SYNTAX (v_2757 : R32) (v_2756 : Mem)
  v_15197 <- evaluateAddress (v_2756 : Mem)
  v_15198 <- load v_15197 4
  v_15199 <- getRegister (v_2757 : R32)
  v_15200 <- eval (bv_and v_15198 v_15199)
  store v_15197 v_15200 4
  v_15202 <- eval (extract v_15198 0 1)
  v_15203 <- eval (extract v_15199 0 1)
  v_15204 <- eval (bv_and v_15202 v_15203)
  v_15205 <- eval (eq v_15200 (bv_nat 32 0))
  v_15206 <- eval (mux v_15205 (bv_nat 1 1) (bv_nat 1 0))
  v_15207 <- eval (extract v_15198 31 32)
  v_15208 <- eval (extract v_15199 31 32)
  v_15209 <- eval (bv_and v_15207 v_15208)
  v_15210 <- eval (eq v_15209 (bv_nat 1 1))
  v_15211 <- eval (extract v_15198 30 31)
  v_15212 <- eval (extract v_15199 30 31)
  v_15213 <- eval (bv_and v_15211 v_15212)
  v_15214 <- eval (eq v_15213 (bv_nat 1 1))
  v_15215 <- eval (eq v_15210 v_15214)
  v_15216 <- eval (notBool_ v_15215)
  v_15217 <- eval (extract v_15198 29 30)
  v_15218 <- eval (extract v_15199 29 30)
  v_15219 <- eval (bv_and v_15217 v_15218)
  v_15220 <- eval (eq v_15219 (bv_nat 1 1))
  v_15221 <- eval (eq v_15216 v_15220)
  v_15222 <- eval (notBool_ v_15221)
  v_15223 <- eval (extract v_15198 28 29)
  v_15224 <- eval (extract v_15199 28 29)
  v_15225 <- eval (bv_and v_15223 v_15224)
  v_15226 <- eval (eq v_15225 (bv_nat 1 1))
  v_15227 <- eval (eq v_15222 v_15226)
  v_15228 <- eval (notBool_ v_15227)
  v_15229 <- eval (extract v_15198 27 28)
  v_15230 <- eval (extract v_15199 27 28)
  v_15231 <- eval (bv_and v_15229 v_15230)
  v_15232 <- eval (eq v_15231 (bv_nat 1 1))
  v_15233 <- eval (eq v_15228 v_15232)
  v_15234 <- eval (notBool_ v_15233)
  v_15235 <- eval (extract v_15198 26 27)
  v_15236 <- eval (extract v_15199 26 27)
  v_15237 <- eval (bv_and v_15235 v_15236)
  v_15238 <- eval (eq v_15237 (bv_nat 1 1))
  v_15239 <- eval (eq v_15234 v_15238)
  v_15240 <- eval (notBool_ v_15239)
  v_15241 <- eval (extract v_15198 25 26)
  v_15242 <- eval (extract v_15199 25 26)
  v_15243 <- eval (bv_and v_15241 v_15242)
  v_15244 <- eval (eq v_15243 (bv_nat 1 1))
  v_15245 <- eval (eq v_15240 v_15244)
  v_15246 <- eval (notBool_ v_15245)
  v_15247 <- eval (extract v_15198 24 25)
  v_15248 <- eval (extract v_15199 24 25)
  v_15249 <- eval (bv_and v_15247 v_15248)
  v_15250 <- eval (eq v_15249 (bv_nat 1 1))
  v_15251 <- eval (eq v_15246 v_15250)
  v_15252 <- eval (notBool_ v_15251)
  v_15253 <- eval (notBool_ v_15252)
  v_15254 <- eval (mux v_15253 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_15254
  setRegister af undef
  setRegister zf v_15206
  setRegister sf v_15204
  setRegister cf (bv_nat 1 0)
==========================================
andq_X86-SYNTAX (v_2838 : Imm) (v_2837 : Mem)
  v_15261 <- evaluateAddress (v_2837 : Mem)
  v_15262 <- load v_15261 8
  v_15263 <- eval (handleImmediateWithSignExtend (v_2838 : Imm) 32 32)
  v_15264 <- eval (svalueMInt v_15263)
  v_15265 <- eval (mi 64 v_15264)
  v_15266 <- eval (bv_and v_15262 v_15265)
  store v_15261 v_15266 8
  v_15268 <- eval (extract v_15262 0 1)
  v_15269 <- eval (extract v_15265 0 1)
  v_15270 <- eval (bv_and v_15268 v_15269)
  v_15271 <- eval (eq v_15266 (bv_nat 64 0))
  v_15272 <- eval (mux v_15271 (bv_nat 1 1) (bv_nat 1 0))
  v_15273 <- eval (extract v_15262 63 64)
  v_15274 <- eval (extract v_15263 31 32)
  v_15275 <- eval (bv_and v_15273 v_15274)
  v_15276 <- eval (eq v_15275 (bv_nat 1 1))
  v_15277 <- eval (extract v_15262 62 63)
  v_15278 <- eval (extract v_15263 30 31)
  v_15279 <- eval (bv_and v_15277 v_15278)
  v_15280 <- eval (eq v_15279 (bv_nat 1 1))
  v_15281 <- eval (eq v_15276 v_15280)
  v_15282 <- eval (notBool_ v_15281)
  v_15283 <- eval (extract v_15262 61 62)
  v_15284 <- eval (extract v_15263 29 30)
  v_15285 <- eval (bv_and v_15283 v_15284)
  v_15286 <- eval (eq v_15285 (bv_nat 1 1))
  v_15287 <- eval (eq v_15282 v_15286)
  v_15288 <- eval (notBool_ v_15287)
  v_15289 <- eval (extract v_15262 60 61)
  v_15290 <- eval (extract v_15263 28 29)
  v_15291 <- eval (bv_and v_15289 v_15290)
  v_15292 <- eval (eq v_15291 (bv_nat 1 1))
  v_15293 <- eval (eq v_15288 v_15292)
  v_15294 <- eval (notBool_ v_15293)
  v_15295 <- eval (extract v_15262 59 60)
  v_15296 <- eval (extract v_15263 27 28)
  v_15297 <- eval (bv_and v_15295 v_15296)
  v_15298 <- eval (eq v_15297 (bv_nat 1 1))
  v_15299 <- eval (eq v_15294 v_15298)
  v_15300 <- eval (notBool_ v_15299)
  v_15301 <- eval (extract v_15262 58 59)
  v_15302 <- eval (extract v_15263 26 27)
  v_15303 <- eval (bv_and v_15301 v_15302)
  v_15304 <- eval (eq v_15303 (bv_nat 1 1))
  v_15305 <- eval (eq v_15300 v_15304)
  v_15306 <- eval (notBool_ v_15305)
  v_15307 <- eval (extract v_15262 57 58)
  v_15308 <- eval (extract v_15263 25 26)
  v_15309 <- eval (bv_and v_15307 v_15308)
  v_15310 <- eval (eq v_15309 (bv_nat 1 1))
  v_15311 <- eval (eq v_15306 v_15310)
  v_15312 <- eval (notBool_ v_15311)
  v_15313 <- eval (extract v_15262 56 57)
  v_15314 <- eval (extract v_15263 24 25)
  v_15315 <- eval (bv_and v_15313 v_15314)
  v_15316 <- eval (eq v_15315 (bv_nat 1 1))
  v_15317 <- eval (eq v_15312 v_15316)
  v_15318 <- eval (notBool_ v_15317)
  v_15319 <- eval (notBool_ v_15318)
  v_15320 <- eval (mux v_15319 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_15320
  setRegister af undef
  setRegister zf v_15272
  setRegister sf v_15270
  setRegister cf (bv_nat 1 0)
==========================================
andq_X86-SYNTAX (v_2838 : Imm) (v_2837 : Mem)
  v_15327 <- evaluateAddress (v_2837 : Mem)
  v_15328 <- load v_15327 8
  v_15329 <- eval (handleImmediateWithSignExtend (v_2838 : Imm) 8 8)
  v_15330 <- eval (svalueMInt v_15329)
  v_15331 <- eval (mi 64 v_15330)
  v_15332 <- eval (bv_and v_15328 v_15331)
  store v_15327 v_15332 8
  v_15334 <- eval (extract v_15328 0 1)
  v_15335 <- eval (extract v_15331 0 1)
  v_15336 <- eval (bv_and v_15334 v_15335)
  v_15337 <- eval (eq v_15332 (bv_nat 64 0))
  v_15338 <- eval (mux v_15337 (bv_nat 1 1) (bv_nat 1 0))
  v_15339 <- eval (extract v_15328 63 64)
  v_15340 <- eval (extract v_15329 7 8)
  v_15341 <- eval (bv_and v_15339 v_15340)
  v_15342 <- eval (eq v_15341 (bv_nat 1 1))
  v_15343 <- eval (extract v_15328 62 63)
  v_15344 <- eval (extract v_15329 6 7)
  v_15345 <- eval (bv_and v_15343 v_15344)
  v_15346 <- eval (eq v_15345 (bv_nat 1 1))
  v_15347 <- eval (eq v_15342 v_15346)
  v_15348 <- eval (notBool_ v_15347)
  v_15349 <- eval (extract v_15328 61 62)
  v_15350 <- eval (extract v_15329 5 6)
  v_15351 <- eval (bv_and v_15349 v_15350)
  v_15352 <- eval (eq v_15351 (bv_nat 1 1))
  v_15353 <- eval (eq v_15348 v_15352)
  v_15354 <- eval (notBool_ v_15353)
  v_15355 <- eval (extract v_15328 60 61)
  v_15356 <- eval (extract v_15329 4 5)
  v_15357 <- eval (bv_and v_15355 v_15356)
  v_15358 <- eval (eq v_15357 (bv_nat 1 1))
  v_15359 <- eval (eq v_15354 v_15358)
  v_15360 <- eval (notBool_ v_15359)
  v_15361 <- eval (extract v_15328 59 60)
  v_15362 <- eval (extract v_15329 3 4)
  v_15363 <- eval (bv_and v_15361 v_15362)
  v_15364 <- eval (eq v_15363 (bv_nat 1 1))
  v_15365 <- eval (eq v_15360 v_15364)
  v_15366 <- eval (notBool_ v_15365)
  v_15367 <- eval (extract v_15328 58 59)
  v_15368 <- eval (extract v_15329 2 3)
  v_15369 <- eval (bv_and v_15367 v_15368)
  v_15370 <- eval (eq v_15369 (bv_nat 1 1))
  v_15371 <- eval (eq v_15366 v_15370)
  v_15372 <- eval (notBool_ v_15371)
  v_15373 <- eval (extract v_15328 57 58)
  v_15374 <- eval (extract v_15329 1 2)
  v_15375 <- eval (bv_and v_15373 v_15374)
  v_15376 <- eval (eq v_15375 (bv_nat 1 1))
  v_15377 <- eval (eq v_15372 v_15376)
  v_15378 <- eval (notBool_ v_15377)
  v_15379 <- eval (extract v_15328 56 57)
  v_15380 <- eval (extract v_15329 0 1)
  v_15381 <- eval (bv_and v_15379 v_15380)
  v_15382 <- eval (eq v_15381 (bv_nat 1 1))
  v_15383 <- eval (eq v_15378 v_15382)
  v_15384 <- eval (notBool_ v_15383)
  v_15385 <- eval (notBool_ v_15384)
  v_15386 <- eval (mux v_15385 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_15386
  setRegister af undef
  setRegister zf v_15338
  setRegister sf v_15336
  setRegister cf (bv_nat 1 0)
==========================================
andq_X86-SYNTAX (v_2841 : Imm) (v_2842 : Mem)
  v_15393 <- evaluateAddress (v_2842 : Mem)
  v_15394 <- load v_15393 8
  v_15395 <- eval (handleImmediateWithSignExtend (v_2841 : Imm) 32 32)
  v_15396 <- eval (svalueMInt v_15395)
  v_15397 <- eval (mi 64 v_15396)
  v_15398 <- eval (bv_and v_15394 v_15397)
  store v_15393 v_15398 8
  v_15400 <- eval (extract v_15394 0 1)
  v_15401 <- eval (extract v_15397 0 1)
  v_15402 <- eval (bv_and v_15400 v_15401)
  v_15403 <- eval (eq v_15398 (bv_nat 64 0))
  v_15404 <- eval (mux v_15403 (bv_nat 1 1) (bv_nat 1 0))
  v_15405 <- eval (extract v_15394 63 64)
  v_15406 <- eval (extract v_15395 31 32)
  v_15407 <- eval (bv_and v_15405 v_15406)
  v_15408 <- eval (eq v_15407 (bv_nat 1 1))
  v_15409 <- eval (extract v_15394 62 63)
  v_15410 <- eval (extract v_15395 30 31)
  v_15411 <- eval (bv_and v_15409 v_15410)
  v_15412 <- eval (eq v_15411 (bv_nat 1 1))
  v_15413 <- eval (eq v_15408 v_15412)
  v_15414 <- eval (notBool_ v_15413)
  v_15415 <- eval (extract v_15394 61 62)
  v_15416 <- eval (extract v_15395 29 30)
  v_15417 <- eval (bv_and v_15415 v_15416)
  v_15418 <- eval (eq v_15417 (bv_nat 1 1))
  v_15419 <- eval (eq v_15414 v_15418)
  v_15420 <- eval (notBool_ v_15419)
  v_15421 <- eval (extract v_15394 60 61)
  v_15422 <- eval (extract v_15395 28 29)
  v_15423 <- eval (bv_and v_15421 v_15422)
  v_15424 <- eval (eq v_15423 (bv_nat 1 1))
  v_15425 <- eval (eq v_15420 v_15424)
  v_15426 <- eval (notBool_ v_15425)
  v_15427 <- eval (extract v_15394 59 60)
  v_15428 <- eval (extract v_15395 27 28)
  v_15429 <- eval (bv_and v_15427 v_15428)
  v_15430 <- eval (eq v_15429 (bv_nat 1 1))
  v_15431 <- eval (eq v_15426 v_15430)
  v_15432 <- eval (notBool_ v_15431)
  v_15433 <- eval (extract v_15394 58 59)
  v_15434 <- eval (extract v_15395 26 27)
  v_15435 <- eval (bv_and v_15433 v_15434)
  v_15436 <- eval (eq v_15435 (bv_nat 1 1))
  v_15437 <- eval (eq v_15432 v_15436)
  v_15438 <- eval (notBool_ v_15437)
  v_15439 <- eval (extract v_15394 57 58)
  v_15440 <- eval (extract v_15395 25 26)
  v_15441 <- eval (bv_and v_15439 v_15440)
  v_15442 <- eval (eq v_15441 (bv_nat 1 1))
  v_15443 <- eval (eq v_15438 v_15442)
  v_15444 <- eval (notBool_ v_15443)
  v_15445 <- eval (extract v_15394 56 57)
  v_15446 <- eval (extract v_15395 24 25)
  v_15447 <- eval (bv_and v_15445 v_15446)
  v_15448 <- eval (eq v_15447 (bv_nat 1 1))
  v_15449 <- eval (eq v_15444 v_15448)
  v_15450 <- eval (notBool_ v_15449)
  v_15451 <- eval (notBool_ v_15450)
  v_15452 <- eval (mux v_15451 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_15452
  setRegister af undef
  setRegister zf v_15404
  setRegister sf v_15402
  setRegister cf (bv_nat 1 0)
==========================================
andq_X86-SYNTAX (v_2841 : Imm) (v_2842 : Mem)
  v_15459 <- evaluateAddress (v_2842 : Mem)
  v_15460 <- load v_15459 8
  v_15461 <- eval (handleImmediateWithSignExtend (v_2841 : Imm) 8 8)
  v_15462 <- eval (svalueMInt v_15461)
  v_15463 <- eval (mi 64 v_15462)
  v_15464 <- eval (bv_and v_15460 v_15463)
  store v_15459 v_15464 8
  v_15466 <- eval (extract v_15460 0 1)
  v_15467 <- eval (extract v_15463 0 1)
  v_15468 <- eval (bv_and v_15466 v_15467)
  v_15469 <- eval (eq v_15464 (bv_nat 64 0))
  v_15470 <- eval (mux v_15469 (bv_nat 1 1) (bv_nat 1 0))
  v_15471 <- eval (extract v_15460 63 64)
  v_15472 <- eval (extract v_15461 7 8)
  v_15473 <- eval (bv_and v_15471 v_15472)
  v_15474 <- eval (eq v_15473 (bv_nat 1 1))
  v_15475 <- eval (extract v_15460 62 63)
  v_15476 <- eval (extract v_15461 6 7)
  v_15477 <- eval (bv_and v_15475 v_15476)
  v_15478 <- eval (eq v_15477 (bv_nat 1 1))
  v_15479 <- eval (eq v_15474 v_15478)
  v_15480 <- eval (notBool_ v_15479)
  v_15481 <- eval (extract v_15460 61 62)
  v_15482 <- eval (extract v_15461 5 6)
  v_15483 <- eval (bv_and v_15481 v_15482)
  v_15484 <- eval (eq v_15483 (bv_nat 1 1))
  v_15485 <- eval (eq v_15480 v_15484)
  v_15486 <- eval (notBool_ v_15485)
  v_15487 <- eval (extract v_15460 60 61)
  v_15488 <- eval (extract v_15461 4 5)
  v_15489 <- eval (bv_and v_15487 v_15488)
  v_15490 <- eval (eq v_15489 (bv_nat 1 1))
  v_15491 <- eval (eq v_15486 v_15490)
  v_15492 <- eval (notBool_ v_15491)
  v_15493 <- eval (extract v_15460 59 60)
  v_15494 <- eval (extract v_15461 3 4)
  v_15495 <- eval (bv_and v_15493 v_15494)
  v_15496 <- eval (eq v_15495 (bv_nat 1 1))
  v_15497 <- eval (eq v_15492 v_15496)
  v_15498 <- eval (notBool_ v_15497)
  v_15499 <- eval (extract v_15460 58 59)
  v_15500 <- eval (extract v_15461 2 3)
  v_15501 <- eval (bv_and v_15499 v_15500)
  v_15502 <- eval (eq v_15501 (bv_nat 1 1))
  v_15503 <- eval (eq v_15498 v_15502)
  v_15504 <- eval (notBool_ v_15503)
  v_15505 <- eval (extract v_15460 57 58)
  v_15506 <- eval (extract v_15461 1 2)
  v_15507 <- eval (bv_and v_15505 v_15506)
  v_15508 <- eval (eq v_15507 (bv_nat 1 1))
  v_15509 <- eval (eq v_15504 v_15508)
  v_15510 <- eval (notBool_ v_15509)
  v_15511 <- eval (extract v_15460 56 57)
  v_15512 <- eval (extract v_15461 0 1)
  v_15513 <- eval (bv_and v_15511 v_15512)
  v_15514 <- eval (eq v_15513 (bv_nat 1 1))
  v_15515 <- eval (eq v_15510 v_15514)
  v_15516 <- eval (notBool_ v_15515)
  v_15517 <- eval (notBool_ v_15516)
  v_15518 <- eval (mux v_15517 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_15518
  setRegister af undef
  setRegister zf v_15470
  setRegister sf v_15468
  setRegister cf (bv_nat 1 0)
==========================================
andq_X86-SYNTAX (v_2846 : R64) (v_2845 : Mem)
  v_15525 <- evaluateAddress (v_2845 : Mem)
  v_15526 <- load v_15525 8
  v_15527 <- getRegister (v_2846 : R64)
  v_15528 <- eval (bv_and v_15526 v_15527)
  store v_15525 v_15528 8
  v_15530 <- eval (extract v_15526 0 1)
  v_15531 <- eval (extract v_15527 0 1)
  v_15532 <- eval (bv_and v_15530 v_15531)
  v_15533 <- eval (eq v_15528 (bv_nat 64 0))
  v_15534 <- eval (mux v_15533 (bv_nat 1 1) (bv_nat 1 0))
  v_15535 <- eval (extract v_15526 63 64)
  v_15536 <- eval (extract v_15527 63 64)
  v_15537 <- eval (bv_and v_15535 v_15536)
  v_15538 <- eval (eq v_15537 (bv_nat 1 1))
  v_15539 <- eval (extract v_15526 62 63)
  v_15540 <- eval (extract v_15527 62 63)
  v_15541 <- eval (bv_and v_15539 v_15540)
  v_15542 <- eval (eq v_15541 (bv_nat 1 1))
  v_15543 <- eval (eq v_15538 v_15542)
  v_15544 <- eval (notBool_ v_15543)
  v_15545 <- eval (extract v_15526 61 62)
  v_15546 <- eval (extract v_15527 61 62)
  v_15547 <- eval (bv_and v_15545 v_15546)
  v_15548 <- eval (eq v_15547 (bv_nat 1 1))
  v_15549 <- eval (eq v_15544 v_15548)
  v_15550 <- eval (notBool_ v_15549)
  v_15551 <- eval (extract v_15526 60 61)
  v_15552 <- eval (extract v_15527 60 61)
  v_15553 <- eval (bv_and v_15551 v_15552)
  v_15554 <- eval (eq v_15553 (bv_nat 1 1))
  v_15555 <- eval (eq v_15550 v_15554)
  v_15556 <- eval (notBool_ v_15555)
  v_15557 <- eval (extract v_15526 59 60)
  v_15558 <- eval (extract v_15527 59 60)
  v_15559 <- eval (bv_and v_15557 v_15558)
  v_15560 <- eval (eq v_15559 (bv_nat 1 1))
  v_15561 <- eval (eq v_15556 v_15560)
  v_15562 <- eval (notBool_ v_15561)
  v_15563 <- eval (extract v_15526 58 59)
  v_15564 <- eval (extract v_15527 58 59)
  v_15565 <- eval (bv_and v_15563 v_15564)
  v_15566 <- eval (eq v_15565 (bv_nat 1 1))
  v_15567 <- eval (eq v_15562 v_15566)
  v_15568 <- eval (notBool_ v_15567)
  v_15569 <- eval (extract v_15526 57 58)
  v_15570 <- eval (extract v_15527 57 58)
  v_15571 <- eval (bv_and v_15569 v_15570)
  v_15572 <- eval (eq v_15571 (bv_nat 1 1))
  v_15573 <- eval (eq v_15568 v_15572)
  v_15574 <- eval (notBool_ v_15573)
  v_15575 <- eval (extract v_15526 56 57)
  v_15576 <- eval (extract v_15527 56 57)
  v_15577 <- eval (bv_and v_15575 v_15576)
  v_15578 <- eval (eq v_15577 (bv_nat 1 1))
  v_15579 <- eval (eq v_15574 v_15578)
  v_15580 <- eval (notBool_ v_15579)
  v_15581 <- eval (notBool_ v_15580)
  v_15582 <- eval (mux v_15581 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_15582
  setRegister af undef
  setRegister zf v_15534
  setRegister sf v_15532
  setRegister cf (bv_nat 1 0)
==========================================
andw_X86-SYNTAX (v_2877 : Imm) (v_2876 : Mem)
  v_15589 <- evaluateAddress (v_2876 : Mem)
  v_15590 <- load v_15589 2
  v_15591 <- eval (handleImmediateWithSignExtend (v_2877 : Imm) 16 16)
  v_15592 <- eval (bv_and v_15590 v_15591)
  store v_15589 v_15592 2
  v_15594 <- eval (extract v_15590 0 1)
  v_15595 <- eval (extract v_15591 0 1)
  v_15596 <- eval (bv_and v_15594 v_15595)
  v_15597 <- eval (eq v_15592 (bv_nat 16 0))
  v_15598 <- eval (mux v_15597 (bv_nat 1 1) (bv_nat 1 0))
  v_15599 <- eval (extract v_15590 15 16)
  v_15600 <- eval (extract v_15591 15 16)
  v_15601 <- eval (bv_and v_15599 v_15600)
  v_15602 <- eval (eq v_15601 (bv_nat 1 1))
  v_15603 <- eval (extract v_15590 14 15)
  v_15604 <- eval (extract v_15591 14 15)
  v_15605 <- eval (bv_and v_15603 v_15604)
  v_15606 <- eval (eq v_15605 (bv_nat 1 1))
  v_15607 <- eval (eq v_15602 v_15606)
  v_15608 <- eval (notBool_ v_15607)
  v_15609 <- eval (extract v_15590 13 14)
  v_15610 <- eval (extract v_15591 13 14)
  v_15611 <- eval (bv_and v_15609 v_15610)
  v_15612 <- eval (eq v_15611 (bv_nat 1 1))
  v_15613 <- eval (eq v_15608 v_15612)
  v_15614 <- eval (notBool_ v_15613)
  v_15615 <- eval (extract v_15590 12 13)
  v_15616 <- eval (extract v_15591 12 13)
  v_15617 <- eval (bv_and v_15615 v_15616)
  v_15618 <- eval (eq v_15617 (bv_nat 1 1))
  v_15619 <- eval (eq v_15614 v_15618)
  v_15620 <- eval (notBool_ v_15619)
  v_15621 <- eval (extract v_15590 11 12)
  v_15622 <- eval (extract v_15591 11 12)
  v_15623 <- eval (bv_and v_15621 v_15622)
  v_15624 <- eval (eq v_15623 (bv_nat 1 1))
  v_15625 <- eval (eq v_15620 v_15624)
  v_15626 <- eval (notBool_ v_15625)
  v_15627 <- eval (extract v_15590 10 11)
  v_15628 <- eval (extract v_15591 10 11)
  v_15629 <- eval (bv_and v_15627 v_15628)
  v_15630 <- eval (eq v_15629 (bv_nat 1 1))
  v_15631 <- eval (eq v_15626 v_15630)
  v_15632 <- eval (notBool_ v_15631)
  v_15633 <- eval (extract v_15590 9 10)
  v_15634 <- eval (extract v_15591 9 10)
  v_15635 <- eval (bv_and v_15633 v_15634)
  v_15636 <- eval (eq v_15635 (bv_nat 1 1))
  v_15637 <- eval (eq v_15632 v_15636)
  v_15638 <- eval (notBool_ v_15637)
  v_15639 <- eval (extract v_15590 8 9)
  v_15640 <- eval (extract v_15591 8 9)
  v_15641 <- eval (bv_and v_15639 v_15640)
  v_15642 <- eval (eq v_15641 (bv_nat 1 1))
  v_15643 <- eval (eq v_15638 v_15642)
  v_15644 <- eval (notBool_ v_15643)
  v_15645 <- eval (notBool_ v_15644)
  v_15646 <- eval (mux v_15645 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_15646
  setRegister af undef
  setRegister zf v_15598
  setRegister sf v_15596
  setRegister cf (bv_nat 1 0)
==========================================
andw_X86-SYNTAX (v_2877 : Imm) (v_2876 : Mem)
  v_15653 <- evaluateAddress (v_2876 : Mem)
  v_15654 <- load v_15653 2
  v_15655 <- eval (handleImmediateWithSignExtend (v_2877 : Imm) 8 8)
  v_15656 <- eval (svalueMInt v_15655)
  v_15657 <- eval (mi 16 v_15656)
  v_15658 <- eval (bv_and v_15654 v_15657)
  store v_15653 v_15658 2
  v_15660 <- eval (extract v_15654 0 1)
  v_15661 <- eval (extract v_15657 0 1)
  v_15662 <- eval (bv_and v_15660 v_15661)
  v_15663 <- eval (eq v_15658 (bv_nat 16 0))
  v_15664 <- eval (mux v_15663 (bv_nat 1 1) (bv_nat 1 0))
  v_15665 <- eval (extract v_15654 15 16)
  v_15666 <- eval (extract v_15655 7 8)
  v_15667 <- eval (bv_and v_15665 v_15666)
  v_15668 <- eval (eq v_15667 (bv_nat 1 1))
  v_15669 <- eval (extract v_15654 14 15)
  v_15670 <- eval (extract v_15655 6 7)
  v_15671 <- eval (bv_and v_15669 v_15670)
  v_15672 <- eval (eq v_15671 (bv_nat 1 1))
  v_15673 <- eval (eq v_15668 v_15672)
  v_15674 <- eval (notBool_ v_15673)
  v_15675 <- eval (extract v_15654 13 14)
  v_15676 <- eval (extract v_15655 5 6)
  v_15677 <- eval (bv_and v_15675 v_15676)
  v_15678 <- eval (eq v_15677 (bv_nat 1 1))
  v_15679 <- eval (eq v_15674 v_15678)
  v_15680 <- eval (notBool_ v_15679)
  v_15681 <- eval (extract v_15654 12 13)
  v_15682 <- eval (extract v_15655 4 5)
  v_15683 <- eval (bv_and v_15681 v_15682)
  v_15684 <- eval (eq v_15683 (bv_nat 1 1))
  v_15685 <- eval (eq v_15680 v_15684)
  v_15686 <- eval (notBool_ v_15685)
  v_15687 <- eval (extract v_15654 11 12)
  v_15688 <- eval (extract v_15655 3 4)
  v_15689 <- eval (bv_and v_15687 v_15688)
  v_15690 <- eval (eq v_15689 (bv_nat 1 1))
  v_15691 <- eval (eq v_15686 v_15690)
  v_15692 <- eval (notBool_ v_15691)
  v_15693 <- eval (extract v_15654 10 11)
  v_15694 <- eval (extract v_15655 2 3)
  v_15695 <- eval (bv_and v_15693 v_15694)
  v_15696 <- eval (eq v_15695 (bv_nat 1 1))
  v_15697 <- eval (eq v_15692 v_15696)
  v_15698 <- eval (notBool_ v_15697)
  v_15699 <- eval (extract v_15654 9 10)
  v_15700 <- eval (extract v_15655 1 2)
  v_15701 <- eval (bv_and v_15699 v_15700)
  v_15702 <- eval (eq v_15701 (bv_nat 1 1))
  v_15703 <- eval (eq v_15698 v_15702)
  v_15704 <- eval (notBool_ v_15703)
  v_15705 <- eval (extract v_15654 8 9)
  v_15706 <- eval (extract v_15655 0 1)
  v_15707 <- eval (bv_and v_15705 v_15706)
  v_15708 <- eval (eq v_15707 (bv_nat 1 1))
  v_15709 <- eval (eq v_15704 v_15708)
  v_15710 <- eval (notBool_ v_15709)
  v_15711 <- eval (notBool_ v_15710)
  v_15712 <- eval (mux v_15711 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_15712
  setRegister af undef
  setRegister zf v_15664
  setRegister sf v_15662
  setRegister cf (bv_nat 1 0)
==========================================
andw_X86-SYNTAX (v_2880 : Imm) (v_2881 : Mem)
  v_15719 <- evaluateAddress (v_2881 : Mem)
  v_15720 <- load v_15719 2
  v_15721 <- eval (handleImmediateWithSignExtend (v_2880 : Imm) 16 16)
  v_15722 <- eval (bv_and v_15720 v_15721)
  store v_15719 v_15722 2
  v_15724 <- eval (extract v_15720 0 1)
  v_15725 <- eval (extract v_15721 0 1)
  v_15726 <- eval (bv_and v_15724 v_15725)
  v_15727 <- eval (eq v_15722 (bv_nat 16 0))
  v_15728 <- eval (mux v_15727 (bv_nat 1 1) (bv_nat 1 0))
  v_15729 <- eval (extract v_15720 15 16)
  v_15730 <- eval (extract v_15721 15 16)
  v_15731 <- eval (bv_and v_15729 v_15730)
  v_15732 <- eval (eq v_15731 (bv_nat 1 1))
  v_15733 <- eval (extract v_15720 14 15)
  v_15734 <- eval (extract v_15721 14 15)
  v_15735 <- eval (bv_and v_15733 v_15734)
  v_15736 <- eval (eq v_15735 (bv_nat 1 1))
  v_15737 <- eval (eq v_15732 v_15736)
  v_15738 <- eval (notBool_ v_15737)
  v_15739 <- eval (extract v_15720 13 14)
  v_15740 <- eval (extract v_15721 13 14)
  v_15741 <- eval (bv_and v_15739 v_15740)
  v_15742 <- eval (eq v_15741 (bv_nat 1 1))
  v_15743 <- eval (eq v_15738 v_15742)
  v_15744 <- eval (notBool_ v_15743)
  v_15745 <- eval (extract v_15720 12 13)
  v_15746 <- eval (extract v_15721 12 13)
  v_15747 <- eval (bv_and v_15745 v_15746)
  v_15748 <- eval (eq v_15747 (bv_nat 1 1))
  v_15749 <- eval (eq v_15744 v_15748)
  v_15750 <- eval (notBool_ v_15749)
  v_15751 <- eval (extract v_15720 11 12)
  v_15752 <- eval (extract v_15721 11 12)
  v_15753 <- eval (bv_and v_15751 v_15752)
  v_15754 <- eval (eq v_15753 (bv_nat 1 1))
  v_15755 <- eval (eq v_15750 v_15754)
  v_15756 <- eval (notBool_ v_15755)
  v_15757 <- eval (extract v_15720 10 11)
  v_15758 <- eval (extract v_15721 10 11)
  v_15759 <- eval (bv_and v_15757 v_15758)
  v_15760 <- eval (eq v_15759 (bv_nat 1 1))
  v_15761 <- eval (eq v_15756 v_15760)
  v_15762 <- eval (notBool_ v_15761)
  v_15763 <- eval (extract v_15720 9 10)
  v_15764 <- eval (extract v_15721 9 10)
  v_15765 <- eval (bv_and v_15763 v_15764)
  v_15766 <- eval (eq v_15765 (bv_nat 1 1))
  v_15767 <- eval (eq v_15762 v_15766)
  v_15768 <- eval (notBool_ v_15767)
  v_15769 <- eval (extract v_15720 8 9)
  v_15770 <- eval (extract v_15721 8 9)
  v_15771 <- eval (bv_and v_15769 v_15770)
  v_15772 <- eval (eq v_15771 (bv_nat 1 1))
  v_15773 <- eval (eq v_15768 v_15772)
  v_15774 <- eval (notBool_ v_15773)
  v_15775 <- eval (notBool_ v_15774)
  v_15776 <- eval (mux v_15775 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_15776
  setRegister af undef
  setRegister zf v_15728
  setRegister sf v_15726
  setRegister cf (bv_nat 1 0)
==========================================
andw_X86-SYNTAX (v_2880 : Imm) (v_2881 : Mem)
  v_15783 <- evaluateAddress (v_2881 : Mem)
  v_15784 <- load v_15783 2
  v_15785 <- eval (handleImmediateWithSignExtend (v_2880 : Imm) 8 8)
  v_15786 <- eval (svalueMInt v_15785)
  v_15787 <- eval (mi 16 v_15786)
  v_15788 <- eval (bv_and v_15784 v_15787)
  store v_15783 v_15788 2
  v_15790 <- eval (extract v_15784 0 1)
  v_15791 <- eval (extract v_15787 0 1)
  v_15792 <- eval (bv_and v_15790 v_15791)
  v_15793 <- eval (eq v_15788 (bv_nat 16 0))
  v_15794 <- eval (mux v_15793 (bv_nat 1 1) (bv_nat 1 0))
  v_15795 <- eval (extract v_15784 15 16)
  v_15796 <- eval (extract v_15785 7 8)
  v_15797 <- eval (bv_and v_15795 v_15796)
  v_15798 <- eval (eq v_15797 (bv_nat 1 1))
  v_15799 <- eval (extract v_15784 14 15)
  v_15800 <- eval (extract v_15785 6 7)
  v_15801 <- eval (bv_and v_15799 v_15800)
  v_15802 <- eval (eq v_15801 (bv_nat 1 1))
  v_15803 <- eval (eq v_15798 v_15802)
  v_15804 <- eval (notBool_ v_15803)
  v_15805 <- eval (extract v_15784 13 14)
  v_15806 <- eval (extract v_15785 5 6)
  v_15807 <- eval (bv_and v_15805 v_15806)
  v_15808 <- eval (eq v_15807 (bv_nat 1 1))
  v_15809 <- eval (eq v_15804 v_15808)
  v_15810 <- eval (notBool_ v_15809)
  v_15811 <- eval (extract v_15784 12 13)
  v_15812 <- eval (extract v_15785 4 5)
  v_15813 <- eval (bv_and v_15811 v_15812)
  v_15814 <- eval (eq v_15813 (bv_nat 1 1))
  v_15815 <- eval (eq v_15810 v_15814)
  v_15816 <- eval (notBool_ v_15815)
  v_15817 <- eval (extract v_15784 11 12)
  v_15818 <- eval (extract v_15785 3 4)
  v_15819 <- eval (bv_and v_15817 v_15818)
  v_15820 <- eval (eq v_15819 (bv_nat 1 1))
  v_15821 <- eval (eq v_15816 v_15820)
  v_15822 <- eval (notBool_ v_15821)
  v_15823 <- eval (extract v_15784 10 11)
  v_15824 <- eval (extract v_15785 2 3)
  v_15825 <- eval (bv_and v_15823 v_15824)
  v_15826 <- eval (eq v_15825 (bv_nat 1 1))
  v_15827 <- eval (eq v_15822 v_15826)
  v_15828 <- eval (notBool_ v_15827)
  v_15829 <- eval (extract v_15784 9 10)
  v_15830 <- eval (extract v_15785 1 2)
  v_15831 <- eval (bv_and v_15829 v_15830)
  v_15832 <- eval (eq v_15831 (bv_nat 1 1))
  v_15833 <- eval (eq v_15828 v_15832)
  v_15834 <- eval (notBool_ v_15833)
  v_15835 <- eval (extract v_15784 8 9)
  v_15836 <- eval (extract v_15785 0 1)
  v_15837 <- eval (bv_and v_15835 v_15836)
  v_15838 <- eval (eq v_15837 (bv_nat 1 1))
  v_15839 <- eval (eq v_15834 v_15838)
  v_15840 <- eval (notBool_ v_15839)
  v_15841 <- eval (notBool_ v_15840)
  v_15842 <- eval (mux v_15841 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_15842
  setRegister af undef
  setRegister zf v_15794
  setRegister sf v_15792
  setRegister cf (bv_nat 1 0)
==========================================
andw_X86-SYNTAX (v_2885 : R16) (v_2884 : Mem)
  v_15849 <- evaluateAddress (v_2884 : Mem)
  v_15850 <- load v_15849 2
  v_15851 <- getRegister (v_2885 : R16)
  v_15852 <- eval (bv_and v_15850 v_15851)
  store v_15849 v_15852 2
  v_15854 <- eval (extract v_15850 0 1)
  v_15855 <- eval (extract v_15851 0 1)
  v_15856 <- eval (bv_and v_15854 v_15855)
  v_15857 <- eval (eq v_15852 (bv_nat 16 0))
  v_15858 <- eval (mux v_15857 (bv_nat 1 1) (bv_nat 1 0))
  v_15859 <- eval (extract v_15850 15 16)
  v_15860 <- eval (extract v_15851 15 16)
  v_15861 <- eval (bv_and v_15859 v_15860)
  v_15862 <- eval (eq v_15861 (bv_nat 1 1))
  v_15863 <- eval (extract v_15850 14 15)
  v_15864 <- eval (extract v_15851 14 15)
  v_15865 <- eval (bv_and v_15863 v_15864)
  v_15866 <- eval (eq v_15865 (bv_nat 1 1))
  v_15867 <- eval (eq v_15862 v_15866)
  v_15868 <- eval (notBool_ v_15867)
  v_15869 <- eval (extract v_15850 13 14)
  v_15870 <- eval (extract v_15851 13 14)
  v_15871 <- eval (bv_and v_15869 v_15870)
  v_15872 <- eval (eq v_15871 (bv_nat 1 1))
  v_15873 <- eval (eq v_15868 v_15872)
  v_15874 <- eval (notBool_ v_15873)
  v_15875 <- eval (extract v_15850 12 13)
  v_15876 <- eval (extract v_15851 12 13)
  v_15877 <- eval (bv_and v_15875 v_15876)
  v_15878 <- eval (eq v_15877 (bv_nat 1 1))
  v_15879 <- eval (eq v_15874 v_15878)
  v_15880 <- eval (notBool_ v_15879)
  v_15881 <- eval (extract v_15850 11 12)
  v_15882 <- eval (extract v_15851 11 12)
  v_15883 <- eval (bv_and v_15881 v_15882)
  v_15884 <- eval (eq v_15883 (bv_nat 1 1))
  v_15885 <- eval (eq v_15880 v_15884)
  v_15886 <- eval (notBool_ v_15885)
  v_15887 <- eval (extract v_15850 10 11)
  v_15888 <- eval (extract v_15851 10 11)
  v_15889 <- eval (bv_and v_15887 v_15888)
  v_15890 <- eval (eq v_15889 (bv_nat 1 1))
  v_15891 <- eval (eq v_15886 v_15890)
  v_15892 <- eval (notBool_ v_15891)
  v_15893 <- eval (extract v_15850 9 10)
  v_15894 <- eval (extract v_15851 9 10)
  v_15895 <- eval (bv_and v_15893 v_15894)
  v_15896 <- eval (eq v_15895 (bv_nat 1 1))
  v_15897 <- eval (eq v_15892 v_15896)
  v_15898 <- eval (notBool_ v_15897)
  v_15899 <- eval (extract v_15850 8 9)
  v_15900 <- eval (extract v_15851 8 9)
  v_15901 <- eval (bv_and v_15899 v_15900)
  v_15902 <- eval (eq v_15901 (bv_nat 1 1))
  v_15903 <- eval (eq v_15898 v_15902)
  v_15904 <- eval (notBool_ v_15903)
  v_15905 <- eval (notBool_ v_15904)
  v_15906 <- eval (mux v_15905 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_15906
  setRegister af undef
  setRegister zf v_15858
  setRegister sf v_15856
  setRegister cf (bv_nat 1 0)
==========================================
btcl_X86-SYNTAX (v_3031 : Imm) (v_3032 : Mem)
  v_15913 <- evaluateAddress (v_3032 : Mem)
  v_15914 <- eval (handleImmediateWithSignExtend (v_3031 : Imm) 8 8)
  v_15915 <- eval (extract v_15914 0 5)
  v_15916 <- eval (bv_and v_15915 (bv_nat 5 3))
  v_15917 <- eval (concat (bv_nat 59 0) v_15916)
  v_15918 <- eval (add v_15913 v_15917)
  v_15919 <- load v_15918 1
  v_15920 <- eval (extract v_15914 5 8)
  v_15921 <- eval (bv_and v_15920 (bv_nat 3 7))
  v_15922 <- eval (concat (bv_nat 5 0) v_15921)
  v_15923 <- eval (uvalueMInt v_15922)
  v_15924 <- eval (shl (bv_nat 8 1) v_15923)
  v_15925 <- eval (extract v_15924 0 8)
  v_15926 <- eval (bv_xor v_15919 v_15925)
  store v_15918 v_15926 1
  v_15928 <- eval (lshr v_15919 v_15923)
  v_15929 <- eval (extract v_15928 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_15929
==========================================
btcl_X86-SYNTAX (v_3036 : R32) (v_3035 : Mem)
  v_15935 <- evaluateAddress (v_3035 : Mem)
  v_15936 <- getRegister (v_3036 : R32)
  v_15937 <- eval (svalueMInt v_15936)
  v_15938 <- eval (mi 64 v_15937)
  v_15939 <- eval (extract v_15938 0 61)
  v_15940 <- eval (concat (bv_nat 3 0) v_15939)
  v_15941 <- eval (add v_15935 v_15940)
  v_15942 <- load v_15941 1
  v_15943 <- eval (extract v_15936 29 32)
  v_15944 <- eval (concat (bv_nat 5 0) v_15943)
  v_15945 <- eval (uvalueMInt v_15944)
  v_15946 <- eval (shl (bv_nat 8 1) v_15945)
  v_15947 <- eval (extract v_15946 0 8)
  v_15948 <- eval (bv_xor v_15942 v_15947)
  store v_15941 v_15948 1
  v_15950 <- eval (lshr v_15942 v_15945)
  v_15951 <- eval (extract v_15950 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_15951
==========================================
btcq_X86-SYNTAX (v_3049 : Imm) (v_3050 : Mem)
  v_15957 <- evaluateAddress (v_3050 : Mem)
  v_15958 <- eval (handleImmediateWithSignExtend (v_3049 : Imm) 8 8)
  v_15959 <- eval (extract v_15958 0 5)
  v_15960 <- eval (bv_and v_15959 (bv_nat 5 7))
  v_15961 <- eval (concat (bv_nat 59 0) v_15960)
  v_15962 <- eval (add v_15957 v_15961)
  v_15963 <- load v_15962 1
  v_15964 <- eval (extract v_15958 5 8)
  v_15965 <- eval (bv_and v_15964 (bv_nat 3 7))
  v_15966 <- eval (concat (bv_nat 5 0) v_15965)
  v_15967 <- eval (uvalueMInt v_15966)
  v_15968 <- eval (shl (bv_nat 8 1) v_15967)
  v_15969 <- eval (extract v_15968 0 8)
  v_15970 <- eval (bv_xor v_15963 v_15969)
  store v_15962 v_15970 1
  v_15972 <- eval (lshr v_15963 v_15967)
  v_15973 <- eval (extract v_15972 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_15973
==========================================
btcq_X86-SYNTAX (v_3054 : R64) (v_3053 : Mem)
  v_15979 <- evaluateAddress (v_3053 : Mem)
  v_15980 <- getRegister (v_3054 : R64)
  v_15981 <- eval (extract v_15980 0 61)
  v_15982 <- eval (concat (bv_nat 3 0) v_15981)
  v_15983 <- eval (add v_15979 v_15982)
  v_15984 <- load v_15983 1
  v_15985 <- eval (extract v_15980 61 64)
  v_15986 <- eval (concat (bv_nat 5 0) v_15985)
  v_15987 <- eval (uvalueMInt v_15986)
  v_15988 <- eval (shl (bv_nat 8 1) v_15987)
  v_15989 <- eval (extract v_15988 0 8)
  v_15990 <- eval (bv_xor v_15984 v_15989)
  store v_15983 v_15990 1
  v_15992 <- eval (lshr v_15984 v_15987)
  v_15993 <- eval (extract v_15992 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_15993
==========================================
btcw_X86-SYNTAX (v_3067 : Imm) (v_3068 : Mem)
  v_15999 <- evaluateAddress (v_3068 : Mem)
  v_16000 <- eval (handleImmediateWithSignExtend (v_3067 : Imm) 8 8)
  v_16001 <- eval (extract v_16000 0 5)
  v_16002 <- eval (bv_and v_16001 (bv_nat 5 1))
  v_16003 <- eval (concat (bv_nat 59 0) v_16002)
  v_16004 <- eval (add v_15999 v_16003)
  v_16005 <- load v_16004 1
  v_16006 <- eval (extract v_16000 5 8)
  v_16007 <- eval (bv_and v_16006 (bv_nat 3 7))
  v_16008 <- eval (concat (bv_nat 5 0) v_16007)
  v_16009 <- eval (uvalueMInt v_16008)
  v_16010 <- eval (shl (bv_nat 8 1) v_16009)
  v_16011 <- eval (extract v_16010 0 8)
  v_16012 <- eval (bv_xor v_16005 v_16011)
  store v_16004 v_16012 1
  v_16014 <- eval (lshr v_16005 v_16009)
  v_16015 <- eval (extract v_16014 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_16015
==========================================
btcw_X86-SYNTAX (v_3072 : R16) (v_3071 : Mem)
  v_16021 <- evaluateAddress (v_3071 : Mem)
  v_16022 <- getRegister (v_3072 : R16)
  v_16023 <- eval (svalueMInt v_16022)
  v_16024 <- eval (mi 64 v_16023)
  v_16025 <- eval (extract v_16024 0 61)
  v_16026 <- eval (concat (bv_nat 3 0) v_16025)
  v_16027 <- eval (add v_16021 v_16026)
  v_16028 <- load v_16027 1
  v_16029 <- eval (extract v_16022 13 16)
  v_16030 <- eval (concat (bv_nat 5 0) v_16029)
  v_16031 <- eval (uvalueMInt v_16030)
  v_16032 <- eval (shl (bv_nat 8 1) v_16031)
  v_16033 <- eval (extract v_16032 0 8)
  v_16034 <- eval (bv_xor v_16028 v_16033)
  store v_16027 v_16034 1
  v_16036 <- eval (lshr v_16028 v_16031)
  v_16037 <- eval (extract v_16036 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_16037
==========================================
btrl_X86-SYNTAX (v_3121 : Imm) (v_3122 : Mem)
  v_16043 <- evaluateAddress (v_3122 : Mem)
  v_16044 <- eval (handleImmediateWithSignExtend (v_3121 : Imm) 8 8)
  v_16045 <- eval (extract v_16044 0 5)
  v_16046 <- eval (bv_and v_16045 (bv_nat 5 3))
  v_16047 <- eval (concat (bv_nat 59 0) v_16046)
  v_16048 <- eval (add v_16043 v_16047)
  v_16049 <- load v_16048 1
  v_16050 <- eval (extract v_16044 5 8)
  v_16051 <- eval (bv_and v_16050 (bv_nat 3 7))
  v_16052 <- eval (concat (bv_nat 5 0) v_16051)
  v_16053 <- eval (uvalueMInt v_16052)
  v_16054 <- eval (shl (bv_nat 8 1) v_16053)
  v_16055 <- eval (extract v_16054 0 8)
  v_16056 <- eval (bitwidthMInt v_16055)
  v_16057 <- eval (mi v_16056 -1)
  v_16058 <- eval (bv_xor v_16055 v_16057)
  v_16059 <- eval (bv_and v_16049 v_16058)
  store v_16048 v_16059 1
  v_16061 <- eval (lshr v_16049 v_16053)
  v_16062 <- eval (extract v_16061 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_16062
==========================================
btrl_X86-SYNTAX (v_3126 : R32) (v_3125 : Mem)
  v_16068 <- evaluateAddress (v_3125 : Mem)
  v_16069 <- getRegister (v_3126 : R32)
  v_16070 <- eval (svalueMInt v_16069)
  v_16071 <- eval (mi 64 v_16070)
  v_16072 <- eval (extract v_16071 0 61)
  v_16073 <- eval (concat (bv_nat 3 0) v_16072)
  v_16074 <- eval (add v_16068 v_16073)
  v_16075 <- load v_16074 1
  v_16076 <- eval (extract v_16069 29 32)
  v_16077 <- eval (concat (bv_nat 5 0) v_16076)
  v_16078 <- eval (uvalueMInt v_16077)
  v_16079 <- eval (shl (bv_nat 8 1) v_16078)
  v_16080 <- eval (extract v_16079 0 8)
  v_16081 <- eval (bitwidthMInt v_16080)
  v_16082 <- eval (mi v_16081 -1)
  v_16083 <- eval (bv_xor v_16080 v_16082)
  v_16084 <- eval (bv_and v_16075 v_16083)
  store v_16074 v_16084 1
  v_16086 <- eval (lshr v_16075 v_16078)
  v_16087 <- eval (extract v_16086 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_16087
==========================================
btrq_X86-SYNTAX (v_3139 : Imm) (v_3140 : Mem)
  v_16093 <- evaluateAddress (v_3140 : Mem)
  v_16094 <- eval (handleImmediateWithSignExtend (v_3139 : Imm) 8 8)
  v_16095 <- eval (extract v_16094 0 5)
  v_16096 <- eval (bv_and v_16095 (bv_nat 5 7))
  v_16097 <- eval (concat (bv_nat 59 0) v_16096)
  v_16098 <- eval (add v_16093 v_16097)
  v_16099 <- load v_16098 1
  v_16100 <- eval (extract v_16094 5 8)
  v_16101 <- eval (bv_and v_16100 (bv_nat 3 7))
  v_16102 <- eval (concat (bv_nat 5 0) v_16101)
  v_16103 <- eval (uvalueMInt v_16102)
  v_16104 <- eval (shl (bv_nat 8 1) v_16103)
  v_16105 <- eval (extract v_16104 0 8)
  v_16106 <- eval (bitwidthMInt v_16105)
  v_16107 <- eval (mi v_16106 -1)
  v_16108 <- eval (bv_xor v_16105 v_16107)
  v_16109 <- eval (bv_and v_16099 v_16108)
  store v_16098 v_16109 1
  v_16111 <- eval (lshr v_16099 v_16103)
  v_16112 <- eval (extract v_16111 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_16112
==========================================
btrq_X86-SYNTAX (v_3144 : R64) (v_3143 : Mem)
  v_16118 <- evaluateAddress (v_3143 : Mem)
  v_16119 <- getRegister (v_3144 : R64)
  v_16120 <- eval (extract v_16119 0 61)
  v_16121 <- eval (concat (bv_nat 3 0) v_16120)
  v_16122 <- eval (add v_16118 v_16121)
  v_16123 <- load v_16122 1
  v_16124 <- eval (extract v_16119 61 64)
  v_16125 <- eval (concat (bv_nat 5 0) v_16124)
  v_16126 <- eval (uvalueMInt v_16125)
  v_16127 <- eval (shl (bv_nat 8 1) v_16126)
  v_16128 <- eval (extract v_16127 0 8)
  v_16129 <- eval (bitwidthMInt v_16128)
  v_16130 <- eval (mi v_16129 -1)
  v_16131 <- eval (bv_xor v_16128 v_16130)
  v_16132 <- eval (bv_and v_16123 v_16131)
  store v_16122 v_16132 1
  v_16134 <- eval (lshr v_16123 v_16126)
  v_16135 <- eval (extract v_16134 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_16135
==========================================
btrw_X86-SYNTAX (v_3157 : Imm) (v_3158 : Mem)
  v_16141 <- evaluateAddress (v_3158 : Mem)
  v_16142 <- eval (handleImmediateWithSignExtend (v_3157 : Imm) 8 8)
  v_16143 <- eval (extract v_16142 0 5)
  v_16144 <- eval (bv_and v_16143 (bv_nat 5 1))
  v_16145 <- eval (concat (bv_nat 59 0) v_16144)
  v_16146 <- eval (add v_16141 v_16145)
  v_16147 <- load v_16146 1
  v_16148 <- eval (extract v_16142 5 8)
  v_16149 <- eval (bv_and v_16148 (bv_nat 3 7))
  v_16150 <- eval (concat (bv_nat 5 0) v_16149)
  v_16151 <- eval (uvalueMInt v_16150)
  v_16152 <- eval (shl (bv_nat 8 1) v_16151)
  v_16153 <- eval (extract v_16152 0 8)
  v_16154 <- eval (bitwidthMInt v_16153)
  v_16155 <- eval (mi v_16154 -1)
  v_16156 <- eval (bv_xor v_16153 v_16155)
  v_16157 <- eval (bv_and v_16147 v_16156)
  store v_16146 v_16157 1
  v_16159 <- eval (lshr v_16147 v_16151)
  v_16160 <- eval (extract v_16159 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_16160
==========================================
btrw_X86-SYNTAX (v_3162 : R16) (v_3161 : Mem)
  v_16166 <- evaluateAddress (v_3161 : Mem)
  v_16167 <- getRegister (v_3162 : R16)
  v_16168 <- eval (svalueMInt v_16167)
  v_16169 <- eval (mi 64 v_16168)
  v_16170 <- eval (extract v_16169 0 61)
  v_16171 <- eval (concat (bv_nat 3 0) v_16170)
  v_16172 <- eval (add v_16166 v_16171)
  v_16173 <- load v_16172 1
  v_16174 <- eval (extract v_16167 13 16)
  v_16175 <- eval (concat (bv_nat 5 0) v_16174)
  v_16176 <- eval (uvalueMInt v_16175)
  v_16177 <- eval (shl (bv_nat 8 1) v_16176)
  v_16178 <- eval (extract v_16177 0 8)
  v_16179 <- eval (bitwidthMInt v_16178)
  v_16180 <- eval (mi v_16179 -1)
  v_16181 <- eval (bv_xor v_16178 v_16180)
  v_16182 <- eval (bv_and v_16173 v_16181)
  store v_16172 v_16182 1
  v_16184 <- eval (lshr v_16173 v_16176)
  v_16185 <- eval (extract v_16184 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_16185
==========================================
btsl_X86-SYNTAX (v_3175 : Imm) (v_3176 : Mem)
  v_16191 <- evaluateAddress (v_3176 : Mem)
  v_16192 <- eval (handleImmediateWithSignExtend (v_3175 : Imm) 8 8)
  v_16193 <- eval (extract v_16192 0 5)
  v_16194 <- eval (bv_and v_16193 (bv_nat 5 3))
  v_16195 <- eval (concat (bv_nat 59 0) v_16194)
  v_16196 <- eval (add v_16191 v_16195)
  v_16197 <- load v_16196 1
  v_16198 <- eval (extract v_16192 5 8)
  v_16199 <- eval (bv_and v_16198 (bv_nat 3 7))
  v_16200 <- eval (concat (bv_nat 5 0) v_16199)
  v_16201 <- eval (uvalueMInt v_16200)
  v_16202 <- eval (shl (bv_nat 8 1) v_16201)
  v_16203 <- eval (extract v_16202 0 8)
  v_16204 <- eval (bv_or v_16197 v_16203)
  store v_16196 v_16204 1
  v_16206 <- eval (lshr v_16197 v_16201)
  v_16207 <- eval (extract v_16206 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_16207
==========================================
btsl_X86-SYNTAX (v_3180 : R32) (v_3179 : Mem)
  v_16213 <- evaluateAddress (v_3179 : Mem)
  v_16214 <- getRegister (v_3180 : R32)
  v_16215 <- eval (svalueMInt v_16214)
  v_16216 <- eval (mi 64 v_16215)
  v_16217 <- eval (extract v_16216 0 61)
  v_16218 <- eval (concat (bv_nat 3 0) v_16217)
  v_16219 <- eval (add v_16213 v_16218)
  v_16220 <- load v_16219 1
  v_16221 <- eval (extract v_16214 29 32)
  v_16222 <- eval (concat (bv_nat 5 0) v_16221)
  v_16223 <- eval (uvalueMInt v_16222)
  v_16224 <- eval (shl (bv_nat 8 1) v_16223)
  v_16225 <- eval (extract v_16224 0 8)
  v_16226 <- eval (bv_or v_16220 v_16225)
  store v_16219 v_16226 1
  v_16228 <- eval (lshr v_16220 v_16223)
  v_16229 <- eval (extract v_16228 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_16229
==========================================
btsq_X86-SYNTAX (v_3193 : Imm) (v_3194 : Mem)
  v_16235 <- evaluateAddress (v_3194 : Mem)
  v_16236 <- eval (handleImmediateWithSignExtend (v_3193 : Imm) 8 8)
  v_16237 <- eval (extract v_16236 0 5)
  v_16238 <- eval (bv_and v_16237 (bv_nat 5 7))
  v_16239 <- eval (concat (bv_nat 59 0) v_16238)
  v_16240 <- eval (add v_16235 v_16239)
  v_16241 <- load v_16240 1
  v_16242 <- eval (extract v_16236 5 8)
  v_16243 <- eval (bv_and v_16242 (bv_nat 3 7))
  v_16244 <- eval (concat (bv_nat 5 0) v_16243)
  v_16245 <- eval (uvalueMInt v_16244)
  v_16246 <- eval (shl (bv_nat 8 1) v_16245)
  v_16247 <- eval (extract v_16246 0 8)
  v_16248 <- eval (bv_or v_16241 v_16247)
  store v_16240 v_16248 1
  v_16250 <- eval (lshr v_16241 v_16245)
  v_16251 <- eval (extract v_16250 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_16251
==========================================
btsq_X86-SYNTAX (v_3198 : R64) (v_3197 : Mem)
  v_16257 <- evaluateAddress (v_3197 : Mem)
  v_16258 <- getRegister (v_3198 : R64)
  v_16259 <- eval (extract v_16258 0 61)
  v_16260 <- eval (concat (bv_nat 3 0) v_16259)
  v_16261 <- eval (add v_16257 v_16260)
  v_16262 <- load v_16261 1
  v_16263 <- eval (extract v_16258 61 64)
  v_16264 <- eval (concat (bv_nat 5 0) v_16263)
  v_16265 <- eval (uvalueMInt v_16264)
  v_16266 <- eval (shl (bv_nat 8 1) v_16265)
  v_16267 <- eval (extract v_16266 0 8)
  v_16268 <- eval (bv_or v_16262 v_16267)
  store v_16261 v_16268 1
  v_16270 <- eval (lshr v_16262 v_16265)
  v_16271 <- eval (extract v_16270 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_16271
==========================================
btsw_X86-SYNTAX (v_3211 : Imm) (v_3212 : Mem)
  v_16277 <- evaluateAddress (v_3212 : Mem)
  v_16278 <- eval (handleImmediateWithSignExtend (v_3211 : Imm) 8 8)
  v_16279 <- eval (extract v_16278 0 5)
  v_16280 <- eval (bv_and v_16279 (bv_nat 5 1))
  v_16281 <- eval (concat (bv_nat 59 0) v_16280)
  v_16282 <- eval (add v_16277 v_16281)
  v_16283 <- load v_16282 1
  v_16284 <- eval (extract v_16278 5 8)
  v_16285 <- eval (bv_and v_16284 (bv_nat 3 7))
  v_16286 <- eval (concat (bv_nat 5 0) v_16285)
  v_16287 <- eval (uvalueMInt v_16286)
  v_16288 <- eval (shl (bv_nat 8 1) v_16287)
  v_16289 <- eval (extract v_16288 0 8)
  v_16290 <- eval (bv_or v_16283 v_16289)
  store v_16282 v_16290 1
  v_16292 <- eval (lshr v_16283 v_16287)
  v_16293 <- eval (extract v_16292 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_16293
==========================================
btsw_X86-SYNTAX (v_3216 : R16) (v_3215 : Mem)
  v_16299 <- evaluateAddress (v_3215 : Mem)
  v_16300 <- getRegister (v_3216 : R16)
  v_16301 <- eval (svalueMInt v_16300)
  v_16302 <- eval (mi 64 v_16301)
  v_16303 <- eval (extract v_16302 0 61)
  v_16304 <- eval (concat (bv_nat 3 0) v_16303)
  v_16305 <- eval (add v_16299 v_16304)
  v_16306 <- load v_16305 1
  v_16307 <- eval (extract v_16300 13 16)
  v_16308 <- eval (concat (bv_nat 5 0) v_16307)
  v_16309 <- eval (uvalueMInt v_16308)
  v_16310 <- eval (shl (bv_nat 8 1) v_16309)
  v_16311 <- eval (extract v_16310 0 8)
  v_16312 <- eval (bv_or v_16306 v_16311)
  store v_16305 v_16312 1
  v_16314 <- eval (lshr v_16306 v_16309)
  v_16315 <- eval (extract v_16314 7 8)
  setRegister of undef
  setRegister pf undef
  setRegister af undef
  setRegister sf undef
  setRegister cf v_16315
==========================================

SPEC PROVED: /Users/andrei/work/galois/vadd/reopt-vcg/lean4/deps/x86_semantics/k-semantics/instruction-template-spec.k Location(5,5,7,50)
==================================
Execution paths: 218
Longest path: 9 steps
Stats for each phase, time, used memory, implicit main GC time percentage:
Total                 :  279.500 s,	 1177 MB, gc:  0.000 %
  Parsing             :  274.622 s,	 1348 MB, gc:  0.000 %
  Init                :    0.120 s,	  347 MB, gc:  0.000 %
  Execution           :    4.758 s,	 1177 MB, gc:  0.000 %

Init+Execution time:       4.878 s

  Time and top-level event counts:
  resolveFunctionAndAnywhere time  :    1.396 s,      #      91447
    evaluateFunction time            :    1.298 s,      #      22105
      builtin evaluation               :           ,      #       1889
      function rule                    :           ,      #       1682
      sort predicate                   :           ,      #         98
      no rule applicable               :           ,      #      16399
      no function rules                :           ,      #       2037
    applyAnywhereRules time          :    0.004 s,      #       7788
      no anywhere rules                :           ,      #       7788
    remaining time & # cached        :    0.095 s,      #      61554
  impliesSMT time                  :    0.006 s,      #       1688

  Recursive event counts:
  resolveFunctionAndAnywhere time  :           ,      #     244516
    evaluateFunction time            :           ,      #      12965
      builtin evaluation               :           ,      #       3151
      function rule                    :           ,      #       3933
      sort predicate                   :           ,      #         36
      no rule applicable               :           ,      #       4503
      no function rules                :           ,      #       1342
    applyAnywhereRules time          :           ,      #       1924
      no anywhere rules                :           ,      #       1924
    # cached                         :           ,      #     229627

Max memory : 4096 MB
==================================

