library verilog;
use verilog.vl_types.all;
entity gen_clk_rst is
    port(
        tb_clk_out      : out    vl_logic;
        tb_rst_out      : out    vl_logic_vector(1 to 7)
    );
end gen_clk_rst;
