[2025-09-17 17:14:56] START suite=cs trace=cloud9_phase1_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2263826 heartbeat IPC: 4.417 cumulative IPC: 4.417 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4440221 heartbeat IPC: 4.595 cumulative IPC: 4.504 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4440221 cumulative IPC: 4.504 (Simulation time: 00 hr 00 min 40 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4440221 cumulative IPC: 4.504 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 15609967 heartbeat IPC: 0.8953 cumulative IPC: 0.8953 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 26465851 heartbeat IPC: 0.9212 cumulative IPC: 0.908 (Simulation time: 00 hr 01 min 52 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 38017252 heartbeat IPC: 0.8657 cumulative IPC: 0.8935 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 49635832 heartbeat IPC: 0.8607 cumulative IPC: 0.885 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 60544007 heartbeat IPC: 0.9167 cumulative IPC: 0.8912 (Simulation time: 00 hr 04 min 14 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 72061606 heartbeat IPC: 0.8682 cumulative IPC: 0.8873 (Simulation time: 00 hr 05 min 18 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 83832163 heartbeat IPC: 0.8496 cumulative IPC: 0.8817 (Simulation time: 00 hr 06 min 22 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000020 cycles: 94776338 heartbeat IPC: 0.9137 cumulative IPC: 0.8856 (Simulation time: 00 hr 07 min 23 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 105005638 heartbeat IPC: 0.9776 cumulative IPC: 0.8949 (Simulation time: 00 hr 08 min 22 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 111797067 cumulative IPC: 0.8945 (Simulation time: 00 hr 09 min 38 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 111797067 cumulative IPC: 0.8945 (Simulation time: 00 hr 09 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8945 instructions: 100000000 cycles: 111797067
CPU 0 Branch Prediction Accuracy: 99.8% MPKI: 0.01651 Average ROB Occupancy at Mispredict: 6.106e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01373
BRANCH_INDIRECT: 0.00226
BRANCH_CONDITIONAL: 0.00052
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 41232
LQ_STALL: 0
SQ_STALL: 138765


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 267.16666
REPLAY_LOAD: 118.48276
NON_REPLAY_LOAD: 12.790617

== Total ==
ADDR_TRANS: 4809
REPLAY_LOAD: 3436
NON_REPLAY_LOAD: 32987

== Counts ==
ADDR_TRANS: 18
REPLAY_LOAD: 29
NON_REPLAY_LOAD: 2579

cpu0->cpu0_STLB TOTAL        ACCESS:     294955 HIT:     293419 MISS:       1536 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     294955 HIT:     293419 MISS:       1536 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 332.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1558320 HIT:    1009237 MISS:     549083 MSHR_MERGE:       9813
cpu0->cpu0_L2C LOAD         ACCESS:     631785 HIT:     273339 MISS:     358446 MSHR_MERGE:          3
cpu0->cpu0_L2C RFO          ACCESS:      34183 HIT:       5434 MISS:      28749 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     433552 HIT:     275088 MISS:     158464 MSHR_MERGE:       9810
cpu0->cpu0_L2C WRITE        ACCESS:     455815 HIT:     455358 MISS:        457 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2985 HIT:         18 MISS:       2967 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     351931 ISSUED:     351931 USEFUL:     128166 USELESS:       2084
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 75.65 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7828173 HIT:    7815904 MISS:      12269 MSHR_MERGE:       3993
cpu0->cpu0_L1I LOAD         ACCESS:    7828173 HIT:    7815904 MISS:      12269 MSHR_MERGE:       3993
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 70.77 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22738050 HIT:   21515637 MISS:    1222413 MSHR_MERGE:     480114
cpu0->cpu0_L1D LOAD         ACCESS:   14553636 HIT:   13616147 MISS:     937489 MSHR_MERGE:     313979
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     665814 HIT:     573918 MISS:      91896 MSHR_MERGE:      10275
cpu0->cpu0_L1D WRITE        ACCESS:    7515337 HIT:    7325300 MISS:     190037 MSHR_MERGE:     155854
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3263 HIT:        272 MISS:       2991 MSHR_MERGE:          6
cpu0->cpu0_L1D PREFETCH REQUESTED:     665814 ISSUED:     665814 USEFUL:      78499 USELESS:       3083
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 55.03 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6713274 HIT:    6688421 MISS:      24853 MSHR_MERGE:       4190
cpu0->cpu0_ITLB LOAD         ACCESS:    6713274 HIT:    6688421 MISS:      24853 MSHR_MERGE:       4190
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.203 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21838509 HIT:   21534153 MISS:     304356 MSHR_MERGE:      30064
cpu0->cpu0_DTLB LOAD         ACCESS:   21838509 HIT:   21534153 MISS:     304356 MSHR_MERGE:      30064
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.681 cycles
cpu0->LLC TOTAL        ACCESS:     859727 HIT:     568263 MISS:     291464 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     358443 HIT:     191250 MISS:     167193 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      28749 HIT:      11802 MISS:      16947 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     148654 HIT:      44586 MISS:     104068 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     320914 HIT:     320570 MISS:        344 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2967 HIT:         55 MISS:       2912 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.65 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2609
  ROW_BUFFER_MISS:     288503
  AVG DBUS CONGESTED CYCLE: 6.279
Channel 0 WQ ROW_BUFFER_HIT:      15224
  ROW_BUFFER_MISS:     135646
  FULL:          0
Channel 0 REFRESHES ISSUED:       9316

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        57758        48989        76015        42056
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2            0            9          414
  STLB miss resolved @ L2C                0            0            0            1           38
  STLB miss resolved @ LLC                0            1            0            4           74
  STLB miss resolved @ MEM                0           13            0           90         2526

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              14305           63          580           38          322
---------------------------------------------------------------
  STLB miss resolved @ L1D                6            1            0            1           47
  STLB miss resolved @ L2C                1            0            0            0            1
  STLB miss resolved @ LLC                1            0            0            0            8
  STLB miss resolved @ MEM               20           10            3            3          195
[2025-09-17 17:24:35] END   suite=cs trace=cloud9_phase1_core3 (rc=0)
