##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Seat_ADC_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Seat_ADC_IntClock:R)
		5.3::Critical Path Report for (Seat_ADC_IntClock:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (Seat_ADC_IntClock:R vs. Seat_ADC_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_3                    | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_3(fixed-function)    | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 98.67 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 48.00 MHz  | 
Clock: Seat_ADC_IntClock          | Frequency: 36.90 MHz  | Target: 1.60 MHz   | 
Clock: Seat_ADC_IntClock(routed)  | N/A                   | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          CyBUS_CLK          20833.3          13306       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          Seat_ADC_IntClock  20833.3          13295       N/A              N/A         N/A              N/A         N/A              N/A         
Seat_ADC_IntClock  CyBUS_CLK          20833.3          10699       N/A              N/A         N/A              N/A         N/A              N/A         
Seat_ADC_IntClock  Seat_ADC_IntClock  625000           597901      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 98.67 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4/q
Path End       : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10699p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6625
-------------------------------------   ---- 
End-of-path arrival time (ps)           6625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell5          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_4/q                                     macrocell5    1250   1250  10699  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell6    5375   6625  10699  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Seat_ADC_IntClock
***********************************************
Clock: Seat_ADC_IntClock
Frequency: 36.90 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0
Path slack     : 597901p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23589
-------------------------------------   ----- 
End-of-path arrival time (ps)           23589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_0       macrocell27   6513  23589  597901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0             macrocell27         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 13306p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell6    1250   1250  13306  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell6    2768   4018  13306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Seat_ADC_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4/main_0
Capture Clock  : Net_4/clock_0
Path slack     : 13295p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#30 vs. Seat_ADC_IntClock:R#2)   20833
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell6    1250   1250  13295  RISE       1
Net_4/main_0                           macrocell5    2778   4028  13295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell5          0      0  RISE       1


5.3::Critical Path Report for (Seat_ADC_IntClock:R vs. CyBUS_CLK:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4/q
Path End       : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10699p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6625
-------------------------------------   ---- 
End-of-path arrival time (ps)           6625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell5          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_4/q                                     macrocell5    1250   1250  10699  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell6    5375   6625  10699  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1


5.4::Critical Path Report for (Seat_ADC_IntClock:R vs. Seat_ADC_IntClock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0
Path slack     : 597901p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23589
-------------------------------------   ----- 
End-of-path arrival time (ps)           23589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_0       macrocell27   6513  23589  597901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0             macrocell27         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4/q
Path End       : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10699p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6625
-------------------------------------   ---- 
End-of-path arrival time (ps)           6625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell5          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_4/q                                     macrocell5    1250   1250  10699  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell6    5375   6625  10699  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4/main_0
Capture Clock  : Net_4/clock_0
Path slack     : 13295p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#30 vs. Seat_ADC_IntClock:R#2)   20833
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell6    1250   1250  13295  RISE       1
Net_4/main_0                           macrocell5    2778   4028  13295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell5          0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \Seat_ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \Seat_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 13295p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#30 vs. Seat_ADC_IntClock:R#2)   20833
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell6    1250   1250  13295  RISE       1
\Seat_ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell7    2778   4028  13295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell7          0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 13306p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell6    1250   1250  13306  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell6    2768   4018  13306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:Sync:genblk1[0]:INST\/out
Path End       : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 13377p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:Sync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Seat_ADC:Sync:genblk1[0]:INST\/out         synccell      1020   1020  13377  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell6    2926   3946  13377  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0
Path slack     : 597901p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23589
-------------------------------------   ----- 
End-of-path arrival time (ps)           23589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_0       macrocell27   6513  23589  597901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0             macrocell27         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0
Path slack     : 597901p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23589
-------------------------------------   ----- 
End-of-path arrival time (ps)           23589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_0       macrocell43   6513  23589  597901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0             macrocell43         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0
Path slack     : 598451p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23039
-------------------------------------   ----- 
End-of-path arrival time (ps)           23039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_0        macrocell24   5963  23039  598451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0              macrocell24         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0
Path slack     : 598451p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23039
-------------------------------------   ----- 
End-of-path arrival time (ps)           23039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_0       macrocell46   5963  23039  598451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0             macrocell46         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0
Path slack     : 598875p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22615
-------------------------------------   ----- 
End-of-path arrival time (ps)           22615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_0       macrocell45   5538  22615  598875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0             macrocell45         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0
Path slack     : 598891p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22599
-------------------------------------   ----- 
End-of-path arrival time (ps)           22599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_0        macrocell15   5523  22599  598891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0              macrocell15         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0
Path slack     : 598891p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22599
-------------------------------------   ----- 
End-of-path arrival time (ps)           22599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_0        macrocell18   5523  22599  598891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0              macrocell18         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0
Path slack     : 598891p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22599
-------------------------------------   ----- 
End-of-path arrival time (ps)           22599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_0       macrocell37   5523  22599  598891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0             macrocell37         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0
Path slack     : 598891p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22599
-------------------------------------   ----- 
End-of-path arrival time (ps)           22599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_0       macrocell39   5523  22599  598891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0             macrocell39         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0
Path slack     : 598922p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22568
-------------------------------------   ----- 
End-of-path arrival time (ps)           22568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_0        macrocell19   5491  22568  598922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0              macrocell19         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0
Path slack     : 598922p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22568
-------------------------------------   ----- 
End-of-path arrival time (ps)           22568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_0       macrocell32   5491  22568  598922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0             macrocell32         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0
Path slack     : 598922p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22568
-------------------------------------   ----- 
End-of-path arrival time (ps)           22568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_0       macrocell41   5491  22568  598922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0             macrocell41         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0
Path slack     : 599403p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22087
-------------------------------------   ----- 
End-of-path arrival time (ps)           22087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_0        macrocell17   5010  22087  599403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0              macrocell17         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0
Path slack     : 599403p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22087
-------------------------------------   ----- 
End-of-path arrival time (ps)           22087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_0       macrocell31   5010  22087  599403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0             macrocell31         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0
Path slack     : 599403p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22087
-------------------------------------   ----- 
End-of-path arrival time (ps)           22087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_0       macrocell36   5010  22087  599403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0             macrocell36         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0
Path slack     : 599817p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21673
-------------------------------------   ----- 
End-of-path arrival time (ps)           21673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_0       macrocell26   4596  21673  599817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0             macrocell26         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0
Path slack     : 599817p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21673
-------------------------------------   ----- 
End-of-path arrival time (ps)           21673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_0       macrocell33   4596  21673  599817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0             macrocell33         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0
Path slack     : 599817p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21673
-------------------------------------   ----- 
End-of-path arrival time (ps)           21673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_0       macrocell34   4596  21673  599817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0             macrocell34         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0
Path slack     : 599823p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21667
-------------------------------------   ----- 
End-of-path arrival time (ps)           21667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_0        macrocell16   4591  21667  599823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0              macrocell16         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0
Path slack     : 599823p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21667
-------------------------------------   ----- 
End-of-path arrival time (ps)           21667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_0       macrocell25   4591  21667  599823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0             macrocell25         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0
Path slack     : 599823p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21667
-------------------------------------   ----- 
End-of-path arrival time (ps)           21667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_0       macrocell38   4591  21667  599823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0             macrocell38         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0
Path slack     : 599823p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21667
-------------------------------------   ----- 
End-of-path arrival time (ps)           21667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_0       macrocell40   4591  21667  599823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0             macrocell40         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0
Path slack     : 600627p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20863
-------------------------------------   ----- 
End-of-path arrival time (ps)           20863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_0       macrocell30   3787  20863  600627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0             macrocell30         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0
Path slack     : 601537p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19953
-------------------------------------   ----- 
End-of-path arrival time (ps)           19953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_0        macrocell22   2876  19953  601537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0              macrocell22         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0
Path slack     : 601537p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19953
-------------------------------------   ----- 
End-of-path arrival time (ps)           19953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_0       macrocell28   2876  19953  601537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0             macrocell28         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0
Path slack     : 601537p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19953
-------------------------------------   ----- 
End-of-path arrival time (ps)           19953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_0       macrocell29   2876  19953  601537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0             macrocell29         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0
Path slack     : 601537p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19953
-------------------------------------   ----- 
End-of-path arrival time (ps)           19953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_0       macrocell35   2876  19953  601537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0             macrocell35         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0
Path slack     : 601538p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19952
-------------------------------------   ----- 
End-of-path arrival time (ps)           19952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_0        macrocell21   2875  19952  601538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0              macrocell21         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0
Path slack     : 601538p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19952
-------------------------------------   ----- 
End-of-path arrival time (ps)           19952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_0       macrocell42   2875  19952  601538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0             macrocell42         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0
Path slack     : 601538p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19952
-------------------------------------   ----- 
End-of-path arrival time (ps)           19952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_0       macrocell44   2875  19952  601538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0             macrocell44         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0
Path slack     : 601541p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19949
-------------------------------------   ----- 
End-of-path arrival time (ps)           19949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_0        macrocell20   2872  19949  601541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0              macrocell20         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0
Path slack     : 601541p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19949
-------------------------------------   ----- 
End-of-path arrival time (ps)           19949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6204   7454  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10804  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2923  13727  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17077  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_0        macrocell23   2872  19949  601541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0              macrocell23         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \Seat_ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \Seat_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 610243p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -4060
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10697
-------------------------------------   ----- 
End-of-path arrival time (ps)           10697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  610243  RISE       1
\Seat_ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell2     3214   4424  610243  RISE       1
\Seat_ADC:bSAR_SEQ:cnt_enable\/q           macrocell2     3350   7774  610243  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     2924  10697  610243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0
Path slack     : 611245p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_1  macrocell24   8995  10245  611245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0              macrocell24         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0
Path slack     : 611245p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_1  macrocell46   8995  10245  611245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0             macrocell46         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0
Path slack     : 611381p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10109
-------------------------------------   ----- 
End-of-path arrival time (ps)           10109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_5  macrocell22   8859  10109  611381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0              macrocell22         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0
Path slack     : 611381p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10109
-------------------------------------   ----- 
End-of-path arrival time (ps)           10109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_5  macrocell28   8859  10109  611381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0             macrocell28         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0
Path slack     : 611381p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10109
-------------------------------------   ----- 
End-of-path arrival time (ps)           10109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_5  macrocell29   8859  10109  611381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0             macrocell29         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0
Path slack     : 611381p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10109
-------------------------------------   ----- 
End-of-path arrival time (ps)           10109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_5  macrocell35   8859  10109  611381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0             macrocell35         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0
Path slack     : 611816p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9674
-------------------------------------   ---- 
End-of-path arrival time (ps)           9674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_1  macrocell19   8424   9674  611816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0              macrocell19         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0
Path slack     : 611816p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9674
-------------------------------------   ---- 
End-of-path arrival time (ps)           9674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_1  macrocell32   8424   9674  611816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0             macrocell32         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0
Path slack     : 611816p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9674
-------------------------------------   ---- 
End-of-path arrival time (ps)           9674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_1  macrocell41   8424   9674  611816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0             macrocell41         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0
Path slack     : 612292p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9198
-------------------------------------   ---- 
End-of-path arrival time (ps)           9198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_5  macrocell26   7948   9198  612292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0             macrocell26         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0
Path slack     : 612292p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9198
-------------------------------------   ---- 
End-of-path arrival time (ps)           9198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_5  macrocell33   7948   9198  612292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0             macrocell33         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0
Path slack     : 612292p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9198
-------------------------------------   ---- 
End-of-path arrival time (ps)           9198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_5  macrocell34   7948   9198  612292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0             macrocell34         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0
Path slack     : 612801p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8689
-------------------------------------   ---- 
End-of-path arrival time (ps)           8689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_4  macrocell16   7439   8689  612801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0              macrocell16         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0
Path slack     : 612801p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8689
-------------------------------------   ---- 
End-of-path arrival time (ps)           8689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_4  macrocell25   7439   8689  612801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0             macrocell25         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0
Path slack     : 612801p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8689
-------------------------------------   ---- 
End-of-path arrival time (ps)           8689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_4  macrocell38   7439   8689  612801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0             macrocell38         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0
Path slack     : 612801p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8689
-------------------------------------   ---- 
End-of-path arrival time (ps)           8689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_4  macrocell40   7439   8689  612801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0             macrocell40         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0
Path slack     : 612854p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8636
-------------------------------------   ---- 
End-of-path arrival time (ps)           8636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_5  macrocell15   7386   8636  612854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0              macrocell15         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0
Path slack     : 612854p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8636
-------------------------------------   ---- 
End-of-path arrival time (ps)           8636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_5  macrocell18   7386   8636  612854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0              macrocell18         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0
Path slack     : 612854p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8636
-------------------------------------   ---- 
End-of-path arrival time (ps)           8636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_5  macrocell37   7386   8636  612854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0             macrocell37         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0
Path slack     : 612854p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8636
-------------------------------------   ---- 
End-of-path arrival time (ps)           8636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_5  macrocell39   7386   8636  612854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0             macrocell39         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0
Path slack     : 612948p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8542
-------------------------------------   ---- 
End-of-path arrival time (ps)           8542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_3  macrocell16   7292   8542  612948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0              macrocell16         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0
Path slack     : 612948p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8542
-------------------------------------   ---- 
End-of-path arrival time (ps)           8542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_3  macrocell25   7292   8542  612948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0             macrocell25         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0
Path slack     : 612948p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8542
-------------------------------------   ---- 
End-of-path arrival time (ps)           8542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_3  macrocell38   7292   8542  612948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0             macrocell38         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0
Path slack     : 612948p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8542
-------------------------------------   ---- 
End-of-path arrival time (ps)           8542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_3  macrocell40   7292   8542  612948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0             macrocell40         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0
Path slack     : 612950p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8540
-------------------------------------   ---- 
End-of-path arrival time (ps)           8540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_3  macrocell26   7290   8540  612950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0             macrocell26         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0
Path slack     : 612950p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8540
-------------------------------------   ---- 
End-of-path arrival time (ps)           8540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_3  macrocell33   7290   8540  612950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0             macrocell33         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0
Path slack     : 612950p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8540
-------------------------------------   ---- 
End-of-path arrival time (ps)           8540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_3  macrocell34   7290   8540  612950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0             macrocell34         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0
Path slack     : 613240p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8250
-------------------------------------   ---- 
End-of-path arrival time (ps)           8250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_5  macrocell17   7000   8250  613240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0              macrocell17         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0
Path slack     : 613240p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8250
-------------------------------------   ---- 
End-of-path arrival time (ps)           8250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_5  macrocell31   7000   8250  613240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0             macrocell31         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0
Path slack     : 613240p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8250
-------------------------------------   ---- 
End-of-path arrival time (ps)           8250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_5  macrocell36   7000   8250  613240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0             macrocell36         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0
Path slack     : 613275p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8215
-------------------------------------   ---- 
End-of-path arrival time (ps)           8215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_5  macrocell16   6965   8215  613275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0              macrocell16         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0
Path slack     : 613275p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8215
-------------------------------------   ---- 
End-of-path arrival time (ps)           8215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_5  macrocell25   6965   8215  613275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0             macrocell25         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0
Path slack     : 613275p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8215
-------------------------------------   ---- 
End-of-path arrival time (ps)           8215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_5  macrocell38   6965   8215  613275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0             macrocell38         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0
Path slack     : 613275p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8215
-------------------------------------   ---- 
End-of-path arrival time (ps)           8215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_5  macrocell40   6965   8215  613275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0             macrocell40         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0
Path slack     : 613339p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8151
-------------------------------------   ---- 
End-of-path arrival time (ps)           8151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_4  macrocell15   6901   8151  613339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0              macrocell15         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0
Path slack     : 613339p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8151
-------------------------------------   ---- 
End-of-path arrival time (ps)           8151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_4  macrocell18   6901   8151  613339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0              macrocell18         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0
Path slack     : 613339p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8151
-------------------------------------   ---- 
End-of-path arrival time (ps)           8151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_4  macrocell37   6901   8151  613339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0             macrocell37         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0
Path slack     : 613339p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8151
-------------------------------------   ---- 
End-of-path arrival time (ps)           8151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_4  macrocell39   6901   8151  613339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0             macrocell39         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0
Path slack     : 613474p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8016
-------------------------------------   ---- 
End-of-path arrival time (ps)           8016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_1  macrocell30   6766   8016  613474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0             macrocell30         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0
Path slack     : 613624p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_3  macrocell15   6616   7866  613624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0              macrocell15         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0
Path slack     : 613624p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_3  macrocell18   6616   7866  613624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0              macrocell18         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0
Path slack     : 613624p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_3  macrocell37   6616   7866  613624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0             macrocell37         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0
Path slack     : 613624p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_3  macrocell39   6616   7866  613624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0             macrocell39         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0
Path slack     : 613636p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7854
-------------------------------------   ---- 
End-of-path arrival time (ps)           7854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_1  macrocell45   6604   7854  613636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0             macrocell45         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0
Path slack     : 613653p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7837
-------------------------------------   ---- 
End-of-path arrival time (ps)           7837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_1  macrocell27   6587   7837  613653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0             macrocell27         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0
Path slack     : 613653p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7837
-------------------------------------   ---- 
End-of-path arrival time (ps)           7837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_1  macrocell43   6587   7837  613653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0             macrocell43         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0
Path slack     : 613661p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7829
-------------------------------------   ---- 
End-of-path arrival time (ps)           7829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_2  macrocell45   6579   7829  613661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0             macrocell45         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0
Path slack     : 613666p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7824
-------------------------------------   ---- 
End-of-path arrival time (ps)           7824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_2  macrocell24   6574   7824  613666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0              macrocell24         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0
Path slack     : 613666p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7824
-------------------------------------   ---- 
End-of-path arrival time (ps)           7824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_2  macrocell46   6574   7824  613666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0             macrocell46         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0
Path slack     : 613687p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_2  macrocell27   6553   7803  613687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0             macrocell27         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0
Path slack     : 613687p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_2  macrocell43   6553   7803  613687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0             macrocell43         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0
Path slack     : 613688p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_2  macrocell19   6552   7802  613688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0              macrocell19         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0
Path slack     : 613688p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_2  macrocell32   6552   7802  613688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0             macrocell32         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0
Path slack     : 613688p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_2  macrocell41   6552   7802  613688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0             macrocell41         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0
Path slack     : 613721p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7769
-------------------------------------   ---- 
End-of-path arrival time (ps)           7769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_4  macrocell17   6519   7769  613721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0              macrocell17         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0
Path slack     : 613721p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7769
-------------------------------------   ---- 
End-of-path arrival time (ps)           7769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_4  macrocell31   6519   7769  613721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0             macrocell31         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0
Path slack     : 613721p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7769
-------------------------------------   ---- 
End-of-path arrival time (ps)           7769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_4  macrocell36   6519   7769  613721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0             macrocell36         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0
Path slack     : 613754p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7736
-------------------------------------   ---- 
End-of-path arrival time (ps)           7736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_4  macrocell26   6486   7736  613754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0             macrocell26         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0
Path slack     : 613754p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7736
-------------------------------------   ---- 
End-of-path arrival time (ps)           7736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_4  macrocell33   6486   7736  613754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0             macrocell33         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0
Path slack     : 613754p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7736
-------------------------------------   ---- 
End-of-path arrival time (ps)           7736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_4  macrocell34   6486   7736  613754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0             macrocell34         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0
Path slack     : 613787p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_1  macrocell17   6453   7703  613787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0              macrocell17         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0
Path slack     : 613787p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_1  macrocell31   6453   7703  613787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0             macrocell31         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0
Path slack     : 613787p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_1  macrocell36   6453   7703  613787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0             macrocell36         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0
Path slack     : 613789p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7701
-------------------------------------   ---- 
End-of-path arrival time (ps)           7701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_1  macrocell15   6451   7701  613789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0              macrocell15         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0
Path slack     : 613789p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7701
-------------------------------------   ---- 
End-of-path arrival time (ps)           7701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_1  macrocell18   6451   7701  613789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0              macrocell18         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0
Path slack     : 613789p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7701
-------------------------------------   ---- 
End-of-path arrival time (ps)           7701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_1  macrocell37   6451   7701  613789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0             macrocell37         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0
Path slack     : 613789p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7701
-------------------------------------   ---- 
End-of-path arrival time (ps)           7701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_1  macrocell39   6451   7701  613789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0             macrocell39         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0
Path slack     : 613806p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7684
-------------------------------------   ---- 
End-of-path arrival time (ps)           7684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_1  macrocell26   6434   7684  613806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0             macrocell26         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0
Path slack     : 613806p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7684
-------------------------------------   ---- 
End-of-path arrival time (ps)           7684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_1  macrocell33   6434   7684  613806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0             macrocell33         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0
Path slack     : 613806p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7684
-------------------------------------   ---- 
End-of-path arrival time (ps)           7684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_1  macrocell34   6434   7684  613806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0             macrocell34         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0
Path slack     : 613809p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7681
-------------------------------------   ---- 
End-of-path arrival time (ps)           7681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_1  macrocell16   6431   7681  613809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0              macrocell16         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0
Path slack     : 613809p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7681
-------------------------------------   ---- 
End-of-path arrival time (ps)           7681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_1  macrocell25   6431   7681  613809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0             macrocell25         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0
Path slack     : 613809p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7681
-------------------------------------   ---- 
End-of-path arrival time (ps)           7681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_1  macrocell38   6431   7681  613809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0             macrocell38         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0
Path slack     : 613809p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7681
-------------------------------------   ---- 
End-of-path arrival time (ps)           7681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_1  macrocell40   6431   7681  613809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0             macrocell40         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \Seat_ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \Seat_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 613857p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -5360
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  610243  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     4573   5783  613857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0
Path slack     : 614160p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7330
-------------------------------------   ---- 
End-of-path arrival time (ps)           7330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_3  macrocell17   6080   7330  614160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0              macrocell17         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0
Path slack     : 614160p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7330
-------------------------------------   ---- 
End-of-path arrival time (ps)           7330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_3  macrocell31   6080   7330  614160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0             macrocell31         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0
Path slack     : 614160p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7330
-------------------------------------   ---- 
End-of-path arrival time (ps)           7330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_3  macrocell36   6080   7330  614160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0             macrocell36         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0
Path slack     : 614216p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7274
-------------------------------------   ---- 
End-of-path arrival time (ps)           7274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_4  macrocell20   6024   7274  614216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0              macrocell20         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0
Path slack     : 614216p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7274
-------------------------------------   ---- 
End-of-path arrival time (ps)           7274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_4  macrocell23   6024   7274  614216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0              macrocell23         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0
Path slack     : 614220p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7270
-------------------------------------   ---- 
End-of-path arrival time (ps)           7270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_4  macrocell22   6020   7270  614220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0              macrocell22         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0
Path slack     : 614220p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7270
-------------------------------------   ---- 
End-of-path arrival time (ps)           7270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_4  macrocell28   6020   7270  614220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0             macrocell28         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0
Path slack     : 614220p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7270
-------------------------------------   ---- 
End-of-path arrival time (ps)           7270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_4  macrocell29   6020   7270  614220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0             macrocell29         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0
Path slack     : 614220p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7270
-------------------------------------   ---- 
End-of-path arrival time (ps)           7270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_4  macrocell35   6020   7270  614220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0             macrocell35         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0
Path slack     : 614517p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6973
-------------------------------------   ---- 
End-of-path arrival time (ps)           6973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_2  macrocell26   5723   6973  614517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0             macrocell26         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0
Path slack     : 614517p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6973
-------------------------------------   ---- 
End-of-path arrival time (ps)           6973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_2  macrocell33   5723   6973  614517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0             macrocell33         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0
Path slack     : 614517p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6973
-------------------------------------   ---- 
End-of-path arrival time (ps)           6973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_2  macrocell34   5723   6973  614517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0             macrocell34         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0
Path slack     : 614635p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6855
-------------------------------------   ---- 
End-of-path arrival time (ps)           6855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_3  macrocell45   5605   6855  614635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0             macrocell45         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0
Path slack     : 614635p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6855
-------------------------------------   ---- 
End-of-path arrival time (ps)           6855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_3  macrocell24   5605   6855  614635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0              macrocell24         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0
Path slack     : 614635p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6855
-------------------------------------   ---- 
End-of-path arrival time (ps)           6855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_3  macrocell46   5605   6855  614635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0             macrocell46         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0
Path slack     : 614649p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6841
-------------------------------------   ---- 
End-of-path arrival time (ps)           6841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_5  macrocell24   5591   6841  614649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0              macrocell24         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0
Path slack     : 614649p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6841
-------------------------------------   ---- 
End-of-path arrival time (ps)           6841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_5  macrocell46   5591   6841  614649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0             macrocell46         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0
Path slack     : 614652p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6838
-------------------------------------   ---- 
End-of-path arrival time (ps)           6838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_3  macrocell19   5588   6838  614652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0              macrocell19         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0
Path slack     : 614652p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6838
-------------------------------------   ---- 
End-of-path arrival time (ps)           6838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_3  macrocell32   5588   6838  614652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0             macrocell32         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0
Path slack     : 614652p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6838
-------------------------------------   ---- 
End-of-path arrival time (ps)           6838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_3  macrocell41   5588   6838  614652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0             macrocell41         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0
Path slack     : 614653p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6837
-------------------------------------   ---- 
End-of-path arrival time (ps)           6837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_5  macrocell45   5587   6837  614653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0             macrocell45         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0
Path slack     : 614655p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6835
-------------------------------------   ---- 
End-of-path arrival time (ps)           6835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_3  macrocell27   5585   6835  614655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0             macrocell27         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0
Path slack     : 614655p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6835
-------------------------------------   ---- 
End-of-path arrival time (ps)           6835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_3  macrocell43   5585   6835  614655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0             macrocell43         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0
Path slack     : 614677p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6813
-------------------------------------   ---- 
End-of-path arrival time (ps)           6813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_5  macrocell19   5563   6813  614677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0              macrocell19         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0
Path slack     : 614677p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6813
-------------------------------------   ---- 
End-of-path arrival time (ps)           6813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_5  macrocell32   5563   6813  614677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0             macrocell32         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0
Path slack     : 614677p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6813
-------------------------------------   ---- 
End-of-path arrival time (ps)           6813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_5  macrocell41   5563   6813  614677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0             macrocell41         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0
Path slack     : 614680p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6810
-------------------------------------   ---- 
End-of-path arrival time (ps)           6810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_5  macrocell27   5560   6810  614680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0             macrocell27         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0
Path slack     : 614680p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6810
-------------------------------------   ---- 
End-of-path arrival time (ps)           6810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_5  macrocell43   5560   6810  614680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0             macrocell43         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0
Path slack     : 614917p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6573
-------------------------------------   ---- 
End-of-path arrival time (ps)           6573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_4  macrocell21   5323   6573  614917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0              macrocell21         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0
Path slack     : 614917p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6573
-------------------------------------   ---- 
End-of-path arrival time (ps)           6573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_4  macrocell42   5323   6573  614917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0             macrocell42         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0
Path slack     : 614917p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6573
-------------------------------------   ---- 
End-of-path arrival time (ps)           6573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_4  macrocell44   5323   6573  614917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0             macrocell44         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0
Path slack     : 614982p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6508
-------------------------------------   ---- 
End-of-path arrival time (ps)           6508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_5  macrocell21   5258   6508  614982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0              macrocell21         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0
Path slack     : 614982p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6508
-------------------------------------   ---- 
End-of-path arrival time (ps)           6508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_5  macrocell42   5258   6508  614982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0             macrocell42         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0
Path slack     : 614982p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6508
-------------------------------------   ---- 
End-of-path arrival time (ps)           6508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_5  macrocell44   5258   6508  614982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0             macrocell44         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0
Path slack     : 614996p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_5  macrocell20   5244   6494  614996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0              macrocell20         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0
Path slack     : 614996p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_5  macrocell23   5244   6494  614996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0              macrocell23         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0
Path slack     : 615056p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_2  macrocell16   5184   6434  615056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0              macrocell16         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0
Path slack     : 615056p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_2  macrocell25   5184   6434  615056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0             macrocell25         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0
Path slack     : 615056p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_2  macrocell38   5184   6434  615056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0             macrocell38         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0
Path slack     : 615056p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_2  macrocell40   5184   6434  615056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0             macrocell40         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0
Path slack     : 615137p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6353
-------------------------------------   ---- 
End-of-path arrival time (ps)           6353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_3  macrocell20   5103   6353  615137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0              macrocell20         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0
Path slack     : 615137p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6353
-------------------------------------   ---- 
End-of-path arrival time (ps)           6353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_3  macrocell23   5103   6353  615137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0              macrocell23         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0
Path slack     : 615179p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6311
-------------------------------------   ---- 
End-of-path arrival time (ps)           6311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_1  macrocell22   5061   6311  615179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0              macrocell22         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0
Path slack     : 615179p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6311
-------------------------------------   ---- 
End-of-path arrival time (ps)           6311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_1  macrocell28   5061   6311  615179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0             macrocell28         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0
Path slack     : 615179p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6311
-------------------------------------   ---- 
End-of-path arrival time (ps)           6311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_1  macrocell29   5061   6311  615179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0             macrocell29         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0
Path slack     : 615179p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6311
-------------------------------------   ---- 
End-of-path arrival time (ps)           6311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_1  macrocell35   5061   6311  615179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0             macrocell35         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0
Path slack     : 615197p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_1  macrocell21   5043   6293  615197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0              macrocell21         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0
Path slack     : 615197p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_1  macrocell42   5043   6293  615197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0             macrocell42         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0
Path slack     : 615197p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_1  macrocell44   5043   6293  615197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0             macrocell44         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0
Path slack     : 615420p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_2  macrocell17   4820   6070  615420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0              macrocell17         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0
Path slack     : 615420p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_2  macrocell31   4820   6070  615420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0             macrocell31         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0
Path slack     : 615420p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_2  macrocell36   4820   6070  615420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0             macrocell36         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0
Path slack     : 615424p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_2  macrocell15   4816   6066  615424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0              macrocell15         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0
Path slack     : 615424p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_2  macrocell18   4816   6066  615424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0              macrocell18         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0
Path slack     : 615424p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_2  macrocell37   4816   6066  615424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0             macrocell37         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0
Path slack     : 615424p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_2  macrocell39   4816   6066  615424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0             macrocell39         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0
Path slack     : 615752p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5738
-------------------------------------   ---- 
End-of-path arrival time (ps)           5738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_2  macrocell30   4488   5738  615752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0             macrocell30         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0
Path slack     : 615918p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_3  macrocell21   4322   5572  615918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0              macrocell21         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0
Path slack     : 615918p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_3  macrocell42   4322   5572  615918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0             macrocell42         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0
Path slack     : 615918p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_3  macrocell44   4322   5572  615918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0             macrocell44         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0
Path slack     : 615929p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_3  macrocell22   4311   5561  615929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0              macrocell22         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0
Path slack     : 615929p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_3  macrocell28   4311   5561  615929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0             macrocell28         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0
Path slack     : 615929p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_3  macrocell29   4311   5561  615929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0             macrocell29         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0
Path slack     : 615929p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_3  macrocell35   4311   5561  615929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0             macrocell35         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0
Path slack     : 615998p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_4  macrocell45   4242   5492  615998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0             macrocell45         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0
Path slack     : 616002p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5488
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_4  macrocell24   4238   5488  616002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0              macrocell24         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0
Path slack     : 616002p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5488
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_4  macrocell46   4238   5488  616002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0             macrocell46         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0
Path slack     : 616036p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_4  macrocell19   4204   5454  616036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0              macrocell19         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0
Path slack     : 616036p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_4  macrocell32   4204   5454  616036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0             macrocell32         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0
Path slack     : 616036p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_4  macrocell41   4204   5454  616036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0             macrocell41         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0
Path slack     : 616042p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5448
-------------------------------------   ---- 
End-of-path arrival time (ps)           5448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  600473  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_3  macrocell30   4198   5448  616042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0             macrocell30         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0
Path slack     : 616062p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  600490  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_5  macrocell30   4178   5428  616062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0             macrocell30         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0
Path slack     : 616138p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  601085  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/main_0  macrocell10   3412   5352  616138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0
Path slack     : 616145p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5345
-------------------------------------   ---- 
End-of-path arrival time (ps)           5345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  601100  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/main_0  macrocell11   3405   5345  616145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0
Path slack     : 616223p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5267
-------------------------------------   ---- 
End-of-path arrival time (ps)           5267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_4  macrocell27   4017   5267  616223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0             macrocell27         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0
Path slack     : 616223p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5267
-------------------------------------   ---- 
End-of-path arrival time (ps)           5267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_4  macrocell43   4017   5267  616223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0             macrocell43         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4/q
Path End       : \Seat_ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \Seat_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 616431p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8069
-------------------------------------   ---- 
End-of-path arrival time (ps)           8069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell5          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_4/q                              macrocell5    1250   1250  616431  RISE       1
\Seat_ADC:bSAR_SEQ:EOCSts\/status_0  statuscell1   6819   8069  616431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:EOCSts\/clock                           statuscell1         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0
Path slack     : 616447p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_1  macrocell20   3793   5043  616447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0              macrocell20         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0
Path slack     : 616447p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell10   1250   1250  597901  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_1  macrocell23   3793   5043  616447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0              macrocell23         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:ChannelCounter\/tc
Path End       : \Seat_ADC:soc_out\/main_5
Capture Clock  : \Seat_ADC:soc_out\/clock_0
Path slack     : 616503p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:ChannelCounter\/tc  count7cell    2050   2050  616503  RISE       1
\Seat_ADC:soc_out\/main_5              macrocell8    2937   4987  616503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell8          0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:soc_out\/q
Path End       : \Seat_ADC:soc_out\/main_0
Capture Clock  : \Seat_ADC:soc_out\/clock_0
Path slack     : 616738p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell8          0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:soc_out\/q       macrocell8    1250   1250  616738  RISE       1
\Seat_ADC:soc_out\/main_0  macrocell8    3502   4752  616738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell8          0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:soc_out\/q
Path End       : \Seat_ADC:bSAR_SEQ:state_1\/main_0
Capture Clock  : \Seat_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 616738p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell8          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:soc_out\/q                macrocell8    1250   1250  616738  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/main_0  macrocell9    3502   4752  616738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0
Path slack     : 616750p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  600619  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/main_0  macrocell13   2800   4740  616750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0
Path slack     : 616758p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  600623  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/main_0  macrocell12   2792   4732  616758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0
Path slack     : 616869p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_2  macrocell22   3371   4621  616869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0              macrocell22         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0
Path slack     : 616869p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_2  macrocell28   3371   4621  616869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0             macrocell28         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0
Path slack     : 616869p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_2  macrocell29   3371   4621  616869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0             macrocell29         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0
Path slack     : 616869p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_2  macrocell35   3371   4621  616869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0             macrocell35         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0
Path slack     : 616870p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_2  macrocell20   3370   4620  616870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0              macrocell20         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0
Path slack     : 616870p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_2  macrocell23   3370   4620  616870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0              macrocell23         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0
Path slack     : 616873p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_2  macrocell21   3367   4617  616873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0              macrocell21         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0
Path slack     : 616873p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_2  macrocell42   3367   4617  616873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0             macrocell42         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0
Path slack     : 616873p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  599363  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_2  macrocell44   3367   4617  616873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0             macrocell44         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0
Path slack     : 616942p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  600796  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/main_0  macrocell14   2608   4548  616942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \Seat_ADC:soc_out\/main_2
Capture Clock  : \Seat_ADC:soc_out\/clock_0
Path slack     : 617066p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_1  controlcell1   1210   1210  610243  RISE       1
\Seat_ADC:soc_out\/main_2              macrocell8     3214   4424  617066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell8          0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \Seat_ADC:bSAR_SEQ:state_1\/main_2
Capture Clock  : \Seat_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 617066p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_1  controlcell1   1210   1210  610243  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/main_2     macrocell9     3214   4424  617066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0
Path slack     : 617134p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  600986  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_4  macrocell30   3106   4356  617134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0             macrocell30         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_4/main_1
Capture Clock  : Net_4/clock_0
Path slack     : 617932p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell7          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:nrq_reg\/q  macrocell7    1250   1250  617932  RISE       1
Net_4/main_1                   macrocell5    2308   3558  617932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell5          0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:state_1\/q
Path End       : \Seat_ADC:soc_out\/main_4
Capture Clock  : \Seat_ADC:soc_out\/clock_0
Path slack     : 617947p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:state_1\/q  macrocell9    1250   1250  617947  RISE       1
\Seat_ADC:soc_out\/main_4      macrocell8    2293   3543  617947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell8          0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:state_1\/q
Path End       : \Seat_ADC:bSAR_SEQ:state_1\/main_3
Capture Clock  : \Seat_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 617947p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:state_1\/q       macrocell9    1250   1250  617947  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/main_3  macrocell9    2293   3543  617947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_2
Path End       : \Seat_ADC:soc_out\/main_3
Capture Clock  : \Seat_ADC:soc_out\/clock_0
Path slack     : 617968p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3522
-------------------------------------   ---- 
End-of-path arrival time (ps)           3522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_2  controlcell1   1210   1210  617968  RISE       1
\Seat_ADC:soc_out\/main_3              macrocell8     2312   3522  617968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell8          0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Seat_ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \Seat_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 618291p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618291  RISE       1
\Seat_ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3399   4609  618291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:EOCSts\/clock                           statuscell1         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_4/clk_en
Capture Clock  : Net_4/clock_0
Path slack     : 618291p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618291  RISE       1
Net_4/clk_en                           macrocell5     3399   4609  618291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell5          0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Seat_ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \Seat_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 618291p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618291  RISE       1
\Seat_ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell7     3399   4609  618291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell7          0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Seat_ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \Seat_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 618294p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  618291  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3396   4606  618294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Seat_ADC:soc_out\/clk_en
Capture Clock  : \Seat_ADC:soc_out\/clock_0
Path slack     : 619401p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618291  RISE       1
\Seat_ADC:soc_out\/clk_en              macrocell8     2289   3499  619401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell8          0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Seat_ADC:bSAR_SEQ:state_1\/clk_en
Capture Clock  : \Seat_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 619401p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618291  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/clk_en     macrocell9     2289   3499  619401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell9          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

