Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Mon Oct 30 19:09:10 2017
| Host             : DESKTOP-1Q958FF running 64-bit major release  (build 9200)
| Command          : report_power -file AES_InvCipher_v1_0_power_routed.rpt -pb AES_InvCipher_v1_0_power_summary_routed.pb -rpx AES_InvCipher_v1_0_power_routed.rpx
| Design           : AES_InvCipher_v1_0
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 57.192 (Junction temp exceeded!) |
| Dynamic (W)              | 56.150                           |
| Device Static (W)        | 1.042                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    26.507 |     8451 |       --- |             --- |
|   LUT as Logic |    25.457 |     3110 |     53200 |            5.85 |
|   F7/F8 Muxes  |     0.614 |      408 |     53200 |            0.77 |
|   Register     |     0.427 |     4024 |    106400 |            3.78 |
|   BUFG         |     0.009 |        2 |        32 |            6.25 |
|   Others       |     0.000 |        8 |       --- |             --- |
| Signals        |    24.224 |     5893 |       --- |             --- |
| Block RAM      |     0.027 |        1 |       140 |            0.71 |
| I/O            |     5.393 |       71 |       200 |           35.50 |
| Static Power   |     1.042 |          |           |                 |
| Total          |    57.192 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    51.195 |      50.895 |      0.300 |
| Vccaux    |       1.800 |     0.530 |       0.430 |      0.100 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     2.489 |       2.488 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.030 |       0.002 |      0.028 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| AES_InvCipher_v1_0 |    56.150 |
|   invcipher        |    40.413 |
|     invert         |     4.755 |
|       box_1        |     0.282 |
|       box_10       |     0.289 |
|       box_11       |     0.292 |
|       box_12       |     0.278 |
|       box_13       |     0.270 |
|       box_14       |     0.298 |
|       box_15       |     0.305 |
|       box_16       |     0.297 |
|       box_2        |     0.336 |
|       box_3        |     0.314 |
|       box_4        |     0.330 |
|       box_5        |     0.275 |
|       box_6        |     0.328 |
|       box_7        |     0.257 |
|       box_8        |     0.296 |
|       box_9        |     0.305 |
|     mix            |     6.729 |
|       r1_mult_9_1  |     0.025 |
|       r1_mult_9_2  |     0.022 |
|       r1_mult_9_3  |     0.017 |
|       r1_mult_9_4  |     0.019 |
|       r1_mult_b_1  |     0.042 |
|       r1_mult_b_2  |     0.043 |
|       r1_mult_b_3  |     0.041 |
|       r1_mult_b_4  |     0.041 |
|       r1_mult_d_1  |     0.052 |
|       r1_mult_d_2  |     0.049 |
|       r1_mult_d_3  |     0.057 |
|       r1_mult_d_4  |     0.041 |
|       r1_mult_e_1  |     0.024 |
|       r1_mult_e_2  |     0.037 |
|       r1_mult_e_3  |     0.026 |
|       r1_mult_e_4  |     0.033 |
|       r2_mult_9_1  |     0.021 |
|       r2_mult_9_2  |     0.020 |
|       r2_mult_9_3  |     0.021 |
|       r2_mult_9_4  |     0.028 |
|       r2_mult_b_1  |     0.043 |
|       r2_mult_b_2  |     0.047 |
|       r2_mult_b_3  |     0.038 |
|       r2_mult_b_4  |     0.047 |
|       r2_mult_d_1  |     0.044 |
|       r2_mult_d_2  |     0.048 |
|       r2_mult_d_3  |     0.042 |
|       r2_mult_d_4  |     0.044 |
|       r2_mult_e_1  |     0.024 |
|       r2_mult_e_2  |     0.034 |
|       r2_mult_e_3  |     0.030 |
|       r2_mult_e_4  |     0.041 |
|       r3_mult_9_1  |     0.017 |
|       r3_mult_9_2  |     0.019 |
|       r3_mult_9_3  |     0.022 |
|       r3_mult_9_4  |     0.018 |
|       r3_mult_b_1  |     0.033 |
|       r3_mult_b_2  |     0.039 |
|       r3_mult_b_3  |     0.040 |
|       r3_mult_b_4  |     0.036 |
|       r3_mult_d_1  |     0.057 |
|       r3_mult_d_2  |     0.041 |
|       r3_mult_d_3  |     0.042 |
|       r3_mult_d_4  |     0.055 |
|       r3_mult_e_1  |     0.028 |
|       r3_mult_e_2  |     0.033 |
|       r3_mult_e_3  |     0.028 |
|       r3_mult_e_4  |     0.040 |
|       r4_mult_9_1  |     0.031 |
|       r4_mult_9_2  |     0.024 |
|       r4_mult_9_3  |     0.018 |
|       r4_mult_9_4  |     0.019 |
|       r4_mult_b_1  |     0.040 |
|       r4_mult_b_2  |     0.054 |
|       r4_mult_b_3  |     0.050 |
|       r4_mult_b_4  |     0.042 |
|       r4_mult_d_1  |     0.040 |
|       r4_mult_d_2  |     0.050 |
|       r4_mult_d_3  |     0.043 |
|       r4_mult_d_4  |     0.046 |
|       r4_mult_e_1  |     0.026 |
|       r4_mult_e_2  |     0.038 |
|       r4_mult_e_3  |     0.037 |
|       r4_mult_e_4  |     0.038 |
|   key_expand       |     8.649 |
|     sbox4          |     0.013 |
+--------------------+-----------+


