Analysis & Elaboration report for DUT
Wed Nov 30 23:37:08 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Wed Nov 30 23:37:08 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; DUT                                         ;
; Top-level Entity Name              ; DUT                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08SCE144A7G     ;                    ;
; Top-level entity name                                            ; DUT                ; DUT                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Nov 30 23:36:58 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c DUT --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhdl
    Info (12022): Found design unit 1: Testbench-Behave File: D:/iitb-cpu/Testbench.vhdl Line: 9
    Info (12023): Found entity 1: Testbench File: D:/iitb-cpu/Testbench.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file dut.vhdl
    Info (12022): Found design unit 1: DUT-DutWrap File: D:/iitb-cpu/DUT.vhdl Line: 12
    Info (12023): Found entity 1: DUT File: D:/iitb-cpu/DUT.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhdl
    Info (12022): Found design unit 1: register_file-struct File: D:/iitb-cpu/register_file.vhdl Line: 14
    Info (12023): Found entity 1: register_file File: D:/iitb-cpu/register_file.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhdl
    Info (12022): Found design unit 1: RAM-struct File: D:/iitb-cpu/RAM.vhdl Line: 13
    Info (12023): Found entity 1: RAM File: D:/iitb-cpu/RAM.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhdl
    Info (12022): Found design unit 1: ALU-behave File: D:/iitb-cpu/ALU.vhdl Line: 19
    Info (12023): Found entity 1: ALU File: D:/iitb-cpu/ALU.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhdl
    Info (12022): Found design unit 1: cpu-struct File: D:/iitb-cpu/cpu.vhdl Line: 9
    Info (12023): Found entity 1: cpu File: D:/iitb-cpu/cpu.vhdl Line: 5
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:add_instance" File: D:/iitb-cpu/DUT.vhdl Line: 20
Info (12128): Elaborating entity "ALU" for hierarchy "cpu:add_instance|ALU:alu1" File: D:/iitb-cpu/cpu.vhdl Line: 42
Warning (10492): VHDL Process Statement warning at ALU.vhdl(54): signal "cs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 54
Warning (10492): VHDL Process Statement warning at ALU.vhdl(57): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 57
Warning (10492): VHDL Process Statement warning at ALU.vhdl(58): signal "mD_read" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 58
Warning (10492): VHDL Process Statement warning at ALU.vhdl(60): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 60
Warning (10492): VHDL Process Statement warning at ALU.vhdl(63): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 63
Warning (10492): VHDL Process Statement warning at ALU.vhdl(71): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 71
Warning (10492): VHDL Process Statement warning at ALU.vhdl(72): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 72
Warning (10492): VHDL Process Statement warning at ALU.vhdl(73): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 73
Warning (10492): VHDL Process Statement warning at ALU.vhdl(74): signal "rfD1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 74
Warning (10492): VHDL Process Statement warning at ALU.vhdl(75): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 75
Warning (10492): VHDL Process Statement warning at ALU.vhdl(76): signal "rfD2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 76
Warning (10492): VHDL Process Statement warning at ALU.vhdl(77): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 77
Warning (10492): VHDL Process Statement warning at ALU.vhdl(84): signal "t1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 84
Warning (10492): VHDL Process Statement warning at ALU.vhdl(84): signal "t2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 84
Warning (10492): VHDL Process Statement warning at ALU.vhdl(91): signal "t1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 91
Warning (10492): VHDL Process Statement warning at ALU.vhdl(91): signal "t2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 91
Warning (10492): VHDL Process Statement warning at ALU.vhdl(95): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 95
Warning (10492): VHDL Process Statement warning at ALU.vhdl(96): signal "t3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 96
Warning (10492): VHDL Process Statement warning at ALU.vhdl(103): signal "t1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 103
Warning (10492): VHDL Process Statement warning at ALU.vhdl(103): signal "t2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 103
Warning (10492): VHDL Process Statement warning at ALU.vhdl(113): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 113
Warning (10492): VHDL Process Statement warning at ALU.vhdl(115): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 115
Warning (10492): VHDL Process Statement warning at ALU.vhdl(117): signal "t3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 117
Warning (10492): VHDL Process Statement warning at ALU.vhdl(121): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 121
Warning (10492): VHDL Process Statement warning at ALU.vhdl(122): signal "rfD1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 122
Warning (10492): VHDL Process Statement warning at ALU.vhdl(126): signal "t1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 126
Warning (10492): VHDL Process Statement warning at ALU.vhdl(127): signal "mD_read" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 127
Warning (10492): VHDL Process Statement warning at ALU.vhdl(129): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 129
Warning (10492): VHDL Process Statement warning at ALU.vhdl(132): signal "t2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 132
Warning (10492): VHDL Process Statement warning at ALU.vhdl(139): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 139
Warning (10492): VHDL Process Statement warning at ALU.vhdl(140): signal "t1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 140
Warning (10492): VHDL Process Statement warning at ALU.vhdl(144): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 144
Warning (10492): VHDL Process Statement warning at ALU.vhdl(145): signal "t1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 145
Warning (10492): VHDL Process Statement warning at ALU.vhdl(148): signal "rfD2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 148
Warning (10492): VHDL Process Statement warning at ALU.vhdl(156): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 156
Warning (10492): VHDL Process Statement warning at ALU.vhdl(158): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 158
Warning (10492): VHDL Process Statement warning at ALU.vhdl(159): signal "t1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 159
Warning (10492): VHDL Process Statement warning at ALU.vhdl(159): signal "t2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 159
Warning (10492): VHDL Process Statement warning at ALU.vhdl(166): signal "t1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 166
Warning (10492): VHDL Process Statement warning at ALU.vhdl(166): signal "t2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 166
Warning (10492): VHDL Process Statement warning at ALU.vhdl(169): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 169
Warning (10492): VHDL Process Statement warning at ALU.vhdl(171): signal "t3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 171
Warning (10492): VHDL Process Statement warning at ALU.vhdl(174): signal "t2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 174
Warning (10492): VHDL Process Statement warning at ALU.vhdl(174): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 174
Warning (10492): VHDL Process Statement warning at ALU.vhdl(182): signal "t3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 182
Warning (10492): VHDL Process Statement warning at ALU.vhdl(183): signal "mD_read" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 183
Warning (10492): VHDL Process Statement warning at ALU.vhdl(185): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 185
Warning (10492): VHDL Process Statement warning at ALU.vhdl(187): signal "t1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 187
Warning (10492): VHDL Process Statement warning at ALU.vhdl(191): signal "t3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 191
Warning (10492): VHDL Process Statement warning at ALU.vhdl(192): signal "t1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 192
Warning (10492): VHDL Process Statement warning at ALU.vhdl(196): signal "t1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 196
Warning (10492): VHDL Process Statement warning at ALU.vhdl(196): signal "t2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 196
Warning (10492): VHDL Process Statement warning at ALU.vhdl(197): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 197
Warning (10492): VHDL Process Statement warning at ALU.vhdl(197): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 197
Warning (10492): VHDL Process Statement warning at ALU.vhdl(202): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 202
Warning (10492): VHDL Process Statement warning at ALU.vhdl(204): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 204
Warning (10492): VHDL Process Statement warning at ALU.vhdl(208): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 208
Warning (10492): VHDL Process Statement warning at ALU.vhdl(208): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 208
Warning (10492): VHDL Process Statement warning at ALU.vhdl(211): signal "t2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 211
Warning (10492): VHDL Process Statement warning at ALU.vhdl(216): signal "nxt_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 216
Warning (10631): VHDL Process Statement warning at ALU.vhdl(49): inferring latch(es) for signal or variable "mA_read", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/ALU.vhdl Line: 49
Warning (10631): VHDL Process Statement warning at ALU.vhdl(49): inferring latch(es) for signal or variable "inst", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/ALU.vhdl Line: 49
Warning (10631): VHDL Process Statement warning at ALU.vhdl(49): inferring latch(es) for signal or variable "PC", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/ALU.vhdl Line: 49
Warning (10631): VHDL Process Statement warning at ALU.vhdl(49): inferring latch(es) for signal or variable "rfA3", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/ALU.vhdl Line: 49
Warning (10631): VHDL Process Statement warning at ALU.vhdl(49): inferring latch(es) for signal or variable "rf_en", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/ALU.vhdl Line: 49
Warning (10631): VHDL Process Statement warning at ALU.vhdl(49): inferring latch(es) for signal or variable "rfD3", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/ALU.vhdl Line: 49
Warning (10631): VHDL Process Statement warning at ALU.vhdl(49): inferring latch(es) for signal or variable "m_en", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/ALU.vhdl Line: 49
Warning (10631): VHDL Process Statement warning at ALU.vhdl(49): inferring latch(es) for signal or variable "loopFlag", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/ALU.vhdl Line: 49
Warning (10631): VHDL Process Statement warning at ALU.vhdl(49): inferring latch(es) for signal or variable "i", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/ALU.vhdl Line: 49
Warning (10631): VHDL Process Statement warning at ALU.vhdl(49): inferring latch(es) for signal or variable "cFlag", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/ALU.vhdl Line: 49
Warning (10631): VHDL Process Statement warning at ALU.vhdl(49): inferring latch(es) for signal or variable "zFlag", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/ALU.vhdl Line: 49
Warning (10631): VHDL Process Statement warning at ALU.vhdl(49): inferring latch(es) for signal or variable "rfA1", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/ALU.vhdl Line: 49
Warning (10631): VHDL Process Statement warning at ALU.vhdl(49): inferring latch(es) for signal or variable "t1", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/ALU.vhdl Line: 49
Warning (10631): VHDL Process Statement warning at ALU.vhdl(49): inferring latch(es) for signal or variable "rfA2", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/ALU.vhdl Line: 49
Warning (10631): VHDL Process Statement warning at ALU.vhdl(49): inferring latch(es) for signal or variable "t2", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/ALU.vhdl Line: 49
Warning (10631): VHDL Process Statement warning at ALU.vhdl(49): inferring latch(es) for signal or variable "c_out", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/ALU.vhdl Line: 49
Warning (10631): VHDL Process Statement warning at ALU.vhdl(49): inferring latch(es) for signal or variable "z_out", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/ALU.vhdl Line: 49
Warning (10631): VHDL Process Statement warning at ALU.vhdl(49): inferring latch(es) for signal or variable "t3", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/ALU.vhdl Line: 49
Warning (10631): VHDL Process Statement warning at ALU.vhdl(49): inferring latch(es) for signal or variable "mA_write", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/ALU.vhdl Line: 49
Warning (10631): VHDL Process Statement warning at ALU.vhdl(49): inferring latch(es) for signal or variable "mD_write", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/ALU.vhdl Line: 49
Warning (10492): VHDL Process Statement warning at ALU.vhdl(221): signal "cs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 221
Warning (10492): VHDL Process Statement warning at ALU.vhdl(227): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 227
Warning (10492): VHDL Process Statement warning at ALU.vhdl(229): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 229
Warning (10492): VHDL Process Statement warning at ALU.vhdl(231): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 231
Warning (10492): VHDL Process Statement warning at ALU.vhdl(233): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 233
Warning (10492): VHDL Process Statement warning at ALU.vhdl(235): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 235
Warning (10492): VHDL Process Statement warning at ALU.vhdl(237): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 237
Warning (10492): VHDL Process Statement warning at ALU.vhdl(239): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 239
Warning (10492): VHDL Process Statement warning at ALU.vhdl(241): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 241
Warning (10492): VHDL Process Statement warning at ALU.vhdl(255): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 255
Warning (10492): VHDL Process Statement warning at ALU.vhdl(257): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 257
Warning (10492): VHDL Process Statement warning at ALU.vhdl(275): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 275
Warning (10492): VHDL Process Statement warning at ALU.vhdl(277): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 277
Warning (10492): VHDL Process Statement warning at ALU.vhdl(293): signal "loopFlag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 293
Warning (10492): VHDL Process Statement warning at ALU.vhdl(294): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 294
Warning (10492): VHDL Process Statement warning at ALU.vhdl(296): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 296
Warning (10492): VHDL Process Statement warning at ALU.vhdl(311): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 311
Warning (10492): VHDL Process Statement warning at ALU.vhdl(313): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 313
Warning (10492): VHDL Process Statement warning at ALU.vhdl(333): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 333
Warning (10492): VHDL Process Statement warning at ALU.vhdl(335): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/ALU.vhdl Line: 335
Warning (10631): VHDL Process Statement warning at ALU.vhdl(219): inferring latch(es) for signal or variable "nxt_state", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S23" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S22" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S21" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S20" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S19" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S18" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S17" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S16" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S15" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S14" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S13" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S12" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S11" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S10" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S9" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S8" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S7" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S6" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S5" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S4" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S3" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S2" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "nxt_state.S1" at ALU.vhdl(219) File: D:/iitb-cpu/ALU.vhdl Line: 219
Info (10041): Inferred latch for "mD_write[0]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mD_write[1]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mD_write[2]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mD_write[3]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mD_write[4]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mD_write[5]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mD_write[6]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mD_write[7]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mD_write[8]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mD_write[9]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mD_write[10]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mD_write[11]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mD_write[12]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mD_write[13]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mD_write[14]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mD_write[15]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_write[0]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_write[1]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_write[2]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_write[3]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_write[4]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_write[5]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_write[6]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_write[7]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_write[8]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_write[9]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_write[10]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_write[11]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_write[12]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_write[13]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_write[14]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_write[15]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t3[0]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t3[1]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t3[2]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t3[3]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t3[4]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t3[5]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t3[6]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t3[7]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t3[8]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t3[9]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t3[10]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t3[11]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t3[12]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t3[13]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t3[14]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t3[15]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "z_out" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "c_out" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t2[0]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t2[1]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t2[2]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t2[3]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t2[4]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t2[5]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t2[6]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t2[7]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t2[8]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t2[9]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t2[10]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t2[11]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t2[12]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t2[13]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t2[14]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t2[15]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfA2[0]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfA2[1]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfA2[2]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t1[0]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t1[1]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t1[2]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t1[3]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t1[4]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t1[5]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t1[6]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t1[7]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t1[8]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t1[9]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t1[10]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t1[11]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t1[12]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t1[13]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t1[14]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "t1[15]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfA1[0]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfA1[1]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfA1[2]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "zFlag" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "cFlag" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[0]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[1]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[2]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[3]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[4]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[5]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[6]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[7]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[8]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[9]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[10]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[11]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[12]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[13]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[14]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[15]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[16]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[17]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[18]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[19]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[20]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[21]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[22]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[23]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[24]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[25]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[26]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[27]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[28]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[29]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[30]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "alu_proc:i[31]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "loopFlag" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "m_en" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfD3[0]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfD3[1]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfD3[2]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfD3[3]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfD3[4]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfD3[5]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfD3[6]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfD3[7]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfD3[8]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfD3[9]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfD3[10]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfD3[11]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfD3[12]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfD3[13]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfD3[14]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfD3[15]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rf_en" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfA3[0]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfA3[1]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "rfA3[2]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "PC[0]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "PC[1]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "PC[2]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "PC[3]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "PC[4]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "PC[5]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "PC[6]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "PC[7]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "PC[8]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "PC[9]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "PC[10]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "PC[11]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "PC[12]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "PC[13]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "PC[14]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "PC[15]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "inst[0]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "inst[1]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "inst[2]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "inst[3]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "inst[4]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "inst[5]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "inst[6]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "inst[7]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "inst[8]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "inst[9]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "inst[10]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "inst[11]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "inst[12]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "inst[13]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "inst[14]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "inst[15]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_read[0]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_read[1]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_read[2]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_read[3]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_read[4]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_read[5]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_read[6]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_read[7]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_read[8]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_read[9]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_read[10]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_read[11]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_read[12]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_read[13]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_read[14]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (10041): Inferred latch for "mA_read[15]" at ALU.vhdl(49) File: D:/iitb-cpu/ALU.vhdl Line: 49
Info (12128): Elaborating entity "RAM" for hierarchy "cpu:add_instance|RAM:mem" File: D:/iitb-cpu/cpu.vhdl Line: 44
Info (12128): Elaborating entity "register_file" for hierarchy "cpu:add_instance|register_file:rf" File: D:/iitb-cpu/cpu.vhdl Line: 45
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 102 warnings
    Info: Peak virtual memory: 4783 megabytes
    Info: Processing ended: Wed Nov 30 23:37:08 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:21


