Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Dec 15 02:46:26 2018
| Host         : DESKTOP-CQ2ECPO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file controlador_timing_summary_routed.rpt -rpx controlador_timing_summary_routed.rpx
| Design       : controlador
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: uut2/cuenta_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut2/cuenta_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut2/cuenta_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut2/cuenta_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut2/cuenta_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut2/cuenta_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut2/cuenta_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut2/cuenta_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut2/cuenta_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 516 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     67.719        0.000                      0                 3029        0.034        0.000                      0                 3029        3.000        0.000                       0                   522  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk_100Mhz               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_100Mhz    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_100Mhz    {0.000 25.000}     50.000          20.000          
sys_clk_pin              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_100Mhz_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_100Mhz_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_100Mhz         67.719        0.000                      0                 3029        0.210        0.000                      0                 3029       41.167        0.000                       0                   518  
  clkfbout_clk_100Mhz                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_100Mhz_1       67.730        0.000                      0                 3029        0.210        0.000                      0                 3029       41.167        0.000                       0                   518  
  clkfbout_clk_100Mhz_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_100Mhz_1  clk_out1_clk_100Mhz         67.719        0.000                      0                 3029        0.034        0.000                      0                 3029  
clk_out1_clk_100Mhz    clk_out1_clk_100Mhz_1       67.719        0.000                      0                 3029        0.034        0.000                      0                 3029  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_100Mhz
  To Clock:  clk_out1_clk_100Mhz

Setup :            0  Failing Endpoints,  Worst Slack       67.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.719ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        15.103ns  (logic 0.580ns (3.840%)  route 14.523ns (96.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 82.058 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  addra_reg[15]/Q
                         net (fo=192, routed)        13.565    13.119    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y159        LUT3 (Prop_lut3_I1_O)        0.124    13.243 r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_84/O
                         net (fo=1, routed)           0.957    14.200    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_45
    RAMB36_X2Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.745    82.058    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.539    
                         clock uncertainty           -0.176    82.362    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.919    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.919    
                         arrival time                         -14.200    
  -------------------------------------------------------------------
                         slack                                 67.719    

Slack (MET) :             68.186ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        14.645ns  (logic 0.580ns (3.960%)  route 14.065ns (96.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 82.067 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  addra_reg[15]/Q
                         net (fo=192, routed)        13.080    12.633    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y169        LUT3 (Prop_lut3_I1_O)        0.124    12.757 r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_133/O
                         net (fo=1, routed)           0.986    13.743    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_71
    RAMB36_X2Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.754    82.067    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.548    
                         clock uncertainty           -0.176    82.371    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.928    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.928    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                 68.186    

Slack (MET) :             70.101ns  (required time - arrival time)
  Source:                 wea_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        12.604ns  (logic 0.456ns (3.618%)  route 12.148ns (96.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.636    -0.904    clk_12megas
    SLICE_X40Y88         FDCE                                         r  wea_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  wea_reg[0]/Q
                         net (fo=131, routed)        12.148    11.701    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y1          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.710    82.023    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.511    
                         clock uncertainty           -0.176    82.334    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.802    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                 70.101    

Slack (MET) :             70.119ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        12.631ns  (logic 0.456ns (3.610%)  route 12.175ns (96.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 82.058 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  addra_reg[15]/Q
                         net (fo=192, routed)        12.175    11.728    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.745    82.058    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.539    
                         clock uncertainty           -0.176    82.362    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.847    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.847    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                 70.119    

Slack (MET) :             70.275ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        12.480ns  (logic 0.456ns (3.654%)  route 12.024ns (96.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 82.063 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  addra_reg[15]/Q
                         net (fo=192, routed)        12.024    11.577    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y36         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.750    82.063    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.544    
                         clock uncertainty           -0.176    82.367    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.852    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.852    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                 70.275    

Slack (MET) :             70.281ns  (required time - arrival time)
  Source:                 wea_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        12.422ns  (logic 0.456ns (3.671%)  route 11.966ns (96.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 82.020 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.636    -0.904    clk_12megas
    SLICE_X40Y88         FDCE                                         r  wea_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  wea_reg[0]/Q
                         net (fo=131, routed)        11.966    11.518    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.707    82.020    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.508    
                         clock uncertainty           -0.176    82.331    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.799    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.799    
                         arrival time                         -11.518    
  -------------------------------------------------------------------
                         slack                                 70.281    

Slack (MET) :             70.290ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        12.471ns  (logic 0.456ns (3.656%)  route 12.015ns (96.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 82.069 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  addra_reg[15]/Q
                         net (fo=192, routed)        12.015    11.568    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y38         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.756    82.069    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.550    
                         clock uncertainty           -0.176    82.373    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.858    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.858    
                         arrival time                         -11.568    
  -------------------------------------------------------------------
                         slack                                 70.290    

Slack (MET) :             70.635ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        12.124ns  (logic 0.456ns (3.761%)  route 11.668ns (96.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 82.067 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  addra_reg[15]/Q
                         net (fo=192, routed)        11.668    11.221    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.754    82.067    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.548    
                         clock uncertainty           -0.176    82.371    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.856    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.856    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                 70.635    

Slack (MET) :             70.797ns  (required time - arrival time)
  Source:                 wea_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        11.838ns  (logic 0.456ns (3.852%)  route 11.382ns (96.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.636    -0.904    clk_12megas
    SLICE_X40Y88         FDCE                                         r  wea_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  wea_reg[0]/Q
                         net (fo=131, routed)        11.382    10.934    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y10         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.640    81.952    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.440    
                         clock uncertainty           -0.176    82.263    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.731    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.731    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                 70.797    

Slack (MET) :             70.814ns  (required time - arrival time)
  Source:                 wea_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        11.940ns  (logic 0.456ns (3.819%)  route 11.484ns (96.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 82.071 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.636    -0.904    clk_12megas
    SLICE_X40Y88         FDCE                                         r  wea_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  wea_reg[0]/Q
                         net (fo=131, routed)        11.484    11.036    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.758    82.071    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.559    
                         clock uncertainty           -0.176    82.382    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.850    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.850    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                 70.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[2][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[3][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.596%)  route 0.155ns (52.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.565    -0.599    uut5/clk_out1
    SLICE_X47Y91         FDCE                                         r  uut5/x_in_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  uut5/x_in_reg[2][3]/Q
                         net (fo=2, routed)           0.155    -0.303    uut5/x_in_reg[2][3]
    SLICE_X47Y90         FDCE                                         r  uut5/x_in_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.836    -0.837    uut5/clk_out1
    SLICE_X47Y90         FDCE                                         r  uut5/x_in_reg[3][3]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X47Y90         FDCE (Hold_fdce_C_D)         0.070    -0.513    uut5/x_in_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 uut2/dato1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut2/dato1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.885%)  route 0.118ns (36.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.569    -0.595    uut2/clk_out1
    SLICE_X66Y97         FDCE                                         r  uut2/dato1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  uut2/dato1_reg[5]/Q
                         net (fo=4, routed)           0.118    -0.313    uut2/dato1[5]
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  uut2/dato1[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    uut2/dato1_n[7]
    SLICE_X65Y97         FDCE                                         r  uut2/dato1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.841    -0.832    uut2/clk_out1
    SLICE_X65Y97         FDCE                                         r  uut2/dato1_reg[7]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.092    -0.487    uut2/dato1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.963%)  route 0.173ns (55.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.568    -0.596    uut5/clk_out1
    SLICE_X44Y93         FDCE                                         r  uut5/x_in_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  uut5/x_in_reg[3][7]/Q
                         net (fo=2, routed)           0.173    -0.283    uut5/x_in_reg[3][7]
    SLICE_X43Y92         FDCE                                         r  uut5/x_in_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.837    -0.836    uut5/clk_out1
    SLICE_X43Y92         FDCE                                         r  uut5/x_in_reg[4][7]/C
                         clock pessimism              0.255    -0.581    
    SLICE_X43Y92         FDCE (Hold_fdce_C_D)         0.076    -0.505    uut5/x_in_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.213%)  route 0.164ns (53.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.567    -0.597    uut5/clk_out1
    SLICE_X43Y92         FDCE                                         r  uut5/x_in_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  uut5/x_in_reg[0][4]/Q
                         net (fo=2, routed)           0.164    -0.292    uut5/x_in_reg[0][4]
    SLICE_X47Y91         FDCE                                         r  uut5/x_in_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.836    -0.837    uut5/clk_out1
    SLICE_X47Y91         FDCE                                         r  uut5/x_in_reg[1][4]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X47Y91         FDCE (Hold_fdce_C_D)         0.047    -0.515    uut5/x_in_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uut3/r_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut3/r_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.305%)  route 0.144ns (43.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.570    -0.594    uut3/clk_out1
    SLICE_X37Y94         FDRE                                         r  uut3/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  uut3/r_reg_reg[2]/Q
                         net (fo=10, routed)          0.144    -0.309    uut3/r_reg_reg__0[2]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.264 r  uut3/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    uut3/plusOp[5]
    SLICE_X36Y94         FDRE                                         r  uut3/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.841    -0.832    uut3/clk_out1
    SLICE_X36Y94         FDRE                                         r  uut3/r_reg_reg[5]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X36Y94         FDRE (Hold_fdre_C_D)         0.092    -0.489    uut3/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 cur_b_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.486%)  route 0.125ns (37.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.567    -0.597    clk_12megas
    SLICE_X30Y86         FDCE                                         r  cur_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  cur_b_reg[9]/Q
                         net (fo=4, routed)           0.125    -0.308    cur_b[9]
    SLICE_X32Y86         LUT5 (Prop_lut5_I2_O)        0.045    -0.263 r  addra[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    addra_n[9]
    SLICE_X32Y86         FDCE                                         r  addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.837    -0.836    clk_12megas
    SLICE_X32Y86         FDCE                                         r  addra_reg[9]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X32Y86         FDCE (Hold_fdce_C_D)         0.092    -0.490    addra_reg[9]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 last_b_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.146%)  route 0.171ns (47.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.564    -0.600    clk_12megas
    SLICE_X39Y85         FDCE                                         r  last_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  last_b_reg[11]/Q
                         net (fo=8, routed)           0.171    -0.289    last_b[11]
    SLICE_X35Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.244 r  addra[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    addra_n[11]
    SLICE_X35Y85         FDCE                                         r  addra_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.836    -0.837    clk_12megas
    SLICE_X35Y85         FDCE                                         r  addra_reg[11]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X35Y85         FDCE (Hold_fdce_C_D)         0.091    -0.471    addra_reg[11]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[2][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[3][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.877%)  route 0.134ns (51.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.567    -0.597    uut5/clk_out1
    SLICE_X45Y92         FDCE                                         r  uut5/x_in_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  uut5/x_in_reg[2][7]/Q
                         net (fo=2, routed)           0.134    -0.335    uut5/x_in_reg[2][7]
    SLICE_X44Y93         FDCE                                         r  uut5/x_in_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.838    -0.835    uut5/clk_out1
    SLICE_X44Y93         FDCE                                         r  uut5/x_in_reg[3][7]/C
                         clock pessimism              0.255    -0.580    
    SLICE_X44Y93         FDCE (Hold_fdce_C_D)         0.016    -0.564    uut5/x_in_reg[3][7]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[2][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[3][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.939%)  route 0.134ns (51.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.565    -0.599    uut5/clk_out1
    SLICE_X47Y91         FDCE                                         r  uut5/x_in_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.128    -0.471 r  uut5/x_in_reg[2][4]/Q
                         net (fo=2, routed)           0.134    -0.338    uut5/x_in_reg[2][4]
    SLICE_X47Y92         FDCE                                         r  uut5/x_in_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.836    -0.837    uut5/clk_out1
    SLICE_X47Y92         FDCE                                         r  uut5/x_in_reg[3][4]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X47Y92         FDCE (Hold_fdce_C_D)         0.016    -0.567    uut5/x_in_reg[3][4]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.418%)  route 0.131ns (50.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.567    -0.597    uut5/clk_out1
    SLICE_X45Y92         FDCE                                         r  uut5/x_in_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  uut5/x_in_reg[3][1]/Q
                         net (fo=2, routed)           0.131    -0.338    uut5/x_in_reg[3][1]
    SLICE_X45Y92         FDCE                                         r  uut5/x_in_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.837    -0.836    uut5/clk_out1
    SLICE_X45Y92         FDCE                                         r  uut5/x_in_reg[4][1]/C
                         clock pessimism              0.239    -0.597    
    SLICE_X45Y92         FDCE (Hold_fdce_C_D)         0.023    -0.574    uut5/x_in_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_100Mhz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { utt0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y27     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y14     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y18     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y7      uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y10     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y3      uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y5      uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y17     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y19     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y20     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y92     PWM_in_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y92     PWM_in_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y92     PWM_in_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y92     PWM_in_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y92     PWM_in_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y92     PWM_in_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y92     PWM_in_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y92     PWM_in_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X41Y91     Sample_In_enable_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X41Y91     Sample_In_enable_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X1Y83      FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X1Y83      FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X1Y83      FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y94     PWM_in_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y94     PWM_in_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y94     PWM_in_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y94     PWM_in_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X36Y91     PWM_in_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X36Y91     PWM_in_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X36Y91     PWM_in_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_100Mhz
  To Clock:  clkfbout_clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_100Mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { utt0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   utt0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_100Mhz_1
  To Clock:  clk_out1_clk_100Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       67.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.730ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        15.103ns  (logic 0.580ns (3.840%)  route 14.523ns (96.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 82.058 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  addra_reg[15]/Q
                         net (fo=192, routed)        13.565    13.119    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y159        LUT3 (Prop_lut3_I1_O)        0.124    13.243 r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_84/O
                         net (fo=1, routed)           0.957    14.200    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_45
    RAMB36_X2Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.745    82.058    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.539    
                         clock uncertainty           -0.166    82.373    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.930    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.930    
                         arrival time                         -14.200    
  -------------------------------------------------------------------
                         slack                                 67.730    

Slack (MET) :             68.197ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        14.645ns  (logic 0.580ns (3.960%)  route 14.065ns (96.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 82.067 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  addra_reg[15]/Q
                         net (fo=192, routed)        13.080    12.633    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y169        LUT3 (Prop_lut3_I1_O)        0.124    12.757 r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_133/O
                         net (fo=1, routed)           0.986    13.743    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_71
    RAMB36_X2Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.754    82.067    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.548    
                         clock uncertainty           -0.166    82.382    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.939    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.939    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                 68.197    

Slack (MET) :             70.112ns  (required time - arrival time)
  Source:                 wea_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        12.604ns  (logic 0.456ns (3.618%)  route 12.148ns (96.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.636    -0.904    clk_12megas
    SLICE_X40Y88         FDCE                                         r  wea_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  wea_reg[0]/Q
                         net (fo=131, routed)        12.148    11.701    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y1          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.710    82.023    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.511    
                         clock uncertainty           -0.166    82.345    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.813    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.813    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                 70.112    

Slack (MET) :             70.130ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        12.631ns  (logic 0.456ns (3.610%)  route 12.175ns (96.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 82.058 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  addra_reg[15]/Q
                         net (fo=192, routed)        12.175    11.728    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.745    82.058    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.539    
                         clock uncertainty           -0.166    82.373    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.858    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.858    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                 70.130    

Slack (MET) :             70.286ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        12.480ns  (logic 0.456ns (3.654%)  route 12.024ns (96.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 82.063 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  addra_reg[15]/Q
                         net (fo=192, routed)        12.024    11.577    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y36         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.750    82.063    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.544    
                         clock uncertainty           -0.166    82.378    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.863    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.863    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                 70.286    

Slack (MET) :             70.292ns  (required time - arrival time)
  Source:                 wea_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        12.422ns  (logic 0.456ns (3.671%)  route 11.966ns (96.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 82.020 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.636    -0.904    clk_12megas
    SLICE_X40Y88         FDCE                                         r  wea_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  wea_reg[0]/Q
                         net (fo=131, routed)        11.966    11.518    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.707    82.020    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.508    
                         clock uncertainty           -0.166    82.342    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.810    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.810    
                         arrival time                         -11.518    
  -------------------------------------------------------------------
                         slack                                 70.292    

Slack (MET) :             70.301ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        12.471ns  (logic 0.456ns (3.656%)  route 12.015ns (96.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 82.069 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  addra_reg[15]/Q
                         net (fo=192, routed)        12.015    11.568    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y38         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.756    82.069    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.550    
                         clock uncertainty           -0.166    82.384    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.869    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.869    
                         arrival time                         -11.568    
  -------------------------------------------------------------------
                         slack                                 70.301    

Slack (MET) :             70.646ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        12.124ns  (logic 0.456ns (3.761%)  route 11.668ns (96.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 82.067 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  addra_reg[15]/Q
                         net (fo=192, routed)        11.668    11.221    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.754    82.067    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.548    
                         clock uncertainty           -0.166    82.382    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.867    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.867    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                 70.646    

Slack (MET) :             70.808ns  (required time - arrival time)
  Source:                 wea_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        11.838ns  (logic 0.456ns (3.852%)  route 11.382ns (96.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.636    -0.904    clk_12megas
    SLICE_X40Y88         FDCE                                         r  wea_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  wea_reg[0]/Q
                         net (fo=131, routed)        11.382    10.934    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y10         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.640    81.952    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.440    
                         clock uncertainty           -0.166    82.274    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.742    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.742    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                 70.808    

Slack (MET) :             70.825ns  (required time - arrival time)
  Source:                 wea_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        11.940ns  (logic 0.456ns (3.819%)  route 11.484ns (96.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 82.071 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.636    -0.904    clk_12megas
    SLICE_X40Y88         FDCE                                         r  wea_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  wea_reg[0]/Q
                         net (fo=131, routed)        11.484    11.036    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.758    82.071    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.559    
                         clock uncertainty           -0.166    82.393    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.861    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.861    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                 70.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[2][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[3][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.596%)  route 0.155ns (52.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.565    -0.599    uut5/clk_out1
    SLICE_X47Y91         FDCE                                         r  uut5/x_in_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  uut5/x_in_reg[2][3]/Q
                         net (fo=2, routed)           0.155    -0.303    uut5/x_in_reg[2][3]
    SLICE_X47Y90         FDCE                                         r  uut5/x_in_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.836    -0.837    uut5/clk_out1
    SLICE_X47Y90         FDCE                                         r  uut5/x_in_reg[3][3]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X47Y90         FDCE (Hold_fdce_C_D)         0.070    -0.513    uut5/x_in_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 uut2/dato1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut2/dato1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.885%)  route 0.118ns (36.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.569    -0.595    uut2/clk_out1
    SLICE_X66Y97         FDCE                                         r  uut2/dato1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  uut2/dato1_reg[5]/Q
                         net (fo=4, routed)           0.118    -0.313    uut2/dato1[5]
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  uut2/dato1[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    uut2/dato1_n[7]
    SLICE_X65Y97         FDCE                                         r  uut2/dato1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.841    -0.832    uut2/clk_out1
    SLICE_X65Y97         FDCE                                         r  uut2/dato1_reg[7]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.092    -0.487    uut2/dato1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.963%)  route 0.173ns (55.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.568    -0.596    uut5/clk_out1
    SLICE_X44Y93         FDCE                                         r  uut5/x_in_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  uut5/x_in_reg[3][7]/Q
                         net (fo=2, routed)           0.173    -0.283    uut5/x_in_reg[3][7]
    SLICE_X43Y92         FDCE                                         r  uut5/x_in_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.837    -0.836    uut5/clk_out1
    SLICE_X43Y92         FDCE                                         r  uut5/x_in_reg[4][7]/C
                         clock pessimism              0.255    -0.581    
    SLICE_X43Y92         FDCE (Hold_fdce_C_D)         0.076    -0.505    uut5/x_in_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.213%)  route 0.164ns (53.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.567    -0.597    uut5/clk_out1
    SLICE_X43Y92         FDCE                                         r  uut5/x_in_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  uut5/x_in_reg[0][4]/Q
                         net (fo=2, routed)           0.164    -0.292    uut5/x_in_reg[0][4]
    SLICE_X47Y91         FDCE                                         r  uut5/x_in_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.836    -0.837    uut5/clk_out1
    SLICE_X47Y91         FDCE                                         r  uut5/x_in_reg[1][4]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X47Y91         FDCE (Hold_fdce_C_D)         0.047    -0.515    uut5/x_in_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uut3/r_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut3/r_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.305%)  route 0.144ns (43.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.570    -0.594    uut3/clk_out1
    SLICE_X37Y94         FDRE                                         r  uut3/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  uut3/r_reg_reg[2]/Q
                         net (fo=10, routed)          0.144    -0.309    uut3/r_reg_reg__0[2]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.264 r  uut3/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    uut3/plusOp[5]
    SLICE_X36Y94         FDRE                                         r  uut3/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.841    -0.832    uut3/clk_out1
    SLICE_X36Y94         FDRE                                         r  uut3/r_reg_reg[5]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X36Y94         FDRE (Hold_fdre_C_D)         0.092    -0.489    uut3/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 cur_b_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.486%)  route 0.125ns (37.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.567    -0.597    clk_12megas
    SLICE_X30Y86         FDCE                                         r  cur_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  cur_b_reg[9]/Q
                         net (fo=4, routed)           0.125    -0.308    cur_b[9]
    SLICE_X32Y86         LUT5 (Prop_lut5_I2_O)        0.045    -0.263 r  addra[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    addra_n[9]
    SLICE_X32Y86         FDCE                                         r  addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.837    -0.836    clk_12megas
    SLICE_X32Y86         FDCE                                         r  addra_reg[9]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X32Y86         FDCE (Hold_fdce_C_D)         0.092    -0.490    addra_reg[9]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 last_b_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.146%)  route 0.171ns (47.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.564    -0.600    clk_12megas
    SLICE_X39Y85         FDCE                                         r  last_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  last_b_reg[11]/Q
                         net (fo=8, routed)           0.171    -0.289    last_b[11]
    SLICE_X35Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.244 r  addra[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    addra_n[11]
    SLICE_X35Y85         FDCE                                         r  addra_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.836    -0.837    clk_12megas
    SLICE_X35Y85         FDCE                                         r  addra_reg[11]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X35Y85         FDCE (Hold_fdce_C_D)         0.091    -0.471    addra_reg[11]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[2][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[3][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.877%)  route 0.134ns (51.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.567    -0.597    uut5/clk_out1
    SLICE_X45Y92         FDCE                                         r  uut5/x_in_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  uut5/x_in_reg[2][7]/Q
                         net (fo=2, routed)           0.134    -0.335    uut5/x_in_reg[2][7]
    SLICE_X44Y93         FDCE                                         r  uut5/x_in_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.838    -0.835    uut5/clk_out1
    SLICE_X44Y93         FDCE                                         r  uut5/x_in_reg[3][7]/C
                         clock pessimism              0.255    -0.580    
    SLICE_X44Y93         FDCE (Hold_fdce_C_D)         0.016    -0.564    uut5/x_in_reg[3][7]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[2][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[3][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.939%)  route 0.134ns (51.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.565    -0.599    uut5/clk_out1
    SLICE_X47Y91         FDCE                                         r  uut5/x_in_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.128    -0.471 r  uut5/x_in_reg[2][4]/Q
                         net (fo=2, routed)           0.134    -0.338    uut5/x_in_reg[2][4]
    SLICE_X47Y92         FDCE                                         r  uut5/x_in_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.836    -0.837    uut5/clk_out1
    SLICE_X47Y92         FDCE                                         r  uut5/x_in_reg[3][4]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X47Y92         FDCE (Hold_fdce_C_D)         0.016    -0.567    uut5/x_in_reg[3][4]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.418%)  route 0.131ns (50.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.567    -0.597    uut5/clk_out1
    SLICE_X45Y92         FDCE                                         r  uut5/x_in_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  uut5/x_in_reg[3][1]/Q
                         net (fo=2, routed)           0.131    -0.338    uut5/x_in_reg[3][1]
    SLICE_X45Y92         FDCE                                         r  uut5/x_in_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.837    -0.836    uut5/clk_out1
    SLICE_X45Y92         FDCE                                         r  uut5/x_in_reg[4][1]/C
                         clock pessimism              0.239    -0.597    
    SLICE_X45Y92         FDCE (Hold_fdce_C_D)         0.023    -0.574    uut5/x_in_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_100Mhz_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { utt0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y27     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y14     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y18     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y7      uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y10     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y3      uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y5      uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y17     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y19     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y20     uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y92     PWM_in_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y92     PWM_in_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y92     PWM_in_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y92     PWM_in_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y92     PWM_in_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y92     PWM_in_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y92     PWM_in_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y92     PWM_in_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X41Y91     Sample_In_enable_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X41Y91     Sample_In_enable_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X1Y83      FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X1Y83      FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X1Y83      FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y94     PWM_in_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y94     PWM_in_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y94     PWM_in_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X39Y94     PWM_in_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X36Y91     PWM_in_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X36Y91     PWM_in_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X36Y91     PWM_in_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_100Mhz_1
  To Clock:  clkfbout_clk_100Mhz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_100Mhz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { utt0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   utt0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  utt0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_100Mhz_1
  To Clock:  clk_out1_clk_100Mhz

Setup :            0  Failing Endpoints,  Worst Slack       67.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.719ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        15.103ns  (logic 0.580ns (3.840%)  route 14.523ns (96.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 82.058 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  addra_reg[15]/Q
                         net (fo=192, routed)        13.565    13.119    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y159        LUT3 (Prop_lut3_I1_O)        0.124    13.243 r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_84/O
                         net (fo=1, routed)           0.957    14.200    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_45
    RAMB36_X2Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.745    82.058    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.539    
                         clock uncertainty           -0.176    82.362    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.919    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.919    
                         arrival time                         -14.200    
  -------------------------------------------------------------------
                         slack                                 67.719    

Slack (MET) :             68.186ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        14.645ns  (logic 0.580ns (3.960%)  route 14.065ns (96.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 82.067 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  addra_reg[15]/Q
                         net (fo=192, routed)        13.080    12.633    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y169        LUT3 (Prop_lut3_I1_O)        0.124    12.757 r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_133/O
                         net (fo=1, routed)           0.986    13.743    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_71
    RAMB36_X2Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.754    82.067    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.548    
                         clock uncertainty           -0.176    82.371    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.928    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.928    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                 68.186    

Slack (MET) :             70.101ns  (required time - arrival time)
  Source:                 wea_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        12.604ns  (logic 0.456ns (3.618%)  route 12.148ns (96.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.636    -0.904    clk_12megas
    SLICE_X40Y88         FDCE                                         r  wea_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  wea_reg[0]/Q
                         net (fo=131, routed)        12.148    11.701    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y1          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.710    82.023    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.511    
                         clock uncertainty           -0.176    82.334    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.802    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                 70.101    

Slack (MET) :             70.119ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        12.631ns  (logic 0.456ns (3.610%)  route 12.175ns (96.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 82.058 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  addra_reg[15]/Q
                         net (fo=192, routed)        12.175    11.728    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.745    82.058    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.539    
                         clock uncertainty           -0.176    82.362    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.847    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.847    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                 70.119    

Slack (MET) :             70.275ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        12.480ns  (logic 0.456ns (3.654%)  route 12.024ns (96.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 82.063 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  addra_reg[15]/Q
                         net (fo=192, routed)        12.024    11.577    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y36         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.750    82.063    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.544    
                         clock uncertainty           -0.176    82.367    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.852    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.852    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                 70.275    

Slack (MET) :             70.281ns  (required time - arrival time)
  Source:                 wea_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        12.422ns  (logic 0.456ns (3.671%)  route 11.966ns (96.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 82.020 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.636    -0.904    clk_12megas
    SLICE_X40Y88         FDCE                                         r  wea_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  wea_reg[0]/Q
                         net (fo=131, routed)        11.966    11.518    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.707    82.020    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.508    
                         clock uncertainty           -0.176    82.331    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.799    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.799    
                         arrival time                         -11.518    
  -------------------------------------------------------------------
                         slack                                 70.281    

Slack (MET) :             70.290ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        12.471ns  (logic 0.456ns (3.656%)  route 12.015ns (96.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 82.069 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  addra_reg[15]/Q
                         net (fo=192, routed)        12.015    11.568    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y38         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.756    82.069    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.550    
                         clock uncertainty           -0.176    82.373    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.858    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.858    
                         arrival time                         -11.568    
  -------------------------------------------------------------------
                         slack                                 70.290    

Slack (MET) :             70.635ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        12.124ns  (logic 0.456ns (3.761%)  route 11.668ns (96.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 82.067 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  addra_reg[15]/Q
                         net (fo=192, routed)        11.668    11.221    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.754    82.067    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.548    
                         clock uncertainty           -0.176    82.371    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.856    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.856    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                 70.635    

Slack (MET) :             70.797ns  (required time - arrival time)
  Source:                 wea_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        11.838ns  (logic 0.456ns (3.852%)  route 11.382ns (96.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.636    -0.904    clk_12megas
    SLICE_X40Y88         FDCE                                         r  wea_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  wea_reg[0]/Q
                         net (fo=131, routed)        11.382    10.934    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y10         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.640    81.952    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.440    
                         clock uncertainty           -0.176    82.263    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.731    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.731    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                 70.797    

Slack (MET) :             70.814ns  (required time - arrival time)
  Source:                 wea_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz rise@83.333ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        11.940ns  (logic 0.456ns (3.819%)  route 11.484ns (96.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 82.071 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.636    -0.904    clk_12megas
    SLICE_X40Y88         FDCE                                         r  wea_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  wea_reg[0]/Q
                         net (fo=131, routed)        11.484    11.036    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.758    82.071    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.559    
                         clock uncertainty           -0.176    82.382    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.850    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.850    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                 70.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[2][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[3][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.596%)  route 0.155ns (52.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.565    -0.599    uut5/clk_out1
    SLICE_X47Y91         FDCE                                         r  uut5/x_in_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  uut5/x_in_reg[2][3]/Q
                         net (fo=2, routed)           0.155    -0.303    uut5/x_in_reg[2][3]
    SLICE_X47Y90         FDCE                                         r  uut5/x_in_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.836    -0.837    uut5/clk_out1
    SLICE_X47Y90         FDCE                                         r  uut5/x_in_reg[3][3]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X47Y90         FDCE (Hold_fdce_C_D)         0.070    -0.337    uut5/x_in_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 uut2/dato1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut2/dato1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.885%)  route 0.118ns (36.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.569    -0.595    uut2/clk_out1
    SLICE_X66Y97         FDCE                                         r  uut2/dato1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  uut2/dato1_reg[5]/Q
                         net (fo=4, routed)           0.118    -0.313    uut2/dato1[5]
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  uut2/dato1[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    uut2/dato1_n[7]
    SLICE_X65Y97         FDCE                                         r  uut2/dato1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.841    -0.832    uut2/clk_out1
    SLICE_X65Y97         FDCE                                         r  uut2/dato1_reg[7]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.176    -0.403    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.092    -0.311    uut2/dato1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.963%)  route 0.173ns (55.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.568    -0.596    uut5/clk_out1
    SLICE_X44Y93         FDCE                                         r  uut5/x_in_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  uut5/x_in_reg[3][7]/Q
                         net (fo=2, routed)           0.173    -0.283    uut5/x_in_reg[3][7]
    SLICE_X43Y92         FDCE                                         r  uut5/x_in_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.837    -0.836    uut5/clk_out1
    SLICE_X43Y92         FDCE                                         r  uut5/x_in_reg[4][7]/C
                         clock pessimism              0.255    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X43Y92         FDCE (Hold_fdce_C_D)         0.076    -0.329    uut5/x_in_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.213%)  route 0.164ns (53.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.567    -0.597    uut5/clk_out1
    SLICE_X43Y92         FDCE                                         r  uut5/x_in_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  uut5/x_in_reg[0][4]/Q
                         net (fo=2, routed)           0.164    -0.292    uut5/x_in_reg[0][4]
    SLICE_X47Y91         FDCE                                         r  uut5/x_in_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.836    -0.837    uut5/clk_out1
    SLICE_X47Y91         FDCE                                         r  uut5/x_in_reg[1][4]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X47Y91         FDCE (Hold_fdce_C_D)         0.047    -0.339    uut5/x_in_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 uut3/r_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut3/r_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.305%)  route 0.144ns (43.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.570    -0.594    uut3/clk_out1
    SLICE_X37Y94         FDRE                                         r  uut3/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  uut3/r_reg_reg[2]/Q
                         net (fo=10, routed)          0.144    -0.309    uut3/r_reg_reg__0[2]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.264 r  uut3/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    uut3/plusOp[5]
    SLICE_X36Y94         FDRE                                         r  uut3/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.841    -0.832    uut3/clk_out1
    SLICE_X36Y94         FDRE                                         r  uut3/r_reg_reg[5]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X36Y94         FDRE (Hold_fdre_C_D)         0.092    -0.313    uut3/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cur_b_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.486%)  route 0.125ns (37.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.567    -0.597    clk_12megas
    SLICE_X30Y86         FDCE                                         r  cur_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  cur_b_reg[9]/Q
                         net (fo=4, routed)           0.125    -0.308    cur_b[9]
    SLICE_X32Y86         LUT5 (Prop_lut5_I2_O)        0.045    -0.263 r  addra[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    addra_n[9]
    SLICE_X32Y86         FDCE                                         r  addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.837    -0.836    clk_12megas
    SLICE_X32Y86         FDCE                                         r  addra_reg[9]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.176    -0.406    
    SLICE_X32Y86         FDCE (Hold_fdce_C_D)         0.092    -0.314    addra_reg[9]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 last_b_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.146%)  route 0.171ns (47.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.564    -0.600    clk_12megas
    SLICE_X39Y85         FDCE                                         r  last_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  last_b_reg[11]/Q
                         net (fo=8, routed)           0.171    -0.289    last_b[11]
    SLICE_X35Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.244 r  addra[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    addra_n[11]
    SLICE_X35Y85         FDCE                                         r  addra_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.836    -0.837    clk_12megas
    SLICE_X35Y85         FDCE                                         r  addra_reg[11]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X35Y85         FDCE (Hold_fdce_C_D)         0.091    -0.295    addra_reg[11]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[2][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[3][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.877%)  route 0.134ns (51.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.567    -0.597    uut5/clk_out1
    SLICE_X45Y92         FDCE                                         r  uut5/x_in_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  uut5/x_in_reg[2][7]/Q
                         net (fo=2, routed)           0.134    -0.335    uut5/x_in_reg[2][7]
    SLICE_X44Y93         FDCE                                         r  uut5/x_in_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.838    -0.835    uut5/clk_out1
    SLICE_X44Y93         FDCE                                         r  uut5/x_in_reg[3][7]/C
                         clock pessimism              0.255    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X44Y93         FDCE (Hold_fdce_C_D)         0.016    -0.388    uut5/x_in_reg[3][7]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[2][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[3][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.939%)  route 0.134ns (51.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.565    -0.599    uut5/clk_out1
    SLICE_X47Y91         FDCE                                         r  uut5/x_in_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.128    -0.471 r  uut5/x_in_reg[2][4]/Q
                         net (fo=2, routed)           0.134    -0.338    uut5/x_in_reg[2][4]
    SLICE_X47Y92         FDCE                                         r  uut5/x_in_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.836    -0.837    uut5/clk_out1
    SLICE_X47Y92         FDCE                                         r  uut5/x_in_reg[3][4]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X47Y92         FDCE (Hold_fdce_C_D)         0.016    -0.391    uut5/x_in_reg[3][4]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz rise@0.000ns - clk_out1_clk_100Mhz_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.418%)  route 0.131ns (50.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.567    -0.597    uut5/clk_out1
    SLICE_X45Y92         FDCE                                         r  uut5/x_in_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  uut5/x_in_reg[3][1]/Q
                         net (fo=2, routed)           0.131    -0.338    uut5/x_in_reg[3][1]
    SLICE_X45Y92         FDCE                                         r  uut5/x_in_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.837    -0.836    uut5/clk_out1
    SLICE_X45Y92         FDCE                                         r  uut5/x_in_reg[4][1]/C
                         clock pessimism              0.239    -0.597    
                         clock uncertainty            0.176    -0.421    
    SLICE_X45Y92         FDCE (Hold_fdce_C_D)         0.023    -0.398    uut5/x_in_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_100Mhz
  To Clock:  clk_out1_clk_100Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       67.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.719ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        15.103ns  (logic 0.580ns (3.840%)  route 14.523ns (96.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 82.058 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  addra_reg[15]/Q
                         net (fo=192, routed)        13.565    13.119    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y159        LUT3 (Prop_lut3_I1_O)        0.124    13.243 r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_84/O
                         net (fo=1, routed)           0.957    14.200    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_45
    RAMB36_X2Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.745    82.058    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.539    
                         clock uncertainty           -0.176    82.362    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.919    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.919    
                         arrival time                         -14.200    
  -------------------------------------------------------------------
                         slack                                 67.719    

Slack (MET) :             68.186ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        14.645ns  (logic 0.580ns (3.960%)  route 14.065ns (96.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 82.067 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  addra_reg[15]/Q
                         net (fo=192, routed)        13.080    12.633    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y169        LUT3 (Prop_lut3_I1_O)        0.124    12.757 r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_133/O
                         net (fo=1, routed)           0.986    13.743    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_71
    RAMB36_X2Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.754    82.067    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.548    
                         clock uncertainty           -0.176    82.371    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.928    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.928    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                 68.186    

Slack (MET) :             70.101ns  (required time - arrival time)
  Source:                 wea_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        12.604ns  (logic 0.456ns (3.618%)  route 12.148ns (96.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.636    -0.904    clk_12megas
    SLICE_X40Y88         FDCE                                         r  wea_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  wea_reg[0]/Q
                         net (fo=131, routed)        12.148    11.701    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y1          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.710    82.023    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.511    
                         clock uncertainty           -0.176    82.334    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.802    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                 70.101    

Slack (MET) :             70.119ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        12.631ns  (logic 0.456ns (3.610%)  route 12.175ns (96.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 82.058 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  addra_reg[15]/Q
                         net (fo=192, routed)        12.175    11.728    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.745    82.058    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.539    
                         clock uncertainty           -0.176    82.362    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.847    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.847    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                 70.119    

Slack (MET) :             70.275ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        12.480ns  (logic 0.456ns (3.654%)  route 12.024ns (96.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 82.063 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  addra_reg[15]/Q
                         net (fo=192, routed)        12.024    11.577    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y36         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.750    82.063    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.544    
                         clock uncertainty           -0.176    82.367    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.852    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.852    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                 70.275    

Slack (MET) :             70.281ns  (required time - arrival time)
  Source:                 wea_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        12.422ns  (logic 0.456ns (3.671%)  route 11.966ns (96.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 82.020 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.636    -0.904    clk_12megas
    SLICE_X40Y88         FDCE                                         r  wea_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  wea_reg[0]/Q
                         net (fo=131, routed)        11.966    11.518    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.707    82.020    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.508    
                         clock uncertainty           -0.176    82.331    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.799    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.799    
                         arrival time                         -11.518    
  -------------------------------------------------------------------
                         slack                                 70.281    

Slack (MET) :             70.290ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        12.471ns  (logic 0.456ns (3.656%)  route 12.015ns (96.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 82.069 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  addra_reg[15]/Q
                         net (fo=192, routed)        12.015    11.568    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y38         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.756    82.069    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.550    
                         clock uncertainty           -0.176    82.373    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.858    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.858    
                         arrival time                         -11.568    
  -------------------------------------------------------------------
                         slack                                 70.290    

Slack (MET) :             70.635ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        12.124ns  (logic 0.456ns (3.761%)  route 11.668ns (96.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 82.067 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.637    -0.903    clk_12megas
    SLICE_X35Y88         FDCE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  addra_reg[15]/Q
                         net (fo=192, routed)        11.668    11.221    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.754    82.067    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.548    
                         clock uncertainty           -0.176    82.371    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.856    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.856    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                 70.635    

Slack (MET) :             70.797ns  (required time - arrival time)
  Source:                 wea_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        11.838ns  (logic 0.456ns (3.852%)  route 11.382ns (96.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.636    -0.904    clk_12megas
    SLICE_X40Y88         FDCE                                         r  wea_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  wea_reg[0]/Q
                         net (fo=131, routed)        11.382    10.934    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y10         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.640    81.952    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.440    
                         clock uncertainty           -0.176    82.263    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.731    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.731    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                 70.797    

Slack (MET) :             70.814ns  (required time - arrival time)
  Source:                 wea_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_100Mhz_1 rise@83.333ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        11.940ns  (logic 0.456ns (3.819%)  route 11.484ns (96.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 82.071 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.636    -0.904    clk_12megas
    SLICE_X40Y88         FDCE                                         r  wea_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  wea_reg[0]/Q
                         net (fo=131, routed)        11.484    11.036    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         1.758    82.071    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.559    
                         clock uncertainty           -0.176    82.382    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.850    uut6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.850    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                 70.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[2][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[3][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.596%)  route 0.155ns (52.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.565    -0.599    uut5/clk_out1
    SLICE_X47Y91         FDCE                                         r  uut5/x_in_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  uut5/x_in_reg[2][3]/Q
                         net (fo=2, routed)           0.155    -0.303    uut5/x_in_reg[2][3]
    SLICE_X47Y90         FDCE                                         r  uut5/x_in_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.836    -0.837    uut5/clk_out1
    SLICE_X47Y90         FDCE                                         r  uut5/x_in_reg[3][3]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X47Y90         FDCE (Hold_fdce_C_D)         0.070    -0.337    uut5/x_in_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 uut2/dato1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut2/dato1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.885%)  route 0.118ns (36.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.569    -0.595    uut2/clk_out1
    SLICE_X66Y97         FDCE                                         r  uut2/dato1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  uut2/dato1_reg[5]/Q
                         net (fo=4, routed)           0.118    -0.313    uut2/dato1[5]
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  uut2/dato1[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    uut2/dato1_n[7]
    SLICE_X65Y97         FDCE                                         r  uut2/dato1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.841    -0.832    uut2/clk_out1
    SLICE_X65Y97         FDCE                                         r  uut2/dato1_reg[7]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.176    -0.403    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.092    -0.311    uut2/dato1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.963%)  route 0.173ns (55.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.568    -0.596    uut5/clk_out1
    SLICE_X44Y93         FDCE                                         r  uut5/x_in_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  uut5/x_in_reg[3][7]/Q
                         net (fo=2, routed)           0.173    -0.283    uut5/x_in_reg[3][7]
    SLICE_X43Y92         FDCE                                         r  uut5/x_in_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.837    -0.836    uut5/clk_out1
    SLICE_X43Y92         FDCE                                         r  uut5/x_in_reg[4][7]/C
                         clock pessimism              0.255    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X43Y92         FDCE (Hold_fdce_C_D)         0.076    -0.329    uut5/x_in_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.213%)  route 0.164ns (53.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.567    -0.597    uut5/clk_out1
    SLICE_X43Y92         FDCE                                         r  uut5/x_in_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  uut5/x_in_reg[0][4]/Q
                         net (fo=2, routed)           0.164    -0.292    uut5/x_in_reg[0][4]
    SLICE_X47Y91         FDCE                                         r  uut5/x_in_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.836    -0.837    uut5/clk_out1
    SLICE_X47Y91         FDCE                                         r  uut5/x_in_reg[1][4]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X47Y91         FDCE (Hold_fdce_C_D)         0.047    -0.339    uut5/x_in_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 uut3/r_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut3/r_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.305%)  route 0.144ns (43.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.570    -0.594    uut3/clk_out1
    SLICE_X37Y94         FDRE                                         r  uut3/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  uut3/r_reg_reg[2]/Q
                         net (fo=10, routed)          0.144    -0.309    uut3/r_reg_reg__0[2]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.264 r  uut3/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    uut3/plusOp[5]
    SLICE_X36Y94         FDRE                                         r  uut3/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.841    -0.832    uut3/clk_out1
    SLICE_X36Y94         FDRE                                         r  uut3/r_reg_reg[5]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X36Y94         FDRE (Hold_fdre_C_D)         0.092    -0.313    uut3/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cur_b_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.486%)  route 0.125ns (37.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.567    -0.597    clk_12megas
    SLICE_X30Y86         FDCE                                         r  cur_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  cur_b_reg[9]/Q
                         net (fo=4, routed)           0.125    -0.308    cur_b[9]
    SLICE_X32Y86         LUT5 (Prop_lut5_I2_O)        0.045    -0.263 r  addra[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    addra_n[9]
    SLICE_X32Y86         FDCE                                         r  addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.837    -0.836    clk_12megas
    SLICE_X32Y86         FDCE                                         r  addra_reg[9]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.176    -0.406    
    SLICE_X32Y86         FDCE (Hold_fdce_C_D)         0.092    -0.314    addra_reg[9]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 last_b_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.146%)  route 0.171ns (47.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.564    -0.600    clk_12megas
    SLICE_X39Y85         FDCE                                         r  last_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  last_b_reg[11]/Q
                         net (fo=8, routed)           0.171    -0.289    last_b[11]
    SLICE_X35Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.244 r  addra[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    addra_n[11]
    SLICE_X35Y85         FDCE                                         r  addra_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.836    -0.837    clk_12megas
    SLICE_X35Y85         FDCE                                         r  addra_reg[11]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X35Y85         FDCE (Hold_fdce_C_D)         0.091    -0.295    addra_reg[11]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[2][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[3][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.877%)  route 0.134ns (51.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.567    -0.597    uut5/clk_out1
    SLICE_X45Y92         FDCE                                         r  uut5/x_in_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  uut5/x_in_reg[2][7]/Q
                         net (fo=2, routed)           0.134    -0.335    uut5/x_in_reg[2][7]
    SLICE_X44Y93         FDCE                                         r  uut5/x_in_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.838    -0.835    uut5/clk_out1
    SLICE_X44Y93         FDCE                                         r  uut5/x_in_reg[3][7]/C
                         clock pessimism              0.255    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X44Y93         FDCE (Hold_fdce_C_D)         0.016    -0.388    uut5/x_in_reg[3][7]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[2][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[3][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.939%)  route 0.134ns (51.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.565    -0.599    uut5/clk_out1
    SLICE_X47Y91         FDCE                                         r  uut5/x_in_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.128    -0.471 r  uut5/x_in_reg[2][4]/Q
                         net (fo=2, routed)           0.134    -0.338    uut5/x_in_reg[2][4]
    SLICE_X47Y92         FDCE                                         r  uut5/x_in_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.836    -0.837    uut5/clk_out1
    SLICE_X47Y92         FDCE                                         r  uut5/x_in_reg[3][4]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X47Y92         FDCE (Hold_fdce_C_D)         0.016    -0.391    uut5/x_in_reg[3][4]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 uut5/x_in_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uut5/x_in_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_100Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100Mhz_1 rise@0.000ns - clk_out1_clk_100Mhz rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.418%)  route 0.131ns (50.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.567    -0.597    uut5/clk_out1
    SLICE_X45Y92         FDCE                                         r  uut5/x_in_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  uut5/x_in_reg[3][1]/Q
                         net (fo=2, routed)           0.131    -0.338    uut5/x_in_reg[3][1]
    SLICE_X45Y92         FDCE                                         r  uut5/x_in_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    utt0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  utt0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    utt0/inst/clk_in1_clk_100Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  utt0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    utt0/inst/clk_out1_clk_100Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  utt0/inst/clkout1_buf/O
                         net (fo=516, routed)         0.837    -0.836    uut5/clk_out1
    SLICE_X45Y92         FDCE                                         r  uut5/x_in_reg[4][1]/C
                         clock pessimism              0.239    -0.597    
                         clock uncertainty            0.176    -0.421    
    SLICE_X45Y92         FDCE (Hold_fdce_C_D)         0.023    -0.398    uut5/x_in_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.060    





