# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_8_29_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29 {C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:57 on Dec 23,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29" C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv 
# -- Compiling module q_8_29
# -- Compiling module mymux
# -- Compiling module dec
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(78): (vlog-2110) Illegal reference to net "dec_out".
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(80): (vlog-2110) Illegal reference to net "dec_out".
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(81): (vlog-2110) Illegal reference to net "dec_out".
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(82): (vlog-2110) Illegal reference to net "dec_out".
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(83): (vlog-2110) Illegal reference to net "dec_out".
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(84): (vlog-2110) Illegal reference to net "dec_out".
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(85): (vlog-2110) Illegal reference to net "dec_out".
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(86): (vlog-2110) Illegal reference to net "dec_out".
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(87): (vlog-2110) Illegal reference to net "dec_out".
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(88): (vlog-2110) Illegal reference to net "dec_out".
# -- Compiling module d_ff
# End time: 11:58:57 on Dec 23,2019, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./q_8_29_run_msim_rtl_verilog.do line 8
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29 {C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv}"
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:04 on Dec 23,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_tb.sv 
# -- Compiling module q_8_29_tb
# ** Error: (vlog-13069) C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_tb.sv(26): near "end": syntax error, unexpected end.
# End time: 11:59:04 on Dec 23,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:32 on Dec 23,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_tb.sv 
# -- Compiling module q_8_29_tb
# 
# Top level modules:
# 	q_8_29_tb
# End time: 11:59:32 on Dec 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_29_tb
# vsim work.q_8_29_tb 
# Start time: 12:00:31 on Dec 23,2019
# Loading sv_std.std
# Loading work.q_8_29_tb
# Loading work.q_8_29
# Loading work.mymux
# Loading work.d_ff
# ** Error: (vsim-3033) C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(45): Instantiation of 'dec' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /q_8_29_tb/dut File: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv
#         Searched libraries:
#             C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/simulation/modelsim/rtl_work
# Error loading design
# End time: 12:00:32 on Dec 23,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.q_8_29_tb
# vsim work.q_8_29_tb 
# Start time: 12:01:01 on Dec 23,2019
# Loading sv_std.std
# Loading work.q_8_29_tb
# Loading work.q_8_29
# Loading work.mymux
# Loading work.d_ff
# ** Error: (vsim-3033) C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(45): Instantiation of 'dec' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /q_8_29_tb/dut File: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv
#         Searched libraries:
#             C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/simulation/modelsim/rtl_work
# Error loading design
# End time: 12:01:02 on Dec 23,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29 C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:11 on Dec 23,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29" C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv 
# -- Compiling module q_8_29
# -- Compiling module mymux
# -- Compiling module decoder
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(78): (vlog-2110) Illegal reference to net "dec_out".
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(80): (vlog-2110) Illegal reference to net "dec_out".
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(81): (vlog-2110) Illegal reference to net "dec_out".
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(82): (vlog-2110) Illegal reference to net "dec_out".
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(83): (vlog-2110) Illegal reference to net "dec_out".
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(84): (vlog-2110) Illegal reference to net "dec_out".
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(85): (vlog-2110) Illegal reference to net "dec_out".
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(86): (vlog-2110) Illegal reference to net "dec_out".
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(87): (vlog-2110) Illegal reference to net "dec_out".
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(88): (vlog-2110) Illegal reference to net "dec_out".
# -- Compiling module d_ff
# End time: 12:01:12 on Dec 23,2019, Elapsed time: 0:00:01
# Errors: 10, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:12 on Dec 23,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_tb.sv 
# -- Compiling module q_8_29_tb
# 
# Top level modules:
# 	q_8_29_tb
# End time: 12:01:12 on Dec 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29 C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:02 on Dec 23,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29" C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv 
# -- Compiling module q_8_29
# -- Compiling module mymux
# -- Compiling module decoder
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_8_29
# End time: 12:04:02 on Dec 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:02 on Dec 23,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_tb.sv 
# -- Compiling module q_8_29_tb
# 
# Top level modules:
# 	q_8_29_tb
# End time: 12:04:02 on Dec 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_29_tb
# vsim work.q_8_29_tb 
# Start time: 12:04:05 on Dec 23,2019
# Loading sv_std.std
# Loading work.q_8_29_tb
# Loading work.q_8_29
# Loading work.mymux
# Loading work.d_ff
# Loading work.decoder
# ** Warning: (vsim-3015) C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(45): [PCDPC] - Port size (4) does not match connection size (3) for port 'dec_in'. The port definition is at: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /q_8_29_tb/dut/dec_0 File: C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv
add wave -position insertpoint  \
sim:/q_8_29_tb/rst_b \
sim:/q_8_29_tb/clk \
sim:/q_8_29_tb/x \
sim:/q_8_29_tb/y \
sim:/q_8_29_tb/F \
sim:/q_8_29_tb/E \
sim:/q_8_29_tb/state \
sim:/q_8_29_tb/dec_out
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_tb.sv(9)
#    Time: 300 ps  Iteration: 0  Instance: /q_8_29_tb
# 1
# Break in Module q_8_29_tb at C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_tb.sv line 9
# End time: 12:21:00 on Dec 23,2019, Elapsed time: 0:16:55
# Errors: 0, Warnings: 1
