
FRAM3re.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b254  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  0800b3ec  0800b3ec  0001b3ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b40c  0800b40c  000203b0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b40c  0800b40c  0001b40c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b414  0800b414  000203b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b414  0800b414  0001b414  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b418  0800b418  0001b418  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003b0  20000000  0800b41c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000049c  200003b0  0800b7cc  000203b0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000084c  0800b7cc  0002084c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000203b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001720f  00000000  00000000  000203e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fa1  00000000  00000000  000375ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001120  00000000  00000000  0003a590  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001000  00000000  00000000  0003b6b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000176a8  00000000  00000000  0003c6b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015994  00000000  00000000  00053d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092f36  00000000  00000000  000696ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c5  00000000  00000000  000fc622  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048b8  00000000  00000000  000fc6e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000016fd  00000000  00000000  00100fa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200003b0 	.word	0x200003b0
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800b3d4 	.word	0x0800b3d4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200003b4 	.word	0x200003b4
 80001d4:	0800b3d4 	.word	0x0800b3d4

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__aeabi_d2uiz>:
 8000974:	004a      	lsls	r2, r1, #1
 8000976:	d211      	bcs.n	800099c <__aeabi_d2uiz+0x28>
 8000978:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800097c:	d211      	bcs.n	80009a2 <__aeabi_d2uiz+0x2e>
 800097e:	d50d      	bpl.n	800099c <__aeabi_d2uiz+0x28>
 8000980:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000984:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000988:	d40e      	bmi.n	80009a8 <__aeabi_d2uiz+0x34>
 800098a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800098e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000992:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000996:	fa23 f002 	lsr.w	r0, r3, r2
 800099a:	4770      	bx	lr
 800099c:	f04f 0000 	mov.w	r0, #0
 80009a0:	4770      	bx	lr
 80009a2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009a6:	d102      	bne.n	80009ae <__aeabi_d2uiz+0x3a>
 80009a8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ac:	4770      	bx	lr
 80009ae:	f04f 0000 	mov.w	r0, #0
 80009b2:	4770      	bx	lr

080009b4 <__aeabi_d2f>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009bc:	bf24      	itt	cs
 80009be:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009c2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009c6:	d90d      	bls.n	80009e4 <__aeabi_d2f+0x30>
 80009c8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009cc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009d4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009d8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009dc:	bf08      	it	eq
 80009de:	f020 0001 	biceq.w	r0, r0, #1
 80009e2:	4770      	bx	lr
 80009e4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009e8:	d121      	bne.n	8000a2e <__aeabi_d2f+0x7a>
 80009ea:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009ee:	bfbc      	itt	lt
 80009f0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009f4:	4770      	bxlt	lr
 80009f6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009fe:	f1c2 0218 	rsb	r2, r2, #24
 8000a02:	f1c2 0c20 	rsb	ip, r2, #32
 8000a06:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a0a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a0e:	bf18      	it	ne
 8000a10:	f040 0001 	orrne.w	r0, r0, #1
 8000a14:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a1c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a20:	ea40 000c 	orr.w	r0, r0, ip
 8000a24:	fa23 f302 	lsr.w	r3, r3, r2
 8000a28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a2c:	e7cc      	b.n	80009c8 <__aeabi_d2f+0x14>
 8000a2e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a32:	d107      	bne.n	8000a44 <__aeabi_d2f+0x90>
 8000a34:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a38:	bf1e      	ittt	ne
 8000a3a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a3e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a42:	4770      	bxne	lr
 8000a44:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a48:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a4c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <__aeabi_uldivmod>:
 8000a54:	b953      	cbnz	r3, 8000a6c <__aeabi_uldivmod+0x18>
 8000a56:	b94a      	cbnz	r2, 8000a6c <__aeabi_uldivmod+0x18>
 8000a58:	2900      	cmp	r1, #0
 8000a5a:	bf08      	it	eq
 8000a5c:	2800      	cmpeq	r0, #0
 8000a5e:	bf1c      	itt	ne
 8000a60:	f04f 31ff 	movne.w	r1, #4294967295
 8000a64:	f04f 30ff 	movne.w	r0, #4294967295
 8000a68:	f000 b974 	b.w	8000d54 <__aeabi_idiv0>
 8000a6c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a70:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a74:	f000 f806 	bl	8000a84 <__udivmoddi4>
 8000a78:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a80:	b004      	add	sp, #16
 8000a82:	4770      	bx	lr

08000a84 <__udivmoddi4>:
 8000a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a88:	9d08      	ldr	r5, [sp, #32]
 8000a8a:	4604      	mov	r4, r0
 8000a8c:	468e      	mov	lr, r1
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d14d      	bne.n	8000b2e <__udivmoddi4+0xaa>
 8000a92:	428a      	cmp	r2, r1
 8000a94:	4694      	mov	ip, r2
 8000a96:	d969      	bls.n	8000b6c <__udivmoddi4+0xe8>
 8000a98:	fab2 f282 	clz	r2, r2
 8000a9c:	b152      	cbz	r2, 8000ab4 <__udivmoddi4+0x30>
 8000a9e:	fa01 f302 	lsl.w	r3, r1, r2
 8000aa2:	f1c2 0120 	rsb	r1, r2, #32
 8000aa6:	fa20 f101 	lsr.w	r1, r0, r1
 8000aaa:	fa0c fc02 	lsl.w	ip, ip, r2
 8000aae:	ea41 0e03 	orr.w	lr, r1, r3
 8000ab2:	4094      	lsls	r4, r2
 8000ab4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ab8:	0c21      	lsrs	r1, r4, #16
 8000aba:	fbbe f6f8 	udiv	r6, lr, r8
 8000abe:	fa1f f78c 	uxth.w	r7, ip
 8000ac2:	fb08 e316 	mls	r3, r8, r6, lr
 8000ac6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000aca:	fb06 f107 	mul.w	r1, r6, r7
 8000ace:	4299      	cmp	r1, r3
 8000ad0:	d90a      	bls.n	8000ae8 <__udivmoddi4+0x64>
 8000ad2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ad6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000ada:	f080 811f 	bcs.w	8000d1c <__udivmoddi4+0x298>
 8000ade:	4299      	cmp	r1, r3
 8000ae0:	f240 811c 	bls.w	8000d1c <__udivmoddi4+0x298>
 8000ae4:	3e02      	subs	r6, #2
 8000ae6:	4463      	add	r3, ip
 8000ae8:	1a5b      	subs	r3, r3, r1
 8000aea:	b2a4      	uxth	r4, r4
 8000aec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000af0:	fb08 3310 	mls	r3, r8, r0, r3
 8000af4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000af8:	fb00 f707 	mul.w	r7, r0, r7
 8000afc:	42a7      	cmp	r7, r4
 8000afe:	d90a      	bls.n	8000b16 <__udivmoddi4+0x92>
 8000b00:	eb1c 0404 	adds.w	r4, ip, r4
 8000b04:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b08:	f080 810a 	bcs.w	8000d20 <__udivmoddi4+0x29c>
 8000b0c:	42a7      	cmp	r7, r4
 8000b0e:	f240 8107 	bls.w	8000d20 <__udivmoddi4+0x29c>
 8000b12:	4464      	add	r4, ip
 8000b14:	3802      	subs	r0, #2
 8000b16:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b1a:	1be4      	subs	r4, r4, r7
 8000b1c:	2600      	movs	r6, #0
 8000b1e:	b11d      	cbz	r5, 8000b28 <__udivmoddi4+0xa4>
 8000b20:	40d4      	lsrs	r4, r2
 8000b22:	2300      	movs	r3, #0
 8000b24:	e9c5 4300 	strd	r4, r3, [r5]
 8000b28:	4631      	mov	r1, r6
 8000b2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b2e:	428b      	cmp	r3, r1
 8000b30:	d909      	bls.n	8000b46 <__udivmoddi4+0xc2>
 8000b32:	2d00      	cmp	r5, #0
 8000b34:	f000 80ef 	beq.w	8000d16 <__udivmoddi4+0x292>
 8000b38:	2600      	movs	r6, #0
 8000b3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000b3e:	4630      	mov	r0, r6
 8000b40:	4631      	mov	r1, r6
 8000b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b46:	fab3 f683 	clz	r6, r3
 8000b4a:	2e00      	cmp	r6, #0
 8000b4c:	d14a      	bne.n	8000be4 <__udivmoddi4+0x160>
 8000b4e:	428b      	cmp	r3, r1
 8000b50:	d302      	bcc.n	8000b58 <__udivmoddi4+0xd4>
 8000b52:	4282      	cmp	r2, r0
 8000b54:	f200 80f9 	bhi.w	8000d4a <__udivmoddi4+0x2c6>
 8000b58:	1a84      	subs	r4, r0, r2
 8000b5a:	eb61 0303 	sbc.w	r3, r1, r3
 8000b5e:	2001      	movs	r0, #1
 8000b60:	469e      	mov	lr, r3
 8000b62:	2d00      	cmp	r5, #0
 8000b64:	d0e0      	beq.n	8000b28 <__udivmoddi4+0xa4>
 8000b66:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b6a:	e7dd      	b.n	8000b28 <__udivmoddi4+0xa4>
 8000b6c:	b902      	cbnz	r2, 8000b70 <__udivmoddi4+0xec>
 8000b6e:	deff      	udf	#255	; 0xff
 8000b70:	fab2 f282 	clz	r2, r2
 8000b74:	2a00      	cmp	r2, #0
 8000b76:	f040 8092 	bne.w	8000c9e <__udivmoddi4+0x21a>
 8000b7a:	eba1 010c 	sub.w	r1, r1, ip
 8000b7e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b82:	fa1f fe8c 	uxth.w	lr, ip
 8000b86:	2601      	movs	r6, #1
 8000b88:	0c20      	lsrs	r0, r4, #16
 8000b8a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000b8e:	fb07 1113 	mls	r1, r7, r3, r1
 8000b92:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000b96:	fb0e f003 	mul.w	r0, lr, r3
 8000b9a:	4288      	cmp	r0, r1
 8000b9c:	d908      	bls.n	8000bb0 <__udivmoddi4+0x12c>
 8000b9e:	eb1c 0101 	adds.w	r1, ip, r1
 8000ba2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000ba6:	d202      	bcs.n	8000bae <__udivmoddi4+0x12a>
 8000ba8:	4288      	cmp	r0, r1
 8000baa:	f200 80cb 	bhi.w	8000d44 <__udivmoddi4+0x2c0>
 8000bae:	4643      	mov	r3, r8
 8000bb0:	1a09      	subs	r1, r1, r0
 8000bb2:	b2a4      	uxth	r4, r4
 8000bb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bb8:	fb07 1110 	mls	r1, r7, r0, r1
 8000bbc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000bc0:	fb0e fe00 	mul.w	lr, lr, r0
 8000bc4:	45a6      	cmp	lr, r4
 8000bc6:	d908      	bls.n	8000bda <__udivmoddi4+0x156>
 8000bc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000bcc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bd0:	d202      	bcs.n	8000bd8 <__udivmoddi4+0x154>
 8000bd2:	45a6      	cmp	lr, r4
 8000bd4:	f200 80bb 	bhi.w	8000d4e <__udivmoddi4+0x2ca>
 8000bd8:	4608      	mov	r0, r1
 8000bda:	eba4 040e 	sub.w	r4, r4, lr
 8000bde:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000be2:	e79c      	b.n	8000b1e <__udivmoddi4+0x9a>
 8000be4:	f1c6 0720 	rsb	r7, r6, #32
 8000be8:	40b3      	lsls	r3, r6
 8000bea:	fa22 fc07 	lsr.w	ip, r2, r7
 8000bee:	ea4c 0c03 	orr.w	ip, ip, r3
 8000bf2:	fa20 f407 	lsr.w	r4, r0, r7
 8000bf6:	fa01 f306 	lsl.w	r3, r1, r6
 8000bfa:	431c      	orrs	r4, r3
 8000bfc:	40f9      	lsrs	r1, r7
 8000bfe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c02:	fa00 f306 	lsl.w	r3, r0, r6
 8000c06:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c0a:	0c20      	lsrs	r0, r4, #16
 8000c0c:	fa1f fe8c 	uxth.w	lr, ip
 8000c10:	fb09 1118 	mls	r1, r9, r8, r1
 8000c14:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c18:	fb08 f00e 	mul.w	r0, r8, lr
 8000c1c:	4288      	cmp	r0, r1
 8000c1e:	fa02 f206 	lsl.w	r2, r2, r6
 8000c22:	d90b      	bls.n	8000c3c <__udivmoddi4+0x1b8>
 8000c24:	eb1c 0101 	adds.w	r1, ip, r1
 8000c28:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c2c:	f080 8088 	bcs.w	8000d40 <__udivmoddi4+0x2bc>
 8000c30:	4288      	cmp	r0, r1
 8000c32:	f240 8085 	bls.w	8000d40 <__udivmoddi4+0x2bc>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	4461      	add	r1, ip
 8000c3c:	1a09      	subs	r1, r1, r0
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c44:	fb09 1110 	mls	r1, r9, r0, r1
 8000c48:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c4c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c50:	458e      	cmp	lr, r1
 8000c52:	d908      	bls.n	8000c66 <__udivmoddi4+0x1e2>
 8000c54:	eb1c 0101 	adds.w	r1, ip, r1
 8000c58:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c5c:	d26c      	bcs.n	8000d38 <__udivmoddi4+0x2b4>
 8000c5e:	458e      	cmp	lr, r1
 8000c60:	d96a      	bls.n	8000d38 <__udivmoddi4+0x2b4>
 8000c62:	3802      	subs	r0, #2
 8000c64:	4461      	add	r1, ip
 8000c66:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c6a:	fba0 9402 	umull	r9, r4, r0, r2
 8000c6e:	eba1 010e 	sub.w	r1, r1, lr
 8000c72:	42a1      	cmp	r1, r4
 8000c74:	46c8      	mov	r8, r9
 8000c76:	46a6      	mov	lr, r4
 8000c78:	d356      	bcc.n	8000d28 <__udivmoddi4+0x2a4>
 8000c7a:	d053      	beq.n	8000d24 <__udivmoddi4+0x2a0>
 8000c7c:	b15d      	cbz	r5, 8000c96 <__udivmoddi4+0x212>
 8000c7e:	ebb3 0208 	subs.w	r2, r3, r8
 8000c82:	eb61 010e 	sbc.w	r1, r1, lr
 8000c86:	fa01 f707 	lsl.w	r7, r1, r7
 8000c8a:	fa22 f306 	lsr.w	r3, r2, r6
 8000c8e:	40f1      	lsrs	r1, r6
 8000c90:	431f      	orrs	r7, r3
 8000c92:	e9c5 7100 	strd	r7, r1, [r5]
 8000c96:	2600      	movs	r6, #0
 8000c98:	4631      	mov	r1, r6
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	f1c2 0320 	rsb	r3, r2, #32
 8000ca2:	40d8      	lsrs	r0, r3
 8000ca4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca8:	fa21 f303 	lsr.w	r3, r1, r3
 8000cac:	4091      	lsls	r1, r2
 8000cae:	4301      	orrs	r1, r0
 8000cb0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cb4:	fa1f fe8c 	uxth.w	lr, ip
 8000cb8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000cbc:	fb07 3610 	mls	r6, r7, r0, r3
 8000cc0:	0c0b      	lsrs	r3, r1, #16
 8000cc2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cc6:	fb00 f60e 	mul.w	r6, r0, lr
 8000cca:	429e      	cmp	r6, r3
 8000ccc:	fa04 f402 	lsl.w	r4, r4, r2
 8000cd0:	d908      	bls.n	8000ce4 <__udivmoddi4+0x260>
 8000cd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cd6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000cda:	d22f      	bcs.n	8000d3c <__udivmoddi4+0x2b8>
 8000cdc:	429e      	cmp	r6, r3
 8000cde:	d92d      	bls.n	8000d3c <__udivmoddi4+0x2b8>
 8000ce0:	3802      	subs	r0, #2
 8000ce2:	4463      	add	r3, ip
 8000ce4:	1b9b      	subs	r3, r3, r6
 8000ce6:	b289      	uxth	r1, r1
 8000ce8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000cec:	fb07 3316 	mls	r3, r7, r6, r3
 8000cf0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf4:	fb06 f30e 	mul.w	r3, r6, lr
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	d908      	bls.n	8000d0e <__udivmoddi4+0x28a>
 8000cfc:	eb1c 0101 	adds.w	r1, ip, r1
 8000d00:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d04:	d216      	bcs.n	8000d34 <__udivmoddi4+0x2b0>
 8000d06:	428b      	cmp	r3, r1
 8000d08:	d914      	bls.n	8000d34 <__udivmoddi4+0x2b0>
 8000d0a:	3e02      	subs	r6, #2
 8000d0c:	4461      	add	r1, ip
 8000d0e:	1ac9      	subs	r1, r1, r3
 8000d10:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d14:	e738      	b.n	8000b88 <__udivmoddi4+0x104>
 8000d16:	462e      	mov	r6, r5
 8000d18:	4628      	mov	r0, r5
 8000d1a:	e705      	b.n	8000b28 <__udivmoddi4+0xa4>
 8000d1c:	4606      	mov	r6, r0
 8000d1e:	e6e3      	b.n	8000ae8 <__udivmoddi4+0x64>
 8000d20:	4618      	mov	r0, r3
 8000d22:	e6f8      	b.n	8000b16 <__udivmoddi4+0x92>
 8000d24:	454b      	cmp	r3, r9
 8000d26:	d2a9      	bcs.n	8000c7c <__udivmoddi4+0x1f8>
 8000d28:	ebb9 0802 	subs.w	r8, r9, r2
 8000d2c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d30:	3801      	subs	r0, #1
 8000d32:	e7a3      	b.n	8000c7c <__udivmoddi4+0x1f8>
 8000d34:	4646      	mov	r6, r8
 8000d36:	e7ea      	b.n	8000d0e <__udivmoddi4+0x28a>
 8000d38:	4620      	mov	r0, r4
 8000d3a:	e794      	b.n	8000c66 <__udivmoddi4+0x1e2>
 8000d3c:	4640      	mov	r0, r8
 8000d3e:	e7d1      	b.n	8000ce4 <__udivmoddi4+0x260>
 8000d40:	46d0      	mov	r8, sl
 8000d42:	e77b      	b.n	8000c3c <__udivmoddi4+0x1b8>
 8000d44:	3b02      	subs	r3, #2
 8000d46:	4461      	add	r1, ip
 8000d48:	e732      	b.n	8000bb0 <__udivmoddi4+0x12c>
 8000d4a:	4630      	mov	r0, r6
 8000d4c:	e709      	b.n	8000b62 <__udivmoddi4+0xde>
 8000d4e:	4464      	add	r4, ip
 8000d50:	3802      	subs	r0, #2
 8000d52:	e742      	b.n	8000bda <__udivmoddi4+0x156>

08000d54 <__aeabi_idiv0>:
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop

08000d58 <KalmanMatrixInit>:
#include "main.h"
#include "Kalman.h"
#include "arm_math.h"

void KalmanMatrixInit(KalmanFilterVar *KalmanVar)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
	  arm_mat_init_f32(&(KalmanVar ->MatA), 3, 3, KalmanVar ->MatA_Data);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	f503 7021 	add.w	r0, r3, #644	; 0x284
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	2203      	movs	r2, #3
 8000d6a:	2103      	movs	r1, #3
 8000d6c:	f00a fa8a 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatB), 3, 1, KalmanVar ->MatB_Data);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	f503 7023 	add.w	r0, r3, #652	; 0x28c
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	3324      	adds	r3, #36	; 0x24
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	2103      	movs	r1, #3
 8000d7e:	f00a fa81 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatC), 1, 3, KalmanVar ->MatC_Data);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	f503 7025 	add.w	r0, r3, #660	; 0x294
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	3330      	adds	r3, #48	; 0x30
 8000d8c:	2203      	movs	r2, #3
 8000d8e:	2101      	movs	r1, #1
 8000d90:	f00a fa78 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatD), 1, 1, KalmanVar ->MatD_Data);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	f503 7027 	add.w	r0, r3, #668	; 0x29c
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	333c      	adds	r3, #60	; 0x3c
 8000d9e:	2201      	movs	r2, #1
 8000da0:	2101      	movs	r1, #1
 8000da2:	f00a fa6f 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatQ), 3, 3, KalmanVar ->MatQ_Data);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	f503 7029 	add.w	r0, r3, #676	; 0x2a4
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	3340      	adds	r3, #64	; 0x40
 8000db0:	2203      	movs	r2, #3
 8000db2:	2103      	movs	r1, #3
 8000db4:	f00a fa66 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatR), 1, 1, KalmanVar ->MatR_Data);
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	f503 702b 	add.w	r0, r3, #684	; 0x2ac
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	3364      	adds	r3, #100	; 0x64
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	f00a fa5d 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatG), 3, 3, KalmanVar ->MatG_Data);
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	f503 702d 	add.w	r0, r3, #692	; 0x2b4
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	3368      	adds	r3, #104	; 0x68
 8000dd4:	2203      	movs	r2, #3
 8000dd6:	2103      	movs	r1, #3
 8000dd8:	f00a fa54 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatState), 3, 1, KalmanVar ->MatState_Data);
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	f503 702f 	add.w	r0, r3, #700	; 0x2bc
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	338c      	adds	r3, #140	; 0x8c
 8000de6:	2201      	movs	r2, #1
 8000de8:	2103      	movs	r1, #3
 8000dea:	f00a fa4b 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatStateLast), 3, 1, KalmanVar ->MatStateLast_Data);
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	f503 7031 	add.w	r0, r3, #708	; 0x2c4
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	3398      	adds	r3, #152	; 0x98
 8000df8:	2201      	movs	r2, #1
 8000dfa:	2103      	movs	r1, #3
 8000dfc:	f00a fa42 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatPredict), 3, 3, KalmanVar ->MatPredict_Data);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	f503 7033 	add.w	r0, r3, #716	; 0x2cc
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	33a4      	adds	r3, #164	; 0xa4
 8000e0a:	2203      	movs	r2, #3
 8000e0c:	2103      	movs	r1, #3
 8000e0e:	f00a fa39 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatPredictLast), 3, 3, KalmanVar ->MatPredictLast_Data);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	f503 7035 	add.w	r0, r3, #724	; 0x2d4
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	33c8      	adds	r3, #200	; 0xc8
 8000e1c:	2203      	movs	r2, #3
 8000e1e:	2103      	movs	r1, #3
 8000e20:	f00a fa30 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatY), 1, 1, KalmanVar ->MatY_Data);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	f503 7037 	add.w	r0, r3, #732	; 0x2dc
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	33ec      	adds	r3, #236	; 0xec
 8000e2e:	2201      	movs	r2, #1
 8000e30:	2101      	movs	r1, #1
 8000e32:	f00a fa27 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatZ), 1, 1, KalmanVar ->MatZ_Data);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	f503 7039 	add.w	r0, r3, #740	; 0x2e4
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	33f0      	adds	r3, #240	; 0xf0
 8000e40:	2201      	movs	r2, #1
 8000e42:	2101      	movs	r1, #1
 8000e44:	f00a fa1e 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatS), 1, 1, KalmanVar ->MatS_Data);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	f503 703b 	add.w	r0, r3, #748	; 0x2ec
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	33f4      	adds	r3, #244	; 0xf4
 8000e52:	2201      	movs	r2, #1
 8000e54:	2101      	movs	r1, #1
 8000e56:	f00a fa15 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatK), 3, 1, KalmanVar ->MatK_Data);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	f503 703d 	add.w	r0, r3, #756	; 0x2f4
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	33f8      	adds	r3, #248	; 0xf8
 8000e64:	2201      	movs	r2, #1
 8000e66:	2103      	movs	r1, #3
 8000e68:	f00a fa0c 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatI), 3, 3, KalmanVar ->MatI_Data);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	f503 703f 	add.w	r0, r3, #764	; 0x2fc
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8000e78:	2203      	movs	r2, #3
 8000e7a:	2103      	movs	r1, #3
 8000e7c:	f00a fa02 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatAt), 3, 3, KalmanVar ->MatAt_Data);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	f503 7041 	add.w	r0, r3, #772	; 0x304
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8000e8c:	2203      	movs	r2, #3
 8000e8e:	2103      	movs	r1, #3
 8000e90:	f00a f9f8 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatGt), 3, 3, KalmanVar ->MatGt_Data);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	f503 7043 	add.w	r0, r3, #780	; 0x30c
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	f503 73a6 	add.w	r3, r3, #332	; 0x14c
 8000ea0:	2203      	movs	r2, #3
 8000ea2:	2103      	movs	r1, #3
 8000ea4:	f00a f9ee 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatGQ), 3, 3, KalmanVar ->MatGQ_Data);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	f503 7045 	add.w	r0, r3, #788	; 0x314
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 8000eb4:	2203      	movs	r2, #3
 8000eb6:	2103      	movs	r1, #3
 8000eb8:	f00a f9e4 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatCt), 3, 1, KalmanVar ->MatCt_Data);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	f503 7047 	add.w	r0, r3, #796	; 0x31c
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	f503 73ca 	add.w	r3, r3, #404	; 0x194
 8000ec8:	2201      	movs	r2, #1
 8000eca:	2103      	movs	r1, #3
 8000ecc:	f00a f9da 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatGQGt), 3, 3, KalmanVar ->MatGQGt_Data);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	f503 704b 	add.w	r0, r3, #812	; 0x32c
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8000edc:	2203      	movs	r2, #3
 8000ede:	2103      	movs	r1, #3
 8000ee0:	f00a f9d0 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatSinv), 1, 1, KalmanVar ->MatSinv_Data);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f503 7049 	add.w	r0, r3, #804	; 0x324
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	2101      	movs	r1, #1
 8000ef4:	f00a f9c6 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatCPk), 1, 3, KalmanVar ->MatCPk_Data);
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	f503 704d 	add.w	r0, r3, #820	; 0x334
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 8000f04:	2203      	movs	r2, #3
 8000f06:	2101      	movs	r1, #1
 8000f08:	f00a f9bc 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatAPk), 3, 3, KalmanVar ->MatAPk_Data);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	f503 704f 	add.w	r0, r3, #828	; 0x33c
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 8000f18:	2203      	movs	r2, #3
 8000f1a:	2103      	movs	r1, #3
 8000f1c:	f00a f9b2 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatAPkAt), 3, 3, KalmanVar ->MatAPkAt_Data);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	f503 7051 	add.w	r0, r3, #836	; 0x344
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8000f2c:	2203      	movs	r2, #3
 8000f2e:	2103      	movs	r1, #3
 8000f30:	f00a f9a8 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatCXk), 1, 1, KalmanVar ->MatCXk_Data);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	f503 7053 	add.w	r0, r3, #844	; 0x34c
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	f503 7307 	add.w	r3, r3, #540	; 0x21c
 8000f40:	2201      	movs	r2, #1
 8000f42:	2101      	movs	r1, #1
 8000f44:	f00a f99e 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatCPkCt), 1, 1, KalmanVar ->MatCPkCt_Data);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	f503 7055 	add.w	r0, r3, #852	; 0x354
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	f503 7308 	add.w	r3, r3, #544	; 0x220
 8000f54:	2201      	movs	r2, #1
 8000f56:	2101      	movs	r1, #1
 8000f58:	f00a f994 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatPkCt), 3, 1, KalmanVar ->MatPkCt_Data);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	f503 7057 	add.w	r0, r3, #860	; 0x35c
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	f503 7309 	add.w	r3, r3, #548	; 0x224
 8000f68:	2201      	movs	r2, #1
 8000f6a:	2103      	movs	r1, #3
 8000f6c:	f00a f98a 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatKYk), 3, 1,KalmanVar ->MatKYk_Data);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	f503 7059 	add.w	r0, r3, #868	; 0x364
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	2103      	movs	r1, #3
 8000f80:	f00a f980 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatKC), 3, 3, KalmanVar ->MatKC_Data);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	f503 705b 	add.w	r0, r3, #876	; 0x36c
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 8000f90:	2203      	movs	r2, #3
 8000f92:	2103      	movs	r1, #3
 8000f94:	f00a f976 	bl	800b284 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatI_KC), 3, 3, KalmanVar ->MatI_KC_Data);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	f503 705d 	add.w	r0, r3, #884	; 0x374
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8000fa4:	2203      	movs	r2, #3
 8000fa6:	2103      	movs	r1, #3
 8000fa8:	f00a f96c 	bl	800b284 <arm_mat_init_f32>
	  // Get Transpose
	  arm_mat_trans_f32(&(KalmanVar ->MatA), &(KalmanVar ->MatAt));
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	f503 7221 	add.w	r2, r3, #644	; 0x284
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	f503 7341 	add.w	r3, r3, #772	; 0x304
 8000fb8:	4619      	mov	r1, r3
 8000fba:	4610      	mov	r0, r2
 8000fbc:	f009 fef6 	bl	800adac <arm_mat_trans_f32>
	  arm_mat_trans_f32(&(KalmanVar ->MatG), &(KalmanVar ->MatGt));
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	f503 722d 	add.w	r2, r3, #692	; 0x2b4
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	f503 7343 	add.w	r3, r3, #780	; 0x30c
 8000fcc:	4619      	mov	r1, r3
 8000fce:	4610      	mov	r0, r2
 8000fd0:	f009 feec 	bl	800adac <arm_mat_trans_f32>
	  arm_mat_trans_f32(&(KalmanVar ->MatC), &(KalmanVar ->MatCt));
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	f503 7225 	add.w	r2, r3, #660	; 0x294
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	f503 7347 	add.w	r3, r3, #796	; 0x31c
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4610      	mov	r0, r2
 8000fe4:	f009 fee2 	bl	800adac <arm_mat_trans_f32>
	  // Get Buffer
	  arm_mat_mult_f32(&(KalmanVar ->MatG), &(KalmanVar ->MatQ), &(KalmanVar ->MatGQ));
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	f503 702d 	add.w	r0, r3, #692	; 0x2b4
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	f503 7129 	add.w	r1, r3, #676	; 0x2a4
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	f503 7345 	add.w	r3, r3, #788	; 0x314
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	f009 ff9c 	bl	800af38 <arm_mat_mult_f32>
	  arm_mat_mult_f32(&(KalmanVar ->MatGQ), &(KalmanVar ->MatGt), &(KalmanVar ->MatGQGt));
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	f503 7045 	add.w	r0, r3, #788	; 0x314
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	f503 7143 	add.w	r1, r3, #780	; 0x30c
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	f503 734b 	add.w	r3, r3, #812	; 0x32c
 8001012:	461a      	mov	r2, r3
 8001014:	f009 ff90 	bl	800af38 <arm_mat_mult_f32>
}
 8001018:	bf00      	nop
 800101a:	3708      	adds	r7, #8
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}

08001020 <KalmanMatrixReset>:

void KalmanMatrixReset(KalmanFilterVar *KalmanVar , float Pvar)
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	ed87 0a00 	vstr	s0, [r7]
	for (int index = 0; index < 3; ++index)
 800102c:	2300      	movs	r3, #0
 800102e:	60fb      	str	r3, [r7, #12]
 8001030:	e013      	b.n	800105a <KalmanMatrixReset+0x3a>
	{
		KalmanVar ->MatStateLast_Data[index] = 0.0;
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	3326      	adds	r3, #38	; 0x26
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	4413      	add	r3, r2
 800103c:	f04f 0200 	mov.w	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
		KalmanVar ->MatState_Data[index] = 0.0;
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	3322      	adds	r3, #34	; 0x22
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	4413      	add	r3, r2
 800104c:	3304      	adds	r3, #4
 800104e:	f04f 0200 	mov.w	r2, #0
 8001052:	601a      	str	r2, [r3, #0]
	for (int index = 0; index < 3; ++index)
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	3301      	adds	r3, #1
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	2b02      	cmp	r3, #2
 800105e:	dde8      	ble.n	8001032 <KalmanMatrixReset+0x12>
	}

	KalmanVar ->MatPredict_Data[0] = Pvar;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	683a      	ldr	r2, [r7, #0]
 8001064:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	KalmanVar ->MatPredictLast_Data[0] = Pvar;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	683a      	ldr	r2, [r7, #0]
 800106c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

	KalmanVar ->MatPredict_Data[1] = 0.0;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	f04f 0200 	mov.w	r2, #0
 8001076:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	KalmanVar ->MatPredictLast_Data[1] = 0.0;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	f04f 0200 	mov.w	r2, #0
 8001080:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

	KalmanVar ->MatPredict_Data[2] = 0.0;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f04f 0200 	mov.w	r2, #0
 800108a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	KalmanVar ->MatPredictLast_Data[2] = 0.0;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	f04f 0200 	mov.w	r2, #0
 8001094:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0

	KalmanVar ->MatPredict_Data[3] = 0.0;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	f04f 0200 	mov.w	r2, #0
 800109e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	KalmanVar ->MatPredictLast_Data[3] = 0.0;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	f04f 0200 	mov.w	r2, #0
 80010a8:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	KalmanVar ->MatPredict_Data[4] = Pvar;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	683a      	ldr	r2, [r7, #0]
 80010b0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	KalmanVar ->MatPredictLast_Data[4] = Pvar;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	683a      	ldr	r2, [r7, #0]
 80010b8:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8

	KalmanVar ->MatPredict_Data[5] = 0.0;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	f04f 0200 	mov.w	r2, #0
 80010c2:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	KalmanVar ->MatPredictLast_Data[5] = 0.0;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	f04f 0200 	mov.w	r2, #0
 80010cc:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

	KalmanVar ->MatPredict_Data[6] = 0.0;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f04f 0200 	mov.w	r2, #0
 80010d6:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	KalmanVar ->MatPredictLast_Data[6] = 0.0;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	f04f 0200 	mov.w	r2, #0
 80010e0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0

	KalmanVar ->MatPredict_Data[7] = 0.0;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	f04f 0200 	mov.w	r2, #0
 80010ea:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	KalmanVar ->MatPredictLast_Data[7] = 0.0;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	f04f 0200 	mov.w	r2, #0
 80010f4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4

	KalmanVar ->MatPredict_Data[8] = Pvar;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	683a      	ldr	r2, [r7, #0]
 80010fc:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	KalmanVar ->MatPredictLast_Data[8] = Pvar;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	683a      	ldr	r2, [r7, #0]
 8001104:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8

}
 8001108:	bf00      	nop
 800110a:	3714      	adds	r7, #20
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr

08001114 <KalmanFilterFunction>:

void KalmanFilterFunction(KalmanFilterVar *KalmanVar,float32_t PositionDeg)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
 800111c:	ed87 0a00 	vstr	s0, [r7]
	// 1.Prediction
	// Predicted State Estimate
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatA), &(KalmanVar ->MatStateLast), &(KalmanVar ->MatState)); // A*Xk-1 ,No B*u
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f503 7021 	add.w	r0, r3, #644	; 0x284
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	f503 7131 	add.w	r1, r3, #708	; 0x2c4
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 8001132:	461a      	mov	r2, r3
 8001134:	f009 ff00 	bl	800af38 <arm_mat_mult_f32>
 8001138:	4603      	mov	r3, r0
 800113a:	461a      	mov	r2, r3
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	// Predicted error covariance
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatA), &(KalmanVar ->MatPredictLast), &(KalmanVar ->MatAPk)); // A*Pk-1
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	f503 7021 	add.w	r0, r3, #644	; 0x284
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f503 7135 	add.w	r1, r3, #724	; 0x2d4
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	f503 734f 	add.w	r3, r3, #828	; 0x33c
 8001154:	461a      	mov	r2, r3
 8001156:	f009 feef 	bl	800af38 <arm_mat_mult_f32>
 800115a:	4603      	mov	r3, r0
 800115c:	461a      	mov	r2, r3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatAPk), &(KalmanVar ->MatAt), &(KalmanVar ->MatAPkAt)); // A*Pk-1*At
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f503 704f 	add.w	r0, r3, #828	; 0x33c
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f503 7141 	add.w	r1, r3, #772	; 0x304
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	f503 7351 	add.w	r3, r3, #836	; 0x344
 8001176:	461a      	mov	r2, r3
 8001178:	f009 fede 	bl	800af38 <arm_mat_mult_f32>
 800117c:	4603      	mov	r3, r0
 800117e:	461a      	mov	r2, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	KalmanVar ->Kalmanstatus = arm_mat_add_f32(&(KalmanVar ->MatAPkAt), &(KalmanVar ->MatGQGt), &(KalmanVar ->MatPredict)); // A*Pk-1*At + GQGt
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	f503 7051 	add.w	r0, r3, #836	; 0x344
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	f503 714b 	add.w	r1, r3, #812	; 0x32c
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	f503 7333 	add.w	r3, r3, #716	; 0x2cc
 8001198:	461a      	mov	r2, r3
 800119a:	f00a f877 	bl	800b28c <arm_mat_add_f32>
 800119e:	4603      	mov	r3, r0
 80011a0:	461a      	mov	r2, r3
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	// 2.Correction
	// Innovation residual
	KalmanVar -> MatZ_Data[0] = PositionDeg; // Sensor Input
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	683a      	ldr	r2, [r7, #0]
 80011ac:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatC), &(KalmanVar ->MatState), &(KalmanVar ->MatCXk)); // C*Xk
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f503 7025 	add.w	r0, r3, #660	; 0x294
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	f503 712f 	add.w	r1, r3, #700	; 0x2bc
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 80011c2:	461a      	mov	r2, r3
 80011c4:	f009 feb8 	bl	800af38 <arm_mat_mult_f32>
 80011c8:	4603      	mov	r3, r0
 80011ca:	461a      	mov	r2, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	KalmanVar ->Kalmanstatus = arm_mat_sub_f32(&(KalmanVar ->MatZ), &(KalmanVar ->MatCXk), &(KalmanVar ->MatY)); // Zk - C*Xk
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	f503 7039 	add.w	r0, r3, #740	; 0x2e4
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	f503 7153 	add.w	r1, r3, #844	; 0x34c
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	f503 7337 	add.w	r3, r3, #732	; 0x2dc
 80011e4:	461a      	mov	r2, r3
 80011e6:	f009 fe3d 	bl	800ae64 <arm_mat_sub_f32>
 80011ea:	4603      	mov	r3, r0
 80011ec:	461a      	mov	r2, r3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	// Innovation covariance
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatC), &(KalmanVar ->MatPredict), &(KalmanVar ->MatCPk)); // C*Pk
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	f503 7025 	add.w	r0, r3, #660	; 0x294
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	f503 7133 	add.w	r1, r3, #716	; 0x2cc
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	f503 734d 	add.w	r3, r3, #820	; 0x334
 8001206:	461a      	mov	r2, r3
 8001208:	f009 fe96 	bl	800af38 <arm_mat_mult_f32>
 800120c:	4603      	mov	r3, r0
 800120e:	461a      	mov	r2, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatCPk), &(KalmanVar ->MatCt), &(KalmanVar ->MatCPkCt)); // C*Pk*Ct
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	f503 704d 	add.w	r0, r3, #820	; 0x334
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	f503 7147 	add.w	r1, r3, #796	; 0x31c
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8001228:	461a      	mov	r2, r3
 800122a:	f009 fe85 	bl	800af38 <arm_mat_mult_f32>
 800122e:	4603      	mov	r3, r0
 8001230:	461a      	mov	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	KalmanVar ->Kalmanstatus = arm_mat_add_f32(&(KalmanVar ->MatCPkCt), &(KalmanVar ->MatR), &(KalmanVar ->MatS)); // C*Pk*Ct + R
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f503 7055 	add.w	r0, r3, #852	; 0x354
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f503 712b 	add.w	r1, r3, #684	; 0x2ac
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f503 733b 	add.w	r3, r3, #748	; 0x2ec
 800124a:	461a      	mov	r2, r3
 800124c:	f00a f81e 	bl	800b28c <arm_mat_add_f32>
 8001250:	4603      	mov	r3, r0
 8001252:	461a      	mov	r2, r3
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	KalmanVar ->Kalmanstatus = arm_mat_inverse_f32(&(KalmanVar ->MatS), &(KalmanVar ->MatSinv)); // S inverse
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	f503 723b 	add.w	r2, r3, #748	; 0x2ec
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	f503 7349 	add.w	r3, r3, #804	; 0x324
 8001266:	4619      	mov	r1, r3
 8001268:	4610      	mov	r0, r2
 800126a:	f009 ff05 	bl	800b078 <arm_mat_inverse_f32>
 800126e:	4603      	mov	r3, r0
 8001270:	461a      	mov	r2, r3
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	// Optimal Kalman gain
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatPredict), &(KalmanVar ->MatCt), &(KalmanVar ->MatPkCt)); // Pk*Ct
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	f503 7033 	add.w	r0, r3, #716	; 0x2cc
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	f503 7147 	add.w	r1, r3, #796	; 0x31c
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	f503 7357 	add.w	r3, r3, #860	; 0x35c
 800128a:	461a      	mov	r2, r3
 800128c:	f009 fe54 	bl	800af38 <arm_mat_mult_f32>
 8001290:	4603      	mov	r3, r0
 8001292:	461a      	mov	r2, r3
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatPkCt), &(KalmanVar ->MatSinv), &(KalmanVar ->MatK)); // Pk*Ct*Sinv
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	f503 7057 	add.w	r0, r3, #860	; 0x35c
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	f503 7149 	add.w	r1, r3, #804	; 0x324
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	f503 733d 	add.w	r3, r3, #756	; 0x2f4
 80012ac:	461a      	mov	r2, r3
 80012ae:	f009 fe43 	bl	800af38 <arm_mat_mult_f32>
 80012b2:	4603      	mov	r3, r0
 80012b4:	461a      	mov	r2, r3
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	// Corrected state estimate
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatK), &(KalmanVar ->MatY), &(KalmanVar ->MatKYk)); // K*Yk
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	f503 703d 	add.w	r0, r3, #756	; 0x2f4
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	f503 7137 	add.w	r1, r3, #732	; 0x2dc
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	f503 7359 	add.w	r3, r3, #868	; 0x364
 80012ce:	461a      	mov	r2, r3
 80012d0:	f009 fe32 	bl	800af38 <arm_mat_mult_f32>
 80012d4:	4603      	mov	r3, r0
 80012d6:	461a      	mov	r2, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	KalmanVar ->Kalmanstatus = arm_mat_add_f32(&(KalmanVar ->MatKYk), &(KalmanVar ->MatState), &(KalmanVar ->MatStateLast)); // Xk+K*Yk
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	f503 7059 	add.w	r0, r3, #868	; 0x364
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	f503 712f 	add.w	r1, r3, #700	; 0x2bc
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	f503 7331 	add.w	r3, r3, #708	; 0x2c4
 80012f0:	461a      	mov	r2, r3
 80012f2:	f009 ffcb 	bl	800b28c <arm_mat_add_f32>
 80012f6:	4603      	mov	r3, r0
 80012f8:	461a      	mov	r2, r3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	// Corrected estimate covariance
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatK), &(KalmanVar ->MatC), &(KalmanVar ->MatKC)); //K*C
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	f503 703d 	add.w	r0, r3, #756	; 0x2f4
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	f503 7125 	add.w	r1, r3, #660	; 0x294
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 8001312:	461a      	mov	r2, r3
 8001314:	f009 fe10 	bl	800af38 <arm_mat_mult_f32>
 8001318:	4603      	mov	r3, r0
 800131a:	461a      	mov	r2, r3
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	KalmanVar ->Kalmanstatus = arm_mat_sub_f32(&(KalmanVar ->MatI), &(KalmanVar ->MatKC), &(KalmanVar ->MatI_KC)); // I-K*C
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	f503 703f 	add.w	r0, r3, #764	; 0x2fc
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	f503 715b 	add.w	r1, r3, #876	; 0x36c
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	f503 735d 	add.w	r3, r3, #884	; 0x374
 8001334:	461a      	mov	r2, r3
 8001336:	f009 fd95 	bl	800ae64 <arm_mat_sub_f32>
 800133a:	4603      	mov	r3, r0
 800133c:	461a      	mov	r2, r3
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatI_KC), &(KalmanVar ->MatPredict), &(KalmanVar ->MatPredictLast)); // (I-K*C)*Pk
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	f503 705d 	add.w	r0, r3, #884	; 0x374
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	f503 7133 	add.w	r1, r3, #716	; 0x2cc
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	f503 7335 	add.w	r3, r3, #724	; 0x2d4
 8001356:	461a      	mov	r2, r3
 8001358:	f009 fdee 	bl	800af38 <arm_mat_mult_f32>
 800135c:	4603      	mov	r3, r0
 800135e:	461a      	mov	r2, r3
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
	...

08001370 <PIDAController_Init>:
#define PIDVELO_KD  0.0f
#define PID_LIM_MIN_INT -10000.0f
#define PID_LIM_MAX_INT  10000.0f

void PIDAController_Init(PIDAController *pid)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
	pid->Last1Error = 0.0f;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f04f 0200 	mov.w	r2, #0
 800137e:	621a      	str	r2, [r3, #32]
	pid->Last2Error = 0.0f;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	f04f 0200 	mov.w	r2, #0
 8001386:	625a      	str	r2, [r3, #36]	; 0x24

	pid->differentiatorOutput = 0.0f;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	f04f 0200 	mov.w	r2, #0
 800138e:	619a      	str	r2, [r3, #24]
	pid->integratorOutput = 0.0f;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	f04f 0200 	mov.w	r2, #0
 8001396:	615a      	str	r2, [r3, #20]
	pid->proportionalOutput = 0.0f;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f04f 0200 	mov.w	r2, #0
 800139e:	61da      	str	r2, [r3, #28]

	pid->ControllerOut = 0.0f;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f04f 0200 	mov.w	r2, #0
 80013a6:	629a      	str	r2, [r3, #40]	; 0x28
	pid->ControllerLastOut = 0.0f;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f04f 0200 	mov.w	r2, #0
 80013ae:	62da      	str	r2, [r3, #44]	; 0x2c

	pid->OutputMax = PID_LIM_MAX_INT;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	4a05      	ldr	r2, [pc, #20]	; (80013c8 <PIDAController_Init+0x58>)
 80013b4:	611a      	str	r2, [r3, #16]
	pid->OutputMin = PID_LIM_MIN_INT;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	4a04      	ldr	r2, [pc, #16]	; (80013cc <PIDAController_Init+0x5c>)
 80013ba:	60da      	str	r2, [r3, #12]
}
 80013bc:	bf00      	nop
 80013be:	370c      	adds	r7, #12
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr
 80013c8:	461c4000 	.word	0x461c4000
 80013cc:	c61c4000 	.word	0xc61c4000

080013d0 <PIDAVelocityController_Update>:

float PIDAVelocityController_Update(PIDAController *pid, float setpoint, float measurement){
 80013d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80013d4:	b088      	sub	sp, #32
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	60f8      	str	r0, [r7, #12]
 80013da:	ed87 0a02 	vstr	s0, [r7, #8]
 80013de:	edc7 0a01 	vstr	s1, [r7, #4]

    float error = setpoint - measurement;
 80013e2:	ed97 7a02 	vldr	s14, [r7, #8]
 80013e6:	edd7 7a01 	vldr	s15, [r7, #4]
 80013ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013ee:	edc7 7a07 	vstr	s15, [r7, #28]
    float errorDZ = error;
 80013f2:	69fb      	ldr	r3, [r7, #28]
 80013f4:	61bb      	str	r3, [r7, #24]
    float deadzone = 2.5;
 80013f6:	4b62      	ldr	r3, [pc, #392]	; (8001580 <PIDAVelocityController_Update+0x1b0>)
 80013f8:	617b      	str	r3, [r7, #20]
//    else
//    {
//    	pid->KpUse = pid->Kp;
//    }

    if(AbsVal(setpoint) <= 10.0) // 10 deg/s
 80013fa:	ed97 0a02 	vldr	s0, [r7, #8]
 80013fe:	f000 f9d8 	bl	80017b2 <AbsVal>
 8001402:	eef0 7a40 	vmov.f32	s15, s0
 8001406:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800140a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800140e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001412:	d80a      	bhi.n	800142a <PIDAVelocityController_Update+0x5a>
    {
//    	pid->Kp  = 0.2;
//    	pid->Ki  = 6.0;
//    	pid->Kd  = 0.0;
    	pid->Kp  = PIDVELO_KP;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	4a5b      	ldr	r2, [pc, #364]	; (8001584 <PIDAVelocityController_Update+0x1b4>)
 8001418:	601a      	str	r2, [r3, #0]
    	pid->Ki  = PIDVELO_KI;
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	4a5a      	ldr	r2, [pc, #360]	; (8001588 <PIDAVelocityController_Update+0x1b8>)
 800141e:	605a      	str	r2, [r3, #4]
    	pid->Kd  = PIDVELO_KD;
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	f04f 0200 	mov.w	r2, #0
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	e009      	b.n	800143e <PIDAVelocityController_Update+0x6e>
    }
    else
    {
    	pid->Kp  = PIDVELO_KP;
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	4a55      	ldr	r2, [pc, #340]	; (8001584 <PIDAVelocityController_Update+0x1b4>)
 800142e:	601a      	str	r2, [r3, #0]
    	pid->Ki  = PIDVELO_KI;
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	4a55      	ldr	r2, [pc, #340]	; (8001588 <PIDAVelocityController_Update+0x1b8>)
 8001434:	605a      	str	r2, [r3, #4]
    	pid->Kd  = PIDVELO_KD;
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	f04f 0200 	mov.w	r2, #0
 800143c:	609a      	str	r2, [r3, #8]
    }

	// Compute error of each term

    pid->proportionalOutput = (pid->Kp*errorDZ) - (pid->Kp * pid->Last1Error);
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	ed93 7a00 	vldr	s14, [r3]
 8001444:	edd7 7a06 	vldr	s15, [r7, #24]
 8001448:	ee27 7a27 	vmul.f32	s14, s14, s15
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	edd3 6a00 	vldr	s13, [r3]
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	edd3 7a08 	vldr	s15, [r3, #32]
 8001458:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800145c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	edc3 7a07 	vstr	s15, [r3, #28]

    pid->integratorOutput = (pid->Ki * errorDZ);
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	ed93 7a01 	vldr	s14, [r3, #4]
 800146c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001470:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	edc3 7a05 	vstr	s15, [r3, #20]

    pid->differentiatorOutput = pid->Kd *(errorDZ -(2.0* pid->Last1Error) + pid->Last2Error)	;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff f80e 	bl	80004a0 <__aeabi_f2d>
 8001484:	4604      	mov	r4, r0
 8001486:	460d      	mov	r5, r1
 8001488:	69b8      	ldr	r0, [r7, #24]
 800148a:	f7ff f809 	bl	80004a0 <__aeabi_f2d>
 800148e:	4680      	mov	r8, r0
 8001490:	4689      	mov	r9, r1
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	6a1b      	ldr	r3, [r3, #32]
 8001496:	4618      	mov	r0, r3
 8001498:	f7ff f802 	bl	80004a0 <__aeabi_f2d>
 800149c:	4602      	mov	r2, r0
 800149e:	460b      	mov	r3, r1
 80014a0:	f7fe fea0 	bl	80001e4 <__adddf3>
 80014a4:	4602      	mov	r2, r0
 80014a6:	460b      	mov	r3, r1
 80014a8:	4640      	mov	r0, r8
 80014aa:	4649      	mov	r1, r9
 80014ac:	f7fe fe98 	bl	80001e0 <__aeabi_dsub>
 80014b0:	4602      	mov	r2, r0
 80014b2:	460b      	mov	r3, r1
 80014b4:	4690      	mov	r8, r2
 80014b6:	4699      	mov	r9, r3
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014bc:	4618      	mov	r0, r3
 80014be:	f7fe ffef 	bl	80004a0 <__aeabi_f2d>
 80014c2:	4602      	mov	r2, r0
 80014c4:	460b      	mov	r3, r1
 80014c6:	4640      	mov	r0, r8
 80014c8:	4649      	mov	r1, r9
 80014ca:	f7fe fe8b 	bl	80001e4 <__adddf3>
 80014ce:	4602      	mov	r2, r0
 80014d0:	460b      	mov	r3, r1
 80014d2:	4620      	mov	r0, r4
 80014d4:	4629      	mov	r1, r5
 80014d6:	f7ff f83b 	bl	8000550 <__aeabi_dmul>
 80014da:	4602      	mov	r2, r0
 80014dc:	460b      	mov	r3, r1
 80014de:	4610      	mov	r0, r2
 80014e0:	4619      	mov	r1, r3
 80014e2:	f7ff fa67 	bl	80009b4 <__aeabi_d2f>
 80014e6:	4602      	mov	r2, r0
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	619a      	str	r2, [r3, #24]

	// Compute output and apply limits

    pid->ControllerOut = pid->proportionalOutput + pid->integratorOutput + pid->differentiatorOutput
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	ed93 7a07 	vldr	s14, [r3, #28]
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	edd3 7a05 	vldr	s15, [r3, #20]
 80014f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	edd3 7a06 	vldr	s15, [r3, #24]
 8001502:	ee37 7a27 	vadd.f32	s14, s14, s15
    								+ pid->ControllerLastOut;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800150c:	ee77 7a27 	vadd.f32	s15, s14, s15
    pid->ControllerOut = pid->proportionalOutput + pid->integratorOutput + pid->differentiatorOutput
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

    if (pid->ControllerOut > pid->OutputMax) {
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001522:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800152a:	dd04      	ble.n	8001536 <PIDAVelocityController_Update+0x166>

    	pid->ControllerOut = pid->OutputMax;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	691a      	ldr	r2, [r3, #16]
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	629a      	str	r2, [r3, #40]	; 0x28
 8001534:	e00e      	b.n	8001554 <PIDAVelocityController_Update+0x184>

    } else if (pid->ControllerOut < pid->OutputMin) {
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001542:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800154a:	d503      	bpl.n	8001554 <PIDAVelocityController_Update+0x184>

    	pid->ControllerOut = pid->OutputMin;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	68da      	ldr	r2, [r3, #12]
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	629a      	str	r2, [r3, #40]	; 0x28
    }

    // Controller Memory

    pid->ControllerLastOut = pid->ControllerOut;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	62da      	str	r2, [r3, #44]	; 0x2c
	pid->Last2Error = pid->Last1Error;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	6a1a      	ldr	r2, [r3, #32]
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	625a      	str	r2, [r3, #36]	; 0x24
	pid->Last1Error = errorDZ;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	69ba      	ldr	r2, [r7, #24]
 8001568:	621a      	str	r2, [r3, #32]

	return pid->ControllerOut;
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800156e:	ee07 3a90 	vmov	s15, r3
}
 8001572:	eeb0 0a67 	vmov.f32	s0, s15
 8001576:	3720      	adds	r7, #32
 8001578:	46bd      	mov	sp, r7
 800157a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800157e:	bf00      	nop
 8001580:	40200000 	.word	0x40200000
 8001584:	3e23e1d3 	.word	0x3e23e1d3
 8001588:	4048ecf7 	.word	0x4048ecf7

0800158c <PIDAPositonController_Update>:

float PIDAPositonController_Update(PIDAController *pid, float setpoint, float measurement)
{
 800158c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001590:	b088      	sub	sp, #32
 8001592:	af00      	add	r7, sp, #0
 8001594:	60f8      	str	r0, [r7, #12]
 8001596:	ed87 0a02 	vstr	s0, [r7, #8]
 800159a:	edc7 0a01 	vstr	s1, [r7, #4]
    float error = setpoint - measurement;
 800159e:	ed97 7a02 	vldr	s14, [r7, #8]
 80015a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80015a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015aa:	edc7 7a07 	vstr	s15, [r7, #28]
    float errorDZ = error;
 80015ae:	69fb      	ldr	r3, [r7, #28]
 80015b0:	61bb      	str	r3, [r7, #24]
    float deadzone = 0.4;
 80015b2:	4b62      	ldr	r3, [pc, #392]	; (800173c <PIDAPositonController_Update+0x1b0>)
 80015b4:	617b      	str	r3, [r7, #20]
//    else
//    {
//    	errorDZ = error + deadzone;
//    }

    if(AbsVal(setpoint) < 10.0) // 10 deg/s
 80015b6:	ed97 0a02 	vldr	s0, [r7, #8]
 80015ba:	f000 f8fa 	bl	80017b2 <AbsVal>
 80015be:	eef0 7a40 	vmov.f32	s15, s0
 80015c2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80015c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ce:	d50a      	bpl.n	80015e6 <PIDAPositonController_Update+0x5a>
    {
    	pid->Kp  = PID_KP;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	4a5b      	ldr	r2, [pc, #364]	; (8001740 <PIDAPositonController_Update+0x1b4>)
 80015d4:	601a      	str	r2, [r3, #0]
    	pid->Ki  = PID_KI;
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	4a5a      	ldr	r2, [pc, #360]	; (8001744 <PIDAPositonController_Update+0x1b8>)
 80015da:	605a      	str	r2, [r3, #4]
    	pid->Kd  = PID_KD;
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	f04f 0200 	mov.w	r2, #0
 80015e2:	609a      	str	r2, [r3, #8]
 80015e4:	e009      	b.n	80015fa <PIDAPositonController_Update+0x6e>
    }
    else
    {
    	pid->Kp  = PID_KP;
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	4a55      	ldr	r2, [pc, #340]	; (8001740 <PIDAPositonController_Update+0x1b4>)
 80015ea:	601a      	str	r2, [r3, #0]
    	pid->Ki  = PID_KI;
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	4a55      	ldr	r2, [pc, #340]	; (8001744 <PIDAPositonController_Update+0x1b8>)
 80015f0:	605a      	str	r2, [r3, #4]
    	pid->Kd  = PID_KD;
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	f04f 0200 	mov.w	r2, #0
 80015f8:	609a      	str	r2, [r3, #8]
    }

	// Compute error of each term

    pid->proportionalOutput = (pid->Kp*errorDZ) - (pid->Kp * pid->Last1Error);
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	ed93 7a00 	vldr	s14, [r3]
 8001600:	edd7 7a06 	vldr	s15, [r7, #24]
 8001604:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	edd3 6a00 	vldr	s13, [r3]
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	edd3 7a08 	vldr	s15, [r3, #32]
 8001614:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001618:	ee77 7a67 	vsub.f32	s15, s14, s15
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	edc3 7a07 	vstr	s15, [r3, #28]

    pid->integratorOutput = (pid->Ki * errorDZ);
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	ed93 7a01 	vldr	s14, [r3, #4]
 8001628:	edd7 7a06 	vldr	s15, [r7, #24]
 800162c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	edc3 7a05 	vstr	s15, [r3, #20]

    pid->differentiatorOutput = pid->Kd *(errorDZ -(2.0* pid->Last1Error) + pid->Last2Error)	;
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	4618      	mov	r0, r3
 800163c:	f7fe ff30 	bl	80004a0 <__aeabi_f2d>
 8001640:	4604      	mov	r4, r0
 8001642:	460d      	mov	r5, r1
 8001644:	69b8      	ldr	r0, [r7, #24]
 8001646:	f7fe ff2b 	bl	80004a0 <__aeabi_f2d>
 800164a:	4680      	mov	r8, r0
 800164c:	4689      	mov	r9, r1
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	6a1b      	ldr	r3, [r3, #32]
 8001652:	4618      	mov	r0, r3
 8001654:	f7fe ff24 	bl	80004a0 <__aeabi_f2d>
 8001658:	4602      	mov	r2, r0
 800165a:	460b      	mov	r3, r1
 800165c:	f7fe fdc2 	bl	80001e4 <__adddf3>
 8001660:	4602      	mov	r2, r0
 8001662:	460b      	mov	r3, r1
 8001664:	4640      	mov	r0, r8
 8001666:	4649      	mov	r1, r9
 8001668:	f7fe fdba 	bl	80001e0 <__aeabi_dsub>
 800166c:	4602      	mov	r2, r0
 800166e:	460b      	mov	r3, r1
 8001670:	4690      	mov	r8, r2
 8001672:	4699      	mov	r9, r3
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001678:	4618      	mov	r0, r3
 800167a:	f7fe ff11 	bl	80004a0 <__aeabi_f2d>
 800167e:	4602      	mov	r2, r0
 8001680:	460b      	mov	r3, r1
 8001682:	4640      	mov	r0, r8
 8001684:	4649      	mov	r1, r9
 8001686:	f7fe fdad 	bl	80001e4 <__adddf3>
 800168a:	4602      	mov	r2, r0
 800168c:	460b      	mov	r3, r1
 800168e:	4620      	mov	r0, r4
 8001690:	4629      	mov	r1, r5
 8001692:	f7fe ff5d 	bl	8000550 <__aeabi_dmul>
 8001696:	4602      	mov	r2, r0
 8001698:	460b      	mov	r3, r1
 800169a:	4610      	mov	r0, r2
 800169c:	4619      	mov	r1, r3
 800169e:	f7ff f989 	bl	80009b4 <__aeabi_d2f>
 80016a2:	4602      	mov	r2, r0
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	619a      	str	r2, [r3, #24]

	// Compute output and apply limits

    pid->ControllerOut = pid->proportionalOutput + pid->integratorOutput + pid->differentiatorOutput
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	ed93 7a07 	vldr	s14, [r3, #28]
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	edd3 7a05 	vldr	s15, [r3, #20]
 80016b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	edd3 7a06 	vldr	s15, [r3, #24]
 80016be:	ee37 7a27 	vadd.f32	s14, s14, s15
    								+ pid->ControllerLastOut;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80016c8:	ee77 7a27 	vadd.f32	s15, s14, s15
    pid->ControllerOut = pid->proportionalOutput + pid->integratorOutput + pid->differentiatorOutput
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

    if (pid->ControllerOut > pid->OutputMax) {
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	edd3 7a04 	vldr	s15, [r3, #16]
 80016de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016e6:	dd04      	ble.n	80016f2 <PIDAPositonController_Update+0x166>

    	pid->ControllerOut = pid->OutputMax;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	691a      	ldr	r2, [r3, #16]
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	629a      	str	r2, [r3, #40]	; 0x28
 80016f0:	e00e      	b.n	8001710 <PIDAPositonController_Update+0x184>

    } else if (pid->ControllerOut < pid->OutputMin) {
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	edd3 7a03 	vldr	s15, [r3, #12]
 80016fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001706:	d503      	bpl.n	8001710 <PIDAPositonController_Update+0x184>

    	pid->ControllerOut = pid->OutputMin;
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	68da      	ldr	r2, [r3, #12]
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    // Controller Memory

    pid->ControllerLastOut = pid->ControllerOut;
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	62da      	str	r2, [r3, #44]	; 0x2c
	pid->Last2Error = pid->Last1Error;
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	6a1a      	ldr	r2, [r3, #32]
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	625a      	str	r2, [r3, #36]	; 0x24
	pid->Last1Error = errorDZ;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	69ba      	ldr	r2, [r7, #24]
 8001724:	621a      	str	r2, [r3, #32]

	return pid->ControllerOut;
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800172a:	ee07 3a90 	vmov	s15, r3
}
 800172e:	eeb0 0a67 	vmov.f32	s0, s15
 8001732:	3720      	adds	r7, #32
 8001734:	46bd      	mov	sp, r7
 8001736:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800173a:	bf00      	nop
 800173c:	3ecccccd 	.word	0x3ecccccd
 8001740:	40c00000 	.word	0x40c00000
 8001744:	3d4ccccd 	.word	0x3d4ccccd

08001748 <Robotinit>:


#include "Trajectory.h"

void Robotinit(RobotManagement *Robot)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
	  Robot -> Position = 0.0;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	f04f 0200 	mov.w	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
	  Robot -> Velocity = 0.0;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	f04f 0200 	mov.w	r2, #0
 800175e:	605a      	str	r2, [r3, #4]
	  Robot -> CurrentStation = 0;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2200      	movs	r2, #0
 8001764:	811a      	strh	r2, [r3, #8]
	  Robot -> GoalPositon = 0.0;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	f04f 0200 	mov.w	r2, #0
 800176c:	60da      	str	r2, [r3, #12]
	  Robot -> HomePositon = 0.0;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	f04f 0200 	mov.w	r2, #0
 8001774:	615a      	str	r2, [r3, #20]
	  Robot -> QX = 0.0;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	f04f 0200 	mov.w	r2, #0
 800177c:	619a      	str	r2, [r3, #24]
	  Robot -> QV = 0.0;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f04f 0200 	mov.w	r2, #0
 8001784:	61da      	str	r2, [r3, #28]

	  Robot -> flagSethome = 0;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2200      	movs	r2, #0
 800178a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	  Robot -> flagStartTime = 0;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2200      	movs	r2, #0
 8001792:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	  Robot -> RunningFlag = 0;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2200      	movs	r2, #0
 800179a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

	  Robot -> MotorIsOn = 0;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2200      	movs	r2, #0
 80017a2:	f883 2020 	strb.w	r2, [r3, #32]

}
 80017a6:	bf00      	nop
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr

080017b2 <AbsVal>:
{
	Robot -> HomePositon = homePoint;
}

float AbsVal(float number)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b082      	sub	sp, #8
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	ed87 0a01 	vstr	s0, [r7, #4]
  if(number<0)
 80017bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80017c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c8:	d50e      	bpl.n	80017e8 <AbsVal+0x36>
  {
    return number*-1.0;
 80017ca:	6878      	ldr	r0, [r7, #4]
 80017cc:	f7fe fe68 	bl	80004a0 <__aeabi_f2d>
 80017d0:	4602      	mov	r2, r0
 80017d2:	460b      	mov	r3, r1
 80017d4:	4610      	mov	r0, r2
 80017d6:	4619      	mov	r1, r3
 80017d8:	f7ff f8ec 	bl	80009b4 <__aeabi_d2f>
 80017dc:	4603      	mov	r3, r0
 80017de:	ee07 3a90 	vmov	s15, r3
 80017e2:	eef1 7a67 	vneg.f32	s15, s15
 80017e6:	e001      	b.n	80017ec <AbsVal+0x3a>
  }
  else
  {
    return number;
 80017e8:	edd7 7a01 	vldr	s15, [r7, #4]
  }
}
 80017ec:	eeb0 0a67 	vmov.f32	s0, s15
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
	...

080017f8 <CoefficientAndTimeCalculation>:

void CoefficientAndTimeCalculation(TrajectoryG *traject, float Qinitial, float Qfinal){
 80017f8:	b5b0      	push	{r4, r5, r7, lr}
 80017fa:	b086      	sub	sp, #24
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	60f8      	str	r0, [r7, #12]
 8001800:	ed87 0a02 	vstr	s0, [r7, #8]
 8001804:	edc7 0a01 	vstr	s1, [r7, #4]

	traject -> Qin = Qinitial;
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	68ba      	ldr	r2, [r7, #8]
 800180c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	traject -> Qfinal = Qfinal;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	// Set initial = 0;
	traject -> QRelative = traject -> Qfinal - traject -> Qin;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 8001824:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	edc3 7a27 	vstr	s15, [r3, #156]	; 0x9c

	// Set Vmax Amax Jmax
	traject -> Vmax = 0.0;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	f04f 0200 	mov.w	r2, #0
 8001834:	609a      	str	r2, [r3, #8]
	traject -> Amax = 0.0;
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	f04f 0200 	mov.w	r2, #0
 800183c:	601a      	str	r2, [r3, #0]
	traject -> Jmax = 0.0;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	f04f 0200 	mov.w	r2, #0
 8001844:	605a      	str	r2, [r3, #4]
	float gain = 0.0;
 8001846:	f04f 0300 	mov.w	r3, #0
 800184a:	617b      	str	r3, [r7, #20]
	if(traject -> QRelative < 0.0)
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 8001852:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800185a:	d502      	bpl.n	8001862 <CoefficientAndTimeCalculation+0x6a>
	{
		gain = -1.0;
 800185c:	4b4d      	ldr	r3, [pc, #308]	; (8001994 <CoefficientAndTimeCalculation+0x19c>)
 800185e:	617b      	str	r3, [r7, #20]
 8001860:	e002      	b.n	8001868 <CoefficientAndTimeCalculation+0x70>
	}
	else
	{
		gain = 1.0;
 8001862:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001866:	617b      	str	r3, [r7, #20]
	}
	// Find Speed limit
	float Vcheck = AbsVal(traject -> QRelative);
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 800186e:	eeb0 0a67 	vmov.f32	s0, s15
 8001872:	f7ff ff9e 	bl	80017b2 <AbsVal>
 8001876:	ed87 0a04 	vstr	s0, [r7, #16]
	if(Vcheck >= 1.0  && Vcheck < 20.0)
 800187a:	edd7 7a04 	vldr	s15, [r7, #16]
 800187e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001882:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800188a:	db12      	blt.n	80018b2 <CoefficientAndTimeCalculation+0xba>
 800188c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001890:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001894:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800189c:	d509      	bpl.n	80018b2 <CoefficientAndTimeCalculation+0xba>
	{
		traject -> Amax =  5.73;
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	4a3d      	ldr	r2, [pc, #244]	; (8001998 <CoefficientAndTimeCalculation+0x1a0>)
 80018a2:	601a      	str	r2, [r3, #0]
		traject -> Jmax =  114.6;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	4a3d      	ldr	r2, [pc, #244]	; (800199c <CoefficientAndTimeCalculation+0x1a4>)
 80018a8:	605a      	str	r2, [r3, #4]
		traject -> Vmax =  3.0;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	4a3c      	ldr	r2, [pc, #240]	; (80019a0 <CoefficientAndTimeCalculation+0x1a8>)
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	e0a6      	b.n	8001a00 <CoefficientAndTimeCalculation+0x208>
	}
	else if(Vcheck >= 20.0  && Vcheck < 40.0)
 80018b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80018b6:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80018ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c2:	db12      	blt.n	80018ea <CoefficientAndTimeCalculation+0xf2>
 80018c4:	edd7 7a04 	vldr	s15, [r7, #16]
 80018c8:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80019a4 <CoefficientAndTimeCalculation+0x1ac>
 80018cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018d4:	d509      	bpl.n	80018ea <CoefficientAndTimeCalculation+0xf2>
	{
		traject -> Amax =  5.73;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	4a2f      	ldr	r2, [pc, #188]	; (8001998 <CoefficientAndTimeCalculation+0x1a0>)
 80018da:	601a      	str	r2, [r3, #0]
		traject -> Jmax =  114.6;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	4a2f      	ldr	r2, [pc, #188]	; (800199c <CoefficientAndTimeCalculation+0x1a4>)
 80018e0:	605a      	str	r2, [r3, #4]
		traject -> Vmax =  6.0;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	4a30      	ldr	r2, [pc, #192]	; (80019a8 <CoefficientAndTimeCalculation+0x1b0>)
 80018e6:	609a      	str	r2, [r3, #8]
 80018e8:	e08a      	b.n	8001a00 <CoefficientAndTimeCalculation+0x208>
	}
	else if(Vcheck >= 40.0  && Vcheck < 60.0)
 80018ea:	edd7 7a04 	vldr	s15, [r7, #16]
 80018ee:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 80019a4 <CoefficientAndTimeCalculation+0x1ac>
 80018f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018fa:	db12      	blt.n	8001922 <CoefficientAndTimeCalculation+0x12a>
 80018fc:	edd7 7a04 	vldr	s15, [r7, #16]
 8001900:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80019ac <CoefficientAndTimeCalculation+0x1b4>
 8001904:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800190c:	d509      	bpl.n	8001922 <CoefficientAndTimeCalculation+0x12a>
	{
		traject -> Amax =  5.73;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	4a21      	ldr	r2, [pc, #132]	; (8001998 <CoefficientAndTimeCalculation+0x1a0>)
 8001912:	601a      	str	r2, [r3, #0]
		traject -> Jmax =  114.6;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	4a21      	ldr	r2, [pc, #132]	; (800199c <CoefficientAndTimeCalculation+0x1a4>)
 8001918:	605a      	str	r2, [r3, #4]
		traject -> Vmax =  9.0;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	4a24      	ldr	r2, [pc, #144]	; (80019b0 <CoefficientAndTimeCalculation+0x1b8>)
 800191e:	609a      	str	r2, [r3, #8]
 8001920:	e06e      	b.n	8001a00 <CoefficientAndTimeCalculation+0x208>
	}
	else if(Vcheck >= 60.0  && Vcheck < 100.0)
 8001922:	edd7 7a04 	vldr	s15, [r7, #16]
 8001926:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80019ac <CoefficientAndTimeCalculation+0x1b4>
 800192a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800192e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001932:	db12      	blt.n	800195a <CoefficientAndTimeCalculation+0x162>
 8001934:	edd7 7a04 	vldr	s15, [r7, #16]
 8001938:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80019b4 <CoefficientAndTimeCalculation+0x1bc>
 800193c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001944:	d509      	bpl.n	800195a <CoefficientAndTimeCalculation+0x162>
	{
		traject -> Amax =  5.73;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	4a13      	ldr	r2, [pc, #76]	; (8001998 <CoefficientAndTimeCalculation+0x1a0>)
 800194a:	601a      	str	r2, [r3, #0]
		traject -> Jmax =  114.6;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	4a13      	ldr	r2, [pc, #76]	; (800199c <CoefficientAndTimeCalculation+0x1a4>)
 8001950:	605a      	str	r2, [r3, #4]
		traject -> Vmax =  15.0;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	4a18      	ldr	r2, [pc, #96]	; (80019b8 <CoefficientAndTimeCalculation+0x1c0>)
 8001956:	609a      	str	r2, [r3, #8]
 8001958:	e052      	b.n	8001a00 <CoefficientAndTimeCalculation+0x208>
	}
	else if(Vcheck >= 100.0  && Vcheck < 160.0)
 800195a:	edd7 7a04 	vldr	s15, [r7, #16]
 800195e:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80019b4 <CoefficientAndTimeCalculation+0x1bc>
 8001962:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800196a:	db2f      	blt.n	80019cc <CoefficientAndTimeCalculation+0x1d4>
 800196c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001970:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80019c8 <CoefficientAndTimeCalculation+0x1d0>
 8001974:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800197c:	d526      	bpl.n	80019cc <CoefficientAndTimeCalculation+0x1d4>
	{
		traject -> Amax =  17.9;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	4a0e      	ldr	r2, [pc, #56]	; (80019bc <CoefficientAndTimeCalculation+0x1c4>)
 8001982:	601a      	str	r2, [r3, #0]
		traject -> Jmax =  286.5;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	4a0e      	ldr	r2, [pc, #56]	; (80019c0 <CoefficientAndTimeCalculation+0x1c8>)
 8001988:	605a      	str	r2, [r3, #4]
		traject -> Vmax =  24;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	4a0d      	ldr	r2, [pc, #52]	; (80019c4 <CoefficientAndTimeCalculation+0x1cc>)
 800198e:	609a      	str	r2, [r3, #8]
 8001990:	e036      	b.n	8001a00 <CoefficientAndTimeCalculation+0x208>
 8001992:	bf00      	nop
 8001994:	bf800000 	.word	0xbf800000
 8001998:	40b75c29 	.word	0x40b75c29
 800199c:	42e53333 	.word	0x42e53333
 80019a0:	40400000 	.word	0x40400000
 80019a4:	42200000 	.word	0x42200000
 80019a8:	40c00000 	.word	0x40c00000
 80019ac:	42700000 	.word	0x42700000
 80019b0:	41100000 	.word	0x41100000
 80019b4:	42c80000 	.word	0x42c80000
 80019b8:	41700000 	.word	0x41700000
 80019bc:	418f3333 	.word	0x418f3333
 80019c0:	438f4000 	.word	0x438f4000
 80019c4:	41c00000 	.word	0x41c00000
 80019c8:	43200000 	.word	0x43200000
	}
	else if(Vcheck >= 160.0)
 80019cc:	edd7 7a04 	vldr	s15, [r7, #16]
 80019d0:	ed1f 7a03 	vldr	s14, [pc, #-12]	; 80019c8 <CoefficientAndTimeCalculation+0x1d0>
 80019d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019dc:	db10      	blt.n	8001a00 <CoefficientAndTimeCalculation+0x208>
	{
		traject -> Amax =  22.92;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	4a04      	ldr	r2, [pc, #16]	; (80019f4 <CoefficientAndTimeCalculation+0x1fc>)
 80019e2:	601a      	str	r2, [r3, #0]
		traject -> Jmax =  573;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	4a04      	ldr	r2, [pc, #16]	; (80019f8 <CoefficientAndTimeCalculation+0x200>)
 80019e8:	605a      	str	r2, [r3, #4]
		traject -> Vmax =  54;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	4a03      	ldr	r2, [pc, #12]	; (80019fc <CoefficientAndTimeCalculation+0x204>)
 80019ee:	609a      	str	r2, [r3, #8]
 80019f0:	e006      	b.n	8001a00 <CoefficientAndTimeCalculation+0x208>
 80019f2:	bf00      	nop
 80019f4:	41b75c29 	.word	0x41b75c29
 80019f8:	440f4000 	.word	0x440f4000
 80019fc:	42580000 	.word	0x42580000
	}
	// RPM to deg/sec with Direction
	traject -> Vmax =  traject -> Vmax *gain;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	ed93 7a02 	vldr	s14, [r3, #8]
 8001a06:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	edc3 7a02 	vstr	s15, [r3, #8]
	traject -> Amax =  traject -> Amax *gain;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	ed93 7a00 	vldr	s14, [r3]
 8001a1a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	edc3 7a00 	vstr	s15, [r3]
	traject -> Jmax =  traject -> Jmax *gain;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	ed93 7a01 	vldr	s14, [r3, #4]
 8001a2e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	edc3 7a01 	vstr	s15, [r3, #4]

	// Calculate time
	traject -> T[6] = (traject -> Amax/traject -> Jmax) + (traject -> Vmax/traject -> Amax) + (traject -> QRelative/traject -> Vmax);
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	edd3 6a00 	vldr	s13, [r3]
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a48:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	ed93 6a02 	vldr	s12, [r3, #8]
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	edd3 6a00 	vldr	s13, [r3]
 8001a58:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001a5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	ed93 6a27 	vldr	s12, [r3, #156]	; 0x9c
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	edd3 6a02 	vldr	s13, [r3, #8]
 8001a6c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001a70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	edc3 7a25 	vstr	s15, [r3, #148]	; 0x94
	traject -> T[0] = (traject -> Amax/traject -> Jmax);
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	edd3 6a00 	vldr	s13, [r3]
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	ed93 7a01 	vldr	s14, [r3, #4]
 8001a86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	edc3 7a1f 	vstr	s15, [r3, #124]	; 0x7c
	traject -> T[1] = (traject -> Vmax/traject -> Amax);
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	edd3 6a02 	vldr	s13, [r3, #8]
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	ed93 7a00 	vldr	s14, [r3]
 8001a9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
	traject -> T[2] = (traject -> Amax/traject -> Jmax) + (traject -> Vmax/traject -> Amax);
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	edd3 6a00 	vldr	s13, [r3]
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	edd3 7a01 	vldr	s15, [r3, #4]
 8001ab2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	ed93 6a02 	vldr	s12, [r3, #8]
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	edd3 6a00 	vldr	s13, [r3]
 8001ac2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001ac6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
	traject -> T[3] = traject -> T[6] - traject -> T[2];
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001adc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
	traject -> T[4] = traject -> T[6] - traject -> T[1];
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001af2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
	traject -> T[5] = traject -> T[6] - traject -> T[0];
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001b08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90

	traject -> A[0] = traject -> Jmax;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	685a      	ldr	r2, [r3, #4]
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	60da      	str	r2, [r3, #12]
	traject -> A[1] = 0;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	f04f 0200 	mov.w	r2, #0
 8001b20:	611a      	str	r2, [r3, #16]
	traject -> A[2] = -1.0 * traject -> Jmax;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7fe fcba 	bl	80004a0 <__aeabi_f2d>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	460b      	mov	r3, r1
 8001b30:	4610      	mov	r0, r2
 8001b32:	4619      	mov	r1, r3
 8001b34:	f7fe ff3e 	bl	80009b4 <__aeabi_d2f>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	ee07 3a90 	vmov	s15, r3
 8001b3e:	eef1 7a67 	vneg.f32	s15, s15
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	edc3 7a05 	vstr	s15, [r3, #20]
	traject -> A[3] = 0;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	f04f 0200 	mov.w	r2, #0
 8001b4e:	619a      	str	r2, [r3, #24]
	traject -> A[4] = -1.0 * traject -> Jmax;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7fe fca3 	bl	80004a0 <__aeabi_f2d>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	4610      	mov	r0, r2
 8001b60:	4619      	mov	r1, r3
 8001b62:	f7fe ff27 	bl	80009b4 <__aeabi_d2f>
 8001b66:	4603      	mov	r3, r0
 8001b68:	ee07 3a90 	vmov	s15, r3
 8001b6c:	eef1 7a67 	vneg.f32	s15, s15
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	edc3 7a07 	vstr	s15, [r3, #28]
	traject -> A[5] = 0;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	f04f 0200 	mov.w	r2, #0
 8001b7c:	621a      	str	r2, [r3, #32]
	traject -> A[6] = traject -> Jmax;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	685a      	ldr	r2, [r3, #4]
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	625a      	str	r2, [r3, #36]	; 0x24

	traject -> B[0] = 0;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	f04f 0200 	mov.w	r2, #0
 8001b8c:	629a      	str	r2, [r3, #40]	; 0x28
	traject -> B[1] = traject -> Amax;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	62da      	str	r2, [r3, #44]	; 0x2c
	traject -> B[2] = traject -> Amax + (traject -> Jmax * traject -> T[1]);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	ed93 7a00 	vldr	s14, [r3]
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	edd3 6a01 	vldr	s13, [r3, #4]
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001ba8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	traject -> B[3] = 0;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	f04f 0200 	mov.w	r2, #0
 8001bbc:	635a      	str	r2, [r3, #52]	; 0x34
	traject -> B[4] = traject -> Jmax * traject -> T[3];
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	ed93 7a01 	vldr	s14, [r3, #4]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001bca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	traject -> B[5] = (-1.0 * traject ->Amax);
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7fe fc61 	bl	80004a0 <__aeabi_f2d>
 8001bde:	4602      	mov	r2, r0
 8001be0:	460b      	mov	r3, r1
 8001be2:	4610      	mov	r0, r2
 8001be4:	4619      	mov	r1, r3
 8001be6:	f7fe fee5 	bl	80009b4 <__aeabi_d2f>
 8001bea:	4603      	mov	r3, r0
 8001bec:	ee07 3a90 	vmov	s15, r3
 8001bf0:	eef1 7a67 	vneg.f32	s15, s15
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	traject -> B[6] = (-1.0 * traject ->Amax) - (traject -> Jmax * traject -> T[5]);
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7fe fc4e 	bl	80004a0 <__aeabi_f2d>
 8001c04:	4602      	mov	r2, r0
 8001c06:	460b      	mov	r3, r1
 8001c08:	4614      	mov	r4, r2
 8001c0a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	ed93 7a01 	vldr	s14, [r3, #4]
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001c1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c1e:	ee17 0a90 	vmov	r0, s15
 8001c22:	f7fe fc3d 	bl	80004a0 <__aeabi_f2d>
 8001c26:	4602      	mov	r2, r0
 8001c28:	460b      	mov	r3, r1
 8001c2a:	4620      	mov	r0, r4
 8001c2c:	4629      	mov	r1, r5
 8001c2e:	f7fe fad7 	bl	80001e0 <__aeabi_dsub>
 8001c32:	4602      	mov	r2, r0
 8001c34:	460b      	mov	r3, r1
 8001c36:	4610      	mov	r0, r2
 8001c38:	4619      	mov	r1, r3
 8001c3a:	f7fe febb 	bl	80009b4 <__aeabi_d2f>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	641a      	str	r2, [r3, #64]	; 0x40

	traject -> C[0] = 0;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	f04f 0200 	mov.w	r2, #0
 8001c4a:	645a      	str	r2, [r3, #68]	; 0x44
	traject -> C[1] = ((traject -> A[0]*(traject -> T[0] * traject -> T[0]))/2+ traject -> B[0] * traject -> T[0] + traject -> C[0])
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	edd3 6a1f 	vldr	s13, [r3, #124]	; 0x7c
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001c5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c66:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001c6a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001c7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001c88:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[1]*(traject -> T[0] * traject -> T[0]))/2+traject -> B[1]*traject -> T[0]);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	edd3 6a04 	vldr	s13, [r3, #16]
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	ed93 6a1f 	vldr	s12, [r3, #124]	; 0x7c
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001c9e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001ca2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ca6:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001caa:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	ed93 6a0b 	vldr	s12, [r3, #44]	; 0x2c
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001cba:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001cbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001cc2:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[1] = ((traject -> A[0]*(traject -> T[0] * traject -> T[0]))/2+ traject -> B[0] * traject -> T[0] + traject -> C[0])
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	traject -> C[2] = ((traject -> A[1]*(traject -> T[1] * traject -> T[1]))/2+ traject -> B[1] * traject -> T[1] + traject -> C[1])
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	ed93 7a04 	vldr	s14, [r3, #16]
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	edd3 6a20 	vldr	s13, [r3, #128]	; 0x80
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001cde:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ce2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ce6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001cea:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001cfa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cfe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8001d08:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[2]*(traject -> T[1] * traject -> T[1]))/2+traject -> B[2]*traject -> T[1]);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	edd3 6a05 	vldr	s13, [r3, #20]
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	ed93 6a20 	vldr	s12, [r3, #128]	; 0x80
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001d1e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001d22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d26:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001d2a:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	ed93 6a0c 	vldr	s12, [r3, #48]	; 0x30
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001d3a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001d3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001d42:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[2] = ((traject -> A[1]*(traject -> T[1] * traject -> T[1]))/2+ traject -> B[1] * traject -> T[1] + traject -> C[1])
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
	traject -> C[3] = ((traject -> A[2]*(traject -> T[2] * traject -> T[2]))/2+ traject -> B[2] * traject -> T[2] + traject -> C[2])
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	ed93 7a05 	vldr	s14, [r3, #20]
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	edd3 6a21 	vldr	s13, [r3, #132]	; 0x84
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001d5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d66:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001d6a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001d7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001d88:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[3]*(traject -> T[2] * traject -> T[2]))/2+traject -> B[3]*traject -> T[2]);
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	edd3 6a06 	vldr	s13, [r3, #24]
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	ed93 6a21 	vldr	s12, [r3, #132]	; 0x84
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001d9e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001da2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001da6:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001daa:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	ed93 6a0d 	vldr	s12, [r3, #52]	; 0x34
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001dba:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001dbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001dc2:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[3] = ((traject -> A[2]*(traject -> T[2] * traject -> T[2]))/2+ traject -> B[2] * traject -> T[2] + traject -> C[2])
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
	traject -> C[4] = ((traject -> A[3]*(traject -> T[3] * traject -> T[3]))/2+ traject -> B[3] * traject -> T[3] + traject -> C[3])
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	ed93 7a06 	vldr	s14, [r3, #24]
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	edd3 6a22 	vldr	s13, [r3, #136]	; 0x88
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001dde:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001de2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001de6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001dea:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001dfa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dfe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8001e08:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[4]*(traject -> T[3] * traject -> T[3]))/2+traject -> B[4]*traject -> T[3]);
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	edd3 6a07 	vldr	s13, [r3, #28]
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	ed93 6a22 	vldr	s12, [r3, #136]	; 0x88
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001e1e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001e22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e26:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001e2a:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	ed93 6a0e 	vldr	s12, [r3, #56]	; 0x38
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001e3a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001e3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e42:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[4] = ((traject -> A[3]*(traject -> T[3] * traject -> T[3]))/2+ traject -> B[3] * traject -> T[3] + traject -> C[3])
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
	traject -> C[5] = ((traject -> A[4]*(traject -> T[4] * traject -> T[4]))/2+ traject -> B[4] * traject -> T[4] + traject -> C[4])
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	ed93 7a07 	vldr	s14, [r3, #28]
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	edd3 6a23 	vldr	s13, [r3, #140]	; 0x8c
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001e5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e66:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001e6a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001e7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8001e88:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[5]*(traject -> T[4] * traject -> T[4]))/2+traject -> B[5]*traject -> T[4]);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	edd3 6a08 	vldr	s13, [r3, #32]
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	ed93 6a23 	vldr	s12, [r3, #140]	; 0x8c
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001e9e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001ea2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ea6:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001eaa:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	ed93 6a0f 	vldr	s12, [r3, #60]	; 0x3c
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001eba:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001ebe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001ec2:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[5] = ((traject -> A[4]*(traject -> T[4] * traject -> T[4]))/2+ traject -> B[4] * traject -> T[4] + traject -> C[4])
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
	traject -> C[6] = ((traject -> A[5]*(traject -> T[5] * traject -> T[5]))/2+ traject -> B[5] * traject -> T[5] + traject -> C[5])
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	ed93 7a08 	vldr	s14, [r3, #32]
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	edd3 6a24 	vldr	s13, [r3, #144]	; 0x90
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001ede:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ee2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ee6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001eea:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001efa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001efe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8001f08:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[6]*(traject -> T[5] * traject -> T[5]))/2+traject -> B[6]*traject -> T[5]);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	ed93 6a24 	vldr	s12, [r3, #144]	; 0x90
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001f1e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001f22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f26:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001f2a:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	ed93 6a10 	vldr	s12, [r3, #64]	; 0x40
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001f3a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001f3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001f42:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[6] = ((traject -> A[5]*(traject -> T[5] * traject -> T[5]))/2+ traject -> B[5] * traject -> T[5] + traject -> C[5])
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c

	traject -> D[0] = 0;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	f04f 0200 	mov.w	r2, #0
 8001f52:	661a      	str	r2, [r3, #96]	; 0x60
	traject -> D[1] = ((traject -> A[0]*(traject -> T[0] * traject -> T[0] * traject -> T[0]))/6
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	ed93 7a03 	vldr	s14, [r3, #12]
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	edd3 6a1f 	vldr	s13, [r3, #124]	; 0x7c
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001f66:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001f70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f78:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8001f7c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[0]*(traject -> T[0] * traject -> T[0]))/2 + traject -> C[0]*(traject -> T[0]) + traject -> D[0])
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	ed93 6a1f 	vldr	s12, [r3, #124]	; 0x7c
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001f92:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001f96:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001f9a:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001f9e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001fa2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	edd3 6a11 	vldr	s13, [r3, #68]	; 0x44
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001fb2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fb6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8001fc0:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[1]*(traject -> T[0] * traject -> T[0] * traject -> T[0]))/6
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	edd3 6a04 	vldr	s13, [r3, #16]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	ed93 6a1f 	vldr	s12, [r3, #124]	; 0x7c
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001fd6:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001fe0:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001fe4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fe8:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8001fec:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[1]*(traject -> T[0] * traject -> T[0]))/2 + traject -> C[1]* traject -> T[0]);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	ed93 6a0b 	vldr	s12, [r3, #44]	; 0x2c
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	edd3 5a1f 	vldr	s11, [r3, #124]	; 0x7c
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8002002:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002006:	ee26 6a27 	vmul.f32	s12, s12, s15
 800200a:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 800200e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002012:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	ed93 6a12 	vldr	s12, [r3, #72]	; 0x48
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8002022:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002026:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[1]*(traject -> T[0] * traject -> T[0] * traject -> T[0]))/6
 800202a:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[1] = ((traject -> A[0]*(traject -> T[0] * traject -> T[0] * traject -> T[0]))/6
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

	traject -> D[2] = ((traject -> A[1]*(traject -> T[1] * traject -> T[1] * traject -> T[1]))/6
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	ed93 7a04 	vldr	s14, [r3, #16]
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	edd3 6a20 	vldr	s13, [r3, #128]	; 0x80
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8002046:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8002050:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002054:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002058:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 800205c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[1]*(traject -> T[1] * traject -> T[1]))/2 + traject -> C[1]*(traject -> T[1]) + traject -> D[1])
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	ed93 6a20 	vldr	s12, [r3, #128]	; 0x80
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8002072:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002076:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800207a:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800207e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002082:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	edd3 6a12 	vldr	s13, [r3, #72]	; 0x48
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8002092:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002096:	ee37 7a27 	vadd.f32	s14, s14, s15
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80020a0:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[2]*(traject -> T[1] * traject -> T[1] * traject -> T[1]))/6
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	edd3 6a05 	vldr	s13, [r3, #20]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	ed93 6a20 	vldr	s12, [r3, #128]	; 0x80
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 80020b6:	ee26 6a27 	vmul.f32	s12, s12, s15
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 80020c0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80020c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020c8:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 80020cc:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[2]*(traject -> T[1] * traject -> T[1]))/2 + traject -> C[2]* traject -> T[1]);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	ed93 6a0c 	vldr	s12, [r3, #48]	; 0x30
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	edd3 5a20 	vldr	s11, [r3, #128]	; 0x80
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 80020e2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80020e6:	ee26 6a27 	vmul.f32	s12, s12, s15
 80020ea:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 80020ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80020f2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	ed93 6a13 	vldr	s12, [r3, #76]	; 0x4c
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8002102:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002106:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[2]*(traject -> T[1] * traject -> T[1] * traject -> T[1]))/6
 800210a:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[2] = ((traject -> A[1]*(traject -> T[1] * traject -> T[1] * traject -> T[1]))/6
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68

	traject -> D[3] = ((traject -> A[2]*(traject -> T[2] * traject -> T[2] * traject -> T[2]))/6
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	ed93 7a05 	vldr	s14, [r3, #20]
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	edd3 6a21 	vldr	s13, [r3, #132]	; 0x84
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8002126:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8002130:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002134:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002138:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 800213c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[2]*(traject -> T[2] * traject -> T[2]))/2 + traject -> C[2]*(traject -> T[2]) + traject -> D[2])
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	ed93 6a21 	vldr	s12, [r3, #132]	; 0x84
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8002152:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002156:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800215a:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800215e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002162:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	edd3 6a13 	vldr	s13, [r3, #76]	; 0x4c
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8002172:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002176:	ee37 7a27 	vadd.f32	s14, s14, s15
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8002180:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[3]*(traject -> T[2] * traject -> T[2] * traject -> T[2]))/6
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	edd3 6a06 	vldr	s13, [r3, #24]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	ed93 6a21 	vldr	s12, [r3, #132]	; 0x84
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8002196:	ee26 6a27 	vmul.f32	s12, s12, s15
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 80021a0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80021a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021a8:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 80021ac:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[3]*(traject -> T[2] * traject -> T[2]))/2 + traject -> C[3]* traject -> T[2]);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	ed93 6a0d 	vldr	s12, [r3, #52]	; 0x34
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	edd3 5a21 	vldr	s11, [r3, #132]	; 0x84
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 80021c2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80021c6:	ee26 6a27 	vmul.f32	s12, s12, s15
 80021ca:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 80021ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80021d2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	ed93 6a14 	vldr	s12, [r3, #80]	; 0x50
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 80021e2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80021e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[3]*(traject -> T[2] * traject -> T[2] * traject -> T[2]))/6
 80021ea:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[3] = ((traject -> A[2]*(traject -> T[2] * traject -> T[2] * traject -> T[2]))/6
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
	traject -> D[4] = ((traject -> A[3]*(traject -> T[3] * traject -> T[3] * traject -> T[3]))/6
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	ed93 7a06 	vldr	s14, [r3, #24]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	edd3 6a22 	vldr	s13, [r3, #136]	; 0x88
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002206:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002210:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002214:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002218:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 800221c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[3]*(traject -> T[3] * traject -> T[3]))/2 + traject -> C[3]*(traject -> T[3]) + traject -> D[3])
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	ed93 6a22 	vldr	s12, [r3, #136]	; 0x88
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002232:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002236:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800223a:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800223e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002242:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002252:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002256:	ee37 7a27 	vadd.f32	s14, s14, s15
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8002260:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[4]*(traject -> T[3] * traject -> T[3] * traject -> T[3]))/6
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	edd3 6a07 	vldr	s13, [r3, #28]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	ed93 6a22 	vldr	s12, [r3, #136]	; 0x88
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002276:	ee26 6a27 	vmul.f32	s12, s12, s15
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002280:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002284:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002288:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 800228c:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[4]*(traject -> T[3] * traject -> T[3]))/2 + traject -> C[4]* traject -> T[3]);
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	ed93 6a0e 	vldr	s12, [r3, #56]	; 0x38
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	edd3 5a22 	vldr	s11, [r3, #136]	; 0x88
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 80022a2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80022a6:	ee26 6a27 	vmul.f32	s12, s12, s15
 80022aa:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 80022ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80022b2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	ed93 6a15 	vldr	s12, [r3, #84]	; 0x54
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 80022c2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80022c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[4]*(traject -> T[3] * traject -> T[3] * traject -> T[3]))/6
 80022ca:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[4] = ((traject -> A[3]*(traject -> T[3] * traject -> T[3] * traject -> T[3]))/6
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
	traject -> D[5] = ((traject -> A[4]*(traject -> T[4] * traject -> T[4] * traject -> T[4]))/6
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	ed93 7a07 	vldr	s14, [r3, #28]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	edd3 6a23 	vldr	s13, [r3, #140]	; 0x8c
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 80022e6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 80022f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022f8:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 80022fc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[4]*(traject -> T[4] * traject -> T[4]))/2 + traject -> C[4]*(traject -> T[4]) + traject -> D[4])
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	ed93 6a23 	vldr	s12, [r3, #140]	; 0x8c
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8002312:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002316:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800231a:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800231e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002322:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8002332:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002336:	ee37 7a27 	vadd.f32	s14, s14, s15
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8002340:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[5]*(traject -> T[4] * traject -> T[4] * traject -> T[4]))/6
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	edd3 6a08 	vldr	s13, [r3, #32]
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	ed93 6a23 	vldr	s12, [r3, #140]	; 0x8c
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8002356:	ee26 6a27 	vmul.f32	s12, s12, s15
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8002360:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002364:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002368:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 800236c:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[5]*(traject -> T[4] * traject -> T[4]))/2 + traject -> C[5]* traject -> T[4]);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	ed93 6a0f 	vldr	s12, [r3, #60]	; 0x3c
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	edd3 5a23 	vldr	s11, [r3, #140]	; 0x8c
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8002382:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002386:	ee26 6a27 	vmul.f32	s12, s12, s15
 800238a:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 800238e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002392:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	ed93 6a16 	vldr	s12, [r3, #88]	; 0x58
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 80023a2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80023a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[5]*(traject -> T[4] * traject -> T[4] * traject -> T[4]))/6
 80023aa:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[5] = ((traject -> A[4]*(traject -> T[4] * traject -> T[4] * traject -> T[4]))/6
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
	traject -> D[6] = ((traject -> A[5]*(traject -> T[5] * traject -> T[5] * traject -> T[5]))/6
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	ed93 7a08 	vldr	s14, [r3, #32]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	edd3 6a24 	vldr	s13, [r3, #144]	; 0x90
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 80023c6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 80023d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023d8:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 80023dc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[5]*(traject -> T[5] * traject -> T[5]))/2 + traject -> C[5]*(traject -> T[5]) + traject -> D[5])
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	ed93 6a24 	vldr	s12, [r3, #144]	; 0x90
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 80023f2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80023f6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80023fa:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80023fe:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002402:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	edd3 6a16 	vldr	s13, [r3, #88]	; 0x58
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8002412:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002416:	ee37 7a27 	vadd.f32	s14, s14, s15
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8002420:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[6]*(traject -> T[5] * traject -> T[5] * traject -> T[5]))/6
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	ed93 6a24 	vldr	s12, [r3, #144]	; 0x90
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8002436:	ee26 6a27 	vmul.f32	s12, s12, s15
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8002440:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002444:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002448:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 800244c:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[6]*(traject -> T[5] * traject -> T[5]))/2 + traject -> C[6]* traject -> T[5]);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	ed93 6a10 	vldr	s12, [r3, #64]	; 0x40
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	edd3 5a24 	vldr	s11, [r3, #144]	; 0x90
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8002462:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002466:	ee26 6a27 	vmul.f32	s12, s12, s15
 800246a:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 800246e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002472:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	ed93 6a17 	vldr	s12, [r3, #92]	; 0x5c
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8002482:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002486:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[6]*(traject -> T[5] * traject -> T[5] * traject -> T[5]))/6
 800248a:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[6] = ((traject -> A[5]*(traject -> T[5] * traject -> T[5] * traject -> T[5]))/6
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
}
 8002494:	bf00      	nop
 8002496:	3718      	adds	r7, #24
 8002498:	46bd      	mov	sp, r7
 800249a:	bdb0      	pop	{r4, r5, r7, pc}
 800249c:	0000      	movs	r0, r0
	...

080024a0 <TrajectoryEvaluation>:


void TrajectoryEvaluation(TrajectoryG *traject , uint64_t StartTime, uint64_t CurrentTime, uint64_t PredictTime){
 80024a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80024a4:	b084      	sub	sp, #16
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	60f8      	str	r0, [r7, #12]
 80024aa:	e9c7 2300 	strd	r2, r3, [r7]
	// Microsec to sec
	static float t = 0;
	static float tP = 0;
	t  = (CurrentTime - StartTime)/1000000.0;
 80024ae:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80024b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80024b6:	ebb0 0802 	subs.w	r8, r0, r2
 80024ba:	eb61 0903 	sbc.w	r9, r1, r3
 80024be:	4640      	mov	r0, r8
 80024c0:	4649      	mov	r1, r9
 80024c2:	f7fe f80f 	bl	80004e4 <__aeabi_ul2d>
 80024c6:	a3c6      	add	r3, pc, #792	; (adr r3, 80027e0 <TrajectoryEvaluation+0x340>)
 80024c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024cc:	f7fe f96a 	bl	80007a4 <__aeabi_ddiv>
 80024d0:	4602      	mov	r2, r0
 80024d2:	460b      	mov	r3, r1
 80024d4:	4610      	mov	r0, r2
 80024d6:	4619      	mov	r1, r3
 80024d8:	f7fe fa6c 	bl	80009b4 <__aeabi_d2f>
 80024dc:	4603      	mov	r3, r0
 80024de:	4ac2      	ldr	r2, [pc, #776]	; (80027e8 <TrajectoryEvaluation+0x348>)
 80024e0:	6013      	str	r3, [r2, #0]
	tP = (PredictTime - StartTime)/1000000.0;
 80024e2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80024e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80024ea:	1a84      	subs	r4, r0, r2
 80024ec:	eb61 0503 	sbc.w	r5, r1, r3
 80024f0:	4620      	mov	r0, r4
 80024f2:	4629      	mov	r1, r5
 80024f4:	f7fd fff6 	bl	80004e4 <__aeabi_ul2d>
 80024f8:	a3b9      	add	r3, pc, #740	; (adr r3, 80027e0 <TrajectoryEvaluation+0x340>)
 80024fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024fe:	f7fe f951 	bl	80007a4 <__aeabi_ddiv>
 8002502:	4602      	mov	r2, r0
 8002504:	460b      	mov	r3, r1
 8002506:	4610      	mov	r0, r2
 8002508:	4619      	mov	r1, r3
 800250a:	f7fe fa53 	bl	80009b4 <__aeabi_d2f>
 800250e:	4603      	mov	r3, r0
 8002510:	4ab6      	ldr	r2, [pc, #728]	; (80027ec <TrajectoryEvaluation+0x34c>)
 8002512:	6013      	str	r3, [r2, #0]

	if(t >= 0 && t < traject -> T[0])
 8002514:	4bb4      	ldr	r3, [pc, #720]	; (80027e8 <TrajectoryEvaluation+0x348>)
 8002516:	edd3 7a00 	vldr	s15, [r3]
 800251a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800251e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002522:	f2c0 80a9 	blt.w	8002678 <TrajectoryEvaluation+0x1d8>
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 800252c:	4bae      	ldr	r3, [pc, #696]	; (80027e8 <TrajectoryEvaluation+0x348>)
 800252e:	edd3 7a00 	vldr	s15, [r3]
 8002532:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800253a:	f340 809d 	ble.w	8002678 <TrajectoryEvaluation+0x1d8>
	{
		traject -> QJ = traject -> A[0];
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	68da      	ldr	r2, [r3, #12]
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		traject -> QA = traject -> A[0]*t + traject -> B[0];
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	ed93 7a03 	vldr	s14, [r3, #12]
 800254e:	4ba6      	ldr	r3, [pc, #664]	; (80027e8 <TrajectoryEvaluation+0x348>)
 8002550:	edd3 7a00 	vldr	s15, [r3]
 8002554:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800255e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		traject -> QV = traject -> A[0]*(t*t)/2 + traject -> B[0]*t + traject -> C[0];
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	ed93 7a03 	vldr	s14, [r3, #12]
 800256e:	4b9e      	ldr	r3, [pc, #632]	; (80027e8 <TrajectoryEvaluation+0x348>)
 8002570:	edd3 6a00 	vldr	s13, [r3]
 8002574:	4b9c      	ldr	r3, [pc, #624]	; (80027e8 <TrajectoryEvaluation+0x348>)
 8002576:	edd3 7a00 	vldr	s15, [r3]
 800257a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800257e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002582:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002586:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8002590:	4b95      	ldr	r3, [pc, #596]	; (80027e8 <TrajectoryEvaluation+0x348>)
 8002592:	edd3 7a00 	vldr	s15, [r3]
 8002596:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800259a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80025a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
		traject -> QVP = traject -> A[0]*(tP*tP)/2 + traject -> B[0]*tP + traject -> C[0];
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	ed93 7a03 	vldr	s14, [r3, #12]
 80025b4:	4b8d      	ldr	r3, [pc, #564]	; (80027ec <TrajectoryEvaluation+0x34c>)
 80025b6:	edd3 6a00 	vldr	s13, [r3]
 80025ba:	4b8c      	ldr	r3, [pc, #560]	; (80027ec <TrajectoryEvaluation+0x34c>)
 80025bc:	edd3 7a00 	vldr	s15, [r3]
 80025c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025c8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80025cc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 80025d6:	4b85      	ldr	r3, [pc, #532]	; (80027ec <TrajectoryEvaluation+0x34c>)
 80025d8:	edd3 7a00 	vldr	s15, [r3]
 80025dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80025ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
		traject -> QX = traject -> Qin + traject -> A[0]*(t*t*t)/6 + traject -> B[0]*(t*t)/2 + traject -> C[0]*t + traject -> D[0];
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	edd3 6a03 	vldr	s13, [r3, #12]
 8002600:	4b79      	ldr	r3, [pc, #484]	; (80027e8 <TrajectoryEvaluation+0x348>)
 8002602:	ed93 6a00 	vldr	s12, [r3]
 8002606:	4b78      	ldr	r3, [pc, #480]	; (80027e8 <TrajectoryEvaluation+0x348>)
 8002608:	edd3 7a00 	vldr	s15, [r3]
 800260c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002610:	4b75      	ldr	r3, [pc, #468]	; (80027e8 <TrajectoryEvaluation+0x348>)
 8002612:	edd3 7a00 	vldr	s15, [r3]
 8002616:	ee66 7a27 	vmul.f32	s15, s12, s15
 800261a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800261e:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8002622:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002626:	ee37 7a27 	vadd.f32	s14, s14, s15
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8002630:	4b6d      	ldr	r3, [pc, #436]	; (80027e8 <TrajectoryEvaluation+0x348>)
 8002632:	ed93 6a00 	vldr	s12, [r3]
 8002636:	4b6c      	ldr	r3, [pc, #432]	; (80027e8 <TrajectoryEvaluation+0x348>)
 8002638:	edd3 7a00 	vldr	s15, [r3]
 800263c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002640:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002644:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002648:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800264c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	edd3 6a11 	vldr	s13, [r3, #68]	; 0x44
 8002656:	4b64      	ldr	r3, [pc, #400]	; (80027e8 <TrajectoryEvaluation+0x348>)
 8002658:	edd3 7a00 	vldr	s15, [r3]
 800265c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002660:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800266a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4
 8002674:	f000 bc62 	b.w	8002f3c <TrajectoryEvaluation+0xa9c>
	}
	else if( t >= traject -> T[0] && t < traject -> T[1])
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 800267e:	4b5a      	ldr	r3, [pc, #360]	; (80027e8 <TrajectoryEvaluation+0x348>)
 8002680:	edd3 7a00 	vldr	s15, [r3]
 8002684:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800268c:	f200 80b0 	bhi.w	80027f0 <TrajectoryEvaluation+0x350>
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 8002696:	4b54      	ldr	r3, [pc, #336]	; (80027e8 <TrajectoryEvaluation+0x348>)
 8002698:	edd3 7a00 	vldr	s15, [r3]
 800269c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026a4:	f340 80a4 	ble.w	80027f0 <TrajectoryEvaluation+0x350>
	{
		traject -> QJ = traject -> A[1];
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	691a      	ldr	r2, [r3, #16]
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		traject -> QA = traject -> A[1]*t + traject -> B[1];
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	ed93 7a04 	vldr	s14, [r3, #16]
 80026b8:	4b4b      	ldr	r3, [pc, #300]	; (80027e8 <TrajectoryEvaluation+0x348>)
 80026ba:	edd3 7a00 	vldr	s15, [r3]
 80026be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80026c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		traject -> QV = traject -> A[1]*(t*t)/2 + traject -> B[1]*t + traject -> C[1];
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	ed93 7a04 	vldr	s14, [r3, #16]
 80026d8:	4b43      	ldr	r3, [pc, #268]	; (80027e8 <TrajectoryEvaluation+0x348>)
 80026da:	edd3 6a00 	vldr	s13, [r3]
 80026de:	4b42      	ldr	r3, [pc, #264]	; (80027e8 <TrajectoryEvaluation+0x348>)
 80026e0:	edd3 7a00 	vldr	s15, [r3]
 80026e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ec:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80026f0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 80026fa:	4b3b      	ldr	r3, [pc, #236]	; (80027e8 <TrajectoryEvaluation+0x348>)
 80026fc:	edd3 7a00 	vldr	s15, [r3]
 8002700:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002704:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800270e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
		traject -> QVP = traject -> A[1]*(tP*tP)/2 + traject -> B[1]*tP + traject -> C[1];
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	ed93 7a04 	vldr	s14, [r3, #16]
 800271e:	4b33      	ldr	r3, [pc, #204]	; (80027ec <TrajectoryEvaluation+0x34c>)
 8002720:	edd3 6a00 	vldr	s13, [r3]
 8002724:	4b31      	ldr	r3, [pc, #196]	; (80027ec <TrajectoryEvaluation+0x34c>)
 8002726:	edd3 7a00 	vldr	s15, [r3]
 800272a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800272e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002732:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002736:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 8002740:	4b2a      	ldr	r3, [pc, #168]	; (80027ec <TrajectoryEvaluation+0x34c>)
 8002742:	edd3 7a00 	vldr	s15, [r3]
 8002746:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800274a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8002754:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
		traject -> QX = traject -> Qin + traject -> A[1]*(t*t*t)/6 + traject -> B[1]*(t*t)/2 + traject -> C[1]*t + traject -> D[1];
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	edd3 6a04 	vldr	s13, [r3, #16]
 800276a:	4b1f      	ldr	r3, [pc, #124]	; (80027e8 <TrajectoryEvaluation+0x348>)
 800276c:	ed93 6a00 	vldr	s12, [r3]
 8002770:	4b1d      	ldr	r3, [pc, #116]	; (80027e8 <TrajectoryEvaluation+0x348>)
 8002772:	edd3 7a00 	vldr	s15, [r3]
 8002776:	ee26 6a27 	vmul.f32	s12, s12, s15
 800277a:	4b1b      	ldr	r3, [pc, #108]	; (80027e8 <TrajectoryEvaluation+0x348>)
 800277c:	edd3 7a00 	vldr	s15, [r3]
 8002780:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002784:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002788:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 800278c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002790:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 800279a:	4b13      	ldr	r3, [pc, #76]	; (80027e8 <TrajectoryEvaluation+0x348>)
 800279c:	ed93 6a00 	vldr	s12, [r3]
 80027a0:	4b11      	ldr	r3, [pc, #68]	; (80027e8 <TrajectoryEvaluation+0x348>)
 80027a2:	edd3 7a00 	vldr	s15, [r3]
 80027a6:	ee66 7a27 	vmul.f32	s15, s12, s15
 80027aa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80027ae:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80027b2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80027b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	edd3 6a12 	vldr	s13, [r3, #72]	; 0x48
 80027c0:	4b09      	ldr	r3, [pc, #36]	; (80027e8 <TrajectoryEvaluation+0x348>)
 80027c2:	edd3 7a00 	vldr	s15, [r3]
 80027c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80027d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4
 80027de:	e3ad      	b.n	8002f3c <TrajectoryEvaluation+0xa9c>
 80027e0:	00000000 	.word	0x00000000
 80027e4:	412e8480 	.word	0x412e8480
 80027e8:	200003cc 	.word	0x200003cc
 80027ec:	200003d0 	.word	0x200003d0
	}
	else if( t >= traject -> T[1] && t < traject -> T[2])
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 80027f6:	4bb2      	ldr	r3, [pc, #712]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 80027f8:	edd3 7a00 	vldr	s15, [r3]
 80027fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002804:	f200 80a8 	bhi.w	8002958 <TrajectoryEvaluation+0x4b8>
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	ed93 7a21 	vldr	s14, [r3, #132]	; 0x84
 800280e:	4bac      	ldr	r3, [pc, #688]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 8002810:	edd3 7a00 	vldr	s15, [r3]
 8002814:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800281c:	f340 809c 	ble.w	8002958 <TrajectoryEvaluation+0x4b8>
	{
		traject -> QJ = traject -> A[2];
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	695a      	ldr	r2, [r3, #20]
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		traject -> QA = traject -> A[2]*t + traject -> B[2];
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	ed93 7a05 	vldr	s14, [r3, #20]
 8002830:	4ba3      	ldr	r3, [pc, #652]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 8002832:	edd3 7a00 	vldr	s15, [r3]
 8002836:	ee27 7a27 	vmul.f32	s14, s14, s15
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8002840:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		traject -> QV = traject -> A[2]*(t*t)/2 + traject -> B[2]*t + traject -> C[2];
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	ed93 7a05 	vldr	s14, [r3, #20]
 8002850:	4b9b      	ldr	r3, [pc, #620]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 8002852:	edd3 6a00 	vldr	s13, [r3]
 8002856:	4b9a      	ldr	r3, [pc, #616]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 8002858:	edd3 7a00 	vldr	s15, [r3]
 800285c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002860:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002864:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002868:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 8002872:	4b93      	ldr	r3, [pc, #588]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 8002874:	edd3 7a00 	vldr	s15, [r3]
 8002878:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800287c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8002886:	ee77 7a27 	vadd.f32	s15, s14, s15
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
		traject -> QVP = traject -> A[2]*(tP*tP)/2 + traject -> B[2]*tP + traject -> C[2];
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	ed93 7a05 	vldr	s14, [r3, #20]
 8002896:	4b8b      	ldr	r3, [pc, #556]	; (8002ac4 <TrajectoryEvaluation+0x624>)
 8002898:	edd3 6a00 	vldr	s13, [r3]
 800289c:	4b89      	ldr	r3, [pc, #548]	; (8002ac4 <TrajectoryEvaluation+0x624>)
 800289e:	edd3 7a00 	vldr	s15, [r3]
 80028a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028aa:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80028ae:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 80028b8:	4b82      	ldr	r3, [pc, #520]	; (8002ac4 <TrajectoryEvaluation+0x624>)
 80028ba:	edd3 7a00 	vldr	s15, [r3]
 80028be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80028cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
		traject -> QX = traject -> Qin + traject -> A[2]*(t*t*t)/6 + traject -> B[2]*(t*t)/2 + traject -> C[2]*t + traject -> D[2];
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	edd3 6a05 	vldr	s13, [r3, #20]
 80028e2:	4b77      	ldr	r3, [pc, #476]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 80028e4:	ed93 6a00 	vldr	s12, [r3]
 80028e8:	4b75      	ldr	r3, [pc, #468]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 80028ea:	edd3 7a00 	vldr	s15, [r3]
 80028ee:	ee26 6a27 	vmul.f32	s12, s12, s15
 80028f2:	4b73      	ldr	r3, [pc, #460]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 80028f4:	edd3 7a00 	vldr	s15, [r3]
 80028f8:	ee66 7a27 	vmul.f32	s15, s12, s15
 80028fc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002900:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8002904:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002908:	ee37 7a27 	vadd.f32	s14, s14, s15
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 8002912:	4b6b      	ldr	r3, [pc, #428]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 8002914:	ed93 6a00 	vldr	s12, [r3]
 8002918:	4b69      	ldr	r3, [pc, #420]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 800291a:	edd3 7a00 	vldr	s15, [r3]
 800291e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002922:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002926:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800292a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800292e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	edd3 6a13 	vldr	s13, [r3, #76]	; 0x4c
 8002938:	4b61      	ldr	r3, [pc, #388]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 800293a:	edd3 7a00 	vldr	s15, [r3]
 800293e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002942:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 800294c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4
 8002956:	e2f1      	b.n	8002f3c <TrajectoryEvaluation+0xa9c>
	}
	else if( t >= traject -> T[2] && t < traject -> T[3])
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	ed93 7a21 	vldr	s14, [r3, #132]	; 0x84
 800295e:	4b58      	ldr	r3, [pc, #352]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 8002960:	edd3 7a00 	vldr	s15, [r3]
 8002964:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800296c:	f200 80ac 	bhi.w	8002ac8 <TrajectoryEvaluation+0x628>
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 8002976:	4b52      	ldr	r3, [pc, #328]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 8002978:	edd3 7a00 	vldr	s15, [r3]
 800297c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002984:	f340 80a0 	ble.w	8002ac8 <TrajectoryEvaluation+0x628>
	{
		traject -> QJ = traject -> A[3];
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	699a      	ldr	r2, [r3, #24]
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		traject -> QA = traject -> A[3]*t + traject -> B[3];
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	ed93 7a06 	vldr	s14, [r3, #24]
 8002998:	4b49      	ldr	r3, [pc, #292]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 800299a:	edd3 7a00 	vldr	s15, [r3]
 800299e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80029a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		traject -> QV = traject -> A[3]*(t*t)/2 + traject -> B[3]*t + traject -> C[3];
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	ed93 7a06 	vldr	s14, [r3, #24]
 80029b8:	4b41      	ldr	r3, [pc, #260]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 80029ba:	edd3 6a00 	vldr	s13, [r3]
 80029be:	4b40      	ldr	r3, [pc, #256]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 80029c0:	edd3 7a00 	vldr	s15, [r3]
 80029c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029cc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80029d0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 80029da:	4b39      	ldr	r3, [pc, #228]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 80029dc:	edd3 7a00 	vldr	s15, [r3]
 80029e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80029ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
		traject -> QVP = traject -> A[3]*(tP*tP)/2 + traject -> B[3]*tP + traject -> C[3];
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	ed93 7a06 	vldr	s14, [r3, #24]
 80029fe:	4b31      	ldr	r3, [pc, #196]	; (8002ac4 <TrajectoryEvaluation+0x624>)
 8002a00:	edd3 6a00 	vldr	s13, [r3]
 8002a04:	4b2f      	ldr	r3, [pc, #188]	; (8002ac4 <TrajectoryEvaluation+0x624>)
 8002a06:	edd3 7a00 	vldr	s15, [r3]
 8002a0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a12:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002a16:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 8002a20:	4b28      	ldr	r3, [pc, #160]	; (8002ac4 <TrajectoryEvaluation+0x624>)
 8002a22:	edd3 7a00 	vldr	s15, [r3]
 8002a26:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a2a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002a34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
		traject -> QX = traject -> Qin + traject -> A[3]*(t*t*t)/6 + traject -> B[3]*(t*t)/2 + traject -> C[3]*t + traject -> D[3];
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	edd3 6a06 	vldr	s13, [r3, #24]
 8002a4a:	4b1d      	ldr	r3, [pc, #116]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 8002a4c:	ed93 6a00 	vldr	s12, [r3]
 8002a50:	4b1b      	ldr	r3, [pc, #108]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 8002a52:	edd3 7a00 	vldr	s15, [r3]
 8002a56:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002a5a:	4b19      	ldr	r3, [pc, #100]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 8002a5c:	edd3 7a00 	vldr	s15, [r3]
 8002a60:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002a64:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a68:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8002a6c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002a70:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 8002a7a:	4b11      	ldr	r3, [pc, #68]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 8002a7c:	ed93 6a00 	vldr	s12, [r3]
 8002a80:	4b0f      	ldr	r3, [pc, #60]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 8002a82:	edd3 7a00 	vldr	s15, [r3]
 8002a86:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002a8a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a8e:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002a92:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002a96:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 8002aa0:	4b07      	ldr	r3, [pc, #28]	; (8002ac0 <TrajectoryEvaluation+0x620>)
 8002aa2:	edd3 7a00 	vldr	s15, [r3]
 8002aa6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aaa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8002ab4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4
 8002abe:	e23d      	b.n	8002f3c <TrajectoryEvaluation+0xa9c>
 8002ac0:	200003cc 	.word	0x200003cc
 8002ac4:	200003d0 	.word	0x200003d0
	}
	else if( t >= traject -> T[3] && t < traject -> T[4])
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 8002ace:	4bb2      	ldr	r3, [pc, #712]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002ad0:	edd3 7a00 	vldr	s15, [r3]
 8002ad4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002adc:	f200 80a8 	bhi.w	8002c30 <TrajectoryEvaluation+0x790>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 8002ae6:	4bac      	ldr	r3, [pc, #688]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002ae8:	edd3 7a00 	vldr	s15, [r3]
 8002aec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002af0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002af4:	f340 809c 	ble.w	8002c30 <TrajectoryEvaluation+0x790>
	{
		traject -> QJ = traject -> A[4];
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	69da      	ldr	r2, [r3, #28]
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		traject -> QA = traject -> A[4]*t + traject -> B[4];
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	ed93 7a07 	vldr	s14, [r3, #28]
 8002b08:	4ba3      	ldr	r3, [pc, #652]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002b0a:	edd3 7a00 	vldr	s15, [r3]
 8002b0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8002b18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		traject -> QV = traject -> A[4]*(t*t)/2 + traject -> B[4]*t + traject -> C[4];
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	ed93 7a07 	vldr	s14, [r3, #28]
 8002b28:	4b9b      	ldr	r3, [pc, #620]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002b2a:	edd3 6a00 	vldr	s13, [r3]
 8002b2e:	4b9a      	ldr	r3, [pc, #616]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002b30:	edd3 7a00 	vldr	s15, [r3]
 8002b34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b3c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002b40:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8002b4a:	4b93      	ldr	r3, [pc, #588]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002b4c:	edd3 7a00 	vldr	s15, [r3]
 8002b50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b54:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8002b5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
		traject -> QVP = traject -> A[4]*(tP*tP)/2 + traject -> B[4]*tP + traject -> C[4];
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	ed93 7a07 	vldr	s14, [r3, #28]
 8002b6e:	4b8b      	ldr	r3, [pc, #556]	; (8002d9c <TrajectoryEvaluation+0x8fc>)
 8002b70:	edd3 6a00 	vldr	s13, [r3]
 8002b74:	4b89      	ldr	r3, [pc, #548]	; (8002d9c <TrajectoryEvaluation+0x8fc>)
 8002b76:	edd3 7a00 	vldr	s15, [r3]
 8002b7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b82:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002b86:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8002b90:	4b82      	ldr	r3, [pc, #520]	; (8002d9c <TrajectoryEvaluation+0x8fc>)
 8002b92:	edd3 7a00 	vldr	s15, [r3]
 8002b96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b9a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8002ba4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
		traject -> QX = traject -> Qin + traject -> A[4]*(t*t*t)/6 + traject -> B[4]*(t*t)/2 + traject -> C[4]*t + traject -> D[4];
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	edd3 6a07 	vldr	s13, [r3, #28]
 8002bba:	4b77      	ldr	r3, [pc, #476]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002bbc:	ed93 6a00 	vldr	s12, [r3]
 8002bc0:	4b75      	ldr	r3, [pc, #468]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002bc2:	edd3 7a00 	vldr	s15, [r3]
 8002bc6:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002bca:	4b73      	ldr	r3, [pc, #460]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002bcc:	edd3 7a00 	vldr	s15, [r3]
 8002bd0:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002bd4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002bd8:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8002bdc:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002be0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8002bea:	4b6b      	ldr	r3, [pc, #428]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002bec:	ed93 6a00 	vldr	s12, [r3]
 8002bf0:	4b69      	ldr	r3, [pc, #420]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002bf2:	edd3 7a00 	vldr	s15, [r3]
 8002bf6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002bfa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002bfe:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002c02:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002c06:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 8002c10:	4b61      	ldr	r3, [pc, #388]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002c12:	edd3 7a00 	vldr	s15, [r3]
 8002c16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c1a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8002c24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4
 8002c2e:	e185      	b.n	8002f3c <TrajectoryEvaluation+0xa9c>
	}
	else if( t >= traject -> T[4] && t < traject -> T[5])
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 8002c36:	4b58      	ldr	r3, [pc, #352]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002c38:	edd3 7a00 	vldr	s15, [r3]
 8002c3c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c44:	f200 80ac 	bhi.w	8002da0 <TrajectoryEvaluation+0x900>
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 8002c4e:	4b52      	ldr	r3, [pc, #328]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002c50:	edd3 7a00 	vldr	s15, [r3]
 8002c54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c5c:	f340 80a0 	ble.w	8002da0 <TrajectoryEvaluation+0x900>
	{
		traject -> QJ = traject -> A[5];
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	6a1a      	ldr	r2, [r3, #32]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		traject -> QA = traject -> A[5]*t + traject -> B[5];
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	ed93 7a08 	vldr	s14, [r3, #32]
 8002c70:	4b49      	ldr	r3, [pc, #292]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002c72:	edd3 7a00 	vldr	s15, [r3]
 8002c76:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8002c80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		traject -> QV = traject -> A[5]*(t*t)/2 + traject -> B[5]*t + traject -> C[5];
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	ed93 7a08 	vldr	s14, [r3, #32]
 8002c90:	4b41      	ldr	r3, [pc, #260]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002c92:	edd3 6a00 	vldr	s13, [r3]
 8002c96:	4b40      	ldr	r3, [pc, #256]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002c98:	edd3 7a00 	vldr	s15, [r3]
 8002c9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ca0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ca4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002ca8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8002cb2:	4b39      	ldr	r3, [pc, #228]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002cb4:	edd3 7a00 	vldr	s15, [r3]
 8002cb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cbc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002cc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
		traject -> QVP = traject -> A[5]*(tP*tP)/2 + traject -> B[5]*tP + traject -> C[5];
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	ed93 7a08 	vldr	s14, [r3, #32]
 8002cd6:	4b31      	ldr	r3, [pc, #196]	; (8002d9c <TrajectoryEvaluation+0x8fc>)
 8002cd8:	edd3 6a00 	vldr	s13, [r3]
 8002cdc:	4b2f      	ldr	r3, [pc, #188]	; (8002d9c <TrajectoryEvaluation+0x8fc>)
 8002cde:	edd3 7a00 	vldr	s15, [r3]
 8002ce2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ce6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cea:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002cee:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8002cf8:	4b28      	ldr	r3, [pc, #160]	; (8002d9c <TrajectoryEvaluation+0x8fc>)
 8002cfa:	edd3 7a00 	vldr	s15, [r3]
 8002cfe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d02:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002d0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
		traject -> QX = traject -> Qin + traject -> A[5]*(t*t*t)/6 + traject -> B[5]*(t*t)/2 + traject -> C[5]*t + traject -> D[5];
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	edd3 6a08 	vldr	s13, [r3, #32]
 8002d22:	4b1d      	ldr	r3, [pc, #116]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002d24:	ed93 6a00 	vldr	s12, [r3]
 8002d28:	4b1b      	ldr	r3, [pc, #108]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002d2a:	edd3 7a00 	vldr	s15, [r3]
 8002d2e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002d32:	4b19      	ldr	r3, [pc, #100]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002d34:	edd3 7a00 	vldr	s15, [r3]
 8002d38:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002d3c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002d40:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8002d44:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002d48:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8002d52:	4b11      	ldr	r3, [pc, #68]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002d54:	ed93 6a00 	vldr	s12, [r3]
 8002d58:	4b0f      	ldr	r3, [pc, #60]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002d5a:	edd3 7a00 	vldr	s15, [r3]
 8002d5e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002d62:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002d66:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002d6a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002d6e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	edd3 6a16 	vldr	s13, [r3, #88]	; 0x58
 8002d78:	4b07      	ldr	r3, [pc, #28]	; (8002d98 <TrajectoryEvaluation+0x8f8>)
 8002d7a:	edd3 7a00 	vldr	s15, [r3]
 8002d7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d82:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8002d8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4
 8002d96:	e0d1      	b.n	8002f3c <TrajectoryEvaluation+0xa9c>
 8002d98:	200003cc 	.word	0x200003cc
 8002d9c:	200003d0 	.word	0x200003d0
	}
	else if( t >= traject -> T[5] && t < traject -> T[6])
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 8002da6:	4b68      	ldr	r3, [pc, #416]	; (8002f48 <TrajectoryEvaluation+0xaa8>)
 8002da8:	edd3 7a00 	vldr	s15, [r3]
 8002dac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002db0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002db4:	f200 80a8 	bhi.w	8002f08 <TrajectoryEvaluation+0xa68>
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8002dbe:	4b62      	ldr	r3, [pc, #392]	; (8002f48 <TrajectoryEvaluation+0xaa8>)
 8002dc0:	edd3 7a00 	vldr	s15, [r3]
 8002dc4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002dc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dcc:	f340 809c 	ble.w	8002f08 <TrajectoryEvaluation+0xa68>
	{
		traject -> QJ = traject -> A[6];
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		traject -> QA = traject -> A[6]*t + traject -> B[6];
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002de0:	4b59      	ldr	r3, [pc, #356]	; (8002f48 <TrajectoryEvaluation+0xaa8>)
 8002de2:	edd3 7a00 	vldr	s15, [r3]
 8002de6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8002df0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		traject -> QV = traject -> A[6]*(t*t)/2 + traject -> B[6]*t + traject -> C[6];
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002e00:	4b51      	ldr	r3, [pc, #324]	; (8002f48 <TrajectoryEvaluation+0xaa8>)
 8002e02:	edd3 6a00 	vldr	s13, [r3]
 8002e06:	4b50      	ldr	r3, [pc, #320]	; (8002f48 <TrajectoryEvaluation+0xaa8>)
 8002e08:	edd3 7a00 	vldr	s15, [r3]
 8002e0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e14:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002e18:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8002e22:	4b49      	ldr	r3, [pc, #292]	; (8002f48 <TrajectoryEvaluation+0xaa8>)
 8002e24:	edd3 7a00 	vldr	s15, [r3]
 8002e28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8002e36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
		traject -> QVP = traject -> A[6]*(tP*tP)/2 + traject -> B[6]*tP + traject -> C[6];
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002e46:	4b41      	ldr	r3, [pc, #260]	; (8002f4c <TrajectoryEvaluation+0xaac>)
 8002e48:	edd3 6a00 	vldr	s13, [r3]
 8002e4c:	4b3f      	ldr	r3, [pc, #252]	; (8002f4c <TrajectoryEvaluation+0xaac>)
 8002e4e:	edd3 7a00 	vldr	s15, [r3]
 8002e52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e5a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002e5e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8002e68:	4b38      	ldr	r3, [pc, #224]	; (8002f4c <TrajectoryEvaluation+0xaac>)
 8002e6a:	edd3 7a00 	vldr	s15, [r3]
 8002e6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e72:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8002e7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
		traject -> QX = traject -> Qin + traject -> A[6]*(t*t*t)/6 + traject -> B[6]*(t*t)/2 + traject -> C[6]*t + traject -> D[6];
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8002e92:	4b2d      	ldr	r3, [pc, #180]	; (8002f48 <TrajectoryEvaluation+0xaa8>)
 8002e94:	ed93 6a00 	vldr	s12, [r3]
 8002e98:	4b2b      	ldr	r3, [pc, #172]	; (8002f48 <TrajectoryEvaluation+0xaa8>)
 8002e9a:	edd3 7a00 	vldr	s15, [r3]
 8002e9e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002ea2:	4b29      	ldr	r3, [pc, #164]	; (8002f48 <TrajectoryEvaluation+0xaa8>)
 8002ea4:	edd3 7a00 	vldr	s15, [r3]
 8002ea8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002eac:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002eb0:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8002eb4:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002eb8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8002ec2:	4b21      	ldr	r3, [pc, #132]	; (8002f48 <TrajectoryEvaluation+0xaa8>)
 8002ec4:	ed93 6a00 	vldr	s12, [r3]
 8002ec8:	4b1f      	ldr	r3, [pc, #124]	; (8002f48 <TrajectoryEvaluation+0xaa8>)
 8002eca:	edd3 7a00 	vldr	s15, [r3]
 8002ece:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002ed2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002ed6:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002eda:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002ede:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	edd3 6a17 	vldr	s13, [r3, #92]	; 0x5c
 8002ee8:	4b17      	ldr	r3, [pc, #92]	; (8002f48 <TrajectoryEvaluation+0xaa8>)
 8002eea:	edd3 7a00 	vldr	s15, [r3]
 8002eee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ef2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8002efc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4
 8002f06:	e019      	b.n	8002f3c <TrajectoryEvaluation+0xa9c>
	}
	else
	{
		traject -> QJ = 0;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f04f 0200 	mov.w	r2, #0
 8002f0e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		traject -> QA = 0;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f04f 0200 	mov.w	r2, #0
 8002f18:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		traject -> QV = 0;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f04f 0200 	mov.w	r2, #0
 8002f22:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		traject -> QVP = 0;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	f04f 0200 	mov.w	r2, #0
 8002f2c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		traject -> QX = traject -> Qfinal;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}

	return 1.0;
 8002f3c:	bf00      	nop
}
 8002f3e:	3710      	adds	r7, #16
 8002f40:	46bd      	mov	sp, r7
 8002f42:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002f46:	bf00      	nop
 8002f48:	200003cc 	.word	0x200003cc
 8002f4c:	200003d0 	.word	0x200003d0

08002f50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f50:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002f54:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f56:	f002 f9a9 	bl	80052ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f5a:	f000 f897 	bl	800308c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f5e:	f000 fa7b 	bl	8003458 <MX_GPIO_Init>
  MX_DMA_Init();
 8002f62:	f000 fa51 	bl	8003408 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002f66:	f000 fa23 	bl	80033b0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8002f6a:	f000 f8f7 	bl	800315c <MX_I2C1_Init>
  MX_TIM11_Init();
 8002f6e:	f000 f9fb 	bl	8003368 <MX_TIM11_Init>
  MX_TIM1_Init();
 8002f72:	f000 f921 	bl	80031b8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002f76:	f000 f9a3 	bl	80032c0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  Ringbuf_Init();
 8002f7a:	f000 fdcf 	bl	8003b1c <Ringbuf_Init>
  KalmanMatrixInit(&KalmanVar);
 8002f7e:	4835      	ldr	r0, [pc, #212]	; (8003054 <main+0x104>)
 8002f80:	f7fd feea 	bl	8000d58 <KalmanMatrixInit>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002f84:	2100      	movs	r1, #0
 8002f86:	4834      	ldr	r0, [pc, #208]	; (8003058 <main+0x108>)
 8002f88:	f005 fe1a 	bl	8008bc0 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT (&htim11);
 8002f8c:	4833      	ldr	r0, [pc, #204]	; (800305c <main+0x10c>)
 8002f8e:	f005 fd65 	bl	8008a5c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8002f92:	213c      	movs	r1, #60	; 0x3c
 8002f94:	4832      	ldr	r0, [pc, #200]	; (8003060 <main+0x110>)
 8002f96:	f005 ff69 	bl	8008e6c <HAL_TIM_Encoder_Start>
  EncoderRawData[0]=TIM2->CNT;
 8002f9a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	4b30      	ldr	r3, [pc, #192]	; (8003064 <main+0x114>)
 8002fa4:	601a      	str	r2, [r3, #0]
  EncoderRawData[1]=EncoderRawData[0];
 8002fa6:	4b2f      	ldr	r3, [pc, #188]	; (8003064 <main+0x114>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a2e      	ldr	r2, [pc, #184]	; (8003064 <main+0x114>)
 8002fac:	6053      	str	r3, [r2, #4]
  PositionRaw=EncoderRawData[0];
 8002fae:	4b2d      	ldr	r3, [pc, #180]	; (8003064 <main+0x114>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a2d      	ldr	r2, [pc, #180]	; (8003068 <main+0x118>)
 8002fb4:	6013      	str	r3, [r2, #0]
  PIDAController_Init(&PidVelo);
 8002fb6:	482d      	ldr	r0, [pc, #180]	; (800306c <main+0x11c>)
 8002fb8:	f7fe f9da 	bl	8001370 <PIDAController_Init>
  PIDAController_Init(&PidPos);
 8002fbc:	482c      	ldr	r0, [pc, #176]	; (8003070 <main+0x120>)
 8002fbe:	f7fe f9d7 	bl	8001370 <PIDAController_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  RobotstateManagement();
 8002fc2:	f001 faf7 	bl	80045b4 <RobotstateManagement>
	  if(Micros() - ControlLoopTime >= 10000)
 8002fc6:	f001 fe95 	bl	8004cf4 <Micros>
 8002fca:	4b2a      	ldr	r3, [pc, #168]	; (8003074 <main+0x124>)
 8002fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fd0:	1a84      	subs	r4, r0, r2
 8002fd2:	eb61 0503 	sbc.w	r5, r1, r3
 8002fd6:	f242 7310 	movw	r3, #10000	; 0x2710
 8002fda:	429c      	cmp	r4, r3
 8002fdc:	f175 0300 	sbcs.w	r3, r5, #0
 8002fe0:	d3ef      	bcc.n	8002fc2 <main+0x72>
	  {
		ControlLoopTime  = Micros();
 8002fe2:	f001 fe87 	bl	8004cf4 <Micros>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	460b      	mov	r3, r1
 8002fea:	4922      	ldr	r1, [pc, #136]	; (8003074 <main+0x124>)
 8002fec:	e9c1 2300 	strd	r2, r3, [r1]
		CheckLoopStartTime = Micros();
 8002ff0:	f001 fe80 	bl	8004cf4 <Micros>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	460b      	mov	r3, r1
 8002ff8:	491f      	ldr	r1, [pc, #124]	; (8003078 <main+0x128>)
 8002ffa:	e9c1 2300 	strd	r2, r3, [r1]
		EncoderRead();
 8002ffe:	f000 faef 	bl	80035e0 <EncoderRead>
		KalmanFilterFunction(&KalmanVar,PositionDeg[0]);
 8003002:	4b1e      	ldr	r3, [pc, #120]	; (800307c <main+0x12c>)
 8003004:	edd3 7a00 	vldr	s15, [r3]
 8003008:	eeb0 0a67 	vmov.f32	s0, s15
 800300c:	4811      	ldr	r0, [pc, #68]	; (8003054 <main+0x104>)
 800300e:	f7fe f881 	bl	8001114 <KalmanFilterFunction>
		Robot.Position = PositionDeg[0];
 8003012:	4b1a      	ldr	r3, [pc, #104]	; (800307c <main+0x12c>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a1a      	ldr	r2, [pc, #104]	; (8003080 <main+0x130>)
 8003018:	6013      	str	r3, [r2, #0]
		Robot.Velocity = KalmanVar.MatState_Data[1];
 800301a:	4b0e      	ldr	r3, [pc, #56]	; (8003054 <main+0x104>)
 800301c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003020:	4a17      	ldr	r2, [pc, #92]	; (8003080 <main+0x130>)
 8003022:	6053      	str	r3, [r2, #4]
		ControllLoopAndErrorHandler();
 8003024:	f000 fc52 	bl	80038cc <ControllLoopAndErrorHandler>
		CheckLoopStopTime = Micros();
 8003028:	f001 fe64 	bl	8004cf4 <Micros>
 800302c:	4602      	mov	r2, r0
 800302e:	460b      	mov	r3, r1
 8003030:	4914      	ldr	r1, [pc, #80]	; (8003084 <main+0x134>)
 8003032:	e9c1 2300 	strd	r2, r3, [r1]
		CheckLoopDiffTime = CheckLoopStopTime - CheckLoopStartTime;
 8003036:	4b13      	ldr	r3, [pc, #76]	; (8003084 <main+0x134>)
 8003038:	e9d3 0100 	ldrd	r0, r1, [r3]
 800303c:	4b0e      	ldr	r3, [pc, #56]	; (8003078 <main+0x128>)
 800303e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003042:	ebb0 0802 	subs.w	r8, r0, r2
 8003046:	eb61 0903 	sbc.w	r9, r1, r3
 800304a:	4b0f      	ldr	r3, [pc, #60]	; (8003088 <main+0x138>)
 800304c:	e9c3 8900 	strd	r8, r9, [r3]
	  RobotstateManagement();
 8003050:	e7b7      	b.n	8002fc2 <main+0x72>
 8003052:	bf00      	nop
 8003054:	20000020 	.word	0x20000020
 8003058:	20000428 	.word	0x20000428
 800305c:	200004b8 	.word	0x200004b8
 8003060:	20000470 	.word	0x20000470
 8003064:	200006a0 	.word	0x200006a0
 8003068:	200006ac 	.word	0x200006ac
 800306c:	200006c0 	.word	0x200006c0
 8003070:	200006f4 	.word	0x200006f4
 8003074:	20000820 	.word	0x20000820
 8003078:	20000800 	.word	0x20000800
 800307c:	200006b0 	.word	0x200006b0
 8003080:	20000604 	.word	0x20000604
 8003084:	20000808 	.word	0x20000808
 8003088:	20000810 	.word	0x20000810

0800308c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b094      	sub	sp, #80	; 0x50
 8003090:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003092:	f107 0320 	add.w	r3, r7, #32
 8003096:	2230      	movs	r2, #48	; 0x30
 8003098:	2100      	movs	r1, #0
 800309a:	4618      	mov	r0, r3
 800309c:	f008 f992 	bl	800b3c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80030a0:	f107 030c 	add.w	r3, r7, #12
 80030a4:	2200      	movs	r2, #0
 80030a6:	601a      	str	r2, [r3, #0]
 80030a8:	605a      	str	r2, [r3, #4]
 80030aa:	609a      	str	r2, [r3, #8]
 80030ac:	60da      	str	r2, [r3, #12]
 80030ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80030b0:	2300      	movs	r3, #0
 80030b2:	60bb      	str	r3, [r7, #8]
 80030b4:	4b27      	ldr	r3, [pc, #156]	; (8003154 <SystemClock_Config+0xc8>)
 80030b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b8:	4a26      	ldr	r2, [pc, #152]	; (8003154 <SystemClock_Config+0xc8>)
 80030ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030be:	6413      	str	r3, [r2, #64]	; 0x40
 80030c0:	4b24      	ldr	r3, [pc, #144]	; (8003154 <SystemClock_Config+0xc8>)
 80030c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030c8:	60bb      	str	r3, [r7, #8]
 80030ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80030cc:	2300      	movs	r3, #0
 80030ce:	607b      	str	r3, [r7, #4]
 80030d0:	4b21      	ldr	r3, [pc, #132]	; (8003158 <SystemClock_Config+0xcc>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a20      	ldr	r2, [pc, #128]	; (8003158 <SystemClock_Config+0xcc>)
 80030d6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80030da:	6013      	str	r3, [r2, #0]
 80030dc:	4b1e      	ldr	r3, [pc, #120]	; (8003158 <SystemClock_Config+0xcc>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80030e4:	607b      	str	r3, [r7, #4]
 80030e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80030e8:	2301      	movs	r3, #1
 80030ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80030ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80030f0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80030f2:	2302      	movs	r3, #2
 80030f4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80030f6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80030fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80030fc:	2304      	movs	r3, #4
 80030fe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8003100:	2364      	movs	r3, #100	; 0x64
 8003102:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003104:	2302      	movs	r3, #2
 8003106:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003108:	2304      	movs	r3, #4
 800310a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800310c:	f107 0320 	add.w	r3, r7, #32
 8003110:	4618      	mov	r0, r3
 8003112:	f004 ffbb 	bl	800808c <HAL_RCC_OscConfig>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d001      	beq.n	8003120 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800311c:	f001 fe02 	bl	8004d24 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003120:	230f      	movs	r3, #15
 8003122:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003124:	2302      	movs	r3, #2
 8003126:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003128:	2300      	movs	r3, #0
 800312a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800312c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003130:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003132:	2300      	movs	r3, #0
 8003134:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8003136:	f107 030c 	add.w	r3, r7, #12
 800313a:	2103      	movs	r1, #3
 800313c:	4618      	mov	r0, r3
 800313e:	f005 fa1d 	bl	800857c <HAL_RCC_ClockConfig>
 8003142:	4603      	mov	r3, r0
 8003144:	2b00      	cmp	r3, #0
 8003146:	d001      	beq.n	800314c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8003148:	f001 fdec 	bl	8004d24 <Error_Handler>
  }
}
 800314c:	bf00      	nop
 800314e:	3750      	adds	r7, #80	; 0x50
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}
 8003154:	40023800 	.word	0x40023800
 8003158:	40007000 	.word	0x40007000

0800315c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003160:	4b12      	ldr	r3, [pc, #72]	; (80031ac <MX_I2C1_Init+0x50>)
 8003162:	4a13      	ldr	r2, [pc, #76]	; (80031b0 <MX_I2C1_Init+0x54>)
 8003164:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8003166:	4b11      	ldr	r3, [pc, #68]	; (80031ac <MX_I2C1_Init+0x50>)
 8003168:	4a12      	ldr	r2, [pc, #72]	; (80031b4 <MX_I2C1_Init+0x58>)
 800316a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800316c:	4b0f      	ldr	r3, [pc, #60]	; (80031ac <MX_I2C1_Init+0x50>)
 800316e:	2200      	movs	r2, #0
 8003170:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003172:	4b0e      	ldr	r3, [pc, #56]	; (80031ac <MX_I2C1_Init+0x50>)
 8003174:	2200      	movs	r2, #0
 8003176:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003178:	4b0c      	ldr	r3, [pc, #48]	; (80031ac <MX_I2C1_Init+0x50>)
 800317a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800317e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003180:	4b0a      	ldr	r3, [pc, #40]	; (80031ac <MX_I2C1_Init+0x50>)
 8003182:	2200      	movs	r2, #0
 8003184:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003186:	4b09      	ldr	r3, [pc, #36]	; (80031ac <MX_I2C1_Init+0x50>)
 8003188:	2200      	movs	r2, #0
 800318a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800318c:	4b07      	ldr	r3, [pc, #28]	; (80031ac <MX_I2C1_Init+0x50>)
 800318e:	2200      	movs	r2, #0
 8003190:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003192:	4b06      	ldr	r3, [pc, #24]	; (80031ac <MX_I2C1_Init+0x50>)
 8003194:	2200      	movs	r2, #0
 8003196:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003198:	4804      	ldr	r0, [pc, #16]	; (80031ac <MX_I2C1_Init+0x50>)
 800319a:	f003 f803 	bl	80061a4 <HAL_I2C_Init>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d001      	beq.n	80031a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80031a4:	f001 fdbe 	bl	8004d24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80031a8:	bf00      	nop
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	200003d4 	.word	0x200003d4
 80031b0:	40005400 	.word	0x40005400
 80031b4:	00061a80 	.word	0x00061a80

080031b8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b092      	sub	sp, #72	; 0x48
 80031bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031be:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80031c2:	2200      	movs	r2, #0
 80031c4:	601a      	str	r2, [r3, #0]
 80031c6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031cc:	2200      	movs	r2, #0
 80031ce:	601a      	str	r2, [r3, #0]
 80031d0:	605a      	str	r2, [r3, #4]
 80031d2:	609a      	str	r2, [r3, #8]
 80031d4:	60da      	str	r2, [r3, #12]
 80031d6:	611a      	str	r2, [r3, #16]
 80031d8:	615a      	str	r2, [r3, #20]
 80031da:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80031dc:	1d3b      	adds	r3, r7, #4
 80031de:	2220      	movs	r2, #32
 80031e0:	2100      	movs	r1, #0
 80031e2:	4618      	mov	r0, r3
 80031e4:	f008 f8ee 	bl	800b3c4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80031e8:	4b33      	ldr	r3, [pc, #204]	; (80032b8 <MX_TIM1_Init+0x100>)
 80031ea:	4a34      	ldr	r2, [pc, #208]	; (80032bc <MX_TIM1_Init+0x104>)
 80031ec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80031ee:	4b32      	ldr	r3, [pc, #200]	; (80032b8 <MX_TIM1_Init+0x100>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031f4:	4b30      	ldr	r3, [pc, #192]	; (80032b8 <MX_TIM1_Init+0x100>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 80031fa:	4b2f      	ldr	r3, [pc, #188]	; (80032b8 <MX_TIM1_Init+0x100>)
 80031fc:	f242 720f 	movw	r2, #9999	; 0x270f
 8003200:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003202:	4b2d      	ldr	r3, [pc, #180]	; (80032b8 <MX_TIM1_Init+0x100>)
 8003204:	2200      	movs	r2, #0
 8003206:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003208:	4b2b      	ldr	r3, [pc, #172]	; (80032b8 <MX_TIM1_Init+0x100>)
 800320a:	2200      	movs	r2, #0
 800320c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800320e:	4b2a      	ldr	r3, [pc, #168]	; (80032b8 <MX_TIM1_Init+0x100>)
 8003210:	2200      	movs	r2, #0
 8003212:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003214:	4828      	ldr	r0, [pc, #160]	; (80032b8 <MX_TIM1_Init+0x100>)
 8003216:	f005 fc83 	bl	8008b20 <HAL_TIM_PWM_Init>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d001      	beq.n	8003224 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8003220:	f001 fd80 	bl	8004d24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003224:	2300      	movs	r3, #0
 8003226:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003228:	2300      	movs	r3, #0
 800322a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800322c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003230:	4619      	mov	r1, r3
 8003232:	4821      	ldr	r0, [pc, #132]	; (80032b8 <MX_TIM1_Init+0x100>)
 8003234:	f006 facc 	bl	80097d0 <HAL_TIMEx_MasterConfigSynchronization>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800323e:	f001 fd71 	bl	8004d24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003242:	2360      	movs	r3, #96	; 0x60
 8003244:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003246:	2300      	movs	r3, #0
 8003248:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800324a:	2300      	movs	r3, #0
 800324c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800324e:	2300      	movs	r3, #0
 8003250:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003252:	2300      	movs	r3, #0
 8003254:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003256:	2300      	movs	r3, #0
 8003258:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800325a:	2300      	movs	r3, #0
 800325c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800325e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003262:	2200      	movs	r2, #0
 8003264:	4619      	mov	r1, r3
 8003266:	4814      	ldr	r0, [pc, #80]	; (80032b8 <MX_TIM1_Init+0x100>)
 8003268:	f005 ff96 	bl	8009198 <HAL_TIM_PWM_ConfigChannel>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d001      	beq.n	8003276 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8003272:	f001 fd57 	bl	8004d24 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003276:	2300      	movs	r3, #0
 8003278:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800327a:	2300      	movs	r3, #0
 800327c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800327e:	2300      	movs	r3, #0
 8003280:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003282:	2300      	movs	r3, #0
 8003284:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003286:	2300      	movs	r3, #0
 8003288:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800328a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800328e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003290:	2300      	movs	r3, #0
 8003292:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003294:	1d3b      	adds	r3, r7, #4
 8003296:	4619      	mov	r1, r3
 8003298:	4807      	ldr	r0, [pc, #28]	; (80032b8 <MX_TIM1_Init+0x100>)
 800329a:	f006 fb07 	bl	80098ac <HAL_TIMEx_ConfigBreakDeadTime>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d001      	beq.n	80032a8 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 80032a4:	f001 fd3e 	bl	8004d24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80032a8:	4803      	ldr	r0, [pc, #12]	; (80032b8 <MX_TIM1_Init+0x100>)
 80032aa:	f001 fe57 	bl	8004f5c <HAL_TIM_MspPostInit>

}
 80032ae:	bf00      	nop
 80032b0:	3748      	adds	r7, #72	; 0x48
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	20000428 	.word	0x20000428
 80032bc:	40010000 	.word	0x40010000

080032c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b08c      	sub	sp, #48	; 0x30
 80032c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80032c6:	f107 030c 	add.w	r3, r7, #12
 80032ca:	2224      	movs	r2, #36	; 0x24
 80032cc:	2100      	movs	r1, #0
 80032ce:	4618      	mov	r0, r3
 80032d0:	f008 f878 	bl	800b3c4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032d4:	1d3b      	adds	r3, r7, #4
 80032d6:	2200      	movs	r2, #0
 80032d8:	601a      	str	r2, [r3, #0]
 80032da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80032dc:	4b21      	ldr	r3, [pc, #132]	; (8003364 <MX_TIM2_Init+0xa4>)
 80032de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80032e2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80032e4:	4b1f      	ldr	r3, [pc, #124]	; (8003364 <MX_TIM2_Init+0xa4>)
 80032e6:	2200      	movs	r2, #0
 80032e8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032ea:	4b1e      	ldr	r3, [pc, #120]	; (8003364 <MX_TIM2_Init+0xa4>)
 80032ec:	2200      	movs	r2, #0
 80032ee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 11999;
 80032f0:	4b1c      	ldr	r3, [pc, #112]	; (8003364 <MX_TIM2_Init+0xa4>)
 80032f2:	f642 62df 	movw	r2, #11999	; 0x2edf
 80032f6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032f8:	4b1a      	ldr	r3, [pc, #104]	; (8003364 <MX_TIM2_Init+0xa4>)
 80032fa:	2200      	movs	r2, #0
 80032fc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032fe:	4b19      	ldr	r3, [pc, #100]	; (8003364 <MX_TIM2_Init+0xa4>)
 8003300:	2200      	movs	r2, #0
 8003302:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003304:	2303      	movs	r3, #3
 8003306:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003308:	2300      	movs	r3, #0
 800330a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800330c:	2301      	movs	r3, #1
 800330e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003310:	2300      	movs	r3, #0
 8003312:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003314:	2300      	movs	r3, #0
 8003316:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003318:	2300      	movs	r3, #0
 800331a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800331c:	2301      	movs	r3, #1
 800331e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003320:	2300      	movs	r3, #0
 8003322:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003324:	2300      	movs	r3, #0
 8003326:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003328:	f107 030c 	add.w	r3, r7, #12
 800332c:	4619      	mov	r1, r3
 800332e:	480d      	ldr	r0, [pc, #52]	; (8003364 <MX_TIM2_Init+0xa4>)
 8003330:	f005 fcf6 	bl	8008d20 <HAL_TIM_Encoder_Init>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d001      	beq.n	800333e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800333a:	f001 fcf3 	bl	8004d24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800333e:	2300      	movs	r3, #0
 8003340:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003342:	2300      	movs	r3, #0
 8003344:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003346:	1d3b      	adds	r3, r7, #4
 8003348:	4619      	mov	r1, r3
 800334a:	4806      	ldr	r0, [pc, #24]	; (8003364 <MX_TIM2_Init+0xa4>)
 800334c:	f006 fa40 	bl	80097d0 <HAL_TIMEx_MasterConfigSynchronization>
 8003350:	4603      	mov	r3, r0
 8003352:	2b00      	cmp	r3, #0
 8003354:	d001      	beq.n	800335a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8003356:	f001 fce5 	bl	8004d24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800335a:	bf00      	nop
 800335c:	3730      	adds	r7, #48	; 0x30
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}
 8003362:	bf00      	nop
 8003364:	20000470 	.word	0x20000470

08003368 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800336c:	4b0e      	ldr	r3, [pc, #56]	; (80033a8 <MX_TIM11_Init+0x40>)
 800336e:	4a0f      	ldr	r2, [pc, #60]	; (80033ac <MX_TIM11_Init+0x44>)
 8003370:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 8003372:	4b0d      	ldr	r3, [pc, #52]	; (80033a8 <MX_TIM11_Init+0x40>)
 8003374:	2263      	movs	r2, #99	; 0x63
 8003376:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003378:	4b0b      	ldr	r3, [pc, #44]	; (80033a8 <MX_TIM11_Init+0x40>)
 800337a:	2200      	movs	r2, #0
 800337c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 800337e:	4b0a      	ldr	r3, [pc, #40]	; (80033a8 <MX_TIM11_Init+0x40>)
 8003380:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003384:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003386:	4b08      	ldr	r3, [pc, #32]	; (80033a8 <MX_TIM11_Init+0x40>)
 8003388:	2200      	movs	r2, #0
 800338a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800338c:	4b06      	ldr	r3, [pc, #24]	; (80033a8 <MX_TIM11_Init+0x40>)
 800338e:	2200      	movs	r2, #0
 8003390:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8003392:	4805      	ldr	r0, [pc, #20]	; (80033a8 <MX_TIM11_Init+0x40>)
 8003394:	f005 fb12 	bl	80089bc <HAL_TIM_Base_Init>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d001      	beq.n	80033a2 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800339e:	f001 fcc1 	bl	8004d24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80033a2:	bf00      	nop
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	200004b8 	.word	0x200004b8
 80033ac:	40014800 	.word	0x40014800

080033b0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80033b4:	4b12      	ldr	r3, [pc, #72]	; (8003400 <MX_USART2_UART_Init+0x50>)
 80033b6:	4a13      	ldr	r2, [pc, #76]	; (8003404 <MX_USART2_UART_Init+0x54>)
 80033b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 512000;
 80033ba:	4b11      	ldr	r3, [pc, #68]	; (8003400 <MX_USART2_UART_Init+0x50>)
 80033bc:	f44f 22fa 	mov.w	r2, #512000	; 0x7d000
 80033c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 80033c2:	4b0f      	ldr	r3, [pc, #60]	; (8003400 <MX_USART2_UART_Init+0x50>)
 80033c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80033c8:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80033ca:	4b0d      	ldr	r3, [pc, #52]	; (8003400 <MX_USART2_UART_Init+0x50>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 80033d0:	4b0b      	ldr	r3, [pc, #44]	; (8003400 <MX_USART2_UART_Init+0x50>)
 80033d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80033d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80033d8:	4b09      	ldr	r3, [pc, #36]	; (8003400 <MX_USART2_UART_Init+0x50>)
 80033da:	220c      	movs	r2, #12
 80033dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80033de:	4b08      	ldr	r3, [pc, #32]	; (8003400 <MX_USART2_UART_Init+0x50>)
 80033e0:	2200      	movs	r2, #0
 80033e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80033e4:	4b06      	ldr	r3, [pc, #24]	; (8003400 <MX_USART2_UART_Init+0x50>)
 80033e6:	2200      	movs	r2, #0
 80033e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80033ea:	4805      	ldr	r0, [pc, #20]	; (8003400 <MX_USART2_UART_Init+0x50>)
 80033ec:	f006 fac4 	bl	8009978 <HAL_UART_Init>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d001      	beq.n	80033fa <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 80033f6:	f001 fc95 	bl	8004d24 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80033fa:	bf00      	nop
 80033fc:	bd80      	pop	{r7, pc}
 80033fe:	bf00      	nop
 8003400:	20000500 	.word	0x20000500
 8003404:	40004400 	.word	0x40004400

08003408 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800340e:	2300      	movs	r3, #0
 8003410:	607b      	str	r3, [r7, #4]
 8003412:	4b10      	ldr	r3, [pc, #64]	; (8003454 <MX_DMA_Init+0x4c>)
 8003414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003416:	4a0f      	ldr	r2, [pc, #60]	; (8003454 <MX_DMA_Init+0x4c>)
 8003418:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800341c:	6313      	str	r3, [r2, #48]	; 0x30
 800341e:	4b0d      	ldr	r3, [pc, #52]	; (8003454 <MX_DMA_Init+0x4c>)
 8003420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003422:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003426:	607b      	str	r3, [r7, #4]
 8003428:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800342a:	2200      	movs	r2, #0
 800342c:	2100      	movs	r1, #0
 800342e:	2010      	movs	r0, #16
 8003430:	f002 f889 	bl	8005546 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8003434:	2010      	movs	r0, #16
 8003436:	f002 f8a2 	bl	800557e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800343a:	2200      	movs	r2, #0
 800343c:	2100      	movs	r1, #0
 800343e:	2011      	movs	r0, #17
 8003440:	f002 f881 	bl	8005546 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8003444:	2011      	movs	r0, #17
 8003446:	f002 f89a 	bl	800557e <HAL_NVIC_EnableIRQ>

}
 800344a:	bf00      	nop
 800344c:	3708      	adds	r7, #8
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	40023800 	.word	0x40023800

08003458 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b08a      	sub	sp, #40	; 0x28
 800345c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800345e:	f107 0314 	add.w	r3, r7, #20
 8003462:	2200      	movs	r2, #0
 8003464:	601a      	str	r2, [r3, #0]
 8003466:	605a      	str	r2, [r3, #4]
 8003468:	609a      	str	r2, [r3, #8]
 800346a:	60da      	str	r2, [r3, #12]
 800346c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800346e:	2300      	movs	r3, #0
 8003470:	613b      	str	r3, [r7, #16]
 8003472:	4b4e      	ldr	r3, [pc, #312]	; (80035ac <MX_GPIO_Init+0x154>)
 8003474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003476:	4a4d      	ldr	r2, [pc, #308]	; (80035ac <MX_GPIO_Init+0x154>)
 8003478:	f043 0304 	orr.w	r3, r3, #4
 800347c:	6313      	str	r3, [r2, #48]	; 0x30
 800347e:	4b4b      	ldr	r3, [pc, #300]	; (80035ac <MX_GPIO_Init+0x154>)
 8003480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003482:	f003 0304 	and.w	r3, r3, #4
 8003486:	613b      	str	r3, [r7, #16]
 8003488:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800348a:	2300      	movs	r3, #0
 800348c:	60fb      	str	r3, [r7, #12]
 800348e:	4b47      	ldr	r3, [pc, #284]	; (80035ac <MX_GPIO_Init+0x154>)
 8003490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003492:	4a46      	ldr	r2, [pc, #280]	; (80035ac <MX_GPIO_Init+0x154>)
 8003494:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003498:	6313      	str	r3, [r2, #48]	; 0x30
 800349a:	4b44      	ldr	r3, [pc, #272]	; (80035ac <MX_GPIO_Init+0x154>)
 800349c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800349e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034a2:	60fb      	str	r3, [r7, #12]
 80034a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80034a6:	2300      	movs	r3, #0
 80034a8:	60bb      	str	r3, [r7, #8]
 80034aa:	4b40      	ldr	r3, [pc, #256]	; (80035ac <MX_GPIO_Init+0x154>)
 80034ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ae:	4a3f      	ldr	r2, [pc, #252]	; (80035ac <MX_GPIO_Init+0x154>)
 80034b0:	f043 0301 	orr.w	r3, r3, #1
 80034b4:	6313      	str	r3, [r2, #48]	; 0x30
 80034b6:	4b3d      	ldr	r3, [pc, #244]	; (80035ac <MX_GPIO_Init+0x154>)
 80034b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ba:	f003 0301 	and.w	r3, r3, #1
 80034be:	60bb      	str	r3, [r7, #8]
 80034c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80034c2:	2300      	movs	r3, #0
 80034c4:	607b      	str	r3, [r7, #4]
 80034c6:	4b39      	ldr	r3, [pc, #228]	; (80035ac <MX_GPIO_Init+0x154>)
 80034c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ca:	4a38      	ldr	r2, [pc, #224]	; (80035ac <MX_GPIO_Init+0x154>)
 80034cc:	f043 0302 	orr.w	r3, r3, #2
 80034d0:	6313      	str	r3, [r2, #48]	; 0x30
 80034d2:	4b36      	ldr	r3, [pc, #216]	; (80035ac <MX_GPIO_Init+0x154>)
 80034d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d6:	f003 0302 	and.w	r3, r3, #2
 80034da:	607b      	str	r3, [r7, #4]
 80034dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|PIN_DIR_Pin, GPIO_PIN_RESET);
 80034de:	2200      	movs	r2, #0
 80034e0:	f44f 7108 	mov.w	r1, #544	; 0x220
 80034e4:	4832      	ldr	r0, [pc, #200]	; (80035b0 <MX_GPIO_Init+0x158>)
 80034e6:	f002 fe11 	bl	800610c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Pin_RedLamp_Pin|Pin_YelLamp_Pin|Pin_BlueLamp_Pin, GPIO_PIN_RESET);
 80034ea:	2200      	movs	r2, #0
 80034ec:	f44f 6183 	mov.w	r1, #1048	; 0x418
 80034f0:	4830      	ldr	r0, [pc, #192]	; (80035b4 <MX_GPIO_Init+0x15c>)
 80034f2:	f002 fe0b 	bl	800610c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80034f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80034fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80034fc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003500:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003502:	2300      	movs	r3, #0
 8003504:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003506:	f107 0314 	add.w	r3, r7, #20
 800350a:	4619      	mov	r1, r3
 800350c:	482a      	ldr	r0, [pc, #168]	; (80035b8 <MX_GPIO_Init+0x160>)
 800350e:	f002 fc61 	bl	8005dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PIN_DIR_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|PIN_DIR_Pin;
 8003512:	f44f 7308 	mov.w	r3, #544	; 0x220
 8003516:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003518:	2301      	movs	r3, #1
 800351a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800351c:	2300      	movs	r3, #0
 800351e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003520:	2300      	movs	r3, #0
 8003522:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003524:	f107 0314 	add.w	r3, r7, #20
 8003528:	4619      	mov	r1, r3
 800352a:	4821      	ldr	r0, [pc, #132]	; (80035b0 <MX_GPIO_Init+0x158>)
 800352c:	f002 fc52 	bl	8005dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Pin_RedLamp_Pin Pin_YelLamp_Pin Pin_BlueLamp_Pin */
  GPIO_InitStruct.Pin = Pin_RedLamp_Pin|Pin_YelLamp_Pin|Pin_BlueLamp_Pin;
 8003530:	f44f 6383 	mov.w	r3, #1048	; 0x418
 8003534:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003536:	2301      	movs	r3, #1
 8003538:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800353a:	2300      	movs	r3, #0
 800353c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800353e:	2300      	movs	r3, #0
 8003540:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003542:	f107 0314 	add.w	r3, r7, #20
 8003546:	4619      	mov	r1, r3
 8003548:	481a      	ldr	r0, [pc, #104]	; (80035b4 <MX_GPIO_Init+0x15c>)
 800354a:	f002 fc43 	bl	8005dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Pin_Proxi_Pin */
  GPIO_InitStruct.Pin = Pin_Proxi_Pin;
 800354e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003552:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003554:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8003558:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800355a:	2300      	movs	r3, #0
 800355c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Pin_Proxi_GPIO_Port, &GPIO_InitStruct);
 800355e:	f107 0314 	add.w	r3, r7, #20
 8003562:	4619      	mov	r1, r3
 8003564:	4812      	ldr	r0, [pc, #72]	; (80035b0 <MX_GPIO_Init+0x158>)
 8003566:	f002 fc35 	bl	8005dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Pin_Emer_Pin */
  GPIO_InitStruct.Pin = Pin_Emer_Pin;
 800356a:	2320      	movs	r3, #32
 800356c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800356e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003572:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003574:	2300      	movs	r3, #0
 8003576:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Pin_Emer_GPIO_Port, &GPIO_InitStruct);
 8003578:	f107 0314 	add.w	r3, r7, #20
 800357c:	4619      	mov	r1, r3
 800357e:	480d      	ldr	r0, [pc, #52]	; (80035b4 <MX_GPIO_Init+0x15c>)
 8003580:	f002 fc28 	bl	8005dd4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003584:	2200      	movs	r2, #0
 8003586:	2100      	movs	r1, #0
 8003588:	2017      	movs	r0, #23
 800358a:	f001 ffdc 	bl	8005546 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800358e:	2017      	movs	r0, #23
 8003590:	f001 fff5 	bl	800557e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003594:	2200      	movs	r2, #0
 8003596:	2100      	movs	r1, #0
 8003598:	2028      	movs	r0, #40	; 0x28
 800359a:	f001 ffd4 	bl	8005546 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800359e:	2028      	movs	r0, #40	; 0x28
 80035a0:	f001 ffed 	bl	800557e <HAL_NVIC_EnableIRQ>

}
 80035a4:	bf00      	nop
 80035a6:	3728      	adds	r7, #40	; 0x28
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	40023800 	.word	0x40023800
 80035b0:	40020000 	.word	0x40020000
 80035b4:	40020400 	.word	0x40020400
 80035b8:	40020800 	.word	0x40020800

080035bc <Int32Abs>:

/* USER CODE BEGIN 4 */
uint32_t Int32Abs(int32_t number)
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
	if(number<0){
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	da02      	bge.n	80035d0 <Int32Abs+0x14>
		return number*-1;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	425b      	negs	r3, r3
 80035ce:	e000      	b.n	80035d2 <Int32Abs+0x16>
	}else{
		return number;
 80035d0:	687b      	ldr	r3, [r7, #4]
	}
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	370c      	adds	r7, #12
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr
	...

080035e0 <EncoderRead>:

void EncoderRead()
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	af00      	add	r7, sp, #0
	static int32_t SignalThreshold = 0.6*12000;
	EncoderRawData[0] = TIM2->CNT;
 80035e4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80035e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ea:	461a      	mov	r2, r3
 80035ec:	4b32      	ldr	r3, [pc, #200]	; (80036b8 <EncoderRead+0xd8>)
 80035ee:	601a      	str	r2, [r3, #0]
	if(EncoderRawData[0]-EncoderRawData[1]<-SignalThreshold){
 80035f0:	4b31      	ldr	r3, [pc, #196]	; (80036b8 <EncoderRead+0xd8>)
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	4b30      	ldr	r3, [pc, #192]	; (80036b8 <EncoderRead+0xd8>)
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	1ad2      	subs	r2, r2, r3
 80035fa:	4b30      	ldr	r3, [pc, #192]	; (80036bc <EncoderRead+0xdc>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	425b      	negs	r3, r3
 8003600:	429a      	cmp	r2, r3
 8003602:	da07      	bge.n	8003614 <EncoderRead+0x34>
		WrappingStep+=12000;
 8003604:	4b2e      	ldr	r3, [pc, #184]	; (80036c0 <EncoderRead+0xe0>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f503 533b 	add.w	r3, r3, #11968	; 0x2ec0
 800360c:	3320      	adds	r3, #32
 800360e:	4a2c      	ldr	r2, [pc, #176]	; (80036c0 <EncoderRead+0xe0>)
 8003610:	6013      	str	r3, [r2, #0]
 8003612:	e00f      	b.n	8003634 <EncoderRead+0x54>
	}
	else if(EncoderRawData[0]-EncoderRawData[1]>=SignalThreshold){
 8003614:	4b28      	ldr	r3, [pc, #160]	; (80036b8 <EncoderRead+0xd8>)
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	4b27      	ldr	r3, [pc, #156]	; (80036b8 <EncoderRead+0xd8>)
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	1ad2      	subs	r2, r2, r3
 800361e:	4b27      	ldr	r3, [pc, #156]	; (80036bc <EncoderRead+0xdc>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	429a      	cmp	r2, r3
 8003624:	db06      	blt.n	8003634 <EncoderRead+0x54>
		WrappingStep-=12000;
 8003626:	4b26      	ldr	r3, [pc, #152]	; (80036c0 <EncoderRead+0xe0>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f5a3 533b 	sub.w	r3, r3, #11968	; 0x2ec0
 800362e:	3b20      	subs	r3, #32
 8003630:	4a23      	ldr	r2, [pc, #140]	; (80036c0 <EncoderRead+0xe0>)
 8003632:	6013      	str	r3, [r2, #0]
	}
	PositionRaw = EncoderRawData[0] + WrappingStep;
 8003634:	4b20      	ldr	r3, [pc, #128]	; (80036b8 <EncoderRead+0xd8>)
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	4b21      	ldr	r3, [pc, #132]	; (80036c0 <EncoderRead+0xe0>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4413      	add	r3, r2
 800363e:	4a21      	ldr	r2, [pc, #132]	; (80036c4 <EncoderRead+0xe4>)
 8003640:	6013      	str	r3, [r2, #0]
	PositionDeg[0] = (PositionRaw/12000.0)*360.0;
 8003642:	4b20      	ldr	r3, [pc, #128]	; (80036c4 <EncoderRead+0xe4>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4618      	mov	r0, r3
 8003648:	f7fc ff18 	bl	800047c <__aeabi_i2d>
 800364c:	a318      	add	r3, pc, #96	; (adr r3, 80036b0 <EncoderRead+0xd0>)
 800364e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003652:	f7fd f8a7 	bl	80007a4 <__aeabi_ddiv>
 8003656:	4602      	mov	r2, r0
 8003658:	460b      	mov	r3, r1
 800365a:	4610      	mov	r0, r2
 800365c:	4619      	mov	r1, r3
 800365e:	f04f 0200 	mov.w	r2, #0
 8003662:	4b19      	ldr	r3, [pc, #100]	; (80036c8 <EncoderRead+0xe8>)
 8003664:	f7fc ff74 	bl	8000550 <__aeabi_dmul>
 8003668:	4602      	mov	r2, r0
 800366a:	460b      	mov	r3, r1
 800366c:	4610      	mov	r0, r2
 800366e:	4619      	mov	r1, r3
 8003670:	f7fd f9a0 	bl	80009b4 <__aeabi_d2f>
 8003674:	4603      	mov	r3, r0
 8003676:	4a15      	ldr	r2, [pc, #84]	; (80036cc <EncoderRead+0xec>)
 8003678:	6013      	str	r3, [r2, #0]
	VelocityDeg = ((PositionDeg[0] - PositionDeg[1])/dt);
 800367a:	4b14      	ldr	r3, [pc, #80]	; (80036cc <EncoderRead+0xec>)
 800367c:	ed93 7a00 	vldr	s14, [r3]
 8003680:	4b12      	ldr	r3, [pc, #72]	; (80036cc <EncoderRead+0xec>)
 8003682:	edd3 7a01 	vldr	s15, [r3, #4]
 8003686:	ee37 7a67 	vsub.f32	s14, s14, s15
 800368a:	eddf 6a11 	vldr	s13, [pc, #68]	; 80036d0 <EncoderRead+0xf0>
 800368e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003692:	4b10      	ldr	r3, [pc, #64]	; (80036d4 <EncoderRead+0xf4>)
 8003694:	edc3 7a00 	vstr	s15, [r3]
	EncoderRawData[1] = EncoderRawData[0];
 8003698:	4b07      	ldr	r3, [pc, #28]	; (80036b8 <EncoderRead+0xd8>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a06      	ldr	r2, [pc, #24]	; (80036b8 <EncoderRead+0xd8>)
 800369e:	6053      	str	r3, [r2, #4]
	PositionDeg[1] = PositionDeg[0];
 80036a0:	4b0a      	ldr	r3, [pc, #40]	; (80036cc <EncoderRead+0xec>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a09      	ldr	r2, [pc, #36]	; (80036cc <EncoderRead+0xec>)
 80036a6:	6053      	str	r3, [r2, #4]
}
 80036a8:	bf00      	nop
 80036aa:	bd80      	pop	{r7, pc}
 80036ac:	f3af 8000 	nop.w
 80036b0:	00000000 	.word	0x00000000
 80036b4:	40c77000 	.word	0x40c77000
 80036b8:	200006a0 	.word	0x200006a0
 80036bc:	200003a0 	.word	0x200003a0
 80036c0:	200006a8 	.word	0x200006a8
 80036c4:	200006ac 	.word	0x200006ac
 80036c8:	40768000 	.word	0x40768000
 80036cc:	200006b0 	.word	0x200006b0
 80036d0:	3c23d70a 	.word	0x3c23d70a
 80036d4:	200006b8 	.word	0x200006b8

080036d8 <Drivemotor>:

void Drivemotor(int32_t PWM){
 80036d8:	b590      	push	{r4, r7, lr}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
		if(PWM<=0 && PWM>=-PWM_MAX){
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	dc11      	bgt.n	800370a <Drivemotor+0x32>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a25      	ldr	r2, [pc, #148]	; (8003780 <Drivemotor+0xa8>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	db0d      	blt.n	800370a <Drivemotor+0x32>
			htim1.Instance->CCR1=Int32Abs(PWM);
 80036ee:	4b25      	ldr	r3, [pc, #148]	; (8003784 <Drivemotor+0xac>)
 80036f0:	681c      	ldr	r4, [r3, #0]
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f7ff ff62 	bl	80035bc <Int32Abs>
 80036f8:	4603      	mov	r3, r0
 80036fa:	6363      	str	r3, [r4, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,0);
 80036fc:	2200      	movs	r2, #0
 80036fe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003702:	4821      	ldr	r0, [pc, #132]	; (8003788 <Drivemotor+0xb0>)
 8003704:	f002 fd02 	bl	800610c <HAL_GPIO_WritePin>
 8003708:	e036      	b.n	8003778 <Drivemotor+0xa0>
		}else if (PWM<-PWM_MAX){
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4a1c      	ldr	r2, [pc, #112]	; (8003780 <Drivemotor+0xa8>)
 800370e:	4293      	cmp	r3, r2
 8003710:	da0b      	bge.n	800372a <Drivemotor+0x52>
			htim1.Instance->CCR1=PWM_MAX;
 8003712:	4b1c      	ldr	r3, [pc, #112]	; (8003784 <Drivemotor+0xac>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f242 7210 	movw	r2, #10000	; 0x2710
 800371a:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,0);
 800371c:	2200      	movs	r2, #0
 800371e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003722:	4819      	ldr	r0, [pc, #100]	; (8003788 <Drivemotor+0xb0>)
 8003724:	f002 fcf2 	bl	800610c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,1);
		}else if(PWM>PWM_MAX){
			htim1.Instance->CCR1=PWM_MAX;
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,1);
		}
}
 8003728:	e026      	b.n	8003778 <Drivemotor+0xa0>
		}else if(PWM>=0 && PWM<=PWM_MAX){
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2b00      	cmp	r3, #0
 800372e:	db12      	blt.n	8003756 <Drivemotor+0x7e>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f242 7210 	movw	r2, #10000	; 0x2710
 8003736:	4293      	cmp	r3, r2
 8003738:	dc0d      	bgt.n	8003756 <Drivemotor+0x7e>
			htim1.Instance->CCR1=Int32Abs(PWM);
 800373a:	4b12      	ldr	r3, [pc, #72]	; (8003784 <Drivemotor+0xac>)
 800373c:	681c      	ldr	r4, [r3, #0]
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f7ff ff3c 	bl	80035bc <Int32Abs>
 8003744:	4603      	mov	r3, r0
 8003746:	6363      	str	r3, [r4, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,1);
 8003748:	2201      	movs	r2, #1
 800374a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800374e:	480e      	ldr	r0, [pc, #56]	; (8003788 <Drivemotor+0xb0>)
 8003750:	f002 fcdc 	bl	800610c <HAL_GPIO_WritePin>
 8003754:	e010      	b.n	8003778 <Drivemotor+0xa0>
		}else if(PWM>PWM_MAX){
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	f242 7210 	movw	r2, #10000	; 0x2710
 800375c:	4293      	cmp	r3, r2
 800375e:	dd0b      	ble.n	8003778 <Drivemotor+0xa0>
			htim1.Instance->CCR1=PWM_MAX;
 8003760:	4b08      	ldr	r3, [pc, #32]	; (8003784 <Drivemotor+0xac>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f242 7210 	movw	r2, #10000	; 0x2710
 8003768:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,1);
 800376a:	2201      	movs	r2, #1
 800376c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003770:	4805      	ldr	r0, [pc, #20]	; (8003788 <Drivemotor+0xb0>)
 8003772:	f002 fccb 	bl	800610c <HAL_GPIO_WritePin>
}
 8003776:	e7ff      	b.n	8003778 <Drivemotor+0xa0>
 8003778:	bf00      	nop
 800377a:	370c      	adds	r7, #12
 800377c:	46bd      	mov	sp, r7
 800377e:	bd90      	pop	{r4, r7, pc}
 8003780:	ffffd8f0 	.word	0xffffd8f0
 8003784:	20000428 	.word	0x20000428
 8003788:	40020000 	.word	0x40020000
 800378c:	00000000 	.word	0x00000000

08003790 <InverseTFofMotor>:

float InverseTFofMotor(float Velo, float PredictVelo)
{
 8003790:	b5b0      	push	{r4, r5, r7, lr}
 8003792:	b082      	sub	sp, #8
 8003794:	af00      	add	r7, sp, #0
 8003796:	ed87 0a01 	vstr	s0, [r7, #4]
 800379a:	edc7 0a00 	vstr	s1, [r7]
	static float VeloLast = 0;
	static float Voltage = 0;
	static float VoltageLast = 0;
	static float Pwm = 0;
	Voltage = (PredictVelo - (1.298649403776808*Velo) + (0.413830007244888*VeloLast) - (0.492093238713741*VoltageLast))/0.660367603263632;
 800379e:	6838      	ldr	r0, [r7, #0]
 80037a0:	f7fc fe7e 	bl	80004a0 <__aeabi_f2d>
 80037a4:	4604      	mov	r4, r0
 80037a6:	460d      	mov	r5, r1
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	f7fc fe79 	bl	80004a0 <__aeabi_f2d>
 80037ae:	a345      	add	r3, pc, #276	; (adr r3, 80038c4 <InverseTFofMotor+0x134>)
 80037b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037b4:	f7fc fecc 	bl	8000550 <__aeabi_dmul>
 80037b8:	4602      	mov	r2, r0
 80037ba:	460b      	mov	r3, r1
 80037bc:	4620      	mov	r0, r4
 80037be:	4629      	mov	r1, r5
 80037c0:	f7fc fd0e 	bl	80001e0 <__aeabi_dsub>
 80037c4:	4602      	mov	r2, r0
 80037c6:	460b      	mov	r3, r1
 80037c8:	4614      	mov	r4, r2
 80037ca:	461d      	mov	r5, r3
 80037cc:	4b38      	ldr	r3, [pc, #224]	; (80038b0 <InverseTFofMotor+0x120>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4618      	mov	r0, r3
 80037d2:	f7fc fe65 	bl	80004a0 <__aeabi_f2d>
 80037d6:	a32e      	add	r3, pc, #184	; (adr r3, 8003890 <InverseTFofMotor+0x100>)
 80037d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037dc:	f7fc feb8 	bl	8000550 <__aeabi_dmul>
 80037e0:	4602      	mov	r2, r0
 80037e2:	460b      	mov	r3, r1
 80037e4:	4620      	mov	r0, r4
 80037e6:	4629      	mov	r1, r5
 80037e8:	f7fc fcfc 	bl	80001e4 <__adddf3>
 80037ec:	4602      	mov	r2, r0
 80037ee:	460b      	mov	r3, r1
 80037f0:	4614      	mov	r4, r2
 80037f2:	461d      	mov	r5, r3
 80037f4:	4b2f      	ldr	r3, [pc, #188]	; (80038b4 <InverseTFofMotor+0x124>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7fc fe51 	bl	80004a0 <__aeabi_f2d>
 80037fe:	a326      	add	r3, pc, #152	; (adr r3, 8003898 <InverseTFofMotor+0x108>)
 8003800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003804:	f7fc fea4 	bl	8000550 <__aeabi_dmul>
 8003808:	4602      	mov	r2, r0
 800380a:	460b      	mov	r3, r1
 800380c:	4620      	mov	r0, r4
 800380e:	4629      	mov	r1, r5
 8003810:	f7fc fce6 	bl	80001e0 <__aeabi_dsub>
 8003814:	4602      	mov	r2, r0
 8003816:	460b      	mov	r3, r1
 8003818:	4610      	mov	r0, r2
 800381a:	4619      	mov	r1, r3
 800381c:	a320      	add	r3, pc, #128	; (adr r3, 80038a0 <InverseTFofMotor+0x110>)
 800381e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003822:	f7fc ffbf 	bl	80007a4 <__aeabi_ddiv>
 8003826:	4602      	mov	r2, r0
 8003828:	460b      	mov	r3, r1
 800382a:	4610      	mov	r0, r2
 800382c:	4619      	mov	r1, r3
 800382e:	f7fd f8c1 	bl	80009b4 <__aeabi_d2f>
 8003832:	4603      	mov	r3, r0
 8003834:	4a20      	ldr	r2, [pc, #128]	; (80038b8 <InverseTFofMotor+0x128>)
 8003836:	6013      	str	r3, [r2, #0]
	Pwm = (Voltage * 10000.0)/12.0;
 8003838:	4b1f      	ldr	r3, [pc, #124]	; (80038b8 <InverseTFofMotor+0x128>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4618      	mov	r0, r3
 800383e:	f7fc fe2f 	bl	80004a0 <__aeabi_f2d>
 8003842:	a319      	add	r3, pc, #100	; (adr r3, 80038a8 <InverseTFofMotor+0x118>)
 8003844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003848:	f7fc fe82 	bl	8000550 <__aeabi_dmul>
 800384c:	4602      	mov	r2, r0
 800384e:	460b      	mov	r3, r1
 8003850:	4610      	mov	r0, r2
 8003852:	4619      	mov	r1, r3
 8003854:	f04f 0200 	mov.w	r2, #0
 8003858:	4b18      	ldr	r3, [pc, #96]	; (80038bc <InverseTFofMotor+0x12c>)
 800385a:	f7fc ffa3 	bl	80007a4 <__aeabi_ddiv>
 800385e:	4602      	mov	r2, r0
 8003860:	460b      	mov	r3, r1
 8003862:	4610      	mov	r0, r2
 8003864:	4619      	mov	r1, r3
 8003866:	f7fd f8a5 	bl	80009b4 <__aeabi_d2f>
 800386a:	4603      	mov	r3, r0
 800386c:	4a14      	ldr	r2, [pc, #80]	; (80038c0 <InverseTFofMotor+0x130>)
 800386e:	6013      	str	r3, [r2, #0]
	VoltageLast = Voltage;
 8003870:	4b11      	ldr	r3, [pc, #68]	; (80038b8 <InverseTFofMotor+0x128>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a0f      	ldr	r2, [pc, #60]	; (80038b4 <InverseTFofMotor+0x124>)
 8003876:	6013      	str	r3, [r2, #0]
	VeloLast = Velo;
 8003878:	4a0d      	ldr	r2, [pc, #52]	; (80038b0 <InverseTFofMotor+0x120>)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6013      	str	r3, [r2, #0]
	return Pwm;
 800387e:	4b10      	ldr	r3, [pc, #64]	; (80038c0 <InverseTFofMotor+0x130>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	ee07 3a90 	vmov	s15, r3
}
 8003886:	eeb0 0a67 	vmov.f32	s0, s15
 800388a:	3708      	adds	r7, #8
 800388c:	46bd      	mov	sp, r7
 800388e:	bdb0      	pop	{r4, r5, r7, pc}
 8003890:	dace185d 	.word	0xdace185d
 8003894:	3fda7c30 	.word	0x3fda7c30
 8003898:	a3b6ed62 	.word	0xa3b6ed62
 800389c:	3fdf7e74 	.word	0x3fdf7e74
 80038a0:	3d6b5dd1 	.word	0x3d6b5dd1
 80038a4:	3fe521bb 	.word	0x3fe521bb
 80038a8:	00000000 	.word	0x00000000
 80038ac:	40c38800 	.word	0x40c38800
 80038b0:	20000834 	.word	0x20000834
 80038b4:	20000838 	.word	0x20000838
 80038b8:	2000083c 	.word	0x2000083c
 80038bc:	40280000 	.word	0x40280000
 80038c0:	20000840 	.word	0x20000840
 80038c4:	98e30f85 	.word	0x98e30f85
 80038c8:	3ff4c744 	.word	0x3ff4c744

080038cc <ControllLoopAndErrorHandler>:


void ControllLoopAndErrorHandler()
{
 80038cc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80038d0:	b084      	sub	sp, #16
 80038d2:	af04      	add	r7, sp, #16
//	}
//	PIDAVelocityController_Update(&PidVelo, setpoint, KalmanVar.MatState_Data[1]);
//	invTFOutput = InverseTFofMotor(setpointLast,setpoint);
//	PWMCHECKER = PidVelo.ControllerOut + invTFOutput;
//	Drivemotor(PWMCHECKER);
	if (Robot.flagStartTime == 1)
 80038d4:	4b87      	ldr	r3, [pc, #540]	; (8003af4 <ControllLoopAndErrorHandler+0x228>)
 80038d6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d10a      	bne.n	80038f4 <ControllLoopAndErrorHandler+0x28>
	{
		StartTime = Micros();
 80038de:	f001 fa09 	bl	8004cf4 <Micros>
 80038e2:	4602      	mov	r2, r0
 80038e4:	460b      	mov	r3, r1
 80038e6:	4984      	ldr	r1, [pc, #528]	; (8003af8 <ControllLoopAndErrorHandler+0x22c>)
 80038e8:	e9c1 2300 	strd	r2, r3, [r1]
		Robot.flagStartTime = 0;
 80038ec:	4b81      	ldr	r3, [pc, #516]	; (8003af4 <ControllLoopAndErrorHandler+0x228>)
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	}
	CurrentTime = Micros();
 80038f4:	f001 f9fe 	bl	8004cf4 <Micros>
 80038f8:	4602      	mov	r2, r0
 80038fa:	460b      	mov	r3, r1
 80038fc:	497f      	ldr	r1, [pc, #508]	; (8003afc <ControllLoopAndErrorHandler+0x230>)
 80038fe:	e9c1 2300 	strd	r2, r3, [r1]
	PredictTime = CurrentTime + 10000;
 8003902:	4b7e      	ldr	r3, [pc, #504]	; (8003afc <ControllLoopAndErrorHandler+0x230>)
 8003904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003908:	f242 7110 	movw	r1, #10000	; 0x2710
 800390c:	eb12 0801 	adds.w	r8, r2, r1
 8003910:	f143 0900 	adc.w	r9, r3, #0
 8003914:	4b7a      	ldr	r3, [pc, #488]	; (8003b00 <ControllLoopAndErrorHandler+0x234>)
 8003916:	e9c3 8900 	strd	r8, r9, [r3]
	TrajectoryEvaluation(&traject,StartTime,CurrentTime,PredictTime);
 800391a:	4b77      	ldr	r3, [pc, #476]	; (8003af8 <ControllLoopAndErrorHandler+0x22c>)
 800391c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003920:	4b76      	ldr	r3, [pc, #472]	; (8003afc <ControllLoopAndErrorHandler+0x230>)
 8003922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003926:	4976      	ldr	r1, [pc, #472]	; (8003b00 <ControllLoopAndErrorHandler+0x234>)
 8003928:	e9d1 0100 	ldrd	r0, r1, [r1]
 800392c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003930:	e9cd 2300 	strd	r2, r3, [sp]
 8003934:	4642      	mov	r2, r8
 8003936:	464b      	mov	r3, r9
 8003938:	4872      	ldr	r0, [pc, #456]	; (8003b04 <ControllLoopAndErrorHandler+0x238>)
 800393a:	f7fe fdb1 	bl	80024a0 <TrajectoryEvaluation>
	if(Robot.MotorIsOn == 1)
 800393e:	4b6d      	ldr	r3, [pc, #436]	; (8003af4 <ControllLoopAndErrorHandler+0x228>)
 8003940:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003944:	2b01      	cmp	r3, #1
 8003946:	f040 80c3 	bne.w	8003ad0 <ControllLoopAndErrorHandler+0x204>
	{
		if (Robot.flagStartTime == 1)
 800394a:	4b6a      	ldr	r3, [pc, #424]	; (8003af4 <ControllLoopAndErrorHandler+0x228>)
 800394c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003950:	2b01      	cmp	r3, #1
 8003952:	d10a      	bne.n	800396a <ControllLoopAndErrorHandler+0x9e>
		{
			StartTime = Micros();
 8003954:	f001 f9ce 	bl	8004cf4 <Micros>
 8003958:	4602      	mov	r2, r0
 800395a:	460b      	mov	r3, r1
 800395c:	4966      	ldr	r1, [pc, #408]	; (8003af8 <ControllLoopAndErrorHandler+0x22c>)
 800395e:	e9c1 2300 	strd	r2, r3, [r1]
			Robot.flagStartTime = 0;
 8003962:	4b64      	ldr	r3, [pc, #400]	; (8003af4 <ControllLoopAndErrorHandler+0x228>)
 8003964:	2200      	movs	r2, #0
 8003966:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		}
		CurrentTime = Micros();
 800396a:	f001 f9c3 	bl	8004cf4 <Micros>
 800396e:	4602      	mov	r2, r0
 8003970:	460b      	mov	r3, r1
 8003972:	4962      	ldr	r1, [pc, #392]	; (8003afc <ControllLoopAndErrorHandler+0x230>)
 8003974:	e9c1 2300 	strd	r2, r3, [r1]
		PredictTime = CurrentTime + 10000;
 8003978:	4b60      	ldr	r3, [pc, #384]	; (8003afc <ControllLoopAndErrorHandler+0x230>)
 800397a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800397e:	f242 7110 	movw	r1, #10000	; 0x2710
 8003982:	1854      	adds	r4, r2, r1
 8003984:	f143 0500 	adc.w	r5, r3, #0
 8003988:	4b5d      	ldr	r3, [pc, #372]	; (8003b00 <ControllLoopAndErrorHandler+0x234>)
 800398a:	e9c3 4500 	strd	r4, r5, [r3]
		TrajectoryEvaluation(&traject,StartTime,CurrentTime,PredictTime);
 800398e:	4b5a      	ldr	r3, [pc, #360]	; (8003af8 <ControllLoopAndErrorHandler+0x22c>)
 8003990:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003994:	4b59      	ldr	r3, [pc, #356]	; (8003afc <ControllLoopAndErrorHandler+0x230>)
 8003996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800399a:	4959      	ldr	r1, [pc, #356]	; (8003b00 <ControllLoopAndErrorHandler+0x234>)
 800399c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80039a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80039a4:	e9cd 2300 	strd	r2, r3, [sp]
 80039a8:	4622      	mov	r2, r4
 80039aa:	462b      	mov	r3, r5
 80039ac:	4855      	ldr	r0, [pc, #340]	; (8003b04 <ControllLoopAndErrorHandler+0x238>)
 80039ae:	f7fe fd77 	bl	80024a0 <TrajectoryEvaluation>
		Robot.QX = traject.QX;
 80039b2:	4b54      	ldr	r3, [pc, #336]	; (8003b04 <ControllLoopAndErrorHandler+0x238>)
 80039b4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80039b8:	4a4e      	ldr	r2, [pc, #312]	; (8003af4 <ControllLoopAndErrorHandler+0x228>)
 80039ba:	6193      	str	r3, [r2, #24]
		Robot.QV = traject.QV;
 80039bc:	4b51      	ldr	r3, [pc, #324]	; (8003b04 <ControllLoopAndErrorHandler+0x238>)
 80039be:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80039c2:	4a4c      	ldr	r2, [pc, #304]	; (8003af4 <ControllLoopAndErrorHandler+0x228>)
 80039c4:	61d3      	str	r3, [r2, #28]
		if(AbsVal(Robot.GoalPositon - Robot.Position) < 0.5 && AbsVal(Robot.Velocity) < 1.0)
 80039c6:	4b4b      	ldr	r3, [pc, #300]	; (8003af4 <ControllLoopAndErrorHandler+0x228>)
 80039c8:	ed93 7a03 	vldr	s14, [r3, #12]
 80039cc:	4b49      	ldr	r3, [pc, #292]	; (8003af4 <ControllLoopAndErrorHandler+0x228>)
 80039ce:	edd3 7a00 	vldr	s15, [r3]
 80039d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039d6:	eeb0 0a67 	vmov.f32	s0, s15
 80039da:	f7fd feea 	bl	80017b2 <AbsVal>
 80039de:	eef0 7a40 	vmov.f32	s15, s0
 80039e2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80039e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039ee:	d52a      	bpl.n	8003a46 <ControllLoopAndErrorHandler+0x17a>
 80039f0:	4b40      	ldr	r3, [pc, #256]	; (8003af4 <ControllLoopAndErrorHandler+0x228>)
 80039f2:	edd3 7a01 	vldr	s15, [r3, #4]
 80039f6:	eeb0 0a67 	vmov.f32	s0, s15
 80039fa:	f7fd feda 	bl	80017b2 <AbsVal>
 80039fe:	eef0 7a40 	vmov.f32	s15, s0
 8003a02:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003a06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a0e:	d51a      	bpl.n	8003a46 <ControllLoopAndErrorHandler+0x17a>
		{
			PWMCHECKER = 0.0;
 8003a10:	4b3d      	ldr	r3, [pc, #244]	; (8003b08 <ControllLoopAndErrorHandler+0x23c>)
 8003a12:	f04f 0200 	mov.w	r2, #0
 8003a16:	601a      	str	r2, [r3, #0]
			Drivemotor(PWMCHECKER);
 8003a18:	4b3b      	ldr	r3, [pc, #236]	; (8003b08 <ControllLoopAndErrorHandler+0x23c>)
 8003a1a:	edd3 7a00 	vldr	s15, [r3]
 8003a1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003a22:	ee17 0a90 	vmov	r0, s15
 8003a26:	f7ff fe57 	bl	80036d8 <Drivemotor>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	2108      	movs	r1, #8
 8003a2e:	4837      	ldr	r0, [pc, #220]	; (8003b0c <ControllLoopAndErrorHandler+0x240>)
 8003a30:	f002 fb6c 	bl	800610c <HAL_GPIO_WritePin>
			Robot.RunningFlag = 0;
 8003a34:	4b2f      	ldr	r3, [pc, #188]	; (8003af4 <ControllLoopAndErrorHandler+0x228>)
 8003a36:	2200      	movs	r2, #0
 8003a38:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			Robot.MotorIsOn = 0;
 8003a3c:	4b2d      	ldr	r3, [pc, #180]	; (8003af4 <ControllLoopAndErrorHandler+0x228>)
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f883 2020 	strb.w	r2, [r3, #32]
	else
	{
		PWMCHECKER = 0.0;
		Drivemotor(PWMCHECKER);
	}
}
 8003a44:	e051      	b.n	8003aea <ControllLoopAndErrorHandler+0x21e>
			PIDAPositonController_Update(&PidPos, Robot.QX , Robot.Position);
 8003a46:	4b2b      	ldr	r3, [pc, #172]	; (8003af4 <ControllLoopAndErrorHandler+0x228>)
 8003a48:	edd3 7a06 	vldr	s15, [r3, #24]
 8003a4c:	4b29      	ldr	r3, [pc, #164]	; (8003af4 <ControllLoopAndErrorHandler+0x228>)
 8003a4e:	ed93 7a00 	vldr	s14, [r3]
 8003a52:	eef0 0a47 	vmov.f32	s1, s14
 8003a56:	eeb0 0a67 	vmov.f32	s0, s15
 8003a5a:	482d      	ldr	r0, [pc, #180]	; (8003b10 <ControllLoopAndErrorHandler+0x244>)
 8003a5c:	f7fd fd96 	bl	800158c <PIDAPositonController_Update>
			PIDAVelocityController_Update(&PidVelo, Robot.QV + PidPos.ControllerOut, Robot.Velocity);
 8003a60:	4b24      	ldr	r3, [pc, #144]	; (8003af4 <ControllLoopAndErrorHandler+0x228>)
 8003a62:	ed93 7a07 	vldr	s14, [r3, #28]
 8003a66:	4b2a      	ldr	r3, [pc, #168]	; (8003b10 <ControllLoopAndErrorHandler+0x244>)
 8003a68:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8003a6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a70:	4b20      	ldr	r3, [pc, #128]	; (8003af4 <ControllLoopAndErrorHandler+0x228>)
 8003a72:	ed93 7a01 	vldr	s14, [r3, #4]
 8003a76:	eef0 0a47 	vmov.f32	s1, s14
 8003a7a:	eeb0 0a67 	vmov.f32	s0, s15
 8003a7e:	4825      	ldr	r0, [pc, #148]	; (8003b14 <ControllLoopAndErrorHandler+0x248>)
 8003a80:	f7fd fca6 	bl	80013d0 <PIDAVelocityController_Update>
			invTFOutput = InverseTFofMotor(traject.QV,traject.QVP);
 8003a84:	4b1f      	ldr	r3, [pc, #124]	; (8003b04 <ControllLoopAndErrorHandler+0x238>)
 8003a86:	edd3 7a2b 	vldr	s15, [r3, #172]	; 0xac
 8003a8a:	4b1e      	ldr	r3, [pc, #120]	; (8003b04 <ControllLoopAndErrorHandler+0x238>)
 8003a8c:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 8003a90:	eef0 0a47 	vmov.f32	s1, s14
 8003a94:	eeb0 0a67 	vmov.f32	s0, s15
 8003a98:	f7ff fe7a 	bl	8003790 <InverseTFofMotor>
 8003a9c:	eef0 7a40 	vmov.f32	s15, s0
 8003aa0:	4b1d      	ldr	r3, [pc, #116]	; (8003b18 <ControllLoopAndErrorHandler+0x24c>)
 8003aa2:	edc3 7a00 	vstr	s15, [r3]
			PWMCHECKER = PidVelo.ControllerOut + invTFOutput;
 8003aa6:	4b1b      	ldr	r3, [pc, #108]	; (8003b14 <ControllLoopAndErrorHandler+0x248>)
 8003aa8:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8003aac:	4b1a      	ldr	r3, [pc, #104]	; (8003b18 <ControllLoopAndErrorHandler+0x24c>)
 8003aae:	edd3 7a00 	vldr	s15, [r3]
 8003ab2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ab6:	4b14      	ldr	r3, [pc, #80]	; (8003b08 <ControllLoopAndErrorHandler+0x23c>)
 8003ab8:	edc3 7a00 	vstr	s15, [r3]
			Drivemotor(PWMCHECKER);
 8003abc:	4b12      	ldr	r3, [pc, #72]	; (8003b08 <ControllLoopAndErrorHandler+0x23c>)
 8003abe:	edd3 7a00 	vldr	s15, [r3]
 8003ac2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ac6:	ee17 0a90 	vmov	r0, s15
 8003aca:	f7ff fe05 	bl	80036d8 <Drivemotor>
}
 8003ace:	e00c      	b.n	8003aea <ControllLoopAndErrorHandler+0x21e>
		PWMCHECKER = 0.0;
 8003ad0:	4b0d      	ldr	r3, [pc, #52]	; (8003b08 <ControllLoopAndErrorHandler+0x23c>)
 8003ad2:	f04f 0200 	mov.w	r2, #0
 8003ad6:	601a      	str	r2, [r3, #0]
		Drivemotor(PWMCHECKER);
 8003ad8:	4b0b      	ldr	r3, [pc, #44]	; (8003b08 <ControllLoopAndErrorHandler+0x23c>)
 8003ada:	edd3 7a00 	vldr	s15, [r3]
 8003ade:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ae2:	ee17 0a90 	vmov	r0, s15
 8003ae6:	f7ff fdf7 	bl	80036d8 <Drivemotor>
}
 8003aea:	bf00      	nop
 8003aec:	46bd      	mov	sp, r7
 8003aee:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003af2:	bf00      	nop
 8003af4:	20000604 	.word	0x20000604
 8003af8:	200007e8 	.word	0x200007e8
 8003afc:	200007f0 	.word	0x200007f0
 8003b00:	200007f8 	.word	0x200007f8
 8003b04:	2000072c 	.word	0x2000072c
 8003b08:	20000728 	.word	0x20000728
 8003b0c:	40020400 	.word	0x40020400
 8003b10:	200006f4 	.word	0x200006f4
 8003b14:	200006c0 	.word	0x200006c0
 8003b18:	200006bc 	.word	0x200006bc

08003b1c <Ringbuf_Init>:

/* Initialize the Ring Buffer */
void Ringbuf_Init (void)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	af00      	add	r7, sp, #0
	memset(RxBuf, '\0', RxBuf_SIZE);
 8003b20:	2214      	movs	r2, #20
 8003b22:	2100      	movs	r1, #0
 8003b24:	480e      	ldr	r0, [pc, #56]	; (8003b60 <Ringbuf_Init+0x44>)
 8003b26:	f007 fc4d 	bl	800b3c4 <memset>
	memset(MainBuf, '\0', MainBuf_SIZE);
 8003b2a:	2214      	movs	r2, #20
 8003b2c:	2100      	movs	r1, #0
 8003b2e:	480d      	ldr	r0, [pc, #52]	; (8003b64 <Ringbuf_Init+0x48>)
 8003b30:	f007 fc48 	bl	800b3c4 <memset>

	oldPos = 0;
 8003b34:	4b0c      	ldr	r3, [pc, #48]	; (8003b68 <Ringbuf_Init+0x4c>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	801a      	strh	r2, [r3, #0]
	newPos = 0;
 8003b3a:	4b0c      	ldr	r3, [pc, #48]	; (8003b6c <Ringbuf_Init+0x50>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	801a      	strh	r2, [r3, #0]

  HAL_UARTEx_ReceiveToIdle_DMA(&UART, RxBuf, RxBuf_SIZE);
 8003b40:	2214      	movs	r2, #20
 8003b42:	4907      	ldr	r1, [pc, #28]	; (8003b60 <Ringbuf_Init+0x44>)
 8003b44:	480a      	ldr	r0, [pc, #40]	; (8003b70 <Ringbuf_Init+0x54>)
 8003b46:	f005 ffe3 	bl	8009b10 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&DMA, DMA_IT_HT);
 8003b4a:	4b0a      	ldr	r3, [pc, #40]	; (8003b74 <Ringbuf_Init+0x58>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	4b08      	ldr	r3, [pc, #32]	; (8003b74 <Ringbuf_Init+0x58>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f022 0208 	bic.w	r2, r2, #8
 8003b58:	601a      	str	r2, [r3, #0]
}
 8003b5a:	bf00      	nop
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	20000638 	.word	0x20000638
 8003b64:	2000064c 	.word	0x2000064c
 8003b68:	2000066a 	.word	0x2000066a
 8003b6c:	2000066c 	.word	0x2000066c
 8003b70:	20000500 	.word	0x20000500
 8003b74:	20000544 	.word	0x20000544

08003b78 <checkSum>:
	oldPos = 0;
	newPos = 0;
}

void checkSum (uint8_t *buffertoCheckSum, uint16_t Size)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	460b      	mov	r3, r1
 8003b82:	807b      	strh	r3, [r7, #2]
	uint8_t sum = 0;
 8003b84:	2300      	movs	r3, #0
 8003b86:	73fb      	strb	r3, [r7, #15]
	modeByte = 0;
 8003b88:	4b52      	ldr	r3, [pc, #328]	; (8003cd4 <checkSum+0x15c>)
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	701a      	strb	r2, [r3, #0]
	switch(Size){
 8003b8e:	887b      	ldrh	r3, [r7, #2]
 8003b90:	3b01      	subs	r3, #1
 8003b92:	2b03      	cmp	r3, #3
 8003b94:	d84f      	bhi.n	8003c36 <checkSum+0xbe>
 8003b96:	a201      	add	r2, pc, #4	; (adr r2, 8003b9c <checkSum+0x24>)
 8003b98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b9c:	08003c8d 	.word	0x08003c8d
 8003ba0:	08003bad 	.word	0x08003bad
 8003ba4:	08003c8d 	.word	0x08003c8d
 8003ba8:	08003bd3 	.word	0x08003bd3
	case 1:
	case 3:
		break;
	case 2:
		if(!(checkAck(buffertoCheckSum, Size))) modeByte = sum = buffertoCheckSum[oldPos];
 8003bac:	887b      	ldrh	r3, [r7, #2]
 8003bae:	4619      	mov	r1, r3
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f000 f897 	bl	8003ce4 <checkAck>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d169      	bne.n	8003c90 <checkSum+0x118>
 8003bbc:	4b46      	ldr	r3, [pc, #280]	; (8003cd8 <checkSum+0x160>)
 8003bbe:	881b      	ldrh	r3, [r3, #0]
 8003bc0:	461a      	mov	r2, r3
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	4413      	add	r3, r2
 8003bc6:	781b      	ldrb	r3, [r3, #0]
 8003bc8:	73fb      	strb	r3, [r7, #15]
 8003bca:	4a42      	ldr	r2, [pc, #264]	; (8003cd4 <checkSum+0x15c>)
 8003bcc:	7bfb      	ldrb	r3, [r7, #15]
 8003bce:	7013      	strb	r3, [r2, #0]
		break;
 8003bd0:	e05e      	b.n	8003c90 <checkSum+0x118>
	case 4:
		if(checkAck(buffertoCheckSum, Size)) modeByte = sum = buffertoCheckSum[oldPos+2 % MainBuf_SIZE];
 8003bd2:	887b      	ldrh	r3, [r7, #2]
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f000 f884 	bl	8003ce4 <checkAck>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d00a      	beq.n	8003bf8 <checkSum+0x80>
 8003be2:	4b3d      	ldr	r3, [pc, #244]	; (8003cd8 <checkSum+0x160>)
 8003be4:	881b      	ldrh	r3, [r3, #0]
 8003be6:	3302      	adds	r3, #2
 8003be8:	687a      	ldr	r2, [r7, #4]
 8003bea:	4413      	add	r3, r2
 8003bec:	781b      	ldrb	r3, [r3, #0]
 8003bee:	73fb      	strb	r3, [r7, #15]
 8003bf0:	4a38      	ldr	r2, [pc, #224]	; (8003cd4 <checkSum+0x15c>)
 8003bf2:	7bfb      	ldrb	r3, [r7, #15]
 8003bf4:	7013      	strb	r3, [r2, #0]
		else{
			sum = buffertoCheckSum[oldPos] + buffertoCheckSum[oldPos+1 % MainBuf_SIZE] + buffertoCheckSum[oldPos+2 % MainBuf_SIZE];
			modeByte = buffertoCheckSum[oldPos];
		}
		break;
 8003bf6:	e04c      	b.n	8003c92 <checkSum+0x11a>
			sum = buffertoCheckSum[oldPos] + buffertoCheckSum[oldPos+1 % MainBuf_SIZE] + buffertoCheckSum[oldPos+2 % MainBuf_SIZE];
 8003bf8:	4b37      	ldr	r3, [pc, #220]	; (8003cd8 <checkSum+0x160>)
 8003bfa:	881b      	ldrh	r3, [r3, #0]
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4413      	add	r3, r2
 8003c02:	781a      	ldrb	r2, [r3, #0]
 8003c04:	4b34      	ldr	r3, [pc, #208]	; (8003cd8 <checkSum+0x160>)
 8003c06:	881b      	ldrh	r3, [r3, #0]
 8003c08:	3301      	adds	r3, #1
 8003c0a:	6879      	ldr	r1, [r7, #4]
 8003c0c:	440b      	add	r3, r1
 8003c0e:	781b      	ldrb	r3, [r3, #0]
 8003c10:	4413      	add	r3, r2
 8003c12:	b2da      	uxtb	r2, r3
 8003c14:	4b30      	ldr	r3, [pc, #192]	; (8003cd8 <checkSum+0x160>)
 8003c16:	881b      	ldrh	r3, [r3, #0]
 8003c18:	3302      	adds	r3, #2
 8003c1a:	6879      	ldr	r1, [r7, #4]
 8003c1c:	440b      	add	r3, r1
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	4413      	add	r3, r2
 8003c22:	73fb      	strb	r3, [r7, #15]
			modeByte = buffertoCheckSum[oldPos];
 8003c24:	4b2c      	ldr	r3, [pc, #176]	; (8003cd8 <checkSum+0x160>)
 8003c26:	881b      	ldrh	r3, [r3, #0]
 8003c28:	461a      	mov	r2, r3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4413      	add	r3, r2
 8003c2e:	781a      	ldrb	r2, [r3, #0]
 8003c30:	4b28      	ldr	r3, [pc, #160]	; (8003cd4 <checkSum+0x15c>)
 8003c32:	701a      	strb	r2, [r3, #0]
		break;
 8003c34:	e02d      	b.n	8003c92 <checkSum+0x11a>
	default:
		modeByte = buffertoCheckSum[oldPos];
 8003c36:	4b28      	ldr	r3, [pc, #160]	; (8003cd8 <checkSum+0x160>)
 8003c38:	881b      	ldrh	r3, [r3, #0]
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	4413      	add	r3, r2
 8003c40:	781a      	ldrb	r2, [r3, #0]
 8003c42:	4b24      	ldr	r3, [pc, #144]	; (8003cd4 <checkSum+0x15c>)
 8003c44:	701a      	strb	r2, [r3, #0]
		for (int index = 0; index < Size-1; ++index)
 8003c46:	2300      	movs	r3, #0
 8003c48:	60bb      	str	r3, [r7, #8]
 8003c4a:	e019      	b.n	8003c80 <checkSum+0x108>
		{
			sum = sum + buffertoCheckSum[oldPos+index % MainBuf_SIZE];
 8003c4c:	4b22      	ldr	r3, [pc, #136]	; (8003cd8 <checkSum+0x160>)
 8003c4e:	881b      	ldrh	r3, [r3, #0]
 8003c50:	4618      	mov	r0, r3
 8003c52:	68b9      	ldr	r1, [r7, #8]
 8003c54:	4b21      	ldr	r3, [pc, #132]	; (8003cdc <checkSum+0x164>)
 8003c56:	fb83 2301 	smull	r2, r3, r3, r1
 8003c5a:	10da      	asrs	r2, r3, #3
 8003c5c:	17cb      	asrs	r3, r1, #31
 8003c5e:	1ad2      	subs	r2, r2, r3
 8003c60:	4613      	mov	r3, r2
 8003c62:	009b      	lsls	r3, r3, #2
 8003c64:	4413      	add	r3, r2
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	1aca      	subs	r2, r1, r3
 8003c6a:	1883      	adds	r3, r0, r2
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	4413      	add	r3, r2
 8003c72:	781a      	ldrb	r2, [r3, #0]
 8003c74:	7bfb      	ldrb	r3, [r7, #15]
 8003c76:	4413      	add	r3, r2
 8003c78:	73fb      	strb	r3, [r7, #15]
		for (int index = 0; index < Size-1; ++index)
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	3301      	adds	r3, #1
 8003c7e:	60bb      	str	r3, [r7, #8]
 8003c80:	887b      	ldrh	r3, [r7, #2]
 8003c82:	3b01      	subs	r3, #1
 8003c84:	68ba      	ldr	r2, [r7, #8]
 8003c86:	429a      	cmp	r2, r3
 8003c88:	dbe0      	blt.n	8003c4c <checkSum+0xd4>
 8003c8a:	e002      	b.n	8003c92 <checkSum+0x11a>
		break;
 8003c8c:	bf00      	nop
 8003c8e:	e000      	b.n	8003c92 <checkSum+0x11a>
		break;
 8003c90:	bf00      	nop
		}
	}

	if((uint8_t)buffertoCheckSum[oldPos+(Size-1) % MainBuf_SIZE] == (uint8_t)(~sum)) UARTstateManagement(MainBuf);
 8003c92:	4b11      	ldr	r3, [pc, #68]	; (8003cd8 <checkSum+0x160>)
 8003c94:	881b      	ldrh	r3, [r3, #0]
 8003c96:	4618      	mov	r0, r3
 8003c98:	887b      	ldrh	r3, [r7, #2]
 8003c9a:	1e59      	subs	r1, r3, #1
 8003c9c:	4b0f      	ldr	r3, [pc, #60]	; (8003cdc <checkSum+0x164>)
 8003c9e:	fb83 2301 	smull	r2, r3, r3, r1
 8003ca2:	10da      	asrs	r2, r3, #3
 8003ca4:	17cb      	asrs	r3, r1, #31
 8003ca6:	1ad2      	subs	r2, r2, r3
 8003ca8:	4613      	mov	r3, r2
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	4413      	add	r3, r2
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	1aca      	subs	r2, r1, r3
 8003cb2:	1883      	adds	r3, r0, r2
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4413      	add	r3, r2
 8003cba:	781a      	ldrb	r2, [r3, #0]
 8003cbc:	7bfb      	ldrb	r3, [r7, #15]
 8003cbe:	43db      	mvns	r3, r3
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d102      	bne.n	8003ccc <checkSum+0x154>
 8003cc6:	4806      	ldr	r0, [pc, #24]	; (8003ce0 <checkSum+0x168>)
 8003cc8:	f000 f89a 	bl	8003e00 <UARTstateManagement>
}
 8003ccc:	bf00      	nop
 8003cce:	3710      	adds	r7, #16
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	20000690 	.word	0x20000690
 8003cd8:	2000066a 	.word	0x2000066a
 8003cdc:	66666667 	.word	0x66666667
 8003ce0:	2000064c 	.word	0x2000064c

08003ce4 <checkAck>:

uint8_t checkAck (uint8_t *buffertoCheckAck, uint16_t Size)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b083      	sub	sp, #12
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	460b      	mov	r3, r1
 8003cee:	807b      	strh	r3, [r7, #2]
	if((buffertoCheckAck[oldPos] == 0b01011000) && (buffertoCheckAck[oldPos+1 % MainBuf_SIZE] == 0b01110101)) return 1;
 8003cf0:	4b0c      	ldr	r3, [pc, #48]	; (8003d24 <checkAck+0x40>)
 8003cf2:	881b      	ldrh	r3, [r3, #0]
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4413      	add	r3, r2
 8003cfa:	781b      	ldrb	r3, [r3, #0]
 8003cfc:	2b58      	cmp	r3, #88	; 0x58
 8003cfe:	d109      	bne.n	8003d14 <checkAck+0x30>
 8003d00:	4b08      	ldr	r3, [pc, #32]	; (8003d24 <checkAck+0x40>)
 8003d02:	881b      	ldrh	r3, [r3, #0]
 8003d04:	3301      	adds	r3, #1
 8003d06:	687a      	ldr	r2, [r7, #4]
 8003d08:	4413      	add	r3, r2
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	2b75      	cmp	r3, #117	; 0x75
 8003d0e:	d101      	bne.n	8003d14 <checkAck+0x30>
 8003d10:	2301      	movs	r3, #1
 8003d12:	e000      	b.n	8003d16 <checkAck+0x32>
	else return 0;
 8003d14:	2300      	movs	r3, #0
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	370c      	adds	r7, #12
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d20:	4770      	bx	lr
 8003d22:	bf00      	nop
 8003d24:	2000066a 	.word	0x2000066a

08003d28 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b082      	sub	sp, #8
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
 8003d30:	460b      	mov	r3, r1
 8003d32:	807b      	strh	r3, [r7, #2]
        if (huart->Instance == USART2)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a28      	ldr	r2, [pc, #160]	; (8003ddc <HAL_UARTEx_RxEventCallback+0xb4>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d14a      	bne.n	8003dd4 <HAL_UARTEx_RxEventCallback+0xac>
        {
                oldPos = newPos;
 8003d3e:	4b28      	ldr	r3, [pc, #160]	; (8003de0 <HAL_UARTEx_RxEventCallback+0xb8>)
 8003d40:	881a      	ldrh	r2, [r3, #0]
 8003d42:	4b28      	ldr	r3, [pc, #160]	; (8003de4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8003d44:	801a      	strh	r2, [r3, #0]
                dataSize = Size;
 8003d46:	4a28      	ldr	r2, [pc, #160]	; (8003de8 <HAL_UARTEx_RxEventCallback+0xc0>)
 8003d48:	887b      	ldrh	r3, [r7, #2]
 8003d4a:	8013      	strh	r3, [r2, #0]
                if (oldPos+dataSize > MainBuf_SIZE)
 8003d4c:	4b25      	ldr	r3, [pc, #148]	; (8003de4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8003d4e:	881b      	ldrh	r3, [r3, #0]
 8003d50:	461a      	mov	r2, r3
 8003d52:	4b25      	ldr	r3, [pc, #148]	; (8003de8 <HAL_UARTEx_RxEventCallback+0xc0>)
 8003d54:	881b      	ldrh	r3, [r3, #0]
 8003d56:	4413      	add	r3, r2
 8003d58:	2b14      	cmp	r3, #20
 8003d5a:	dd16      	ble.n	8003d8a <HAL_UARTEx_RxEventCallback+0x62>
                {
                        oldPos = 0;
 8003d5c:	4b21      	ldr	r3, [pc, #132]	; (8003de4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8003d5e:	2200      	movs	r2, #0
 8003d60:	801a      	strh	r2, [r3, #0]
                        memcpy ((uint8_t *)MainBuf+oldPos, (uint8_t *)RxBuf, dataSize);
 8003d62:	4b20      	ldr	r3, [pc, #128]	; (8003de4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8003d64:	881b      	ldrh	r3, [r3, #0]
 8003d66:	461a      	mov	r2, r3
 8003d68:	4b20      	ldr	r3, [pc, #128]	; (8003dec <HAL_UARTEx_RxEventCallback+0xc4>)
 8003d6a:	4413      	add	r3, r2
 8003d6c:	4a1e      	ldr	r2, [pc, #120]	; (8003de8 <HAL_UARTEx_RxEventCallback+0xc0>)
 8003d6e:	8812      	ldrh	r2, [r2, #0]
 8003d70:	491f      	ldr	r1, [pc, #124]	; (8003df0 <HAL_UARTEx_RxEventCallback+0xc8>)
 8003d72:	4618      	mov	r0, r3
 8003d74:	f007 fb18 	bl	800b3a8 <memcpy>
                        newPos = dataSize+oldPos;
 8003d78:	4b1b      	ldr	r3, [pc, #108]	; (8003de8 <HAL_UARTEx_RxEventCallback+0xc0>)
 8003d7a:	881a      	ldrh	r2, [r3, #0]
 8003d7c:	4b19      	ldr	r3, [pc, #100]	; (8003de4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8003d7e:	881b      	ldrh	r3, [r3, #0]
 8003d80:	4413      	add	r3, r2
 8003d82:	b29a      	uxth	r2, r3
 8003d84:	4b16      	ldr	r3, [pc, #88]	; (8003de0 <HAL_UARTEx_RxEventCallback+0xb8>)
 8003d86:	801a      	strh	r2, [r3, #0]
 8003d88:	e012      	b.n	8003db0 <HAL_UARTEx_RxEventCallback+0x88>
                }
                else
                {
                        memcpy ((uint8_t *)MainBuf+oldPos, (uint8_t *)RxBuf, dataSize);
 8003d8a:	4b16      	ldr	r3, [pc, #88]	; (8003de4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8003d8c:	881b      	ldrh	r3, [r3, #0]
 8003d8e:	461a      	mov	r2, r3
 8003d90:	4b16      	ldr	r3, [pc, #88]	; (8003dec <HAL_UARTEx_RxEventCallback+0xc4>)
 8003d92:	4413      	add	r3, r2
 8003d94:	4a14      	ldr	r2, [pc, #80]	; (8003de8 <HAL_UARTEx_RxEventCallback+0xc0>)
 8003d96:	8812      	ldrh	r2, [r2, #0]
 8003d98:	4915      	ldr	r1, [pc, #84]	; (8003df0 <HAL_UARTEx_RxEventCallback+0xc8>)
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f007 fb04 	bl	800b3a8 <memcpy>
                        newPos = dataSize+oldPos;
 8003da0:	4b11      	ldr	r3, [pc, #68]	; (8003de8 <HAL_UARTEx_RxEventCallback+0xc0>)
 8003da2:	881a      	ldrh	r2, [r3, #0]
 8003da4:	4b0f      	ldr	r3, [pc, #60]	; (8003de4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8003da6:	881b      	ldrh	r3, [r3, #0]
 8003da8:	4413      	add	r3, r2
 8003daa:	b29a      	uxth	r2, r3
 8003dac:	4b0c      	ldr	r3, [pc, #48]	; (8003de0 <HAL_UARTEx_RxEventCallback+0xb8>)
 8003dae:	801a      	strh	r2, [r3, #0]
                }

                checkSum(MainBuf, Size);
 8003db0:	887b      	ldrh	r3, [r7, #2]
 8003db2:	4619      	mov	r1, r3
 8003db4:	480d      	ldr	r0, [pc, #52]	; (8003dec <HAL_UARTEx_RxEventCallback+0xc4>)
 8003db6:	f7ff fedf 	bl	8003b78 <checkSum>
                HAL_UARTEx_ReceiveToIdle_DMA(&UART, (uint8_t *) RxBuf, RxBuf_SIZE);
 8003dba:	2214      	movs	r2, #20
 8003dbc:	490c      	ldr	r1, [pc, #48]	; (8003df0 <HAL_UARTEx_RxEventCallback+0xc8>)
 8003dbe:	480d      	ldr	r0, [pc, #52]	; (8003df4 <HAL_UARTEx_RxEventCallback+0xcc>)
 8003dc0:	f005 fea6 	bl	8009b10 <HAL_UARTEx_ReceiveToIdle_DMA>
                __HAL_DMA_DISABLE_IT(&DMA, DMA_IT_HT);
 8003dc4:	4b0c      	ldr	r3, [pc, #48]	; (8003df8 <HAL_UARTEx_RxEventCallback+0xd0>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	4b0b      	ldr	r3, [pc, #44]	; (8003df8 <HAL_UARTEx_RxEventCallback+0xd0>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f022 0208 	bic.w	r2, r2, #8
 8003dd2:	601a      	str	r2, [r3, #0]
        }
}
 8003dd4:	bf00      	nop
 8003dd6:	3708      	adds	r7, #8
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	40004400 	.word	0x40004400
 8003de0:	2000066c 	.word	0x2000066c
 8003de4:	2000066a 	.word	0x2000066a
 8003de8:	2000066e 	.word	0x2000066e
 8003dec:	2000064c 	.word	0x2000064c
 8003df0:	20000638 	.word	0x20000638
 8003df4:	20000500 	.word	0x20000500
 8003df8:	20000544 	.word	0x20000544
 8003dfc:	00000000 	.word	0x00000000

08003e00 <UARTstateManagement>:

void UARTstateManagement(uint8_t *Mainbuffer)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
	switch (UARTState)
 8003e08:	4ba9      	ldr	r3, [pc, #676]	; (80040b0 <UARTstateManagement+0x2b0>)
 8003e0a:	781b      	ldrb	r3, [r3, #0]
 8003e0c:	2b02      	cmp	r3, #2
 8003e0e:	d01d      	beq.n	8003e4c <UARTstateManagement+0x4c>
 8003e10:	2b02      	cmp	r3, #2
 8003e12:	f300 839b 	bgt.w	800454c <UARTstateManagement+0x74c>
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	f000 8395 	beq.w	8004546 <UARTstateManagement+0x746>
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d000      	beq.n	8003e22 <UARTstateManagement+0x22>
					homingFlag = 1;
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
					break;
				}
	}
}
 8003e20:	e394      	b.n	800454c <UARTstateManagement+0x74c>
			if(Mainbuffer[oldPos] == 0b10010010)
 8003e22:	4ba4      	ldr	r3, [pc, #656]	; (80040b4 <UARTstateManagement+0x2b4>)
 8003e24:	881b      	ldrh	r3, [r3, #0]
 8003e26:	461a      	mov	r2, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4413      	add	r3, r2
 8003e2c:	781b      	ldrb	r3, [r3, #0]
 8003e2e:	2b92      	cmp	r3, #146	; 0x92
 8003e30:	f040 838b 	bne.w	800454a <UARTstateManagement+0x74a>
				modeNo = 2;
 8003e34:	4ba0      	ldr	r3, [pc, #640]	; (80040b8 <UARTstateManagement+0x2b8>)
 8003e36:	2202      	movs	r2, #2
 8003e38:	701a      	strb	r2, [r3, #0]
				UARTState = MCUConnect;
 8003e3a:	4b9d      	ldr	r3, [pc, #628]	; (80040b0 <UARTstateManagement+0x2b0>)
 8003e3c:	2202      	movs	r2, #2
 8003e3e:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 8003e40:	2202      	movs	r2, #2
 8003e42:	499e      	ldr	r1, [pc, #632]	; (80040bc <UARTstateManagement+0x2bc>)
 8003e44:	489e      	ldr	r0, [pc, #632]	; (80040c0 <UARTstateManagement+0x2c0>)
 8003e46:	f005 fde5 	bl	8009a14 <HAL_UART_Transmit_DMA>
			break;
 8003e4a:	e37e      	b.n	800454a <UARTstateManagement+0x74a>
			stateSwitch = modeByte;
 8003e4c:	4b9d      	ldr	r3, [pc, #628]	; (80040c4 <UARTstateManagement+0x2c4>)
 8003e4e:	781a      	ldrb	r2, [r3, #0]
 8003e50:	4b9d      	ldr	r3, [pc, #628]	; (80040c8 <UARTstateManagement+0x2c8>)
 8003e52:	701a      	strb	r2, [r3, #0]
			switch (stateSwitch)
 8003e54:	4b9c      	ldr	r3, [pc, #624]	; (80040c8 <UARTstateManagement+0x2c8>)
 8003e56:	781b      	ldrb	r3, [r3, #0]
 8003e58:	3b91      	subs	r3, #145	; 0x91
 8003e5a:	2b0d      	cmp	r3, #13
 8003e5c:	f200 8376 	bhi.w	800454c <UARTstateManagement+0x74c>
 8003e60:	a201      	add	r2, pc, #4	; (adr r2, 8003e68 <UARTstateManagement+0x68>)
 8003e62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e66:	bf00      	nop
 8003e68:	08003ea1 	.word	0x08003ea1
 8003e6c:	08003eb3 	.word	0x08003eb3
 8003e70:	08003ecb 	.word	0x08003ecb
 8003e74:	08003ee3 	.word	0x08003ee3
 8003e78:	08003f37 	.word	0x08003f37
 8003e7c:	08003fa7 	.word	0x08003fa7
 8003e80:	08003fdf 	.word	0x08003fdf
 8003e84:	080040ed 	.word	0x080040ed
 8003e88:	08004131 	.word	0x08004131
 8003e8c:	080041dd 	.word	0x080041dd
 8003e90:	080043cd 	.word	0x080043cd
 8003e94:	080044d9 	.word	0x080044d9
 8003e98:	08004509 	.word	0x08004509
 8003e9c:	08004521 	.word	0x08004521
					modeNo = 1;
 8003ea0:	4b85      	ldr	r3, [pc, #532]	; (80040b8 <UARTstateManagement+0x2b8>)
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 8003ea6:	2202      	movs	r2, #2
 8003ea8:	4984      	ldr	r1, [pc, #528]	; (80040bc <UARTstateManagement+0x2bc>)
 8003eaa:	4885      	ldr	r0, [pc, #532]	; (80040c0 <UARTstateManagement+0x2c0>)
 8003eac:	f005 fdb2 	bl	8009a14 <HAL_UART_Transmit_DMA>
					break;
 8003eb0:	e34c      	b.n	800454c <UARTstateManagement+0x74c>
					modeNo = 2;
 8003eb2:	4b81      	ldr	r3, [pc, #516]	; (80040b8 <UARTstateManagement+0x2b8>)
 8003eb4:	2202      	movs	r2, #2
 8003eb6:	701a      	strb	r2, [r3, #0]
					UARTState = MCUConnect;
 8003eb8:	4b7d      	ldr	r3, [pc, #500]	; (80040b0 <UARTstateManagement+0x2b0>)
 8003eba:	2202      	movs	r2, #2
 8003ebc:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 8003ebe:	2202      	movs	r2, #2
 8003ec0:	497e      	ldr	r1, [pc, #504]	; (80040bc <UARTstateManagement+0x2bc>)
 8003ec2:	487f      	ldr	r0, [pc, #508]	; (80040c0 <UARTstateManagement+0x2c0>)
 8003ec4:	f005 fda6 	bl	8009a14 <HAL_UART_Transmit_DMA>
					break;
 8003ec8:	e340      	b.n	800454c <UARTstateManagement+0x74c>
					modeNo = 3;
 8003eca:	4b7b      	ldr	r3, [pc, #492]	; (80040b8 <UARTstateManagement+0x2b8>)
 8003ecc:	2203      	movs	r2, #3
 8003ece:	701a      	strb	r2, [r3, #0]
					UARTState = MCUDisconnect;
 8003ed0:	4b77      	ldr	r3, [pc, #476]	; (80040b0 <UARTstateManagement+0x2b0>)
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 8003ed6:	2202      	movs	r2, #2
 8003ed8:	4978      	ldr	r1, [pc, #480]	; (80040bc <UARTstateManagement+0x2bc>)
 8003eda:	4879      	ldr	r0, [pc, #484]	; (80040c0 <UARTstateManagement+0x2c0>)
 8003edc:	f005 fd9a 	bl	8009a14 <HAL_UART_Transmit_DMA>
					break;
 8003ee0:	e334      	b.n	800454c <UARTstateManagement+0x74c>
					modeNo = 4;
 8003ee2:	4b75      	ldr	r3, [pc, #468]	; (80040b8 <UARTstateManagement+0x2b8>)
 8003ee4:	2204      	movs	r2, #4
 8003ee6:	701a      	strb	r2, [r3, #0]
					uartVelo = ((Mainbuffer[oldPos + 2 % MainBuf_SIZE])/255.0)*10.0;
 8003ee8:	4b72      	ldr	r3, [pc, #456]	; (80040b4 <UARTstateManagement+0x2b4>)
 8003eea:	881b      	ldrh	r3, [r3, #0]
 8003eec:	3302      	adds	r3, #2
 8003eee:	687a      	ldr	r2, [r7, #4]
 8003ef0:	4413      	add	r3, r2
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f7fc fac1 	bl	800047c <__aeabi_i2d>
 8003efa:	a369      	add	r3, pc, #420	; (adr r3, 80040a0 <UARTstateManagement+0x2a0>)
 8003efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f00:	f7fc fc50 	bl	80007a4 <__aeabi_ddiv>
 8003f04:	4602      	mov	r2, r0
 8003f06:	460b      	mov	r3, r1
 8003f08:	4610      	mov	r0, r2
 8003f0a:	4619      	mov	r1, r3
 8003f0c:	f04f 0200 	mov.w	r2, #0
 8003f10:	4b6e      	ldr	r3, [pc, #440]	; (80040cc <UARTstateManagement+0x2cc>)
 8003f12:	f7fc fb1d 	bl	8000550 <__aeabi_dmul>
 8003f16:	4602      	mov	r2, r0
 8003f18:	460b      	mov	r3, r1
 8003f1a:	4610      	mov	r0, r2
 8003f1c:	4619      	mov	r1, r3
 8003f1e:	f7fc fd29 	bl	8000974 <__aeabi_d2uiz>
 8003f22:	4603      	mov	r3, r0
 8003f24:	b29a      	uxth	r2, r3
 8003f26:	4b6a      	ldr	r3, [pc, #424]	; (80040d0 <UARTstateManagement+0x2d0>)
 8003f28:	801a      	strh	r2, [r3, #0]
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 8003f2a:	2202      	movs	r2, #2
 8003f2c:	4963      	ldr	r1, [pc, #396]	; (80040bc <UARTstateManagement+0x2bc>)
 8003f2e:	4864      	ldr	r0, [pc, #400]	; (80040c0 <UARTstateManagement+0x2c0>)
 8003f30:	f005 fd70 	bl	8009a14 <HAL_UART_Transmit_DMA>
					break;
 8003f34:	e30a      	b.n	800454c <UARTstateManagement+0x74c>
					modeNo = 5;
 8003f36:	4b60      	ldr	r3, [pc, #384]	; (80040b8 <UARTstateManagement+0x2b8>)
 8003f38:	2205      	movs	r2, #5
 8003f3a:	701a      	strb	r2, [r3, #0]
					goalFlag = 1;
 8003f3c:	4b65      	ldr	r3, [pc, #404]	; (80040d4 <UARTstateManagement+0x2d4>)
 8003f3e:	2201      	movs	r2, #1
 8003f40:	701a      	strb	r2, [r3, #0]
					goalAmount = 1;
 8003f42:	4b65      	ldr	r3, [pc, #404]	; (80040d8 <UARTstateManagement+0x2d8>)
 8003f44:	2201      	movs	r2, #1
 8003f46:	701a      	strb	r2, [r3, #0]
					uartPos = (uint16_t)((((Mainbuffer[oldPos + 1 % MainBuf_SIZE] << 8) | Mainbuffer[oldPos + 2 % MainBuf_SIZE])*360.0)/62800);
 8003f48:	4b5a      	ldr	r3, [pc, #360]	; (80040b4 <UARTstateManagement+0x2b4>)
 8003f4a:	881b      	ldrh	r3, [r3, #0]
 8003f4c:	3301      	adds	r3, #1
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	4413      	add	r3, r2
 8003f52:	781b      	ldrb	r3, [r3, #0]
 8003f54:	021b      	lsls	r3, r3, #8
 8003f56:	4a57      	ldr	r2, [pc, #348]	; (80040b4 <UARTstateManagement+0x2b4>)
 8003f58:	8812      	ldrh	r2, [r2, #0]
 8003f5a:	3202      	adds	r2, #2
 8003f5c:	6879      	ldr	r1, [r7, #4]
 8003f5e:	440a      	add	r2, r1
 8003f60:	7812      	ldrb	r2, [r2, #0]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	4618      	mov	r0, r3
 8003f66:	f7fc fa89 	bl	800047c <__aeabi_i2d>
 8003f6a:	f04f 0200 	mov.w	r2, #0
 8003f6e:	4b5b      	ldr	r3, [pc, #364]	; (80040dc <UARTstateManagement+0x2dc>)
 8003f70:	f7fc faee 	bl	8000550 <__aeabi_dmul>
 8003f74:	4602      	mov	r2, r0
 8003f76:	460b      	mov	r3, r1
 8003f78:	4610      	mov	r0, r2
 8003f7a:	4619      	mov	r1, r3
 8003f7c:	a34a      	add	r3, pc, #296	; (adr r3, 80040a8 <UARTstateManagement+0x2a8>)
 8003f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f82:	f7fc fc0f 	bl	80007a4 <__aeabi_ddiv>
 8003f86:	4602      	mov	r2, r0
 8003f88:	460b      	mov	r3, r1
 8003f8a:	4610      	mov	r0, r2
 8003f8c:	4619      	mov	r1, r3
 8003f8e:	f7fc fcf1 	bl	8000974 <__aeabi_d2uiz>
 8003f92:	4603      	mov	r3, r0
 8003f94:	b29a      	uxth	r2, r3
 8003f96:	4b52      	ldr	r3, [pc, #328]	; (80040e0 <UARTstateManagement+0x2e0>)
 8003f98:	801a      	strh	r2, [r3, #0]
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 8003f9a:	2202      	movs	r2, #2
 8003f9c:	4947      	ldr	r1, [pc, #284]	; (80040bc <UARTstateManagement+0x2bc>)
 8003f9e:	4848      	ldr	r0, [pc, #288]	; (80040c0 <UARTstateManagement+0x2c0>)
 8003fa0:	f005 fd38 	bl	8009a14 <HAL_UART_Transmit_DMA>
					break;
 8003fa4:	e2d2      	b.n	800454c <UARTstateManagement+0x74c>
					modeNo = 6;
 8003fa6:	4b44      	ldr	r3, [pc, #272]	; (80040b8 <UARTstateManagement+0x2b8>)
 8003fa8:	2206      	movs	r2, #6
 8003faa:	701a      	strb	r2, [r3, #0]
					goalFlag = 2;
 8003fac:	4b49      	ldr	r3, [pc, #292]	; (80040d4 <UARTstateManagement+0x2d4>)
 8003fae:	2202      	movs	r2, #2
 8003fb0:	701a      	strb	r2, [r3, #0]
					memset(uartGoal, '\0', 15);
 8003fb2:	220f      	movs	r2, #15
 8003fb4:	2100      	movs	r1, #0
 8003fb6:	484b      	ldr	r0, [pc, #300]	; (80040e4 <UARTstateManagement+0x2e4>)
 8003fb8:	f007 fa04 	bl	800b3c4 <memset>
					goalAmount = 1;
 8003fbc:	4b46      	ldr	r3, [pc, #280]	; (80040d8 <UARTstateManagement+0x2d8>)
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	701a      	strb	r2, [r3, #0]
					uartGoal[0] = Mainbuffer[oldPos + 2 % MainBuf_SIZE];
 8003fc2:	4b3c      	ldr	r3, [pc, #240]	; (80040b4 <UARTstateManagement+0x2b4>)
 8003fc4:	881b      	ldrh	r3, [r3, #0]
 8003fc6:	3302      	adds	r3, #2
 8003fc8:	687a      	ldr	r2, [r7, #4]
 8003fca:	4413      	add	r3, r2
 8003fcc:	781a      	ldrb	r2, [r3, #0]
 8003fce:	4b45      	ldr	r3, [pc, #276]	; (80040e4 <UARTstateManagement+0x2e4>)
 8003fd0:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 8003fd2:	2202      	movs	r2, #2
 8003fd4:	4939      	ldr	r1, [pc, #228]	; (80040bc <UARTstateManagement+0x2bc>)
 8003fd6:	483a      	ldr	r0, [pc, #232]	; (80040c0 <UARTstateManagement+0x2c0>)
 8003fd8:	f005 fd1c 	bl	8009a14 <HAL_UART_Transmit_DMA>
					break;
 8003fdc:	e2b6      	b.n	800454c <UARTstateManagement+0x74c>
					modeNo = 7;
 8003fde:	4b36      	ldr	r3, [pc, #216]	; (80040b8 <UARTstateManagement+0x2b8>)
 8003fe0:	2207      	movs	r2, #7
 8003fe2:	701a      	strb	r2, [r3, #0]
					goalFlag = 2;
 8003fe4:	4b3b      	ldr	r3, [pc, #236]	; (80040d4 <UARTstateManagement+0x2d4>)
 8003fe6:	2202      	movs	r2, #2
 8003fe8:	701a      	strb	r2, [r3, #0]
					memset(uartGoal, '\0', 15);
 8003fea:	220f      	movs	r2, #15
 8003fec:	2100      	movs	r1, #0
 8003fee:	483d      	ldr	r0, [pc, #244]	; (80040e4 <UARTstateManagement+0x2e4>)
 8003ff0:	f007 f9e8 	bl	800b3c4 <memset>
					goalAmount = Mainbuffer[oldPos + 1 % MainBuf_SIZE];
 8003ff4:	4b2f      	ldr	r3, [pc, #188]	; (80040b4 <UARTstateManagement+0x2b4>)
 8003ff6:	881b      	ldrh	r3, [r3, #0]
 8003ff8:	3301      	adds	r3, #1
 8003ffa:	687a      	ldr	r2, [r7, #4]
 8003ffc:	4413      	add	r3, r2
 8003ffe:	781a      	ldrb	r2, [r3, #0]
 8004000:	4b35      	ldr	r3, [pc, #212]	; (80040d8 <UARTstateManagement+0x2d8>)
 8004002:	701a      	strb	r2, [r3, #0]
					for(int i = 0; i < ((goalAmount+1)/2); i++){
 8004004:	2300      	movs	r3, #0
 8004006:	60fb      	str	r3, [r7, #12]
 8004008:	e03a      	b.n	8004080 <UARTstateManagement+0x280>
						uartGoal[0+(i*2)] = Mainbuffer[oldPos + (2+i) % MainBuf_SIZE] & 15; // low 8 bit (last 4 bit)
 800400a:	4b2a      	ldr	r3, [pc, #168]	; (80040b4 <UARTstateManagement+0x2b4>)
 800400c:	881b      	ldrh	r3, [r3, #0]
 800400e:	4618      	mov	r0, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	1c99      	adds	r1, r3, #2
 8004014:	4b34      	ldr	r3, [pc, #208]	; (80040e8 <UARTstateManagement+0x2e8>)
 8004016:	fb83 2301 	smull	r2, r3, r3, r1
 800401a:	10da      	asrs	r2, r3, #3
 800401c:	17cb      	asrs	r3, r1, #31
 800401e:	1ad2      	subs	r2, r2, r3
 8004020:	4613      	mov	r3, r2
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	4413      	add	r3, r2
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	1aca      	subs	r2, r1, r3
 800402a:	1883      	adds	r3, r0, r2
 800402c:	461a      	mov	r2, r3
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	4413      	add	r3, r2
 8004032:	781a      	ldrb	r2, [r3, #0]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	005b      	lsls	r3, r3, #1
 8004038:	f002 020f 	and.w	r2, r2, #15
 800403c:	b2d1      	uxtb	r1, r2
 800403e:	4a29      	ldr	r2, [pc, #164]	; (80040e4 <UARTstateManagement+0x2e4>)
 8004040:	54d1      	strb	r1, [r2, r3]
						uartGoal[1+(i*2)] = Mainbuffer[oldPos + (2+i) % MainBuf_SIZE] >> 4; // high 8 bit (first 4 bit)
 8004042:	4b1c      	ldr	r3, [pc, #112]	; (80040b4 <UARTstateManagement+0x2b4>)
 8004044:	881b      	ldrh	r3, [r3, #0]
 8004046:	4618      	mov	r0, r3
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	1c99      	adds	r1, r3, #2
 800404c:	4b26      	ldr	r3, [pc, #152]	; (80040e8 <UARTstateManagement+0x2e8>)
 800404e:	fb83 2301 	smull	r2, r3, r3, r1
 8004052:	10da      	asrs	r2, r3, #3
 8004054:	17cb      	asrs	r3, r1, #31
 8004056:	1ad2      	subs	r2, r2, r3
 8004058:	4613      	mov	r3, r2
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	4413      	add	r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	1aca      	subs	r2, r1, r3
 8004062:	1883      	adds	r3, r0, r2
 8004064:	461a      	mov	r2, r3
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	4413      	add	r3, r2
 800406a:	781a      	ldrb	r2, [r3, #0]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	005b      	lsls	r3, r3, #1
 8004070:	3301      	adds	r3, #1
 8004072:	0912      	lsrs	r2, r2, #4
 8004074:	b2d1      	uxtb	r1, r2
 8004076:	4a1b      	ldr	r2, [pc, #108]	; (80040e4 <UARTstateManagement+0x2e4>)
 8004078:	54d1      	strb	r1, [r2, r3]
					for(int i = 0; i < ((goalAmount+1)/2); i++){
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	3301      	adds	r3, #1
 800407e:	60fb      	str	r3, [r7, #12]
 8004080:	4b15      	ldr	r3, [pc, #84]	; (80040d8 <UARTstateManagement+0x2d8>)
 8004082:	781b      	ldrb	r3, [r3, #0]
 8004084:	3301      	adds	r3, #1
 8004086:	0fda      	lsrs	r2, r3, #31
 8004088:	4413      	add	r3, r2
 800408a:	105b      	asrs	r3, r3, #1
 800408c:	461a      	mov	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	4293      	cmp	r3, r2
 8004092:	dbba      	blt.n	800400a <UARTstateManagement+0x20a>
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 8004094:	2202      	movs	r2, #2
 8004096:	4909      	ldr	r1, [pc, #36]	; (80040bc <UARTstateManagement+0x2bc>)
 8004098:	4809      	ldr	r0, [pc, #36]	; (80040c0 <UARTstateManagement+0x2c0>)
 800409a:	f005 fcbb 	bl	8009a14 <HAL_UART_Transmit_DMA>
					break;
 800409e:	e255      	b.n	800454c <UARTstateManagement+0x74c>
 80040a0:	00000000 	.word	0x00000000
 80040a4:	406fe000 	.word	0x406fe000
 80040a8:	00000000 	.word	0x00000000
 80040ac:	40eeaa00 	.word	0x40eeaa00
 80040b0:	20000634 	.word	0x20000634
 80040b4:	2000066a 	.word	0x2000066a
 80040b8:	2000068f 	.word	0x2000068f
 80040bc:	20000018 	.word	0x20000018
 80040c0:	20000500 	.word	0x20000500
 80040c4:	20000690 	.word	0x20000690
 80040c8:	20000669 	.word	0x20000669
 80040cc:	40240000 	.word	0x40240000
 80040d0:	20000674 	.word	0x20000674
 80040d4:	20000689 	.word	0x20000689
 80040d8:	20000687 	.word	0x20000687
 80040dc:	40768000 	.word	0x40768000
 80040e0:	20000676 	.word	0x20000676
 80040e4:	20000678 	.word	0x20000678
 80040e8:	66666667 	.word	0x66666667
					modeNo = 8;
 80040ec:	4b98      	ldr	r3, [pc, #608]	; (8004350 <UARTstateManagement+0x550>)
 80040ee:	2208      	movs	r2, #8
 80040f0:	701a      	strb	r2, [r3, #0]
					if(doingTaskFlag == 0){
 80040f2:	4b98      	ldr	r3, [pc, #608]	; (8004354 <UARTstateManagement+0x554>)
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d114      	bne.n	8004124 <UARTstateManagement+0x324>
					goingToGoalFlag = 0;
 80040fa:	4b97      	ldr	r3, [pc, #604]	; (8004358 <UARTstateManagement+0x558>)
 80040fc:	2200      	movs	r2, #0
 80040fe:	701a      	strb	r2, [r3, #0]
					Robot.MotorIsOn = 1;
 8004100:	4b96      	ldr	r3, [pc, #600]	; (800435c <UARTstateManagement+0x55c>)
 8004102:	2201      	movs	r2, #1
 8004104:	f883 2020 	strb.w	r2, [r3, #32]
					Robot.flagStartTime = 1;
 8004108:	4b94      	ldr	r3, [pc, #592]	; (800435c <UARTstateManagement+0x55c>)
 800410a:	2201      	movs	r2, #1
 800410c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					Robot.RunningFlag = 1;
 8004110:	4b92      	ldr	r3, [pc, #584]	; (800435c <UARTstateManagement+0x55c>)
 8004112:	2201      	movs	r2, #1
 8004114:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
					doingTaskFlag = 1;
 8004118:	4b8e      	ldr	r3, [pc, #568]	; (8004354 <UARTstateManagement+0x554>)
 800411a:	2201      	movs	r2, #1
 800411c:	701a      	strb	r2, [r3, #0]
					goalIDX = 0;
 800411e:	4b90      	ldr	r3, [pc, #576]	; (8004360 <UARTstateManagement+0x560>)
 8004120:	2200      	movs	r2, #0
 8004122:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 8004124:	2202      	movs	r2, #2
 8004126:	498f      	ldr	r1, [pc, #572]	; (8004364 <UARTstateManagement+0x564>)
 8004128:	488f      	ldr	r0, [pc, #572]	; (8004368 <UARTstateManagement+0x568>)
 800412a:	f005 fc73 	bl	8009a14 <HAL_UART_Transmit_DMA>
					break;
 800412e:	e20d      	b.n	800454c <UARTstateManagement+0x74c>
					modeNo = 9;
 8004130:	4b87      	ldr	r3, [pc, #540]	; (8004350 <UARTstateManagement+0x550>)
 8004132:	2209      	movs	r2, #9
 8004134:	701a      	strb	r2, [r3, #0]
					FlagAckFromUART = 0;
 8004136:	4b8d      	ldr	r3, [pc, #564]	; (800436c <UARTstateManagement+0x56c>)
 8004138:	2200      	movs	r2, #0
 800413a:	701a      	strb	r2, [r3, #0]
					Robot.CurrentStation = 0;
 800413c:	4b87      	ldr	r3, [pc, #540]	; (800435c <UARTstateManagement+0x55c>)
 800413e:	2200      	movs	r2, #0
 8004140:	811a      	strh	r2, [r3, #8]
					if(doingTaskFlag == 1 || Robot.RunningFlag == 1){
 8004142:	4b84      	ldr	r3, [pc, #528]	; (8004354 <UARTstateManagement+0x554>)
 8004144:	781b      	ldrb	r3, [r3, #0]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d004      	beq.n	8004154 <UARTstateManagement+0x354>
 800414a:	4b84      	ldr	r3, [pc, #528]	; (800435c <UARTstateManagement+0x55c>)
 800414c:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8004150:	2b01      	cmp	r3, #1
 8004152:	d11f      	bne.n	8004194 <UARTstateManagement+0x394>
 8004154:	4b83      	ldr	r3, [pc, #524]	; (8004364 <UARTstateManagement+0x564>)
 8004156:	881a      	ldrh	r2, [r3, #0]
						memcpy(TxBuf, ACK_1, 2);
 8004158:	4b85      	ldr	r3, [pc, #532]	; (8004370 <UARTstateManagement+0x570>)
 800415a:	801a      	strh	r2, [r3, #0]
						TxBuf[2] = 153; // start-mode
 800415c:	4b84      	ldr	r3, [pc, #528]	; (8004370 <UARTstateManagement+0x570>)
 800415e:	2299      	movs	r2, #153	; 0x99
 8004160:	709a      	strb	r2, [r3, #2]
						TxBuf[4] = Robot.CurrentStation; // set current goal
 8004162:	4b7e      	ldr	r3, [pc, #504]	; (800435c <UARTstateManagement+0x55c>)
 8004164:	891b      	ldrh	r3, [r3, #8]
 8004166:	b2da      	uxtb	r2, r3
 8004168:	4b81      	ldr	r3, [pc, #516]	; (8004370 <UARTstateManagement+0x570>)
 800416a:	711a      	strb	r2, [r3, #4]
						TxBuf[5] = (uint8_t)(~(TxBuf[2]+TxBuf[3]+TxBuf[4]));
 800416c:	4b80      	ldr	r3, [pc, #512]	; (8004370 <UARTstateManagement+0x570>)
 800416e:	789a      	ldrb	r2, [r3, #2]
 8004170:	4b7f      	ldr	r3, [pc, #508]	; (8004370 <UARTstateManagement+0x570>)
 8004172:	78db      	ldrb	r3, [r3, #3]
 8004174:	4413      	add	r3, r2
 8004176:	b2da      	uxtb	r2, r3
 8004178:	4b7d      	ldr	r3, [pc, #500]	; (8004370 <UARTstateManagement+0x570>)
 800417a:	791b      	ldrb	r3, [r3, #4]
 800417c:	4413      	add	r3, r2
 800417e:	b2db      	uxtb	r3, r3
 8004180:	43db      	mvns	r3, r3
 8004182:	b2da      	uxtb	r2, r3
 8004184:	4b7a      	ldr	r3, [pc, #488]	; (8004370 <UARTstateManagement+0x570>)
 8004186:	715a      	strb	r2, [r3, #5]
						HAL_UART_Transmit_DMA(&UART, TxBuf, 6);
 8004188:	2206      	movs	r2, #6
 800418a:	4979      	ldr	r1, [pc, #484]	; (8004370 <UARTstateManagement+0x570>)
 800418c:	4876      	ldr	r0, [pc, #472]	; (8004368 <UARTstateManagement+0x568>)
 800418e:	f005 fc41 	bl	8009a14 <HAL_UART_Transmit_DMA>
					break;
 8004192:	e1db      	b.n	800454c <UARTstateManagement+0x74c>
 8004194:	4b77      	ldr	r3, [pc, #476]	; (8004374 <UARTstateManagement+0x574>)
 8004196:	881a      	ldrh	r2, [r3, #0]
						memcpy(TxBuf, ACK_2, 2);
 8004198:	4b75      	ldr	r3, [pc, #468]	; (8004370 <UARTstateManagement+0x570>)
 800419a:	801a      	strh	r2, [r3, #0]
						memcpy(TxBuf+2, ACK_1, 2);
 800419c:	4a76      	ldr	r2, [pc, #472]	; (8004378 <UARTstateManagement+0x578>)
 800419e:	4b71      	ldr	r3, [pc, #452]	; (8004364 <UARTstateManagement+0x564>)
 80041a0:	881b      	ldrh	r3, [r3, #0]
 80041a2:	8013      	strh	r3, [r2, #0]
						TxBuf[4] = 153; // start-mode
 80041a4:	4b72      	ldr	r3, [pc, #456]	; (8004370 <UARTstateManagement+0x570>)
 80041a6:	2299      	movs	r2, #153	; 0x99
 80041a8:	711a      	strb	r2, [r3, #4]
						TxBuf[6] = Robot.CurrentStation; // set currentStation
 80041aa:	4b6c      	ldr	r3, [pc, #432]	; (800435c <UARTstateManagement+0x55c>)
 80041ac:	891b      	ldrh	r3, [r3, #8]
 80041ae:	b2da      	uxtb	r2, r3
 80041b0:	4b6f      	ldr	r3, [pc, #444]	; (8004370 <UARTstateManagement+0x570>)
 80041b2:	719a      	strb	r2, [r3, #6]
						TxBuf[7] = (uint8_t)(~(TxBuf[4]+TxBuf[5]+TxBuf[6]));
 80041b4:	4b6e      	ldr	r3, [pc, #440]	; (8004370 <UARTstateManagement+0x570>)
 80041b6:	791a      	ldrb	r2, [r3, #4]
 80041b8:	4b6d      	ldr	r3, [pc, #436]	; (8004370 <UARTstateManagement+0x570>)
 80041ba:	795b      	ldrb	r3, [r3, #5]
 80041bc:	4413      	add	r3, r2
 80041be:	b2da      	uxtb	r2, r3
 80041c0:	4b6b      	ldr	r3, [pc, #428]	; (8004370 <UARTstateManagement+0x570>)
 80041c2:	799b      	ldrb	r3, [r3, #6]
 80041c4:	4413      	add	r3, r2
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	43db      	mvns	r3, r3
 80041ca:	b2da      	uxtb	r2, r3
 80041cc:	4b68      	ldr	r3, [pc, #416]	; (8004370 <UARTstateManagement+0x570>)
 80041ce:	71da      	strb	r2, [r3, #7]
						HAL_UART_Transmit_DMA(&UART, TxBuf, 8);
 80041d0:	2208      	movs	r2, #8
 80041d2:	4967      	ldr	r1, [pc, #412]	; (8004370 <UARTstateManagement+0x570>)
 80041d4:	4864      	ldr	r0, [pc, #400]	; (8004368 <UARTstateManagement+0x568>)
 80041d6:	f005 fc1d 	bl	8009a14 <HAL_UART_Transmit_DMA>
					break;
 80041da:	e1b7      	b.n	800454c <UARTstateManagement+0x74c>
					modeNo = 10;
 80041dc:	4b5c      	ldr	r3, [pc, #368]	; (8004350 <UARTstateManagement+0x550>)
 80041de:	220a      	movs	r2, #10
 80041e0:	701a      	strb	r2, [r3, #0]
					FlagAckFromUART = 0;
 80041e2:	4b62      	ldr	r3, [pc, #392]	; (800436c <UARTstateManagement+0x56c>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	701a      	strb	r2, [r3, #0]
					posData = (uint16_t)(((((Robot.Position)*10000.0)*M_PI)/180.0));
 80041e8:	4b5c      	ldr	r3, [pc, #368]	; (800435c <UARTstateManagement+0x55c>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4618      	mov	r0, r3
 80041ee:	f7fc f957 	bl	80004a0 <__aeabi_f2d>
 80041f2:	a353      	add	r3, pc, #332	; (adr r3, 8004340 <UARTstateManagement+0x540>)
 80041f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041f8:	f7fc f9aa 	bl	8000550 <__aeabi_dmul>
 80041fc:	4602      	mov	r2, r0
 80041fe:	460b      	mov	r3, r1
 8004200:	4610      	mov	r0, r2
 8004202:	4619      	mov	r1, r3
 8004204:	a350      	add	r3, pc, #320	; (adr r3, 8004348 <UARTstateManagement+0x548>)
 8004206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800420a:	f7fc f9a1 	bl	8000550 <__aeabi_dmul>
 800420e:	4602      	mov	r2, r0
 8004210:	460b      	mov	r3, r1
 8004212:	4610      	mov	r0, r2
 8004214:	4619      	mov	r1, r3
 8004216:	f04f 0200 	mov.w	r2, #0
 800421a:	4b58      	ldr	r3, [pc, #352]	; (800437c <UARTstateManagement+0x57c>)
 800421c:	f7fc fac2 	bl	80007a4 <__aeabi_ddiv>
 8004220:	4602      	mov	r2, r0
 8004222:	460b      	mov	r3, r1
 8004224:	4610      	mov	r0, r2
 8004226:	4619      	mov	r1, r3
 8004228:	f7fc fba4 	bl	8000974 <__aeabi_d2uiz>
 800422c:	4603      	mov	r3, r0
 800422e:	b29a      	uxth	r2, r3
 8004230:	4b53      	ldr	r3, [pc, #332]	; (8004380 <UARTstateManagement+0x580>)
 8004232:	801a      	strh	r2, [r3, #0]
					if(endEffFlag == 0 && doingTaskFlag == 1){
 8004234:	4b53      	ldr	r3, [pc, #332]	; (8004384 <UARTstateManagement+0x584>)
 8004236:	781b      	ldrb	r3, [r3, #0]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d12e      	bne.n	800429a <UARTstateManagement+0x49a>
 800423c:	4b45      	ldr	r3, [pc, #276]	; (8004354 <UARTstateManagement+0x554>)
 800423e:	781b      	ldrb	r3, [r3, #0]
 8004240:	2b01      	cmp	r3, #1
 8004242:	d12a      	bne.n	800429a <UARTstateManagement+0x49a>
						if(AbsVal(Robot.GoalPositon - Robot.Position) < 0.5 && AbsVal(Robot.Velocity) < 1.0){
 8004244:	4b45      	ldr	r3, [pc, #276]	; (800435c <UARTstateManagement+0x55c>)
 8004246:	ed93 7a03 	vldr	s14, [r3, #12]
 800424a:	4b44      	ldr	r3, [pc, #272]	; (800435c <UARTstateManagement+0x55c>)
 800424c:	edd3 7a00 	vldr	s15, [r3]
 8004250:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004254:	eeb0 0a67 	vmov.f32	s0, s15
 8004258:	f7fd faab 	bl	80017b2 <AbsVal>
 800425c:	eef0 7a40 	vmov.f32	s15, s0
 8004260:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004264:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800426c:	d515      	bpl.n	800429a <UARTstateManagement+0x49a>
 800426e:	4b3b      	ldr	r3, [pc, #236]	; (800435c <UARTstateManagement+0x55c>)
 8004270:	edd3 7a01 	vldr	s15, [r3, #4]
 8004274:	eeb0 0a67 	vmov.f32	s0, s15
 8004278:	f7fd fa9b 	bl	80017b2 <AbsVal>
 800427c:	eef0 7a40 	vmov.f32	s15, s0
 8004280:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004284:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800428c:	d505      	bpl.n	800429a <UARTstateManagement+0x49a>
							endEffFlag = 1;
 800428e:	4b3d      	ldr	r3, [pc, #244]	; (8004384 <UARTstateManagement+0x584>)
 8004290:	2201      	movs	r2, #1
 8004292:	701a      	strb	r2, [r3, #0]
							goingToGoalFlag = 0;
 8004294:	4b30      	ldr	r3, [pc, #192]	; (8004358 <UARTstateManagement+0x558>)
 8004296:	2200      	movs	r2, #0
 8004298:	701a      	strb	r2, [r3, #0]
					if(doingTaskFlag == 1 || Robot.RunningFlag == 1){
 800429a:	4b2e      	ldr	r3, [pc, #184]	; (8004354 <UARTstateManagement+0x554>)
 800429c:	781b      	ldrb	r3, [r3, #0]
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d004      	beq.n	80042ac <UARTstateManagement+0x4ac>
 80042a2:	4b2e      	ldr	r3, [pc, #184]	; (800435c <UARTstateManagement+0x55c>)
 80042a4:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d126      	bne.n	80042fa <UARTstateManagement+0x4fa>
 80042ac:	4b2d      	ldr	r3, [pc, #180]	; (8004364 <UARTstateManagement+0x564>)
 80042ae:	881a      	ldrh	r2, [r3, #0]
						memcpy(TxBuf, ACK_1, 2);
 80042b0:	4b2f      	ldr	r3, [pc, #188]	; (8004370 <UARTstateManagement+0x570>)
 80042b2:	801a      	strh	r2, [r3, #0]
						TxBuf[2] = 154; // start-mode
 80042b4:	4b2e      	ldr	r3, [pc, #184]	; (8004370 <UARTstateManagement+0x570>)
 80042b6:	229a      	movs	r2, #154	; 0x9a
 80042b8:	709a      	strb	r2, [r3, #2]
						TxBuf[3] = (posData) >> 8 ; // set high byte posData
 80042ba:	4b31      	ldr	r3, [pc, #196]	; (8004380 <UARTstateManagement+0x580>)
 80042bc:	881b      	ldrh	r3, [r3, #0]
 80042be:	0a1b      	lsrs	r3, r3, #8
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	b2da      	uxtb	r2, r3
 80042c4:	4b2a      	ldr	r3, [pc, #168]	; (8004370 <UARTstateManagement+0x570>)
 80042c6:	70da      	strb	r2, [r3, #3]
						TxBuf[4] = (posData) & 0xff; // set low byte posData
 80042c8:	4b2d      	ldr	r3, [pc, #180]	; (8004380 <UARTstateManagement+0x580>)
 80042ca:	881b      	ldrh	r3, [r3, #0]
 80042cc:	b2da      	uxtb	r2, r3
 80042ce:	4b28      	ldr	r3, [pc, #160]	; (8004370 <UARTstateManagement+0x570>)
 80042d0:	711a      	strb	r2, [r3, #4]
						TxBuf[5] = (uint8_t)(~(TxBuf[2]+TxBuf[3]+TxBuf[4]));
 80042d2:	4b27      	ldr	r3, [pc, #156]	; (8004370 <UARTstateManagement+0x570>)
 80042d4:	789a      	ldrb	r2, [r3, #2]
 80042d6:	4b26      	ldr	r3, [pc, #152]	; (8004370 <UARTstateManagement+0x570>)
 80042d8:	78db      	ldrb	r3, [r3, #3]
 80042da:	4413      	add	r3, r2
 80042dc:	b2da      	uxtb	r2, r3
 80042de:	4b24      	ldr	r3, [pc, #144]	; (8004370 <UARTstateManagement+0x570>)
 80042e0:	791b      	ldrb	r3, [r3, #4]
 80042e2:	4413      	add	r3, r2
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	43db      	mvns	r3, r3
 80042e8:	b2da      	uxtb	r2, r3
 80042ea:	4b21      	ldr	r3, [pc, #132]	; (8004370 <UARTstateManagement+0x570>)
 80042ec:	715a      	strb	r2, [r3, #5]
						HAL_UART_Transmit_DMA(&UART, TxBuf, 6);
 80042ee:	2206      	movs	r2, #6
 80042f0:	491f      	ldr	r1, [pc, #124]	; (8004370 <UARTstateManagement+0x570>)
 80042f2:	481d      	ldr	r0, [pc, #116]	; (8004368 <UARTstateManagement+0x568>)
 80042f4:	f005 fb8e 	bl	8009a14 <HAL_UART_Transmit_DMA>
					break;
 80042f8:	e128      	b.n	800454c <UARTstateManagement+0x74c>
 80042fa:	4b1e      	ldr	r3, [pc, #120]	; (8004374 <UARTstateManagement+0x574>)
 80042fc:	881a      	ldrh	r2, [r3, #0]
						memcpy(TxBuf, ACK_2, 2);
 80042fe:	4b1c      	ldr	r3, [pc, #112]	; (8004370 <UARTstateManagement+0x570>)
 8004300:	801a      	strh	r2, [r3, #0]
						memcpy(TxBuf+2, ACK_1, 2);
 8004302:	4a1d      	ldr	r2, [pc, #116]	; (8004378 <UARTstateManagement+0x578>)
 8004304:	4b17      	ldr	r3, [pc, #92]	; (8004364 <UARTstateManagement+0x564>)
 8004306:	881b      	ldrh	r3, [r3, #0]
 8004308:	8013      	strh	r3, [r2, #0]
						TxBuf[4] = 154; // start-mode
 800430a:	4b19      	ldr	r3, [pc, #100]	; (8004370 <UARTstateManagement+0x570>)
 800430c:	229a      	movs	r2, #154	; 0x9a
 800430e:	711a      	strb	r2, [r3, #4]
						if(homingFlag == 1 && Robot.Position <= 0.5){
 8004310:	4b1d      	ldr	r3, [pc, #116]	; (8004388 <UARTstateManagement+0x588>)
 8004312:	781b      	ldrb	r3, [r3, #0]
 8004314:	2b01      	cmp	r3, #1
 8004316:	d139      	bne.n	800438c <UARTstateManagement+0x58c>
 8004318:	4b10      	ldr	r3, [pc, #64]	; (800435c <UARTstateManagement+0x55c>)
 800431a:	edd3 7a00 	vldr	s15, [r3]
 800431e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004322:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800432a:	d82f      	bhi.n	800438c <UARTstateManagement+0x58c>
							TxBuf[5] = 0; // set high byte posData
 800432c:	4b10      	ldr	r3, [pc, #64]	; (8004370 <UARTstateManagement+0x570>)
 800432e:	2200      	movs	r2, #0
 8004330:	715a      	strb	r2, [r3, #5]
							TxBuf[6] = 0; // set low byte posData
 8004332:	4b0f      	ldr	r3, [pc, #60]	; (8004370 <UARTstateManagement+0x570>)
 8004334:	2200      	movs	r2, #0
 8004336:	719a      	strb	r2, [r3, #6]
 8004338:	e034      	b.n	80043a4 <UARTstateManagement+0x5a4>
 800433a:	bf00      	nop
 800433c:	f3af 8000 	nop.w
 8004340:	00000000 	.word	0x00000000
 8004344:	40c38800 	.word	0x40c38800
 8004348:	54442d18 	.word	0x54442d18
 800434c:	400921fb 	.word	0x400921fb
 8004350:	2000068f 	.word	0x2000068f
 8004354:	2000068c 	.word	0x2000068c
 8004358:	2000068d 	.word	0x2000068d
 800435c:	20000604 	.word	0x20000604
 8004360:	20000688 	.word	0x20000688
 8004364:	20000018 	.word	0x20000018
 8004368:	20000500 	.word	0x20000500
 800436c:	20000668 	.word	0x20000668
 8004370:	20000660 	.word	0x20000660
 8004374:	2000001c 	.word	0x2000001c
 8004378:	20000662 	.word	0x20000662
 800437c:	40668000 	.word	0x40668000
 8004380:	20000670 	.word	0x20000670
 8004384:	2000068a 	.word	0x2000068a
 8004388:	2000068b 	.word	0x2000068b
							TxBuf[5] = (posData) >> 8 ; // set high byte posData
 800438c:	4b76      	ldr	r3, [pc, #472]	; (8004568 <UARTstateManagement+0x768>)
 800438e:	881b      	ldrh	r3, [r3, #0]
 8004390:	0a1b      	lsrs	r3, r3, #8
 8004392:	b29b      	uxth	r3, r3
 8004394:	b2da      	uxtb	r2, r3
 8004396:	4b75      	ldr	r3, [pc, #468]	; (800456c <UARTstateManagement+0x76c>)
 8004398:	715a      	strb	r2, [r3, #5]
							TxBuf[6] = (posData) & 0xff; // set low byte posData
 800439a:	4b73      	ldr	r3, [pc, #460]	; (8004568 <UARTstateManagement+0x768>)
 800439c:	881b      	ldrh	r3, [r3, #0]
 800439e:	b2da      	uxtb	r2, r3
 80043a0:	4b72      	ldr	r3, [pc, #456]	; (800456c <UARTstateManagement+0x76c>)
 80043a2:	719a      	strb	r2, [r3, #6]
						TxBuf[7] = (uint8_t)(~(TxBuf[4]+TxBuf[5]+TxBuf[6]));
 80043a4:	4b71      	ldr	r3, [pc, #452]	; (800456c <UARTstateManagement+0x76c>)
 80043a6:	791a      	ldrb	r2, [r3, #4]
 80043a8:	4b70      	ldr	r3, [pc, #448]	; (800456c <UARTstateManagement+0x76c>)
 80043aa:	795b      	ldrb	r3, [r3, #5]
 80043ac:	4413      	add	r3, r2
 80043ae:	b2da      	uxtb	r2, r3
 80043b0:	4b6e      	ldr	r3, [pc, #440]	; (800456c <UARTstateManagement+0x76c>)
 80043b2:	799b      	ldrb	r3, [r3, #6]
 80043b4:	4413      	add	r3, r2
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	43db      	mvns	r3, r3
 80043ba:	b2da      	uxtb	r2, r3
 80043bc:	4b6b      	ldr	r3, [pc, #428]	; (800456c <UARTstateManagement+0x76c>)
 80043be:	71da      	strb	r2, [r3, #7]
						HAL_UART_Transmit_DMA(&UART, TxBuf, 8);
 80043c0:	2208      	movs	r2, #8
 80043c2:	496a      	ldr	r1, [pc, #424]	; (800456c <UARTstateManagement+0x76c>)
 80043c4:	486a      	ldr	r0, [pc, #424]	; (8004570 <UARTstateManagement+0x770>)
 80043c6:	f005 fb25 	bl	8009a14 <HAL_UART_Transmit_DMA>
					break;
 80043ca:	e0bf      	b.n	800454c <UARTstateManagement+0x74c>
					modeNo = 11;
 80043cc:	4b69      	ldr	r3, [pc, #420]	; (8004574 <UARTstateManagement+0x774>)
 80043ce:	220b      	movs	r2, #11
 80043d0:	701a      	strb	r2, [r3, #0]
					FlagAckFromUART = 0;
 80043d2:	4b69      	ldr	r3, [pc, #420]	; (8004578 <UARTstateManagement+0x778>)
 80043d4:	2200      	movs	r2, #0
 80043d6:	701a      	strb	r2, [r3, #0]
					veloData = (uint16_t)((((Robot.Velocity*30.0)/M_PI)/10.0)*255.0);
 80043d8:	4b68      	ldr	r3, [pc, #416]	; (800457c <UARTstateManagement+0x77c>)
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	4618      	mov	r0, r3
 80043de:	f7fc f85f 	bl	80004a0 <__aeabi_f2d>
 80043e2:	f04f 0200 	mov.w	r2, #0
 80043e6:	4b66      	ldr	r3, [pc, #408]	; (8004580 <UARTstateManagement+0x780>)
 80043e8:	f7fc f8b2 	bl	8000550 <__aeabi_dmul>
 80043ec:	4602      	mov	r2, r0
 80043ee:	460b      	mov	r3, r1
 80043f0:	4610      	mov	r0, r2
 80043f2:	4619      	mov	r1, r3
 80043f4:	a358      	add	r3, pc, #352	; (adr r3, 8004558 <UARTstateManagement+0x758>)
 80043f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043fa:	f7fc f9d3 	bl	80007a4 <__aeabi_ddiv>
 80043fe:	4602      	mov	r2, r0
 8004400:	460b      	mov	r3, r1
 8004402:	4610      	mov	r0, r2
 8004404:	4619      	mov	r1, r3
 8004406:	f04f 0200 	mov.w	r2, #0
 800440a:	4b5e      	ldr	r3, [pc, #376]	; (8004584 <UARTstateManagement+0x784>)
 800440c:	f7fc f9ca 	bl	80007a4 <__aeabi_ddiv>
 8004410:	4602      	mov	r2, r0
 8004412:	460b      	mov	r3, r1
 8004414:	4610      	mov	r0, r2
 8004416:	4619      	mov	r1, r3
 8004418:	a351      	add	r3, pc, #324	; (adr r3, 8004560 <UARTstateManagement+0x760>)
 800441a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800441e:	f7fc f897 	bl	8000550 <__aeabi_dmul>
 8004422:	4602      	mov	r2, r0
 8004424:	460b      	mov	r3, r1
 8004426:	4610      	mov	r0, r2
 8004428:	4619      	mov	r1, r3
 800442a:	f7fc faa3 	bl	8000974 <__aeabi_d2uiz>
 800442e:	4603      	mov	r3, r0
 8004430:	b29a      	uxth	r2, r3
 8004432:	4b55      	ldr	r3, [pc, #340]	; (8004588 <UARTstateManagement+0x788>)
 8004434:	801a      	strh	r2, [r3, #0]
					if(doingTaskFlag == 1 || Robot.RunningFlag == 1){
 8004436:	4b55      	ldr	r3, [pc, #340]	; (800458c <UARTstateManagement+0x78c>)
 8004438:	781b      	ldrb	r3, [r3, #0]
 800443a:	2b01      	cmp	r3, #1
 800443c:	d004      	beq.n	8004448 <UARTstateManagement+0x648>
 800443e:	4b4f      	ldr	r3, [pc, #316]	; (800457c <UARTstateManagement+0x77c>)
 8004440:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8004444:	2b01      	cmp	r3, #1
 8004446:	d121      	bne.n	800448c <UARTstateManagement+0x68c>
 8004448:	4b51      	ldr	r3, [pc, #324]	; (8004590 <UARTstateManagement+0x790>)
 800444a:	881a      	ldrh	r2, [r3, #0]
						memcpy(TxBuf, ACK_1, 2);
 800444c:	4b47      	ldr	r3, [pc, #284]	; (800456c <UARTstateManagement+0x76c>)
 800444e:	801a      	strh	r2, [r3, #0]
						TxBuf[2] = 155;
 8004450:	4b46      	ldr	r3, [pc, #280]	; (800456c <UARTstateManagement+0x76c>)
 8004452:	229b      	movs	r2, #155	; 0x9b
 8004454:	709a      	strb	r2, [r3, #2]
						TxBuf[4] = veloData >> 8; // set low byte posData
 8004456:	4b4c      	ldr	r3, [pc, #304]	; (8004588 <UARTstateManagement+0x788>)
 8004458:	881b      	ldrh	r3, [r3, #0]
 800445a:	0a1b      	lsrs	r3, r3, #8
 800445c:	b29b      	uxth	r3, r3
 800445e:	b2da      	uxtb	r2, r3
 8004460:	4b42      	ldr	r3, [pc, #264]	; (800456c <UARTstateManagement+0x76c>)
 8004462:	711a      	strb	r2, [r3, #4]
						TxBuf[5] = (~(TxBuf[2]+TxBuf[3]+TxBuf[4]));
 8004464:	4b41      	ldr	r3, [pc, #260]	; (800456c <UARTstateManagement+0x76c>)
 8004466:	789a      	ldrb	r2, [r3, #2]
 8004468:	4b40      	ldr	r3, [pc, #256]	; (800456c <UARTstateManagement+0x76c>)
 800446a:	78db      	ldrb	r3, [r3, #3]
 800446c:	4413      	add	r3, r2
 800446e:	b2da      	uxtb	r2, r3
 8004470:	4b3e      	ldr	r3, [pc, #248]	; (800456c <UARTstateManagement+0x76c>)
 8004472:	791b      	ldrb	r3, [r3, #4]
 8004474:	4413      	add	r3, r2
 8004476:	b2db      	uxtb	r3, r3
 8004478:	43db      	mvns	r3, r3
 800447a:	b2da      	uxtb	r2, r3
 800447c:	4b3b      	ldr	r3, [pc, #236]	; (800456c <UARTstateManagement+0x76c>)
 800447e:	715a      	strb	r2, [r3, #5]
						HAL_UART_Transmit_DMA(&UART, TxBuf, 6);
 8004480:	2206      	movs	r2, #6
 8004482:	493a      	ldr	r1, [pc, #232]	; (800456c <UARTstateManagement+0x76c>)
 8004484:	483a      	ldr	r0, [pc, #232]	; (8004570 <UARTstateManagement+0x770>)
 8004486:	f005 fac5 	bl	8009a14 <HAL_UART_Transmit_DMA>
					break;
 800448a:	e05f      	b.n	800454c <UARTstateManagement+0x74c>
 800448c:	4b41      	ldr	r3, [pc, #260]	; (8004594 <UARTstateManagement+0x794>)
 800448e:	881a      	ldrh	r2, [r3, #0]
						memcpy(TxBuf, ACK_2, 2);
 8004490:	4b36      	ldr	r3, [pc, #216]	; (800456c <UARTstateManagement+0x76c>)
 8004492:	801a      	strh	r2, [r3, #0]
						memcpy(TxBuf+2, ACK_1, 2);
 8004494:	4a40      	ldr	r2, [pc, #256]	; (8004598 <UARTstateManagement+0x798>)
 8004496:	4b3e      	ldr	r3, [pc, #248]	; (8004590 <UARTstateManagement+0x790>)
 8004498:	881b      	ldrh	r3, [r3, #0]
 800449a:	8013      	strh	r3, [r2, #0]
						TxBuf[4] = 155; // start-mode
 800449c:	4b33      	ldr	r3, [pc, #204]	; (800456c <UARTstateManagement+0x76c>)
 800449e:	229b      	movs	r2, #155	; 0x9b
 80044a0:	711a      	strb	r2, [r3, #4]
						TxBuf[6] = (veloData) >> 8; // set low byte posData
 80044a2:	4b39      	ldr	r3, [pc, #228]	; (8004588 <UARTstateManagement+0x788>)
 80044a4:	881b      	ldrh	r3, [r3, #0]
 80044a6:	0a1b      	lsrs	r3, r3, #8
 80044a8:	b29b      	uxth	r3, r3
 80044aa:	b2da      	uxtb	r2, r3
 80044ac:	4b2f      	ldr	r3, [pc, #188]	; (800456c <UARTstateManagement+0x76c>)
 80044ae:	719a      	strb	r2, [r3, #6]
						TxBuf[7] = (uint8_t)(~(TxBuf[4]+TxBuf[5]+TxBuf[6]));
 80044b0:	4b2e      	ldr	r3, [pc, #184]	; (800456c <UARTstateManagement+0x76c>)
 80044b2:	791a      	ldrb	r2, [r3, #4]
 80044b4:	4b2d      	ldr	r3, [pc, #180]	; (800456c <UARTstateManagement+0x76c>)
 80044b6:	795b      	ldrb	r3, [r3, #5]
 80044b8:	4413      	add	r3, r2
 80044ba:	b2da      	uxtb	r2, r3
 80044bc:	4b2b      	ldr	r3, [pc, #172]	; (800456c <UARTstateManagement+0x76c>)
 80044be:	799b      	ldrb	r3, [r3, #6]
 80044c0:	4413      	add	r3, r2
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	43db      	mvns	r3, r3
 80044c6:	b2da      	uxtb	r2, r3
 80044c8:	4b28      	ldr	r3, [pc, #160]	; (800456c <UARTstateManagement+0x76c>)
 80044ca:	71da      	strb	r2, [r3, #7]
						HAL_UART_Transmit_DMA(&UART, TxBuf, 8);
 80044cc:	2208      	movs	r2, #8
 80044ce:	4927      	ldr	r1, [pc, #156]	; (800456c <UARTstateManagement+0x76c>)
 80044d0:	4827      	ldr	r0, [pc, #156]	; (8004570 <UARTstateManagement+0x770>)
 80044d2:	f005 fa9f 	bl	8009a14 <HAL_UART_Transmit_DMA>
					break;
 80044d6:	e039      	b.n	800454c <UARTstateManagement+0x74c>
					modeNo = 12;
 80044d8:	4b26      	ldr	r3, [pc, #152]	; (8004574 <UARTstateManagement+0x774>)
 80044da:	220c      	movs	r2, #12
 80044dc:	701a      	strb	r2, [r3, #0]
					RobotState = EndEff;
 80044de:	4b2f      	ldr	r3, [pc, #188]	; (800459c <UARTstateManagement+0x79c>)
 80044e0:	2203      	movs	r2, #3
 80044e2:	701a      	strb	r2, [r3, #0]
					I2CEndEffectorWriteFlag = 1;
 80044e4:	4b2e      	ldr	r3, [pc, #184]	; (80045a0 <UARTstateManagement+0x7a0>)
 80044e6:	2201      	movs	r2, #1
 80044e8:	701a      	strb	r2, [r3, #0]
					I2CEndEffectorReadFlag =  1;
 80044ea:	4b2e      	ldr	r3, [pc, #184]	; (80045a4 <UARTstateManagement+0x7a4>)
 80044ec:	2201      	movs	r2, #1
 80044ee:	701a      	strb	r2, [r3, #0]
					EndEffState = CheckBeforRun;
 80044f0:	4b2d      	ldr	r3, [pc, #180]	; (80045a8 <UARTstateManagement+0x7a8>)
 80044f2:	2201      	movs	r2, #1
 80044f4:	701a      	strb	r2, [r3, #0]
					endEffFlag = 1;
 80044f6:	4b2d      	ldr	r3, [pc, #180]	; (80045ac <UARTstateManagement+0x7ac>)
 80044f8:	2201      	movs	r2, #1
 80044fa:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 80044fc:	2202      	movs	r2, #2
 80044fe:	4924      	ldr	r1, [pc, #144]	; (8004590 <UARTstateManagement+0x790>)
 8004500:	481b      	ldr	r0, [pc, #108]	; (8004570 <UARTstateManagement+0x770>)
 8004502:	f005 fa87 	bl	8009a14 <HAL_UART_Transmit_DMA>
					break;
 8004506:	e021      	b.n	800454c <UARTstateManagement+0x74c>
					modeNo = 13;
 8004508:	4b1a      	ldr	r3, [pc, #104]	; (8004574 <UARTstateManagement+0x774>)
 800450a:	220d      	movs	r2, #13
 800450c:	701a      	strb	r2, [r3, #0]
					endEffFlag = 0;
 800450e:	4b27      	ldr	r3, [pc, #156]	; (80045ac <UARTstateManagement+0x7ac>)
 8004510:	2200      	movs	r2, #0
 8004512:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 8004514:	2202      	movs	r2, #2
 8004516:	491e      	ldr	r1, [pc, #120]	; (8004590 <UARTstateManagement+0x790>)
 8004518:	4815      	ldr	r0, [pc, #84]	; (8004570 <UARTstateManagement+0x770>)
 800451a:	f005 fa7b 	bl	8009a14 <HAL_UART_Transmit_DMA>
					break;
 800451e:	e015      	b.n	800454c <UARTstateManagement+0x74c>
					modeNo = 14;
 8004520:	4b14      	ldr	r3, [pc, #80]	; (8004574 <UARTstateManagement+0x774>)
 8004522:	220e      	movs	r2, #14
 8004524:	701a      	strb	r2, [r3, #0]
					RobotRunToPositon(Robot.HomePositon);
 8004526:	4b15      	ldr	r3, [pc, #84]	; (800457c <UARTstateManagement+0x77c>)
 8004528:	edd3 7a05 	vldr	s15, [r3, #20]
 800452c:	eeb0 0a67 	vmov.f32	s0, s15
 8004530:	f000 fb86 	bl	8004c40 <RobotRunToPositon>
					homingFlag = 1;
 8004534:	4b1e      	ldr	r3, [pc, #120]	; (80045b0 <UARTstateManagement+0x7b0>)
 8004536:	2201      	movs	r2, #1
 8004538:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 800453a:	2202      	movs	r2, #2
 800453c:	4914      	ldr	r1, [pc, #80]	; (8004590 <UARTstateManagement+0x790>)
 800453e:	480c      	ldr	r0, [pc, #48]	; (8004570 <UARTstateManagement+0x770>)
 8004540:	f005 fa68 	bl	8009a14 <HAL_UART_Transmit_DMA>
					break;
 8004544:	e002      	b.n	800454c <UARTstateManagement+0x74c>
			break;
 8004546:	bf00      	nop
 8004548:	e000      	b.n	800454c <UARTstateManagement+0x74c>
			break;
 800454a:	bf00      	nop
}
 800454c:	bf00      	nop
 800454e:	3710      	adds	r7, #16
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}
 8004554:	f3af 8000 	nop.w
 8004558:	54442d18 	.word	0x54442d18
 800455c:	400921fb 	.word	0x400921fb
 8004560:	00000000 	.word	0x00000000
 8004564:	406fe000 	.word	0x406fe000
 8004568:	20000670 	.word	0x20000670
 800456c:	20000660 	.word	0x20000660
 8004570:	20000500 	.word	0x20000500
 8004574:	2000068f 	.word	0x2000068f
 8004578:	20000668 	.word	0x20000668
 800457c:	20000604 	.word	0x20000604
 8004580:	403e0000 	.word	0x403e0000
 8004584:	40240000 	.word	0x40240000
 8004588:	20000672 	.word	0x20000672
 800458c:	2000068c 	.word	0x2000068c
 8004590:	20000018 	.word	0x20000018
 8004594:	2000001c 	.word	0x2000001c
 8004598:	20000662 	.word	0x20000662
 800459c:	20000635 	.word	0x20000635
 80045a0:	2000082a 	.word	0x2000082a
 80045a4:	20000829 	.word	0x20000829
 80045a8:	20000000 	.word	0x20000000
 80045ac:	2000068a 	.word	0x2000068a
 80045b0:	2000068b 	.word	0x2000068b

080045b4 <RobotstateManagement>:

void RobotstateManagement()
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	af00      	add	r7, sp, #0
	switch (RobotState)
 80045b8:	4b86      	ldr	r3, [pc, #536]	; (80047d4 <RobotstateManagement+0x220>)
 80045ba:	781b      	ldrb	r3, [r3, #0]
 80045bc:	2b04      	cmp	r3, #4
 80045be:	f200 8106 	bhi.w	80047ce <RobotstateManagement+0x21a>
 80045c2:	a201      	add	r2, pc, #4	; (adr r2, 80045c8 <RobotstateManagement+0x14>)
 80045c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045c8:	080045dd 	.word	0x080045dd
 80045cc:	080045fb 	.word	0x080045fb
 80045d0:	080046c9 	.word	0x080046c9
 80045d4:	080047bf 	.word	0x080047bf
 80045d8:	080047c5 	.word	0x080047c5
	{
		case init:
			// Reset all Parameter
			Robotinit(&Robot);
 80045dc:	487e      	ldr	r0, [pc, #504]	; (80047d8 <RobotstateManagement+0x224>)
 80045de:	f7fd f8b3 	bl	8001748 <Robotinit>
			// Start Finding home Position
			Robot.flagSethome = 1;
 80045e2:	4b7d      	ldr	r3, [pc, #500]	; (80047d8 <RobotstateManagement+0x224>)
 80045e4:	2201      	movs	r2, #1
 80045e6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			// Turn 360 Deg
			RobotRunToPositon(360.0);
 80045ea:	ed9f 0a7c 	vldr	s0, [pc, #496]	; 80047dc <RobotstateManagement+0x228>
 80045ee:	f000 fb27 	bl	8004c40 <RobotRunToPositon>
			// Goto next State
			RobotState = FindHome;
 80045f2:	4b78      	ldr	r3, [pc, #480]	; (80047d4 <RobotstateManagement+0x220>)
 80045f4:	2201      	movs	r2, #1
 80045f6:	701a      	strb	r2, [r3, #0]
			break;
 80045f8:	e0e9      	b.n	80047ce <RobotstateManagement+0x21a>
		case FindHome:
			if(Robot.RunningFlag == 0)
 80045fa:	4b77      	ldr	r3, [pc, #476]	; (80047d8 <RobotstateManagement+0x224>)
 80045fc:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8004600:	2b00      	cmp	r3, #0
 8004602:	f040 80e1 	bne.w	80047c8 <RobotstateManagement+0x214>
			{
				if(Robot.flagSethome == 2)
 8004606:	4b74      	ldr	r3, [pc, #464]	; (80047d8 <RobotstateManagement+0x224>)
 8004608:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800460c:	2b02      	cmp	r3, #2
 800460e:	d10f      	bne.n	8004630 <RobotstateManagement+0x7c>
				{
					RobotRunToPositon(Robot.HomePositon);
 8004610:	4b71      	ldr	r3, [pc, #452]	; (80047d8 <RobotstateManagement+0x224>)
 8004612:	edd3 7a05 	vldr	s15, [r3, #20]
 8004616:	eeb0 0a67 	vmov.f32	s0, s15
 800461a:	f000 fb11 	bl	8004c40 <RobotRunToPositon>
					Robot.RunningFlag = 1;
 800461e:	4b6e      	ldr	r3, [pc, #440]	; (80047d8 <RobotstateManagement+0x224>)
 8004620:	2201      	movs	r2, #1
 8004622:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
					Robot.flagSethome = 3;
 8004626:	4b6c      	ldr	r3, [pc, #432]	; (80047d8 <RobotstateManagement+0x224>)
 8004628:	2203      	movs	r2, #3
 800462a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
					FlagAckFromUART = 1;
					UARTState = MCUConnect;
					RobotState = NormalOperation;
				}
			}
			break;
 800462e:	e0cb      	b.n	80047c8 <RobotstateManagement+0x214>
				else if(Robot.flagSethome == 3)
 8004630:	4b69      	ldr	r3, [pc, #420]	; (80047d8 <RobotstateManagement+0x224>)
 8004632:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8004636:	2b03      	cmp	r3, #3
 8004638:	f040 80c6 	bne.w	80047c8 <RobotstateManagement+0x214>
					TIM_ResetCounter(TIM2);
 800463c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004640:	f000 fb2e 	bl	8004ca0 <TIM_ResetCounter>
					EncoderRawData[0] = 0;
 8004644:	4b66      	ldr	r3, [pc, #408]	; (80047e0 <RobotstateManagement+0x22c>)
 8004646:	2200      	movs	r2, #0
 8004648:	601a      	str	r2, [r3, #0]
					EncoderRawData[1] = 0;
 800464a:	4b65      	ldr	r3, [pc, #404]	; (80047e0 <RobotstateManagement+0x22c>)
 800464c:	2200      	movs	r2, #0
 800464e:	605a      	str	r2, [r3, #4]
					WrappingStep = 0;
 8004650:	4b64      	ldr	r3, [pc, #400]	; (80047e4 <RobotstateManagement+0x230>)
 8004652:	2200      	movs	r2, #0
 8004654:	601a      	str	r2, [r3, #0]
					CoefficientAndTimeCalculation(&traject,0.0,0.0);
 8004656:	eddf 0a64 	vldr	s1, [pc, #400]	; 80047e8 <RobotstateManagement+0x234>
 800465a:	ed9f 0a63 	vldr	s0, [pc, #396]	; 80047e8 <RobotstateManagement+0x234>
 800465e:	4863      	ldr	r0, [pc, #396]	; (80047ec <RobotstateManagement+0x238>)
 8004660:	f7fd f8ca 	bl	80017f8 <CoefficientAndTimeCalculation>
					Robot.flagStartTime = 1;
 8004664:	4b5c      	ldr	r3, [pc, #368]	; (80047d8 <RobotstateManagement+0x224>)
 8004666:	2201      	movs	r2, #1
 8004668:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					StartTime = 0;
 800466c:	4960      	ldr	r1, [pc, #384]	; (80047f0 <RobotstateManagement+0x23c>)
 800466e:	f04f 0200 	mov.w	r2, #0
 8004672:	f04f 0300 	mov.w	r3, #0
 8004676:	e9c1 2300 	strd	r2, r3, [r1]
					CurrentTime = 0;
 800467a:	495e      	ldr	r1, [pc, #376]	; (80047f4 <RobotstateManagement+0x240>)
 800467c:	f04f 0200 	mov.w	r2, #0
 8004680:	f04f 0300 	mov.w	r3, #0
 8004684:	e9c1 2300 	strd	r2, r3, [r1]
					PositionDeg[0] = 0;
 8004688:	4b5b      	ldr	r3, [pc, #364]	; (80047f8 <RobotstateManagement+0x244>)
 800468a:	f04f 0200 	mov.w	r2, #0
 800468e:	601a      	str	r2, [r3, #0]
					PositionDeg[1] = 0;
 8004690:	4b59      	ldr	r3, [pc, #356]	; (80047f8 <RobotstateManagement+0x244>)
 8004692:	f04f 0200 	mov.w	r2, #0
 8004696:	605a      	str	r2, [r3, #4]
					KalmanMatrixReset(&KalmanVar, Pvar);
 8004698:	ed9f 0a58 	vldr	s0, [pc, #352]	; 80047fc <RobotstateManagement+0x248>
 800469c:	4858      	ldr	r0, [pc, #352]	; (8004800 <RobotstateManagement+0x24c>)
 800469e:	f7fc fcbf 	bl	8001020 <KalmanMatrixReset>
					Robotinit(&Robot);
 80046a2:	484d      	ldr	r0, [pc, #308]	; (80047d8 <RobotstateManagement+0x224>)
 80046a4:	f7fd f850 	bl	8001748 <Robotinit>
					PIDAController_Init(&PidVelo);
 80046a8:	4856      	ldr	r0, [pc, #344]	; (8004804 <RobotstateManagement+0x250>)
 80046aa:	f7fc fe61 	bl	8001370 <PIDAController_Init>
					PIDAController_Init(&PidPos);
 80046ae:	4856      	ldr	r0, [pc, #344]	; (8004808 <RobotstateManagement+0x254>)
 80046b0:	f7fc fe5e 	bl	8001370 <PIDAController_Init>
					FlagAckFromUART = 1;
 80046b4:	4b55      	ldr	r3, [pc, #340]	; (800480c <RobotstateManagement+0x258>)
 80046b6:	2201      	movs	r2, #1
 80046b8:	701a      	strb	r2, [r3, #0]
					UARTState = MCUConnect;
 80046ba:	4b55      	ldr	r3, [pc, #340]	; (8004810 <RobotstateManagement+0x25c>)
 80046bc:	2202      	movs	r2, #2
 80046be:	701a      	strb	r2, [r3, #0]
					RobotState = NormalOperation;
 80046c0:	4b44      	ldr	r3, [pc, #272]	; (80047d4 <RobotstateManagement+0x220>)
 80046c2:	2202      	movs	r2, #2
 80046c4:	701a      	strb	r2, [r3, #0]
			break;
 80046c6:	e07f      	b.n	80047c8 <RobotstateManagement+0x214>
		case NormalOperation:
			if(doingTaskFlag == 1 && Robot.RunningFlag == 1 && endEffFlag == 0){
 80046c8:	4b52      	ldr	r3, [pc, #328]	; (8004814 <RobotstateManagement+0x260>)
 80046ca:	781b      	ldrb	r3, [r3, #0]
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d158      	bne.n	8004782 <RobotstateManagement+0x1ce>
 80046d0:	4b41      	ldr	r3, [pc, #260]	; (80047d8 <RobotstateManagement+0x224>)
 80046d2:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d153      	bne.n	8004782 <RobotstateManagement+0x1ce>
 80046da:	4b4f      	ldr	r3, [pc, #316]	; (8004818 <RobotstateManagement+0x264>)
 80046dc:	781b      	ldrb	r3, [r3, #0]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d14f      	bne.n	8004782 <RobotstateManagement+0x1ce>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80046e2:	2201      	movs	r2, #1
 80046e4:	2108      	movs	r1, #8
 80046e6:	484d      	ldr	r0, [pc, #308]	; (800481c <RobotstateManagement+0x268>)
 80046e8:	f001 fd10 	bl	800610c <HAL_GPIO_WritePin>
				if(goalFlag == 1 && goingToGoalFlag == 0){
 80046ec:	4b4c      	ldr	r3, [pc, #304]	; (8004820 <RobotstateManagement+0x26c>)
 80046ee:	781b      	ldrb	r3, [r3, #0]
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	d11d      	bne.n	8004730 <RobotstateManagement+0x17c>
 80046f4:	4b4b      	ldr	r3, [pc, #300]	; (8004824 <RobotstateManagement+0x270>)
 80046f6:	781b      	ldrb	r3, [r3, #0]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d119      	bne.n	8004730 <RobotstateManagement+0x17c>
					goingToGoalFlag = 1;
 80046fc:	4b49      	ldr	r3, [pc, #292]	; (8004824 <RobotstateManagement+0x270>)
 80046fe:	2201      	movs	r2, #1
 8004700:	701a      	strb	r2, [r3, #0]
					Robot.GoalPositon = uartPos;
 8004702:	4b49      	ldr	r3, [pc, #292]	; (8004828 <RobotstateManagement+0x274>)
 8004704:	881b      	ldrh	r3, [r3, #0]
 8004706:	ee07 3a90 	vmov	s15, r3
 800470a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800470e:	4b32      	ldr	r3, [pc, #200]	; (80047d8 <RobotstateManagement+0x224>)
 8004710:	edc3 7a03 	vstr	s15, [r3, #12]
					CoefficientAndTimeCalculation(&traject,Robot.Position,Robot.GoalPositon);
 8004714:	4b30      	ldr	r3, [pc, #192]	; (80047d8 <RobotstateManagement+0x224>)
 8004716:	edd3 7a00 	vldr	s15, [r3]
 800471a:	4b2f      	ldr	r3, [pc, #188]	; (80047d8 <RobotstateManagement+0x224>)
 800471c:	ed93 7a03 	vldr	s14, [r3, #12]
 8004720:	eef0 0a47 	vmov.f32	s1, s14
 8004724:	eeb0 0a67 	vmov.f32	s0, s15
 8004728:	4830      	ldr	r0, [pc, #192]	; (80047ec <RobotstateManagement+0x238>)
 800472a:	f7fd f865 	bl	80017f8 <CoefficientAndTimeCalculation>
 800472e:	e028      	b.n	8004782 <RobotstateManagement+0x1ce>
				}
				else if(goalFlag == 2 && goingToGoalFlag == 0){
 8004730:	4b3b      	ldr	r3, [pc, #236]	; (8004820 <RobotstateManagement+0x26c>)
 8004732:	781b      	ldrb	r3, [r3, #0]
 8004734:	2b02      	cmp	r3, #2
 8004736:	d124      	bne.n	8004782 <RobotstateManagement+0x1ce>
 8004738:	4b3a      	ldr	r3, [pc, #232]	; (8004824 <RobotstateManagement+0x270>)
 800473a:	781b      	ldrb	r3, [r3, #0]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d120      	bne.n	8004782 <RobotstateManagement+0x1ce>
					goingToGoalFlag = 1;
 8004740:	4b38      	ldr	r3, [pc, #224]	; (8004824 <RobotstateManagement+0x270>)
 8004742:	2201      	movs	r2, #1
 8004744:	701a      	strb	r2, [r3, #0]
					Robot.GoalPositon = goalDeg[uartGoal[goalIDX]-1];
 8004746:	4b39      	ldr	r3, [pc, #228]	; (800482c <RobotstateManagement+0x278>)
 8004748:	f993 3000 	ldrsb.w	r3, [r3]
 800474c:	461a      	mov	r2, r3
 800474e:	4b38      	ldr	r3, [pc, #224]	; (8004830 <RobotstateManagement+0x27c>)
 8004750:	5c9b      	ldrb	r3, [r3, r2]
 8004752:	3b01      	subs	r3, #1
 8004754:	4a37      	ldr	r2, [pc, #220]	; (8004834 <RobotstateManagement+0x280>)
 8004756:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800475a:	ee07 3a90 	vmov	s15, r3
 800475e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004762:	4b1d      	ldr	r3, [pc, #116]	; (80047d8 <RobotstateManagement+0x224>)
 8004764:	edc3 7a03 	vstr	s15, [r3, #12]
					CoefficientAndTimeCalculation(&traject,Robot.Position,Robot.GoalPositon);
 8004768:	4b1b      	ldr	r3, [pc, #108]	; (80047d8 <RobotstateManagement+0x224>)
 800476a:	edd3 7a00 	vldr	s15, [r3]
 800476e:	4b1a      	ldr	r3, [pc, #104]	; (80047d8 <RobotstateManagement+0x224>)
 8004770:	ed93 7a03 	vldr	s14, [r3, #12]
 8004774:	eef0 0a47 	vmov.f32	s1, s14
 8004778:	eeb0 0a67 	vmov.f32	s0, s15
 800477c:	481b      	ldr	r0, [pc, #108]	; (80047ec <RobotstateManagement+0x238>)
 800477e:	f7fd f83b 	bl	80017f8 <CoefficientAndTimeCalculation>
				}
			}

			if(goingToGoalFlag == 0 && doingTaskFlag == 1 && Robot.RunningFlag == 0 && endEffFlag == 1){
 8004782:	4b28      	ldr	r3, [pc, #160]	; (8004824 <RobotstateManagement+0x270>)
 8004784:	781b      	ldrb	r3, [r3, #0]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d120      	bne.n	80047cc <RobotstateManagement+0x218>
 800478a:	4b22      	ldr	r3, [pc, #136]	; (8004814 <RobotstateManagement+0x260>)
 800478c:	781b      	ldrb	r3, [r3, #0]
 800478e:	2b01      	cmp	r3, #1
 8004790:	d11c      	bne.n	80047cc <RobotstateManagement+0x218>
 8004792:	4b11      	ldr	r3, [pc, #68]	; (80047d8 <RobotstateManagement+0x224>)
 8004794:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8004798:	2b00      	cmp	r3, #0
 800479a:	d117      	bne.n	80047cc <RobotstateManagement+0x218>
 800479c:	4b1e      	ldr	r3, [pc, #120]	; (8004818 <RobotstateManagement+0x264>)
 800479e:	781b      	ldrb	r3, [r3, #0]
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d113      	bne.n	80047cc <RobotstateManagement+0x218>
				RobotState = EndEff;
 80047a4:	4b0b      	ldr	r3, [pc, #44]	; (80047d4 <RobotstateManagement+0x220>)
 80047a6:	2203      	movs	r2, #3
 80047a8:	701a      	strb	r2, [r3, #0]
				I2CEndEffectorWriteFlag = 1;
 80047aa:	4b23      	ldr	r3, [pc, #140]	; (8004838 <RobotstateManagement+0x284>)
 80047ac:	2201      	movs	r2, #1
 80047ae:	701a      	strb	r2, [r3, #0]
				I2CEndEffectorReadFlag =  1;
 80047b0:	4b22      	ldr	r3, [pc, #136]	; (800483c <RobotstateManagement+0x288>)
 80047b2:	2201      	movs	r2, #1
 80047b4:	701a      	strb	r2, [r3, #0]
				EndEffState = CheckBeforRun;
 80047b6:	4b22      	ldr	r3, [pc, #136]	; (8004840 <RobotstateManagement+0x28c>)
 80047b8:	2201      	movs	r2, #1
 80047ba:	701a      	strb	r2, [r3, #0]
			}
			break;
 80047bc:	e006      	b.n	80047cc <RobotstateManagement+0x218>
		case EndEff:
			EndEffstateManagement();
 80047be:	f000 f841 	bl	8004844 <EndEffstateManagement>
			break;
 80047c2:	e004      	b.n	80047ce <RobotstateManagement+0x21a>
		case Emergency:
			// Luv u pls pass
			break;
 80047c4:	bf00      	nop
 80047c6:	e002      	b.n	80047ce <RobotstateManagement+0x21a>
			break;
 80047c8:	bf00      	nop
 80047ca:	e000      	b.n	80047ce <RobotstateManagement+0x21a>
			break;
 80047cc:	bf00      	nop
	}
}
 80047ce:	bf00      	nop
 80047d0:	bd80      	pop	{r7, pc}
 80047d2:	bf00      	nop
 80047d4:	20000635 	.word	0x20000635
 80047d8:	20000604 	.word	0x20000604
 80047dc:	43b40000 	.word	0x43b40000
 80047e0:	200006a0 	.word	0x200006a0
 80047e4:	200006a8 	.word	0x200006a8
 80047e8:	00000000 	.word	0x00000000
 80047ec:	2000072c 	.word	0x2000072c
 80047f0:	200007e8 	.word	0x200007e8
 80047f4:	200007f0 	.word	0x200007f0
 80047f8:	200006b0 	.word	0x200006b0
 80047fc:	447a0000 	.word	0x447a0000
 8004800:	20000020 	.word	0x20000020
 8004804:	200006c0 	.word	0x200006c0
 8004808:	200006f4 	.word	0x200006f4
 800480c:	20000668 	.word	0x20000668
 8004810:	20000634 	.word	0x20000634
 8004814:	2000068c 	.word	0x2000068c
 8004818:	2000068a 	.word	0x2000068a
 800481c:	40020400 	.word	0x40020400
 8004820:	20000689 	.word	0x20000689
 8004824:	2000068d 	.word	0x2000068d
 8004828:	20000676 	.word	0x20000676
 800482c:	20000688 	.word	0x20000688
 8004830:	20000678 	.word	0x20000678
 8004834:	20000004 	.word	0x20000004
 8004838:	2000082a 	.word	0x2000082a
 800483c:	20000829 	.word	0x20000829
 8004840:	20000000 	.word	0x20000000

08004844 <EndEffstateManagement>:

void EndEffstateManagement()
{
 8004844:	b5b0      	push	{r4, r5, r7, lr}
 8004846:	af00      	add	r7, sp, #0
	switch (EndEffState)
 8004848:	4b85      	ldr	r3, [pc, #532]	; (8004a60 <EndEffstateManagement+0x21c>)
 800484a:	781b      	ldrb	r3, [r3, #0]
 800484c:	2b04      	cmp	r3, #4
 800484e:	f200 8105 	bhi.w	8004a5c <EndEffstateManagement+0x218>
 8004852:	a201      	add	r2, pc, #4	; (adr r2, 8004858 <EndEffstateManagement+0x14>)
 8004854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004858:	0800486d 	.word	0x0800486d
 800485c:	08004875 	.word	0x08004875
 8004860:	080048cd 	.word	0x080048cd
 8004864:	08004939 	.word	0x08004939
 8004868:	08004961 	.word	0x08004961
	{
		case idle:
			// Do not thing wait for command
			EndEffStatus = AwaitCommand;
 800486c:	4b7d      	ldr	r3, [pc, #500]	; (8004a64 <EndEffstateManagement+0x220>)
 800486e:	2203      	movs	r2, #3
 8004870:	701a      	strb	r2, [r3, #0]
//			I2CEndEffectorWriteFlag = 1;
			break;
 8004872:	e0f3      	b.n	8004a5c <EndEffstateManagement+0x218>
		case CheckBeforRun:
			// Set up Read
			I2CTxDataBuffer[0] = 0x23;
 8004874:	4b7c      	ldr	r3, [pc, #496]	; (8004a68 <EndEffstateManagement+0x224>)
 8004876:	2223      	movs	r2, #35	; 0x23
 8004878:	701a      	strb	r2, [r3, #0]
			I2CWriteFcn(I2CTxDataBuffer);
 800487a:	487b      	ldr	r0, [pc, #492]	; (8004a68 <EndEffstateManagement+0x224>)
 800487c:	f000 f912 	bl	8004aa4 <I2CWriteFcn>
			if(hi2c1.State == HAL_I2C_STATE_READY)
 8004880:	4b7a      	ldr	r3, [pc, #488]	; (8004a6c <EndEffstateManagement+0x228>)
 8004882:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004886:	b2db      	uxtb	r3, r3
 8004888:	2b20      	cmp	r3, #32
 800488a:	f040 80e0 	bne.w	8004a4e <EndEffstateManagement+0x20a>
			{
				I2CReadFcn(I2CRxDataBuffer);
 800488e:	4878      	ldr	r0, [pc, #480]	; (8004a70 <EndEffstateManagement+0x22c>)
 8004890:	f000 f92e 	bl	8004af0 <I2CReadFcn>
				if(hi2c1.State == HAL_I2C_STATE_READY)
 8004894:	4b75      	ldr	r3, [pc, #468]	; (8004a6c <EndEffstateManagement+0x228>)
 8004896:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800489a:	b2db      	uxtb	r3, r3
 800489c:	2b20      	cmp	r3, #32
 800489e:	f040 80d6 	bne.w	8004a4e <EndEffstateManagement+0x20a>
				{
					if(I2CRxDataBuffer[0] == 0x78)
 80048a2:	4b73      	ldr	r3, [pc, #460]	; (8004a70 <EndEffstateManagement+0x22c>)
 80048a4:	781b      	ldrb	r3, [r3, #0]
 80048a6:	2b78      	cmp	r3, #120	; 0x78
 80048a8:	d10c      	bne.n	80048c4 <EndEffstateManagement+0x80>
					{
						EndEffState = OpenLaser;
 80048aa:	4b6d      	ldr	r3, [pc, #436]	; (8004a60 <EndEffstateManagement+0x21c>)
 80048ac:	2202      	movs	r2, #2
 80048ae:	701a      	strb	r2, [r3, #0]
						openLaserWriteFlag = 1;
 80048b0:	4b70      	ldr	r3, [pc, #448]	; (8004a74 <EndEffstateManagement+0x230>)
 80048b2:	2201      	movs	r2, #1
 80048b4:	701a      	strb	r2, [r3, #0]
						I2CEndEffectorWriteFlag = 1;
 80048b6:	4b70      	ldr	r3, [pc, #448]	; (8004a78 <EndEffstateManagement+0x234>)
 80048b8:	2201      	movs	r2, #1
 80048ba:	701a      	strb	r2, [r3, #0]
						I2CEndEffectorReadFlag =  0;
 80048bc:	4b6f      	ldr	r3, [pc, #444]	; (8004a7c <EndEffstateManagement+0x238>)
 80048be:	2200      	movs	r2, #0
 80048c0:	701a      	strb	r2, [r3, #0]
						EndEffState = idle;
					}
				}
			}

		break;
 80048c2:	e0c4      	b.n	8004a4e <EndEffstateManagement+0x20a>
						EndEffState = idle;
 80048c4:	4b66      	ldr	r3, [pc, #408]	; (8004a60 <EndEffstateManagement+0x21c>)
 80048c6:	2200      	movs	r2, #0
 80048c8:	701a      	strb	r2, [r3, #0]
		break;
 80048ca:	e0c0      	b.n	8004a4e <EndEffstateManagement+0x20a>
		case OpenLaser:
			// Open Laser
			if(openLaserWriteFlag == 1){
 80048cc:	4b69      	ldr	r3, [pc, #420]	; (8004a74 <EndEffstateManagement+0x230>)
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d114      	bne.n	80048fe <EndEffstateManagement+0xba>
				I2CTxDataBuffer[0] = 0x45;
 80048d4:	4b64      	ldr	r3, [pc, #400]	; (8004a68 <EndEffstateManagement+0x224>)
 80048d6:	2245      	movs	r2, #69	; 0x45
 80048d8:	701a      	strb	r2, [r3, #0]
				I2CWriteFcn(I2CTxDataBuffer);
 80048da:	4863      	ldr	r0, [pc, #396]	; (8004a68 <EndEffstateManagement+0x224>)
 80048dc:	f000 f8e2 	bl	8004aa4 <I2CWriteFcn>
				openLaserWriteFlag = 0;
 80048e0:	4b64      	ldr	r3, [pc, #400]	; (8004a74 <EndEffstateManagement+0x230>)
 80048e2:	2200      	movs	r2, #0
 80048e4:	701a      	strb	r2, [r3, #0]
				endEffLoopTime = Micros();
 80048e6:	f000 fa05 	bl	8004cf4 <Micros>
 80048ea:	4602      	mov	r2, r0
 80048ec:	460b      	mov	r3, r1
 80048ee:	4964      	ldr	r1, [pc, #400]	; (8004a80 <EndEffstateManagement+0x23c>)
 80048f0:	e9c1 2300 	strd	r2, r3, [r1]
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 80048f4:	2201      	movs	r2, #1
 80048f6:	2110      	movs	r1, #16
 80048f8:	4862      	ldr	r0, [pc, #392]	; (8004a84 <EndEffstateManagement+0x240>)
 80048fa:	f001 fc07 	bl	800610c <HAL_GPIO_WritePin>
			}
			if(hi2c1.State == HAL_I2C_STATE_READY && Micros() - endEffLoopTime > 5000)
 80048fe:	4b5b      	ldr	r3, [pc, #364]	; (8004a6c <EndEffstateManagement+0x228>)
 8004900:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004904:	b2db      	uxtb	r3, r3
 8004906:	2b20      	cmp	r3, #32
 8004908:	f040 80a3 	bne.w	8004a52 <EndEffstateManagement+0x20e>
 800490c:	f000 f9f2 	bl	8004cf4 <Micros>
 8004910:	4b5b      	ldr	r3, [pc, #364]	; (8004a80 <EndEffstateManagement+0x23c>)
 8004912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004916:	1a84      	subs	r4, r0, r2
 8004918:	eb61 0503 	sbc.w	r5, r1, r3
 800491c:	f241 3389 	movw	r3, #5001	; 0x1389
 8004920:	429c      	cmp	r4, r3
 8004922:	f175 0300 	sbcs.w	r3, r5, #0
 8004926:	f0c0 8094 	bcc.w	8004a52 <EndEffstateManagement+0x20e>
			{
				EndEffState = SetupReadStatus;
 800492a:	4b4d      	ldr	r3, [pc, #308]	; (8004a60 <EndEffstateManagement+0x21c>)
 800492c:	2203      	movs	r2, #3
 800492e:	701a      	strb	r2, [r3, #0]
				I2CEndEffectorWriteFlag = 1;
 8004930:	4b51      	ldr	r3, [pc, #324]	; (8004a78 <EndEffstateManagement+0x234>)
 8004932:	2201      	movs	r2, #1
 8004934:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004936:	e08c      	b.n	8004a52 <EndEffstateManagement+0x20e>
		case SetupReadStatus:
			// Set up Read
			I2CTxDataBuffer[0] = 0x23;
 8004938:	4b4b      	ldr	r3, [pc, #300]	; (8004a68 <EndEffstateManagement+0x224>)
 800493a:	2223      	movs	r2, #35	; 0x23
 800493c:	701a      	strb	r2, [r3, #0]
			I2CWriteFcn(I2CTxDataBuffer);
 800493e:	484a      	ldr	r0, [pc, #296]	; (8004a68 <EndEffstateManagement+0x224>)
 8004940:	f000 f8b0 	bl	8004aa4 <I2CWriteFcn>
			if(hi2c1.State == HAL_I2C_STATE_READY)
 8004944:	4b49      	ldr	r3, [pc, #292]	; (8004a6c <EndEffstateManagement+0x228>)
 8004946:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800494a:	b2db      	uxtb	r3, r3
 800494c:	2b20      	cmp	r3, #32
 800494e:	f040 8082 	bne.w	8004a56 <EndEffstateManagement+0x212>
			{
				EndEffState = ReadStatus;
 8004952:	4b43      	ldr	r3, [pc, #268]	; (8004a60 <EndEffstateManagement+0x21c>)
 8004954:	2204      	movs	r2, #4
 8004956:	701a      	strb	r2, [r3, #0]
				I2CEndEffectorReadFlag =  1;
 8004958:	4b48      	ldr	r3, [pc, #288]	; (8004a7c <EndEffstateManagement+0x238>)
 800495a:	2201      	movs	r2, #1
 800495c:	701a      	strb	r2, [r3, #0]
			}
			break;
 800495e:	e07a      	b.n	8004a56 <EndEffstateManagement+0x212>
		case ReadStatus:
			I2CReadFcn(I2CRxDataBuffer);
 8004960:	4843      	ldr	r0, [pc, #268]	; (8004a70 <EndEffstateManagement+0x22c>)
 8004962:	f000 f8c5 	bl	8004af0 <I2CReadFcn>
			if(hi2c1.State == HAL_I2C_STATE_READY)
 8004966:	4b41      	ldr	r3, [pc, #260]	; (8004a6c <EndEffstateManagement+0x228>)
 8004968:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800496c:	b2db      	uxtb	r3, r3
 800496e:	2b20      	cmp	r3, #32
 8004970:	d173      	bne.n	8004a5a <EndEffstateManagement+0x216>
			{
				I2CEndEffectorReadFlag =  1;
 8004972:	4b42      	ldr	r3, [pc, #264]	; (8004a7c <EndEffstateManagement+0x238>)
 8004974:	2201      	movs	r2, #1
 8004976:	701a      	strb	r2, [r3, #0]
				if(I2CRxDataBuffer[0] == 0x78)
 8004978:	4b3d      	ldr	r3, [pc, #244]	; (8004a70 <EndEffstateManagement+0x22c>)
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	2b78      	cmp	r3, #120	; 0x78
 800497e:	d13c      	bne.n	80049fa <EndEffstateManagement+0x1b6>
				{
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8004980:	2200      	movs	r2, #0
 8004982:	2110      	movs	r1, #16
 8004984:	483f      	ldr	r0, [pc, #252]	; (8004a84 <EndEffstateManagement+0x240>)
 8004986:	f001 fbc1 	bl	800610c <HAL_GPIO_WritePin>
					EndEffState = idle;
 800498a:	4b35      	ldr	r3, [pc, #212]	; (8004a60 <EndEffstateManagement+0x21c>)
 800498c:	2200      	movs	r2, #0
 800498e:	701a      	strb	r2, [r3, #0]
					EndEffStatus = AwaitCommand;
 8004990:	4b34      	ldr	r3, [pc, #208]	; (8004a64 <EndEffstateManagement+0x220>)
 8004992:	2203      	movs	r2, #3
 8004994:	701a      	strb	r2, [r3, #0]
					RobotState = NormalOperation;
 8004996:	4b3c      	ldr	r3, [pc, #240]	; (8004a88 <EndEffstateManagement+0x244>)
 8004998:	2202      	movs	r2, #2
 800499a:	701a      	strb	r2, [r3, #0]
					endEffFlag = 0;
 800499c:	4b3b      	ldr	r3, [pc, #236]	; (8004a8c <EndEffstateManagement+0x248>)
 800499e:	2200      	movs	r2, #0
 80049a0:	701a      	strb	r2, [r3, #0]
					if(doingTaskFlag == 1){
 80049a2:	4b3b      	ldr	r3, [pc, #236]	; (8004a90 <EndEffstateManagement+0x24c>)
 80049a4:	781b      	ldrb	r3, [r3, #0]
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d157      	bne.n	8004a5a <EndEffstateManagement+0x216>
						goalIDX++;
 80049aa:	4b3a      	ldr	r3, [pc, #232]	; (8004a94 <EndEffstateManagement+0x250>)
 80049ac:	f993 3000 	ldrsb.w	r3, [r3]
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	3301      	adds	r3, #1
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	b25a      	sxtb	r2, r3
 80049b8:	4b36      	ldr	r3, [pc, #216]	; (8004a94 <EndEffstateManagement+0x250>)
 80049ba:	701a      	strb	r2, [r3, #0]
						if(goalIDX > goalAmount-1){
 80049bc:	4b36      	ldr	r3, [pc, #216]	; (8004a98 <EndEffstateManagement+0x254>)
 80049be:	781b      	ldrb	r3, [r3, #0]
 80049c0:	461a      	mov	r2, r3
 80049c2:	4b34      	ldr	r3, [pc, #208]	; (8004a94 <EndEffstateManagement+0x250>)
 80049c4:	f993 3000 	ldrsb.w	r3, [r3]
 80049c8:	429a      	cmp	r2, r3
 80049ca:	dc09      	bgt.n	80049e0 <EndEffstateManagement+0x19c>
							goalIDX = 0;
 80049cc:	4b31      	ldr	r3, [pc, #196]	; (8004a94 <EndEffstateManagement+0x250>)
 80049ce:	2200      	movs	r2, #0
 80049d0:	701a      	strb	r2, [r3, #0]
							goalFlag = 0;
 80049d2:	4b32      	ldr	r3, [pc, #200]	; (8004a9c <EndEffstateManagement+0x258>)
 80049d4:	2200      	movs	r2, #0
 80049d6:	701a      	strb	r2, [r3, #0]
							doingTaskFlag = 0;
 80049d8:	4b2d      	ldr	r3, [pc, #180]	; (8004a90 <EndEffstateManagement+0x24c>)
 80049da:	2200      	movs	r2, #0
 80049dc:	701a      	strb	r2, [r3, #0]
					EndEffStatus = Closing;
					EndEffState = SetupReadStatus;
					I2CEndEffectorWriteFlag = 1;
				}
			}
			break;
 80049de:	e03c      	b.n	8004a5a <EndEffstateManagement+0x216>
							Robot.MotorIsOn = 1;
 80049e0:	4b2f      	ldr	r3, [pc, #188]	; (8004aa0 <EndEffstateManagement+0x25c>)
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 2020 	strb.w	r2, [r3, #32]
							Robot.RunningFlag = 1;
 80049e8:	4b2d      	ldr	r3, [pc, #180]	; (8004aa0 <EndEffstateManagement+0x25c>)
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
							Robot.flagStartTime = 1;
 80049f0:	4b2b      	ldr	r3, [pc, #172]	; (8004aa0 <EndEffstateManagement+0x25c>)
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			break;
 80049f8:	e02f      	b.n	8004a5a <EndEffstateManagement+0x216>
				else if(I2CRxDataBuffer[0] == 0x12)
 80049fa:	4b1d      	ldr	r3, [pc, #116]	; (8004a70 <EndEffstateManagement+0x22c>)
 80049fc:	781b      	ldrb	r3, [r3, #0]
 80049fe:	2b12      	cmp	r3, #18
 8004a00:	d109      	bne.n	8004a16 <EndEffstateManagement+0x1d2>
					EndEffStatus = Opening;
 8004a02:	4b18      	ldr	r3, [pc, #96]	; (8004a64 <EndEffstateManagement+0x220>)
 8004a04:	2200      	movs	r2, #0
 8004a06:	701a      	strb	r2, [r3, #0]
					EndEffState = SetupReadStatus;
 8004a08:	4b15      	ldr	r3, [pc, #84]	; (8004a60 <EndEffstateManagement+0x21c>)
 8004a0a:	2203      	movs	r2, #3
 8004a0c:	701a      	strb	r2, [r3, #0]
					I2CEndEffectorWriteFlag = 1;
 8004a0e:	4b1a      	ldr	r3, [pc, #104]	; (8004a78 <EndEffstateManagement+0x234>)
 8004a10:	2201      	movs	r2, #1
 8004a12:	701a      	strb	r2, [r3, #0]
			break;
 8004a14:	e021      	b.n	8004a5a <EndEffstateManagement+0x216>
				else if(I2CRxDataBuffer[0] == 0x34)
 8004a16:	4b16      	ldr	r3, [pc, #88]	; (8004a70 <EndEffstateManagement+0x22c>)
 8004a18:	781b      	ldrb	r3, [r3, #0]
 8004a1a:	2b34      	cmp	r3, #52	; 0x34
 8004a1c:	d109      	bne.n	8004a32 <EndEffstateManagement+0x1ee>
					EndEffStatus = Working;
 8004a1e:	4b11      	ldr	r3, [pc, #68]	; (8004a64 <EndEffstateManagement+0x220>)
 8004a20:	2202      	movs	r2, #2
 8004a22:	701a      	strb	r2, [r3, #0]
					EndEffState = SetupReadStatus;
 8004a24:	4b0e      	ldr	r3, [pc, #56]	; (8004a60 <EndEffstateManagement+0x21c>)
 8004a26:	2203      	movs	r2, #3
 8004a28:	701a      	strb	r2, [r3, #0]
					I2CEndEffectorWriteFlag = 1;
 8004a2a:	4b13      	ldr	r3, [pc, #76]	; (8004a78 <EndEffstateManagement+0x234>)
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	701a      	strb	r2, [r3, #0]
			break;
 8004a30:	e013      	b.n	8004a5a <EndEffstateManagement+0x216>
				else if(I2CRxDataBuffer[0] == 0x56)
 8004a32:	4b0f      	ldr	r3, [pc, #60]	; (8004a70 <EndEffstateManagement+0x22c>)
 8004a34:	781b      	ldrb	r3, [r3, #0]
 8004a36:	2b56      	cmp	r3, #86	; 0x56
 8004a38:	d10f      	bne.n	8004a5a <EndEffstateManagement+0x216>
					EndEffStatus = Closing;
 8004a3a:	4b0a      	ldr	r3, [pc, #40]	; (8004a64 <EndEffstateManagement+0x220>)
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	701a      	strb	r2, [r3, #0]
					EndEffState = SetupReadStatus;
 8004a40:	4b07      	ldr	r3, [pc, #28]	; (8004a60 <EndEffstateManagement+0x21c>)
 8004a42:	2203      	movs	r2, #3
 8004a44:	701a      	strb	r2, [r3, #0]
					I2CEndEffectorWriteFlag = 1;
 8004a46:	4b0c      	ldr	r3, [pc, #48]	; (8004a78 <EndEffstateManagement+0x234>)
 8004a48:	2201      	movs	r2, #1
 8004a4a:	701a      	strb	r2, [r3, #0]
			break;
 8004a4c:	e005      	b.n	8004a5a <EndEffstateManagement+0x216>
		break;
 8004a4e:	bf00      	nop
 8004a50:	e004      	b.n	8004a5c <EndEffstateManagement+0x218>
			break;
 8004a52:	bf00      	nop
 8004a54:	e002      	b.n	8004a5c <EndEffstateManagement+0x218>
			break;
 8004a56:	bf00      	nop
 8004a58:	e000      	b.n	8004a5c <EndEffstateManagement+0x218>
			break;
 8004a5a:	bf00      	nop
	}
}
 8004a5c:	bf00      	nop
 8004a5e:	bdb0      	pop	{r4, r5, r7, pc}
 8004a60:	20000000 	.word	0x20000000
 8004a64:	20000001 	.word	0x20000001
 8004a68:	20000830 	.word	0x20000830
 8004a6c:	200003d4 	.word	0x200003d4
 8004a70:	2000082c 	.word	0x2000082c
 8004a74:	2000068e 	.word	0x2000068e
 8004a78:	2000082a 	.word	0x2000082a
 8004a7c:	20000829 	.word	0x20000829
 8004a80:	20000818 	.word	0x20000818
 8004a84:	40020400 	.word	0x40020400
 8004a88:	20000635 	.word	0x20000635
 8004a8c:	2000068a 	.word	0x2000068a
 8004a90:	2000068c 	.word	0x2000068c
 8004a94:	20000688 	.word	0x20000688
 8004a98:	20000687 	.word	0x20000687
 8004a9c:	20000689 	.word	0x20000689
 8004aa0:	20000604 	.word	0x20000604

08004aa4 <I2CWriteFcn>:

void I2CWriteFcn(uint8_t *Wdata) {
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b082      	sub	sp, #8
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
	if (I2CEndEffectorWriteFlag == 1  && hi2c1.State == HAL_I2C_STATE_READY) {
 8004aac:	4b0d      	ldr	r3, [pc, #52]	; (8004ae4 <I2CWriteFcn+0x40>)
 8004aae:	781b      	ldrb	r3, [r3, #0]
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d112      	bne.n	8004ada <I2CWriteFcn+0x36>
 8004ab4:	4b0c      	ldr	r3, [pc, #48]	; (8004ae8 <I2CWriteFcn+0x44>)
 8004ab6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	2b20      	cmp	r3, #32
 8004abe:	d10c      	bne.n	8004ada <I2CWriteFcn+0x36>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	781a      	ldrb	r2, [r3, #0]
		static uint8_t data[EndEffRxBuf_SIZE];
		memcpy ((uint8_t *)data, (uint8_t *)Wdata, EndEffRxBuf_SIZE);
 8004ac4:	4b09      	ldr	r3, [pc, #36]	; (8004aec <I2CWriteFcn+0x48>)
 8004ac6:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Master_Transmit_IT(&hi2c1, Endeff_ADDR, data, I2CTxDataLen);
 8004ac8:	2301      	movs	r3, #1
 8004aca:	4a08      	ldr	r2, [pc, #32]	; (8004aec <I2CWriteFcn+0x48>)
 8004acc:	2146      	movs	r1, #70	; 0x46
 8004ace:	4806      	ldr	r0, [pc, #24]	; (8004ae8 <I2CWriteFcn+0x44>)
 8004ad0:	f001 fcac 	bl	800642c <HAL_I2C_Master_Transmit_IT>
		I2CEndEffectorWriteFlag = 0;
 8004ad4:	4b03      	ldr	r3, [pc, #12]	; (8004ae4 <I2CWriteFcn+0x40>)
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	701a      	strb	r2, [r3, #0]
	}
}
 8004ada:	bf00      	nop
 8004adc:	3708      	adds	r7, #8
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	2000082a 	.word	0x2000082a
 8004ae8:	200003d4 	.word	0x200003d4
 8004aec:	20000844 	.word	0x20000844

08004af0 <I2CReadFcn>:
void I2CReadFcn(uint8_t *Rdata) {
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b082      	sub	sp, #8
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
	if (I2CEndEffectorReadFlag == 1 && hi2c1.State == HAL_I2C_STATE_READY) {
 8004af8:	4b0b      	ldr	r3, [pc, #44]	; (8004b28 <I2CReadFcn+0x38>)
 8004afa:	781b      	ldrb	r3, [r3, #0]
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d10e      	bne.n	8004b1e <I2CReadFcn+0x2e>
 8004b00:	4b0a      	ldr	r3, [pc, #40]	; (8004b2c <I2CReadFcn+0x3c>)
 8004b02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	2b20      	cmp	r3, #32
 8004b0a:	d108      	bne.n	8004b1e <I2CReadFcn+0x2e>
		HAL_I2C_Master_Receive_IT(&hi2c1, Endeff_ADDR, Rdata, I2CRxDataLen);
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	687a      	ldr	r2, [r7, #4]
 8004b10:	2146      	movs	r1, #70	; 0x46
 8004b12:	4806      	ldr	r0, [pc, #24]	; (8004b2c <I2CReadFcn+0x3c>)
 8004b14:	f001 fd30 	bl	8006578 <HAL_I2C_Master_Receive_IT>
		I2CEndEffectorReadFlag =  0;
 8004b18:	4b03      	ldr	r3, [pc, #12]	; (8004b28 <I2CReadFcn+0x38>)
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	701a      	strb	r2, [r3, #0]
	}
}
 8004b1e:	bf00      	nop
 8004b20:	3708      	adds	r7, #8
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	20000829 	.word	0x20000829
 8004b2c:	200003d4 	.word	0x200003d4

08004b30 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b082      	sub	sp, #8
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	4603      	mov	r3, r0
 8004b38:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13)
 8004b3a:	88fb      	ldrh	r3, [r7, #6]
 8004b3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b40:	d103      	bne.n	8004b4a <HAL_GPIO_EXTI_Callback+0x1a>
	{
//		I2CEndEffectorWriteFlag = 1;
//		I2CEndEffectorReadFlag =  1;
//		EndEffState = CheckBeforRun;
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8004b42:	2108      	movs	r1, #8
 8004b44:	4836      	ldr	r0, [pc, #216]	; (8004c20 <HAL_GPIO_EXTI_Callback+0xf0>)
 8004b46:	f001 fafa 	bl	800613e <HAL_GPIO_TogglePin>
	}
	if(GPIO_Pin == GPIO_PIN_10)
 8004b4a:	88fb      	ldrh	r3, [r7, #6]
 8004b4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b50:	d13e      	bne.n	8004bd0 <HAL_GPIO_EXTI_Callback+0xa0>
	{
		// Proxi Sensor
		if(Robot.flagSethome == 1)
 8004b52:	4b34      	ldr	r3, [pc, #208]	; (8004c24 <HAL_GPIO_EXTI_Callback+0xf4>)
 8004b54:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d139      	bne.n	8004bd0 <HAL_GPIO_EXTI_Callback+0xa0>
		{
			homePoint[homeFF] = PositionDeg[0];
 8004b5c:	4b32      	ldr	r3, [pc, #200]	; (8004c28 <HAL_GPIO_EXTI_Callback+0xf8>)
 8004b5e:	781b      	ldrb	r3, [r3, #0]
 8004b60:	4618      	mov	r0, r3
 8004b62:	4b32      	ldr	r3, [pc, #200]	; (8004c2c <HAL_GPIO_EXTI_Callback+0xfc>)
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	4932      	ldr	r1, [pc, #200]	; (8004c30 <HAL_GPIO_EXTI_Callback+0x100>)
 8004b68:	0083      	lsls	r3, r0, #2
 8004b6a:	440b      	add	r3, r1
 8004b6c:	601a      	str	r2, [r3, #0]
			homeFF++;
 8004b6e:	4b2e      	ldr	r3, [pc, #184]	; (8004c28 <HAL_GPIO_EXTI_Callback+0xf8>)
 8004b70:	781b      	ldrb	r3, [r3, #0]
 8004b72:	3301      	adds	r3, #1
 8004b74:	b2da      	uxtb	r2, r3
 8004b76:	4b2c      	ldr	r3, [pc, #176]	; (8004c28 <HAL_GPIO_EXTI_Callback+0xf8>)
 8004b78:	701a      	strb	r2, [r3, #0]
			if(homeFF == 2)
 8004b7a:	4b2b      	ldr	r3, [pc, #172]	; (8004c28 <HAL_GPIO_EXTI_Callback+0xf8>)
 8004b7c:	781b      	ldrb	r3, [r3, #0]
 8004b7e:	2b02      	cmp	r3, #2
 8004b80:	d126      	bne.n	8004bd0 <HAL_GPIO_EXTI_Callback+0xa0>
			{
				if(homePoint[1]-homePoint[0] > 180.0)
 8004b82:	4b2b      	ldr	r3, [pc, #172]	; (8004c30 <HAL_GPIO_EXTI_Callback+0x100>)
 8004b84:	ed93 7a01 	vldr	s14, [r3, #4]
 8004b88:	4b29      	ldr	r3, [pc, #164]	; (8004c30 <HAL_GPIO_EXTI_Callback+0x100>)
 8004b8a:	edd3 7a00 	vldr	s15, [r3]
 8004b8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b92:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8004c34 <HAL_GPIO_EXTI_Callback+0x104>
 8004b96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b9e:	dd04      	ble.n	8004baa <HAL_GPIO_EXTI_Callback+0x7a>
				{
					Robot.HomePositon =  0;
 8004ba0:	4b20      	ldr	r3, [pc, #128]	; (8004c24 <HAL_GPIO_EXTI_Callback+0xf4>)
 8004ba2:	f04f 0200 	mov.w	r2, #0
 8004ba6:	615a      	str	r2, [r3, #20]
 8004ba8:	e00e      	b.n	8004bc8 <HAL_GPIO_EXTI_Callback+0x98>
				}
				else
				{
					Robot.HomePositon = (homePoint[0]+homePoint[1])/2.0;
 8004baa:	4b21      	ldr	r3, [pc, #132]	; (8004c30 <HAL_GPIO_EXTI_Callback+0x100>)
 8004bac:	ed93 7a00 	vldr	s14, [r3]
 8004bb0:	4b1f      	ldr	r3, [pc, #124]	; (8004c30 <HAL_GPIO_EXTI_Callback+0x100>)
 8004bb2:	edd3 7a01 	vldr	s15, [r3, #4]
 8004bb6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004bba:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004bbe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004bc2:	4b18      	ldr	r3, [pc, #96]	; (8004c24 <HAL_GPIO_EXTI_Callback+0xf4>)
 8004bc4:	edc3 7a05 	vstr	s15, [r3, #20]
				}
				Robot.flagSethome = 2;
 8004bc8:	4b16      	ldr	r3, [pc, #88]	; (8004c24 <HAL_GPIO_EXTI_Callback+0xf4>)
 8004bca:	2202      	movs	r2, #2
 8004bcc:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			}
		}
//		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, PinState)
//		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
	}
	if(GPIO_Pin == GPIO_PIN_5)
 8004bd0:	88fb      	ldrh	r3, [r7, #6]
 8004bd2:	2b20      	cmp	r3, #32
 8004bd4:	d11f      	bne.n	8004c16 <HAL_GPIO_EXTI_Callback+0xe6>
	{
//		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, PinState)
//		HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5)
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == GPIO_PIN_SET)
 8004bd6:	2120      	movs	r1, #32
 8004bd8:	4811      	ldr	r0, [pc, #68]	; (8004c20 <HAL_GPIO_EXTI_Callback+0xf0>)
 8004bda:	f001 fa7f 	bl	80060dc <HAL_GPIO_ReadPin>
 8004bde:	4603      	mov	r3, r0
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d109      	bne.n	8004bf8 <HAL_GPIO_EXTI_Callback+0xc8>
		{
			RobotState = NormalOperation;
 8004be4:	4b14      	ldr	r3, [pc, #80]	; (8004c38 <HAL_GPIO_EXTI_Callback+0x108>)
 8004be6:	2202      	movs	r2, #2
 8004be8:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8004bea:	2200      	movs	r2, #0
 8004bec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004bf0:	480b      	ldr	r0, [pc, #44]	; (8004c20 <HAL_GPIO_EXTI_Callback+0xf0>)
 8004bf2:	f001 fa8b 	bl	800610c <HAL_GPIO_WritePin>
			RobotState = Emergency;
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
		}
//		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
	}
}
 8004bf6:	e00e      	b.n	8004c16 <HAL_GPIO_EXTI_Callback+0xe6>
			checkemer++;
 8004bf8:	4b10      	ldr	r3, [pc, #64]	; (8004c3c <HAL_GPIO_EXTI_Callback+0x10c>)
 8004bfa:	781b      	ldrb	r3, [r3, #0]
 8004bfc:	3301      	adds	r3, #1
 8004bfe:	b2da      	uxtb	r2, r3
 8004c00:	4b0e      	ldr	r3, [pc, #56]	; (8004c3c <HAL_GPIO_EXTI_Callback+0x10c>)
 8004c02:	701a      	strb	r2, [r3, #0]
			RobotState = Emergency;
 8004c04:	4b0c      	ldr	r3, [pc, #48]	; (8004c38 <HAL_GPIO_EXTI_Callback+0x108>)
 8004c06:	2204      	movs	r2, #4
 8004c08:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004c10:	4803      	ldr	r0, [pc, #12]	; (8004c20 <HAL_GPIO_EXTI_Callback+0xf0>)
 8004c12:	f001 fa7b 	bl	800610c <HAL_GPIO_WritePin>
}
 8004c16:	bf00      	nop
 8004c18:	3708      	adds	r7, #8
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	40020400 	.word	0x40020400
 8004c24:	20000604 	.word	0x20000604
 8004c28:	20000628 	.word	0x20000628
 8004c2c:	200006b0 	.word	0x200006b0
 8004c30:	2000062c 	.word	0x2000062c
 8004c34:	43340000 	.word	0x43340000
 8004c38:	20000635 	.word	0x20000635
 8004c3c:	20000828 	.word	0x20000828

08004c40 <RobotRunToPositon>:
void RobotRunToPositon(float Destination)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b082      	sub	sp, #8
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	ed87 0a01 	vstr	s0, [r7, #4]
	Robot.GoalPositon = Destination;
 8004c4a:	4a12      	ldr	r2, [pc, #72]	; (8004c94 <RobotRunToPositon+0x54>)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	60d3      	str	r3, [r2, #12]
	CoefficientAndTimeCalculation(&traject,Robot.Position,Robot.GoalPositon);
 8004c50:	4b10      	ldr	r3, [pc, #64]	; (8004c94 <RobotRunToPositon+0x54>)
 8004c52:	edd3 7a00 	vldr	s15, [r3]
 8004c56:	4b0f      	ldr	r3, [pc, #60]	; (8004c94 <RobotRunToPositon+0x54>)
 8004c58:	ed93 7a03 	vldr	s14, [r3, #12]
 8004c5c:	eef0 0a47 	vmov.f32	s1, s14
 8004c60:	eeb0 0a67 	vmov.f32	s0, s15
 8004c64:	480c      	ldr	r0, [pc, #48]	; (8004c98 <RobotRunToPositon+0x58>)
 8004c66:	f7fc fdc7 	bl	80017f8 <CoefficientAndTimeCalculation>
	// Start Trajectory Evaluator
	Robot.MotorIsOn = 1;
 8004c6a:	4b0a      	ldr	r3, [pc, #40]	; (8004c94 <RobotRunToPositon+0x54>)
 8004c6c:	2201      	movs	r2, #1
 8004c6e:	f883 2020 	strb.w	r2, [r3, #32]
	Robot.flagStartTime = 1;
 8004c72:	4b08      	ldr	r3, [pc, #32]	; (8004c94 <RobotRunToPositon+0x54>)
 8004c74:	2201      	movs	r2, #1
 8004c76:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	Robot.RunningFlag = 1;
 8004c7a:	4b06      	ldr	r3, [pc, #24]	; (8004c94 <RobotRunToPositon+0x54>)
 8004c7c:	2201      	movs	r2, #1
 8004c7e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8004c82:	2201      	movs	r2, #1
 8004c84:	2108      	movs	r1, #8
 8004c86:	4805      	ldr	r0, [pc, #20]	; (8004c9c <RobotRunToPositon+0x5c>)
 8004c88:	f001 fa40 	bl	800610c <HAL_GPIO_WritePin>
}
 8004c8c:	bf00      	nop
 8004c8e:	3708      	adds	r7, #8
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}
 8004c94:	20000604 	.word	0x20000604
 8004c98:	2000072c 	.word	0x2000072c
 8004c9c:	40020400 	.word	0x40020400

08004ca0 <TIM_ResetCounter>:

void TIM_ResetCounter(TIM_TypeDef* TIMx)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b083      	sub	sp, #12
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Reset the Counter Register value */
  TIMx->CNT = 0;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2200      	movs	r2, #0
 8004cac:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004cae:	bf00      	nop
 8004cb0:	370c      	adds	r7, #12
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr
	...

08004cbc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8004cbc:	b4b0      	push	{r4, r5, r7}
 8004cbe:	b083      	sub	sp, #12
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
	if (htim == &htim11) {
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	4a09      	ldr	r2, [pc, #36]	; (8004cec <HAL_TIM_PeriodElapsedCallback+0x30>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d10a      	bne.n	8004ce2 <HAL_TIM_PeriodElapsedCallback+0x26>
		_micro += 65535;
 8004ccc:	4b08      	ldr	r3, [pc, #32]	; (8004cf0 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8004cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004cd6:	1854      	adds	r4, r2, r1
 8004cd8:	f143 0500 	adc.w	r5, r3, #0
 8004cdc:	4b04      	ldr	r3, [pc, #16]	; (8004cf0 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8004cde:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 8004ce2:	bf00      	nop
 8004ce4:	370c      	adds	r7, #12
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bcb0      	pop	{r4, r5, r7}
 8004cea:	4770      	bx	lr
 8004cec:	200004b8 	.word	0x200004b8
 8004cf0:	20000698 	.word	0x20000698

08004cf4 <Micros>:

uint64_t Micros(){
 8004cf4:	b4b0      	push	{r4, r5, r7}
 8004cf6:	af00      	add	r7, sp, #0
	return _micro + TIM11->CNT;
 8004cf8:	4b08      	ldr	r3, [pc, #32]	; (8004d1c <Micros+0x28>)
 8004cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	4618      	mov	r0, r3
 8004d00:	4611      	mov	r1, r2
 8004d02:	4b07      	ldr	r3, [pc, #28]	; (8004d20 <Micros+0x2c>)
 8004d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d08:	1884      	adds	r4, r0, r2
 8004d0a:	eb41 0503 	adc.w	r5, r1, r3
 8004d0e:	4622      	mov	r2, r4
 8004d10:	462b      	mov	r3, r5
}
 8004d12:	4610      	mov	r0, r2
 8004d14:	4619      	mov	r1, r3
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bcb0      	pop	{r4, r5, r7}
 8004d1a:	4770      	bx	lr
 8004d1c:	40014800 	.word	0x40014800
 8004d20:	20000698 	.word	0x20000698

08004d24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004d24:	b480      	push	{r7}
 8004d26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004d28:	b672      	cpsid	i
}
 8004d2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004d2c:	e7fe      	b.n	8004d2c <Error_Handler+0x8>
	...

08004d30 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b082      	sub	sp, #8
 8004d34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d36:	2300      	movs	r3, #0
 8004d38:	607b      	str	r3, [r7, #4]
 8004d3a:	4b10      	ldr	r3, [pc, #64]	; (8004d7c <HAL_MspInit+0x4c>)
 8004d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d3e:	4a0f      	ldr	r2, [pc, #60]	; (8004d7c <HAL_MspInit+0x4c>)
 8004d40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d44:	6453      	str	r3, [r2, #68]	; 0x44
 8004d46:	4b0d      	ldr	r3, [pc, #52]	; (8004d7c <HAL_MspInit+0x4c>)
 8004d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d4e:	607b      	str	r3, [r7, #4]
 8004d50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004d52:	2300      	movs	r3, #0
 8004d54:	603b      	str	r3, [r7, #0]
 8004d56:	4b09      	ldr	r3, [pc, #36]	; (8004d7c <HAL_MspInit+0x4c>)
 8004d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d5a:	4a08      	ldr	r2, [pc, #32]	; (8004d7c <HAL_MspInit+0x4c>)
 8004d5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d60:	6413      	str	r3, [r2, #64]	; 0x40
 8004d62:	4b06      	ldr	r3, [pc, #24]	; (8004d7c <HAL_MspInit+0x4c>)
 8004d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d6a:	603b      	str	r3, [r7, #0]
 8004d6c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004d6e:	2007      	movs	r0, #7
 8004d70:	f000 fbde 	bl	8005530 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004d74:	bf00      	nop
 8004d76:	3708      	adds	r7, #8
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	40023800 	.word	0x40023800

08004d80 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b08a      	sub	sp, #40	; 0x28
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d88:	f107 0314 	add.w	r3, r7, #20
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	601a      	str	r2, [r3, #0]
 8004d90:	605a      	str	r2, [r3, #4]
 8004d92:	609a      	str	r2, [r3, #8]
 8004d94:	60da      	str	r2, [r3, #12]
 8004d96:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a21      	ldr	r2, [pc, #132]	; (8004e24 <HAL_I2C_MspInit+0xa4>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d13c      	bne.n	8004e1c <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004da2:	2300      	movs	r3, #0
 8004da4:	613b      	str	r3, [r7, #16]
 8004da6:	4b20      	ldr	r3, [pc, #128]	; (8004e28 <HAL_I2C_MspInit+0xa8>)
 8004da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004daa:	4a1f      	ldr	r2, [pc, #124]	; (8004e28 <HAL_I2C_MspInit+0xa8>)
 8004dac:	f043 0302 	orr.w	r3, r3, #2
 8004db0:	6313      	str	r3, [r2, #48]	; 0x30
 8004db2:	4b1d      	ldr	r3, [pc, #116]	; (8004e28 <HAL_I2C_MspInit+0xa8>)
 8004db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db6:	f003 0302 	and.w	r3, r3, #2
 8004dba:	613b      	str	r3, [r7, #16]
 8004dbc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004dbe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004dc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004dc4:	2312      	movs	r3, #18
 8004dc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dcc:	2303      	movs	r3, #3
 8004dce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004dd0:	2304      	movs	r3, #4
 8004dd2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dd4:	f107 0314 	add.w	r3, r7, #20
 8004dd8:	4619      	mov	r1, r3
 8004dda:	4814      	ldr	r0, [pc, #80]	; (8004e2c <HAL_I2C_MspInit+0xac>)
 8004ddc:	f000 fffa 	bl	8005dd4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004de0:	2300      	movs	r3, #0
 8004de2:	60fb      	str	r3, [r7, #12]
 8004de4:	4b10      	ldr	r3, [pc, #64]	; (8004e28 <HAL_I2C_MspInit+0xa8>)
 8004de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de8:	4a0f      	ldr	r2, [pc, #60]	; (8004e28 <HAL_I2C_MspInit+0xa8>)
 8004dea:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004dee:	6413      	str	r3, [r2, #64]	; 0x40
 8004df0:	4b0d      	ldr	r3, [pc, #52]	; (8004e28 <HAL_I2C_MspInit+0xa8>)
 8004df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004df8:	60fb      	str	r3, [r7, #12]
 8004dfa:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	2100      	movs	r1, #0
 8004e00:	201f      	movs	r0, #31
 8004e02:	f000 fba0 	bl	8005546 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004e06:	201f      	movs	r0, #31
 8004e08:	f000 fbb9 	bl	800557e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	2100      	movs	r1, #0
 8004e10:	2020      	movs	r0, #32
 8004e12:	f000 fb98 	bl	8005546 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8004e16:	2020      	movs	r0, #32
 8004e18:	f000 fbb1 	bl	800557e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004e1c:	bf00      	nop
 8004e1e:	3728      	adds	r7, #40	; 0x28
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}
 8004e24:	40005400 	.word	0x40005400
 8004e28:	40023800 	.word	0x40023800
 8004e2c:	40020400 	.word	0x40020400

08004e30 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b084      	sub	sp, #16
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a0e      	ldr	r2, [pc, #56]	; (8004e78 <HAL_TIM_PWM_MspInit+0x48>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d115      	bne.n	8004e6e <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004e42:	2300      	movs	r3, #0
 8004e44:	60fb      	str	r3, [r7, #12]
 8004e46:	4b0d      	ldr	r3, [pc, #52]	; (8004e7c <HAL_TIM_PWM_MspInit+0x4c>)
 8004e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e4a:	4a0c      	ldr	r2, [pc, #48]	; (8004e7c <HAL_TIM_PWM_MspInit+0x4c>)
 8004e4c:	f043 0301 	orr.w	r3, r3, #1
 8004e50:	6453      	str	r3, [r2, #68]	; 0x44
 8004e52:	4b0a      	ldr	r3, [pc, #40]	; (8004e7c <HAL_TIM_PWM_MspInit+0x4c>)
 8004e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e56:	f003 0301 	and.w	r3, r3, #1
 8004e5a:	60fb      	str	r3, [r7, #12]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8004e5e:	2200      	movs	r2, #0
 8004e60:	2100      	movs	r1, #0
 8004e62:	201a      	movs	r0, #26
 8004e64:	f000 fb6f 	bl	8005546 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004e68:	201a      	movs	r0, #26
 8004e6a:	f000 fb88 	bl	800557e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8004e6e:	bf00      	nop
 8004e70:	3710      	adds	r7, #16
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}
 8004e76:	bf00      	nop
 8004e78:	40010000 	.word	0x40010000
 8004e7c:	40023800 	.word	0x40023800

08004e80 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b08a      	sub	sp, #40	; 0x28
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e88:	f107 0314 	add.w	r3, r7, #20
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	601a      	str	r2, [r3, #0]
 8004e90:	605a      	str	r2, [r3, #4]
 8004e92:	609a      	str	r2, [r3, #8]
 8004e94:	60da      	str	r2, [r3, #12]
 8004e96:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ea0:	d12b      	bne.n	8004efa <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	613b      	str	r3, [r7, #16]
 8004ea6:	4b17      	ldr	r3, [pc, #92]	; (8004f04 <HAL_TIM_Encoder_MspInit+0x84>)
 8004ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eaa:	4a16      	ldr	r2, [pc, #88]	; (8004f04 <HAL_TIM_Encoder_MspInit+0x84>)
 8004eac:	f043 0301 	orr.w	r3, r3, #1
 8004eb0:	6413      	str	r3, [r2, #64]	; 0x40
 8004eb2:	4b14      	ldr	r3, [pc, #80]	; (8004f04 <HAL_TIM_Encoder_MspInit+0x84>)
 8004eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb6:	f003 0301 	and.w	r3, r3, #1
 8004eba:	613b      	str	r3, [r7, #16]
 8004ebc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	60fb      	str	r3, [r7, #12]
 8004ec2:	4b10      	ldr	r3, [pc, #64]	; (8004f04 <HAL_TIM_Encoder_MspInit+0x84>)
 8004ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec6:	4a0f      	ldr	r2, [pc, #60]	; (8004f04 <HAL_TIM_Encoder_MspInit+0x84>)
 8004ec8:	f043 0301 	orr.w	r3, r3, #1
 8004ecc:	6313      	str	r3, [r2, #48]	; 0x30
 8004ece:	4b0d      	ldr	r3, [pc, #52]	; (8004f04 <HAL_TIM_Encoder_MspInit+0x84>)
 8004ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ed2:	f003 0301 	and.w	r3, r3, #1
 8004ed6:	60fb      	str	r3, [r7, #12]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004eda:	2303      	movs	r3, #3
 8004edc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ede:	2302      	movs	r3, #2
 8004ee0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004eea:	2301      	movs	r3, #1
 8004eec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004eee:	f107 0314 	add.w	r3, r7, #20
 8004ef2:	4619      	mov	r1, r3
 8004ef4:	4804      	ldr	r0, [pc, #16]	; (8004f08 <HAL_TIM_Encoder_MspInit+0x88>)
 8004ef6:	f000 ff6d 	bl	8005dd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004efa:	bf00      	nop
 8004efc:	3728      	adds	r7, #40	; 0x28
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	40023800 	.word	0x40023800
 8004f08:	40020000 	.word	0x40020000

08004f0c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a0e      	ldr	r2, [pc, #56]	; (8004f54 <HAL_TIM_Base_MspInit+0x48>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d115      	bne.n	8004f4a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8004f1e:	2300      	movs	r3, #0
 8004f20:	60fb      	str	r3, [r7, #12]
 8004f22:	4b0d      	ldr	r3, [pc, #52]	; (8004f58 <HAL_TIM_Base_MspInit+0x4c>)
 8004f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f26:	4a0c      	ldr	r2, [pc, #48]	; (8004f58 <HAL_TIM_Base_MspInit+0x4c>)
 8004f28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004f2c:	6453      	str	r3, [r2, #68]	; 0x44
 8004f2e:	4b0a      	ldr	r3, [pc, #40]	; (8004f58 <HAL_TIM_Base_MspInit+0x4c>)
 8004f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f32:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f36:	60fb      	str	r3, [r7, #12]
 8004f38:	68fb      	ldr	r3, [r7, #12]
    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	2100      	movs	r1, #0
 8004f3e:	201a      	movs	r0, #26
 8004f40:	f000 fb01 	bl	8005546 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004f44:	201a      	movs	r0, #26
 8004f46:	f000 fb1a 	bl	800557e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8004f4a:	bf00      	nop
 8004f4c:	3710      	adds	r7, #16
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	40014800 	.word	0x40014800
 8004f58:	40023800 	.word	0x40023800

08004f5c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b088      	sub	sp, #32
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f64:	f107 030c 	add.w	r3, r7, #12
 8004f68:	2200      	movs	r2, #0
 8004f6a:	601a      	str	r2, [r3, #0]
 8004f6c:	605a      	str	r2, [r3, #4]
 8004f6e:	609a      	str	r2, [r3, #8]
 8004f70:	60da      	str	r2, [r3, #12]
 8004f72:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a12      	ldr	r2, [pc, #72]	; (8004fc4 <HAL_TIM_MspPostInit+0x68>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d11e      	bne.n	8004fbc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f7e:	2300      	movs	r3, #0
 8004f80:	60bb      	str	r3, [r7, #8]
 8004f82:	4b11      	ldr	r3, [pc, #68]	; (8004fc8 <HAL_TIM_MspPostInit+0x6c>)
 8004f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f86:	4a10      	ldr	r2, [pc, #64]	; (8004fc8 <HAL_TIM_MspPostInit+0x6c>)
 8004f88:	f043 0301 	orr.w	r3, r3, #1
 8004f8c:	6313      	str	r3, [r2, #48]	; 0x30
 8004f8e:	4b0e      	ldr	r3, [pc, #56]	; (8004fc8 <HAL_TIM_MspPostInit+0x6c>)
 8004f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f92:	f003 0301 	and.w	r3, r3, #1
 8004f96:	60bb      	str	r3, [r7, #8]
 8004f98:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004f9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f9e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fa0:	2302      	movs	r3, #2
 8004fa2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004fac:	2301      	movs	r3, #1
 8004fae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fb0:	f107 030c 	add.w	r3, r7, #12
 8004fb4:	4619      	mov	r1, r3
 8004fb6:	4805      	ldr	r0, [pc, #20]	; (8004fcc <HAL_TIM_MspPostInit+0x70>)
 8004fb8:	f000 ff0c 	bl	8005dd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004fbc:	bf00      	nop
 8004fbe:	3720      	adds	r7, #32
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}
 8004fc4:	40010000 	.word	0x40010000
 8004fc8:	40023800 	.word	0x40023800
 8004fcc:	40020000 	.word	0x40020000

08004fd0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b08a      	sub	sp, #40	; 0x28
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fd8:	f107 0314 	add.w	r3, r7, #20
 8004fdc:	2200      	movs	r2, #0
 8004fde:	601a      	str	r2, [r3, #0]
 8004fe0:	605a      	str	r2, [r3, #4]
 8004fe2:	609a      	str	r2, [r3, #8]
 8004fe4:	60da      	str	r2, [r3, #12]
 8004fe6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a4b      	ldr	r2, [pc, #300]	; (800511c <HAL_UART_MspInit+0x14c>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	f040 8090 	bne.w	8005114 <HAL_UART_MspInit+0x144>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	613b      	str	r3, [r7, #16]
 8004ff8:	4b49      	ldr	r3, [pc, #292]	; (8005120 <HAL_UART_MspInit+0x150>)
 8004ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ffc:	4a48      	ldr	r2, [pc, #288]	; (8005120 <HAL_UART_MspInit+0x150>)
 8004ffe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005002:	6413      	str	r3, [r2, #64]	; 0x40
 8005004:	4b46      	ldr	r3, [pc, #280]	; (8005120 <HAL_UART_MspInit+0x150>)
 8005006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005008:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800500c:	613b      	str	r3, [r7, #16]
 800500e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005010:	2300      	movs	r3, #0
 8005012:	60fb      	str	r3, [r7, #12]
 8005014:	4b42      	ldr	r3, [pc, #264]	; (8005120 <HAL_UART_MspInit+0x150>)
 8005016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005018:	4a41      	ldr	r2, [pc, #260]	; (8005120 <HAL_UART_MspInit+0x150>)
 800501a:	f043 0301 	orr.w	r3, r3, #1
 800501e:	6313      	str	r3, [r2, #48]	; 0x30
 8005020:	4b3f      	ldr	r3, [pc, #252]	; (8005120 <HAL_UART_MspInit+0x150>)
 8005022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005024:	f003 0301 	and.w	r3, r3, #1
 8005028:	60fb      	str	r3, [r7, #12]
 800502a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800502c:	230c      	movs	r3, #12
 800502e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005030:	2302      	movs	r3, #2
 8005032:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005034:	2300      	movs	r3, #0
 8005036:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005038:	2303      	movs	r3, #3
 800503a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800503c:	2307      	movs	r3, #7
 800503e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005040:	f107 0314 	add.w	r3, r7, #20
 8005044:	4619      	mov	r1, r3
 8005046:	4837      	ldr	r0, [pc, #220]	; (8005124 <HAL_UART_MspInit+0x154>)
 8005048:	f000 fec4 	bl	8005dd4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800504c:	4b36      	ldr	r3, [pc, #216]	; (8005128 <HAL_UART_MspInit+0x158>)
 800504e:	4a37      	ldr	r2, [pc, #220]	; (800512c <HAL_UART_MspInit+0x15c>)
 8005050:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8005052:	4b35      	ldr	r3, [pc, #212]	; (8005128 <HAL_UART_MspInit+0x158>)
 8005054:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005058:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800505a:	4b33      	ldr	r3, [pc, #204]	; (8005128 <HAL_UART_MspInit+0x158>)
 800505c:	2200      	movs	r2, #0
 800505e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005060:	4b31      	ldr	r3, [pc, #196]	; (8005128 <HAL_UART_MspInit+0x158>)
 8005062:	2200      	movs	r2, #0
 8005064:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005066:	4b30      	ldr	r3, [pc, #192]	; (8005128 <HAL_UART_MspInit+0x158>)
 8005068:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800506c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800506e:	4b2e      	ldr	r3, [pc, #184]	; (8005128 <HAL_UART_MspInit+0x158>)
 8005070:	2200      	movs	r2, #0
 8005072:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005074:	4b2c      	ldr	r3, [pc, #176]	; (8005128 <HAL_UART_MspInit+0x158>)
 8005076:	2200      	movs	r2, #0
 8005078:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800507a:	4b2b      	ldr	r3, [pc, #172]	; (8005128 <HAL_UART_MspInit+0x158>)
 800507c:	2200      	movs	r2, #0
 800507e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005080:	4b29      	ldr	r3, [pc, #164]	; (8005128 <HAL_UART_MspInit+0x158>)
 8005082:	2200      	movs	r2, #0
 8005084:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005086:	4b28      	ldr	r3, [pc, #160]	; (8005128 <HAL_UART_MspInit+0x158>)
 8005088:	2200      	movs	r2, #0
 800508a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800508c:	4826      	ldr	r0, [pc, #152]	; (8005128 <HAL_UART_MspInit+0x158>)
 800508e:	f000 fa91 	bl	80055b4 <HAL_DMA_Init>
 8005092:	4603      	mov	r3, r0
 8005094:	2b00      	cmp	r3, #0
 8005096:	d001      	beq.n	800509c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8005098:	f7ff fe44 	bl	8004d24 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	4a22      	ldr	r2, [pc, #136]	; (8005128 <HAL_UART_MspInit+0x158>)
 80050a0:	639a      	str	r2, [r3, #56]	; 0x38
 80050a2:	4a21      	ldr	r2, [pc, #132]	; (8005128 <HAL_UART_MspInit+0x158>)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80050a8:	4b21      	ldr	r3, [pc, #132]	; (8005130 <HAL_UART_MspInit+0x160>)
 80050aa:	4a22      	ldr	r2, [pc, #136]	; (8005134 <HAL_UART_MspInit+0x164>)
 80050ac:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80050ae:	4b20      	ldr	r3, [pc, #128]	; (8005130 <HAL_UART_MspInit+0x160>)
 80050b0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80050b4:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80050b6:	4b1e      	ldr	r3, [pc, #120]	; (8005130 <HAL_UART_MspInit+0x160>)
 80050b8:	2240      	movs	r2, #64	; 0x40
 80050ba:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80050bc:	4b1c      	ldr	r3, [pc, #112]	; (8005130 <HAL_UART_MspInit+0x160>)
 80050be:	2200      	movs	r2, #0
 80050c0:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80050c2:	4b1b      	ldr	r3, [pc, #108]	; (8005130 <HAL_UART_MspInit+0x160>)
 80050c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80050c8:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80050ca:	4b19      	ldr	r3, [pc, #100]	; (8005130 <HAL_UART_MspInit+0x160>)
 80050cc:	2200      	movs	r2, #0
 80050ce:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80050d0:	4b17      	ldr	r3, [pc, #92]	; (8005130 <HAL_UART_MspInit+0x160>)
 80050d2:	2200      	movs	r2, #0
 80050d4:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80050d6:	4b16      	ldr	r3, [pc, #88]	; (8005130 <HAL_UART_MspInit+0x160>)
 80050d8:	2200      	movs	r2, #0
 80050da:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80050dc:	4b14      	ldr	r3, [pc, #80]	; (8005130 <HAL_UART_MspInit+0x160>)
 80050de:	2200      	movs	r2, #0
 80050e0:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80050e2:	4b13      	ldr	r3, [pc, #76]	; (8005130 <HAL_UART_MspInit+0x160>)
 80050e4:	2200      	movs	r2, #0
 80050e6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80050e8:	4811      	ldr	r0, [pc, #68]	; (8005130 <HAL_UART_MspInit+0x160>)
 80050ea:	f000 fa63 	bl	80055b4 <HAL_DMA_Init>
 80050ee:	4603      	mov	r3, r0
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d001      	beq.n	80050f8 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 80050f4:	f7ff fe16 	bl	8004d24 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	4a0d      	ldr	r2, [pc, #52]	; (8005130 <HAL_UART_MspInit+0x160>)
 80050fc:	635a      	str	r2, [r3, #52]	; 0x34
 80050fe:	4a0c      	ldr	r2, [pc, #48]	; (8005130 <HAL_UART_MspInit+0x160>)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005104:	2200      	movs	r2, #0
 8005106:	2100      	movs	r1, #0
 8005108:	2026      	movs	r0, #38	; 0x26
 800510a:	f000 fa1c 	bl	8005546 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800510e:	2026      	movs	r0, #38	; 0x26
 8005110:	f000 fa35 	bl	800557e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005114:	bf00      	nop
 8005116:	3728      	adds	r7, #40	; 0x28
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}
 800511c:	40004400 	.word	0x40004400
 8005120:	40023800 	.word	0x40023800
 8005124:	40020000 	.word	0x40020000
 8005128:	20000544 	.word	0x20000544
 800512c:	40026088 	.word	0x40026088
 8005130:	200005a4 	.word	0x200005a4
 8005134:	400260a0 	.word	0x400260a0

08005138 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005138:	b480      	push	{r7}
 800513a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800513c:	e7fe      	b.n	800513c <NMI_Handler+0x4>

0800513e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800513e:	b480      	push	{r7}
 8005140:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005142:	e7fe      	b.n	8005142 <HardFault_Handler+0x4>

08005144 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005144:	b480      	push	{r7}
 8005146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005148:	e7fe      	b.n	8005148 <MemManage_Handler+0x4>

0800514a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800514a:	b480      	push	{r7}
 800514c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800514e:	e7fe      	b.n	800514e <BusFault_Handler+0x4>

08005150 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005150:	b480      	push	{r7}
 8005152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005154:	e7fe      	b.n	8005154 <UsageFault_Handler+0x4>

08005156 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005156:	b480      	push	{r7}
 8005158:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800515a:	bf00      	nop
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005164:	b480      	push	{r7}
 8005166:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005168:	bf00      	nop
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr

08005172 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005172:	b480      	push	{r7}
 8005174:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005176:	bf00      	nop
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr

08005180 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005184:	f000 f8e4 	bl	8005350 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005188:	bf00      	nop
 800518a:	bd80      	pop	{r7, pc}

0800518c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8005190:	4802      	ldr	r0, [pc, #8]	; (800519c <DMA1_Stream5_IRQHandler+0x10>)
 8005192:	f000 fba7 	bl	80058e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8005196:	bf00      	nop
 8005198:	bd80      	pop	{r7, pc}
 800519a:	bf00      	nop
 800519c:	20000544 	.word	0x20000544

080051a0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80051a4:	4802      	ldr	r0, [pc, #8]	; (80051b0 <DMA1_Stream6_IRQHandler+0x10>)
 80051a6:	f000 fb9d 	bl	80058e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80051aa:	bf00      	nop
 80051ac:	bd80      	pop	{r7, pc}
 80051ae:	bf00      	nop
 80051b0:	200005a4 	.word	0x200005a4

080051b4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Pin_Emer_Pin);
 80051b8:	2020      	movs	r0, #32
 80051ba:	f000 ffdb 	bl	8006174 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80051be:	bf00      	nop
 80051c0:	bd80      	pop	{r7, pc}
	...

080051c4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80051c8:	4803      	ldr	r0, [pc, #12]	; (80051d8 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 80051ca:	f003 fedd 	bl	8008f88 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 80051ce:	4803      	ldr	r0, [pc, #12]	; (80051dc <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80051d0:	f003 feda 	bl	8008f88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80051d4:	bf00      	nop
 80051d6:	bd80      	pop	{r7, pc}
 80051d8:	20000428 	.word	0x20000428
 80051dc:	200004b8 	.word	0x200004b8

080051e0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80051e4:	4802      	ldr	r0, [pc, #8]	; (80051f0 <I2C1_EV_IRQHandler+0x10>)
 80051e6:	f001 fa75 	bl	80066d4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80051ea:	bf00      	nop
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	200003d4 	.word	0x200003d4

080051f4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80051f8:	4802      	ldr	r0, [pc, #8]	; (8005204 <I2C1_ER_IRQHandler+0x10>)
 80051fa:	f001 fbdc 	bl	80069b6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80051fe:	bf00      	nop
 8005200:	bd80      	pop	{r7, pc}
 8005202:	bf00      	nop
 8005204:	200003d4 	.word	0x200003d4

08005208 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800520c:	4802      	ldr	r0, [pc, #8]	; (8005218 <USART2_IRQHandler+0x10>)
 800520e:	f004 fce5 	bl	8009bdc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005212:	bf00      	nop
 8005214:	bd80      	pop	{r7, pc}
 8005216:	bf00      	nop
 8005218:	20000500 	.word	0x20000500

0800521c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Pin_Proxi_Pin);
 8005220:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8005224:	f000 ffa6 	bl	8006174 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8005228:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800522c:	f000 ffa2 	bl	8006174 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005230:	bf00      	nop
 8005232:	bd80      	pop	{r7, pc}

08005234 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005234:	b480      	push	{r7}
 8005236:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005238:	4b06      	ldr	r3, [pc, #24]	; (8005254 <SystemInit+0x20>)
 800523a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800523e:	4a05      	ldr	r2, [pc, #20]	; (8005254 <SystemInit+0x20>)
 8005240:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005244:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005248:	bf00      	nop
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr
 8005252:	bf00      	nop
 8005254:	e000ed00 	.word	0xe000ed00

08005258 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8005258:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005290 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800525c:	480d      	ldr	r0, [pc, #52]	; (8005294 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800525e:	490e      	ldr	r1, [pc, #56]	; (8005298 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005260:	4a0e      	ldr	r2, [pc, #56]	; (800529c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005262:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005264:	e002      	b.n	800526c <LoopCopyDataInit>

08005266 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005266:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005268:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800526a:	3304      	adds	r3, #4

0800526c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800526c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800526e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005270:	d3f9      	bcc.n	8005266 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005272:	4a0b      	ldr	r2, [pc, #44]	; (80052a0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005274:	4c0b      	ldr	r4, [pc, #44]	; (80052a4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8005276:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005278:	e001      	b.n	800527e <LoopFillZerobss>

0800527a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800527a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800527c:	3204      	adds	r2, #4

0800527e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800527e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005280:	d3fb      	bcc.n	800527a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005282:	f7ff ffd7 	bl	8005234 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005286:	f006 f86b 	bl	800b360 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800528a:	f7fd fe61 	bl	8002f50 <main>
  bx  lr    
 800528e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8005290:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005294:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005298:	200003b0 	.word	0x200003b0
  ldr r2, =_sidata
 800529c:	0800b41c 	.word	0x0800b41c
  ldr r2, =_sbss
 80052a0:	200003b0 	.word	0x200003b0
  ldr r4, =_ebss
 80052a4:	2000084c 	.word	0x2000084c

080052a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80052a8:	e7fe      	b.n	80052a8 <ADC_IRQHandler>
	...

080052ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80052b0:	4b0e      	ldr	r3, [pc, #56]	; (80052ec <HAL_Init+0x40>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a0d      	ldr	r2, [pc, #52]	; (80052ec <HAL_Init+0x40>)
 80052b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80052ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80052bc:	4b0b      	ldr	r3, [pc, #44]	; (80052ec <HAL_Init+0x40>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a0a      	ldr	r2, [pc, #40]	; (80052ec <HAL_Init+0x40>)
 80052c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80052c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80052c8:	4b08      	ldr	r3, [pc, #32]	; (80052ec <HAL_Init+0x40>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a07      	ldr	r2, [pc, #28]	; (80052ec <HAL_Init+0x40>)
 80052ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80052d4:	2003      	movs	r0, #3
 80052d6:	f000 f92b 	bl	8005530 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80052da:	2000      	movs	r0, #0
 80052dc:	f000 f808 	bl	80052f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80052e0:	f7ff fd26 	bl	8004d30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80052e4:	2300      	movs	r3, #0
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	bf00      	nop
 80052ec:	40023c00 	.word	0x40023c00

080052f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b082      	sub	sp, #8
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80052f8:	4b12      	ldr	r3, [pc, #72]	; (8005344 <HAL_InitTick+0x54>)
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	4b12      	ldr	r3, [pc, #72]	; (8005348 <HAL_InitTick+0x58>)
 80052fe:	781b      	ldrb	r3, [r3, #0]
 8005300:	4619      	mov	r1, r3
 8005302:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005306:	fbb3 f3f1 	udiv	r3, r3, r1
 800530a:	fbb2 f3f3 	udiv	r3, r2, r3
 800530e:	4618      	mov	r0, r3
 8005310:	f000 f943 	bl	800559a <HAL_SYSTICK_Config>
 8005314:	4603      	mov	r3, r0
 8005316:	2b00      	cmp	r3, #0
 8005318:	d001      	beq.n	800531e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e00e      	b.n	800533c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2b0f      	cmp	r3, #15
 8005322:	d80a      	bhi.n	800533a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005324:	2200      	movs	r2, #0
 8005326:	6879      	ldr	r1, [r7, #4]
 8005328:	f04f 30ff 	mov.w	r0, #4294967295
 800532c:	f000 f90b 	bl	8005546 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005330:	4a06      	ldr	r2, [pc, #24]	; (800534c <HAL_InitTick+0x5c>)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005336:	2300      	movs	r3, #0
 8005338:	e000      	b.n	800533c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800533a:	2301      	movs	r3, #1
}
 800533c:	4618      	mov	r0, r3
 800533e:	3708      	adds	r7, #8
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}
 8005344:	200003a4 	.word	0x200003a4
 8005348:	200003ac 	.word	0x200003ac
 800534c:	200003a8 	.word	0x200003a8

08005350 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005350:	b480      	push	{r7}
 8005352:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005354:	4b06      	ldr	r3, [pc, #24]	; (8005370 <HAL_IncTick+0x20>)
 8005356:	781b      	ldrb	r3, [r3, #0]
 8005358:	461a      	mov	r2, r3
 800535a:	4b06      	ldr	r3, [pc, #24]	; (8005374 <HAL_IncTick+0x24>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4413      	add	r3, r2
 8005360:	4a04      	ldr	r2, [pc, #16]	; (8005374 <HAL_IncTick+0x24>)
 8005362:	6013      	str	r3, [r2, #0]
}
 8005364:	bf00      	nop
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr
 800536e:	bf00      	nop
 8005370:	200003ac 	.word	0x200003ac
 8005374:	20000848 	.word	0x20000848

08005378 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005378:	b480      	push	{r7}
 800537a:	af00      	add	r7, sp, #0
  return uwTick;
 800537c:	4b03      	ldr	r3, [pc, #12]	; (800538c <HAL_GetTick+0x14>)
 800537e:	681b      	ldr	r3, [r3, #0]
}
 8005380:	4618      	mov	r0, r3
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr
 800538a:	bf00      	nop
 800538c:	20000848 	.word	0x20000848

08005390 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005390:	b480      	push	{r7}
 8005392:	b085      	sub	sp, #20
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f003 0307 	and.w	r3, r3, #7
 800539e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80053a0:	4b0c      	ldr	r3, [pc, #48]	; (80053d4 <__NVIC_SetPriorityGrouping+0x44>)
 80053a2:	68db      	ldr	r3, [r3, #12]
 80053a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80053a6:	68ba      	ldr	r2, [r7, #8]
 80053a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80053ac:	4013      	ands	r3, r2
 80053ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80053b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80053bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80053c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80053c2:	4a04      	ldr	r2, [pc, #16]	; (80053d4 <__NVIC_SetPriorityGrouping+0x44>)
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	60d3      	str	r3, [r2, #12]
}
 80053c8:	bf00      	nop
 80053ca:	3714      	adds	r7, #20
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr
 80053d4:	e000ed00 	.word	0xe000ed00

080053d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80053d8:	b480      	push	{r7}
 80053da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80053dc:	4b04      	ldr	r3, [pc, #16]	; (80053f0 <__NVIC_GetPriorityGrouping+0x18>)
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	0a1b      	lsrs	r3, r3, #8
 80053e2:	f003 0307 	and.w	r3, r3, #7
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	46bd      	mov	sp, r7
 80053ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ee:	4770      	bx	lr
 80053f0:	e000ed00 	.word	0xe000ed00

080053f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b083      	sub	sp, #12
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	4603      	mov	r3, r0
 80053fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80053fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005402:	2b00      	cmp	r3, #0
 8005404:	db0b      	blt.n	800541e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005406:	79fb      	ldrb	r3, [r7, #7]
 8005408:	f003 021f 	and.w	r2, r3, #31
 800540c:	4907      	ldr	r1, [pc, #28]	; (800542c <__NVIC_EnableIRQ+0x38>)
 800540e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005412:	095b      	lsrs	r3, r3, #5
 8005414:	2001      	movs	r0, #1
 8005416:	fa00 f202 	lsl.w	r2, r0, r2
 800541a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800541e:	bf00      	nop
 8005420:	370c      	adds	r7, #12
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr
 800542a:	bf00      	nop
 800542c:	e000e100 	.word	0xe000e100

08005430 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005430:	b480      	push	{r7}
 8005432:	b083      	sub	sp, #12
 8005434:	af00      	add	r7, sp, #0
 8005436:	4603      	mov	r3, r0
 8005438:	6039      	str	r1, [r7, #0]
 800543a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800543c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005440:	2b00      	cmp	r3, #0
 8005442:	db0a      	blt.n	800545a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	b2da      	uxtb	r2, r3
 8005448:	490c      	ldr	r1, [pc, #48]	; (800547c <__NVIC_SetPriority+0x4c>)
 800544a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800544e:	0112      	lsls	r2, r2, #4
 8005450:	b2d2      	uxtb	r2, r2
 8005452:	440b      	add	r3, r1
 8005454:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005458:	e00a      	b.n	8005470 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	b2da      	uxtb	r2, r3
 800545e:	4908      	ldr	r1, [pc, #32]	; (8005480 <__NVIC_SetPriority+0x50>)
 8005460:	79fb      	ldrb	r3, [r7, #7]
 8005462:	f003 030f 	and.w	r3, r3, #15
 8005466:	3b04      	subs	r3, #4
 8005468:	0112      	lsls	r2, r2, #4
 800546a:	b2d2      	uxtb	r2, r2
 800546c:	440b      	add	r3, r1
 800546e:	761a      	strb	r2, [r3, #24]
}
 8005470:	bf00      	nop
 8005472:	370c      	adds	r7, #12
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr
 800547c:	e000e100 	.word	0xe000e100
 8005480:	e000ed00 	.word	0xe000ed00

08005484 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005484:	b480      	push	{r7}
 8005486:	b089      	sub	sp, #36	; 0x24
 8005488:	af00      	add	r7, sp, #0
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	60b9      	str	r1, [r7, #8]
 800548e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f003 0307 	and.w	r3, r3, #7
 8005496:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005498:	69fb      	ldr	r3, [r7, #28]
 800549a:	f1c3 0307 	rsb	r3, r3, #7
 800549e:	2b04      	cmp	r3, #4
 80054a0:	bf28      	it	cs
 80054a2:	2304      	movcs	r3, #4
 80054a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80054a6:	69fb      	ldr	r3, [r7, #28]
 80054a8:	3304      	adds	r3, #4
 80054aa:	2b06      	cmp	r3, #6
 80054ac:	d902      	bls.n	80054b4 <NVIC_EncodePriority+0x30>
 80054ae:	69fb      	ldr	r3, [r7, #28]
 80054b0:	3b03      	subs	r3, #3
 80054b2:	e000      	b.n	80054b6 <NVIC_EncodePriority+0x32>
 80054b4:	2300      	movs	r3, #0
 80054b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80054b8:	f04f 32ff 	mov.w	r2, #4294967295
 80054bc:	69bb      	ldr	r3, [r7, #24]
 80054be:	fa02 f303 	lsl.w	r3, r2, r3
 80054c2:	43da      	mvns	r2, r3
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	401a      	ands	r2, r3
 80054c8:	697b      	ldr	r3, [r7, #20]
 80054ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80054cc:	f04f 31ff 	mov.w	r1, #4294967295
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	fa01 f303 	lsl.w	r3, r1, r3
 80054d6:	43d9      	mvns	r1, r3
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80054dc:	4313      	orrs	r3, r2
         );
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3724      	adds	r7, #36	; 0x24
 80054e2:	46bd      	mov	sp, r7
 80054e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e8:	4770      	bx	lr
	...

080054ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b082      	sub	sp, #8
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	3b01      	subs	r3, #1
 80054f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80054fc:	d301      	bcc.n	8005502 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80054fe:	2301      	movs	r3, #1
 8005500:	e00f      	b.n	8005522 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005502:	4a0a      	ldr	r2, [pc, #40]	; (800552c <SysTick_Config+0x40>)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	3b01      	subs	r3, #1
 8005508:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800550a:	210f      	movs	r1, #15
 800550c:	f04f 30ff 	mov.w	r0, #4294967295
 8005510:	f7ff ff8e 	bl	8005430 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005514:	4b05      	ldr	r3, [pc, #20]	; (800552c <SysTick_Config+0x40>)
 8005516:	2200      	movs	r2, #0
 8005518:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800551a:	4b04      	ldr	r3, [pc, #16]	; (800552c <SysTick_Config+0x40>)
 800551c:	2207      	movs	r2, #7
 800551e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005520:	2300      	movs	r3, #0
}
 8005522:	4618      	mov	r0, r3
 8005524:	3708      	adds	r7, #8
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}
 800552a:	bf00      	nop
 800552c:	e000e010 	.word	0xe000e010

08005530 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b082      	sub	sp, #8
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f7ff ff29 	bl	8005390 <__NVIC_SetPriorityGrouping>
}
 800553e:	bf00      	nop
 8005540:	3708      	adds	r7, #8
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}

08005546 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005546:	b580      	push	{r7, lr}
 8005548:	b086      	sub	sp, #24
 800554a:	af00      	add	r7, sp, #0
 800554c:	4603      	mov	r3, r0
 800554e:	60b9      	str	r1, [r7, #8]
 8005550:	607a      	str	r2, [r7, #4]
 8005552:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005554:	2300      	movs	r3, #0
 8005556:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005558:	f7ff ff3e 	bl	80053d8 <__NVIC_GetPriorityGrouping>
 800555c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	68b9      	ldr	r1, [r7, #8]
 8005562:	6978      	ldr	r0, [r7, #20]
 8005564:	f7ff ff8e 	bl	8005484 <NVIC_EncodePriority>
 8005568:	4602      	mov	r2, r0
 800556a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800556e:	4611      	mov	r1, r2
 8005570:	4618      	mov	r0, r3
 8005572:	f7ff ff5d 	bl	8005430 <__NVIC_SetPriority>
}
 8005576:	bf00      	nop
 8005578:	3718      	adds	r7, #24
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}

0800557e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800557e:	b580      	push	{r7, lr}
 8005580:	b082      	sub	sp, #8
 8005582:	af00      	add	r7, sp, #0
 8005584:	4603      	mov	r3, r0
 8005586:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800558c:	4618      	mov	r0, r3
 800558e:	f7ff ff31 	bl	80053f4 <__NVIC_EnableIRQ>
}
 8005592:	bf00      	nop
 8005594:	3708      	adds	r7, #8
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}

0800559a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800559a:	b580      	push	{r7, lr}
 800559c:	b082      	sub	sp, #8
 800559e:	af00      	add	r7, sp, #0
 80055a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f7ff ffa2 	bl	80054ec <SysTick_Config>
 80055a8:	4603      	mov	r3, r0
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3708      	adds	r7, #8
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
	...

080055b4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b086      	sub	sp, #24
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80055bc:	2300      	movs	r3, #0
 80055be:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80055c0:	f7ff feda 	bl	8005378 <HAL_GetTick>
 80055c4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d101      	bne.n	80055d0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e099      	b.n	8005704 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2202      	movs	r2, #2
 80055d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2200      	movs	r2, #0
 80055dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	681a      	ldr	r2, [r3, #0]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f022 0201 	bic.w	r2, r2, #1
 80055ee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80055f0:	e00f      	b.n	8005612 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80055f2:	f7ff fec1 	bl	8005378 <HAL_GetTick>
 80055f6:	4602      	mov	r2, r0
 80055f8:	693b      	ldr	r3, [r7, #16]
 80055fa:	1ad3      	subs	r3, r2, r3
 80055fc:	2b05      	cmp	r3, #5
 80055fe:	d908      	bls.n	8005612 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2220      	movs	r2, #32
 8005604:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2203      	movs	r2, #3
 800560a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800560e:	2303      	movs	r3, #3
 8005610:	e078      	b.n	8005704 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f003 0301 	and.w	r3, r3, #1
 800561c:	2b00      	cmp	r3, #0
 800561e:	d1e8      	bne.n	80055f2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005628:	697a      	ldr	r2, [r7, #20]
 800562a:	4b38      	ldr	r3, [pc, #224]	; (800570c <HAL_DMA_Init+0x158>)
 800562c:	4013      	ands	r3, r2
 800562e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	685a      	ldr	r2, [r3, #4]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800563e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	691b      	ldr	r3, [r3, #16]
 8005644:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800564a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	699b      	ldr	r3, [r3, #24]
 8005650:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005656:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6a1b      	ldr	r3, [r3, #32]
 800565c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800565e:	697a      	ldr	r2, [r7, #20]
 8005660:	4313      	orrs	r3, r2
 8005662:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005668:	2b04      	cmp	r3, #4
 800566a:	d107      	bne.n	800567c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005674:	4313      	orrs	r3, r2
 8005676:	697a      	ldr	r2, [r7, #20]
 8005678:	4313      	orrs	r3, r2
 800567a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	697a      	ldr	r2, [r7, #20]
 8005682:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	695b      	ldr	r3, [r3, #20]
 800568a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	f023 0307 	bic.w	r3, r3, #7
 8005692:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005698:	697a      	ldr	r2, [r7, #20]
 800569a:	4313      	orrs	r3, r2
 800569c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a2:	2b04      	cmp	r3, #4
 80056a4:	d117      	bne.n	80056d6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056aa:	697a      	ldr	r2, [r7, #20]
 80056ac:	4313      	orrs	r3, r2
 80056ae:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d00e      	beq.n	80056d6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80056b8:	6878      	ldr	r0, [r7, #4]
 80056ba:	f000 fb0f 	bl	8005cdc <DMA_CheckFifoParam>
 80056be:	4603      	mov	r3, r0
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d008      	beq.n	80056d6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2240      	movs	r2, #64	; 0x40
 80056c8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2201      	movs	r2, #1
 80056ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80056d2:	2301      	movs	r3, #1
 80056d4:	e016      	b.n	8005704 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	697a      	ldr	r2, [r7, #20]
 80056dc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f000 fac6 	bl	8005c70 <DMA_CalcBaseAndBitshift>
 80056e4:	4603      	mov	r3, r0
 80056e6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056ec:	223f      	movs	r2, #63	; 0x3f
 80056ee:	409a      	lsls	r2, r3
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2201      	movs	r2, #1
 80056fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005702:	2300      	movs	r3, #0
}
 8005704:	4618      	mov	r0, r3
 8005706:	3718      	adds	r7, #24
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}
 800570c:	f010803f 	.word	0xf010803f

08005710 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b086      	sub	sp, #24
 8005714:	af00      	add	r7, sp, #0
 8005716:	60f8      	str	r0, [r7, #12]
 8005718:	60b9      	str	r1, [r7, #8]
 800571a:	607a      	str	r2, [r7, #4]
 800571c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800571e:	2300      	movs	r3, #0
 8005720:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005726:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800572e:	2b01      	cmp	r3, #1
 8005730:	d101      	bne.n	8005736 <HAL_DMA_Start_IT+0x26>
 8005732:	2302      	movs	r3, #2
 8005734:	e040      	b.n	80057b8 <HAL_DMA_Start_IT+0xa8>
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2201      	movs	r2, #1
 800573a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005744:	b2db      	uxtb	r3, r3
 8005746:	2b01      	cmp	r3, #1
 8005748:	d12f      	bne.n	80057aa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2202      	movs	r2, #2
 800574e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2200      	movs	r2, #0
 8005756:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	687a      	ldr	r2, [r7, #4]
 800575c:	68b9      	ldr	r1, [r7, #8]
 800575e:	68f8      	ldr	r0, [r7, #12]
 8005760:	f000 fa58 	bl	8005c14 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005768:	223f      	movs	r2, #63	; 0x3f
 800576a:	409a      	lsls	r2, r3
 800576c:	693b      	ldr	r3, [r7, #16]
 800576e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f042 0216 	orr.w	r2, r2, #22
 800577e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005784:	2b00      	cmp	r3, #0
 8005786:	d007      	beq.n	8005798 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	681a      	ldr	r2, [r3, #0]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f042 0208 	orr.w	r2, r2, #8
 8005796:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f042 0201 	orr.w	r2, r2, #1
 80057a6:	601a      	str	r2, [r3, #0]
 80057a8:	e005      	b.n	80057b6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2200      	movs	r2, #0
 80057ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80057b2:	2302      	movs	r3, #2
 80057b4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80057b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3718      	adds	r7, #24
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}

080057c0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057cc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80057ce:	f7ff fdd3 	bl	8005378 <HAL_GetTick>
 80057d2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	2b02      	cmp	r3, #2
 80057de:	d008      	beq.n	80057f2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2280      	movs	r2, #128	; 0x80
 80057e4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2200      	movs	r2, #0
 80057ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80057ee:	2301      	movs	r3, #1
 80057f0:	e052      	b.n	8005898 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f022 0216 	bic.w	r2, r2, #22
 8005800:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	695a      	ldr	r2, [r3, #20]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005810:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005816:	2b00      	cmp	r3, #0
 8005818:	d103      	bne.n	8005822 <HAL_DMA_Abort+0x62>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800581e:	2b00      	cmp	r3, #0
 8005820:	d007      	beq.n	8005832 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f022 0208 	bic.w	r2, r2, #8
 8005830:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f022 0201 	bic.w	r2, r2, #1
 8005840:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005842:	e013      	b.n	800586c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005844:	f7ff fd98 	bl	8005378 <HAL_GetTick>
 8005848:	4602      	mov	r2, r0
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	1ad3      	subs	r3, r2, r3
 800584e:	2b05      	cmp	r3, #5
 8005850:	d90c      	bls.n	800586c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2220      	movs	r2, #32
 8005856:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2203      	movs	r2, #3
 800585c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2200      	movs	r2, #0
 8005864:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005868:	2303      	movs	r3, #3
 800586a:	e015      	b.n	8005898 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f003 0301 	and.w	r3, r3, #1
 8005876:	2b00      	cmp	r3, #0
 8005878:	d1e4      	bne.n	8005844 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800587e:	223f      	movs	r2, #63	; 0x3f
 8005880:	409a      	lsls	r2, r3
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2201      	movs	r2, #1
 800588a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2200      	movs	r2, #0
 8005892:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005896:	2300      	movs	r3, #0
}
 8005898:	4618      	mov	r0, r3
 800589a:	3710      	adds	r7, #16
 800589c:	46bd      	mov	sp, r7
 800589e:	bd80      	pop	{r7, pc}

080058a0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b083      	sub	sp, #12
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80058ae:	b2db      	uxtb	r3, r3
 80058b0:	2b02      	cmp	r3, #2
 80058b2:	d004      	beq.n	80058be <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2280      	movs	r2, #128	; 0x80
 80058b8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e00c      	b.n	80058d8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2205      	movs	r2, #5
 80058c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f022 0201 	bic.w	r2, r2, #1
 80058d4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80058d6:	2300      	movs	r3, #0
}
 80058d8:	4618      	mov	r0, r3
 80058da:	370c      	adds	r7, #12
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr

080058e4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b086      	sub	sp, #24
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80058ec:	2300      	movs	r3, #0
 80058ee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80058f0:	4b8e      	ldr	r3, [pc, #568]	; (8005b2c <HAL_DMA_IRQHandler+0x248>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a8e      	ldr	r2, [pc, #568]	; (8005b30 <HAL_DMA_IRQHandler+0x24c>)
 80058f6:	fba2 2303 	umull	r2, r3, r2, r3
 80058fa:	0a9b      	lsrs	r3, r3, #10
 80058fc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005902:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800590e:	2208      	movs	r2, #8
 8005910:	409a      	lsls	r2, r3
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	4013      	ands	r3, r2
 8005916:	2b00      	cmp	r3, #0
 8005918:	d01a      	beq.n	8005950 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f003 0304 	and.w	r3, r3, #4
 8005924:	2b00      	cmp	r3, #0
 8005926:	d013      	beq.n	8005950 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f022 0204 	bic.w	r2, r2, #4
 8005936:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800593c:	2208      	movs	r2, #8
 800593e:	409a      	lsls	r2, r3
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005948:	f043 0201 	orr.w	r2, r3, #1
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005954:	2201      	movs	r2, #1
 8005956:	409a      	lsls	r2, r3
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	4013      	ands	r3, r2
 800595c:	2b00      	cmp	r3, #0
 800595e:	d012      	beq.n	8005986 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	695b      	ldr	r3, [r3, #20]
 8005966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800596a:	2b00      	cmp	r3, #0
 800596c:	d00b      	beq.n	8005986 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005972:	2201      	movs	r2, #1
 8005974:	409a      	lsls	r2, r3
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800597e:	f043 0202 	orr.w	r2, r3, #2
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800598a:	2204      	movs	r2, #4
 800598c:	409a      	lsls	r2, r3
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	4013      	ands	r3, r2
 8005992:	2b00      	cmp	r3, #0
 8005994:	d012      	beq.n	80059bc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f003 0302 	and.w	r3, r3, #2
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d00b      	beq.n	80059bc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059a8:	2204      	movs	r2, #4
 80059aa:	409a      	lsls	r2, r3
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059b4:	f043 0204 	orr.w	r2, r3, #4
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059c0:	2210      	movs	r2, #16
 80059c2:	409a      	lsls	r2, r3
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	4013      	ands	r3, r2
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d043      	beq.n	8005a54 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f003 0308 	and.w	r3, r3, #8
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d03c      	beq.n	8005a54 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059de:	2210      	movs	r2, #16
 80059e0:	409a      	lsls	r2, r3
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d018      	beq.n	8005a26 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d108      	bne.n	8005a14 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d024      	beq.n	8005a54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	4798      	blx	r3
 8005a12:	e01f      	b.n	8005a54 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d01b      	beq.n	8005a54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	4798      	blx	r3
 8005a24:	e016      	b.n	8005a54 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d107      	bne.n	8005a44 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f022 0208 	bic.w	r2, r2, #8
 8005a42:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d003      	beq.n	8005a54 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a50:	6878      	ldr	r0, [r7, #4]
 8005a52:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a58:	2220      	movs	r2, #32
 8005a5a:	409a      	lsls	r2, r3
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	4013      	ands	r3, r2
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	f000 808f 	beq.w	8005b84 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f003 0310 	and.w	r3, r3, #16
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	f000 8087 	beq.w	8005b84 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a7a:	2220      	movs	r2, #32
 8005a7c:	409a      	lsls	r2, r3
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	2b05      	cmp	r3, #5
 8005a8c:	d136      	bne.n	8005afc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	681a      	ldr	r2, [r3, #0]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f022 0216 	bic.w	r2, r2, #22
 8005a9c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	695a      	ldr	r2, [r3, #20]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005aac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d103      	bne.n	8005abe <HAL_DMA_IRQHandler+0x1da>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d007      	beq.n	8005ace <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f022 0208 	bic.w	r2, r2, #8
 8005acc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ad2:	223f      	movs	r2, #63	; 0x3f
 8005ad4:	409a      	lsls	r2, r3
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2201      	movs	r2, #1
 8005ade:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d07e      	beq.n	8005bf0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	4798      	blx	r3
        }
        return;
 8005afa:	e079      	b.n	8005bf0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d01d      	beq.n	8005b46 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d10d      	bne.n	8005b34 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d031      	beq.n	8005b84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	4798      	blx	r3
 8005b28:	e02c      	b.n	8005b84 <HAL_DMA_IRQHandler+0x2a0>
 8005b2a:	bf00      	nop
 8005b2c:	200003a4 	.word	0x200003a4
 8005b30:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d023      	beq.n	8005b84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	4798      	blx	r3
 8005b44:	e01e      	b.n	8005b84 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d10f      	bne.n	8005b74 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f022 0210 	bic.w	r2, r2, #16
 8005b62:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2201      	movs	r2, #1
 8005b68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d003      	beq.n	8005b84 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d032      	beq.n	8005bf2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b90:	f003 0301 	and.w	r3, r3, #1
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d022      	beq.n	8005bde <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2205      	movs	r2, #5
 8005b9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f022 0201 	bic.w	r2, r2, #1
 8005bae:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	3301      	adds	r3, #1
 8005bb4:	60bb      	str	r3, [r7, #8]
 8005bb6:	697a      	ldr	r2, [r7, #20]
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	d307      	bcc.n	8005bcc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f003 0301 	and.w	r3, r3, #1
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d1f2      	bne.n	8005bb0 <HAL_DMA_IRQHandler+0x2cc>
 8005bca:	e000      	b.n	8005bce <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005bcc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d005      	beq.n	8005bf2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	4798      	blx	r3
 8005bee:	e000      	b.n	8005bf2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005bf0:	bf00      	nop
    }
  }
}
 8005bf2:	3718      	adds	r7, #24
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b083      	sub	sp, #12
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005c06:	b2db      	uxtb	r3, r3
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	370c      	adds	r7, #12
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr

08005c14 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b085      	sub	sp, #20
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	60f8      	str	r0, [r7, #12]
 8005c1c:	60b9      	str	r1, [r7, #8]
 8005c1e:	607a      	str	r2, [r7, #4]
 8005c20:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005c30:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	683a      	ldr	r2, [r7, #0]
 8005c38:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	689b      	ldr	r3, [r3, #8]
 8005c3e:	2b40      	cmp	r3, #64	; 0x40
 8005c40:	d108      	bne.n	8005c54 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	687a      	ldr	r2, [r7, #4]
 8005c48:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	68ba      	ldr	r2, [r7, #8]
 8005c50:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005c52:	e007      	b.n	8005c64 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	68ba      	ldr	r2, [r7, #8]
 8005c5a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	687a      	ldr	r2, [r7, #4]
 8005c62:	60da      	str	r2, [r3, #12]
}
 8005c64:	bf00      	nop
 8005c66:	3714      	adds	r7, #20
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6e:	4770      	bx	lr

08005c70 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b085      	sub	sp, #20
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	3b10      	subs	r3, #16
 8005c80:	4a14      	ldr	r2, [pc, #80]	; (8005cd4 <DMA_CalcBaseAndBitshift+0x64>)
 8005c82:	fba2 2303 	umull	r2, r3, r2, r3
 8005c86:	091b      	lsrs	r3, r3, #4
 8005c88:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005c8a:	4a13      	ldr	r2, [pc, #76]	; (8005cd8 <DMA_CalcBaseAndBitshift+0x68>)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	4413      	add	r3, r2
 8005c90:	781b      	ldrb	r3, [r3, #0]
 8005c92:	461a      	mov	r2, r3
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2b03      	cmp	r3, #3
 8005c9c:	d909      	bls.n	8005cb2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005ca6:	f023 0303 	bic.w	r3, r3, #3
 8005caa:	1d1a      	adds	r2, r3, #4
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	659a      	str	r2, [r3, #88]	; 0x58
 8005cb0:	e007      	b.n	8005cc2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005cba:	f023 0303 	bic.w	r3, r3, #3
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3714      	adds	r7, #20
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr
 8005cd2:	bf00      	nop
 8005cd4:	aaaaaaab 	.word	0xaaaaaaab
 8005cd8:	0800b404 	.word	0x0800b404

08005cdc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b085      	sub	sp, #20
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	699b      	ldr	r3, [r3, #24]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d11f      	bne.n	8005d36 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	2b03      	cmp	r3, #3
 8005cfa:	d856      	bhi.n	8005daa <DMA_CheckFifoParam+0xce>
 8005cfc:	a201      	add	r2, pc, #4	; (adr r2, 8005d04 <DMA_CheckFifoParam+0x28>)
 8005cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d02:	bf00      	nop
 8005d04:	08005d15 	.word	0x08005d15
 8005d08:	08005d27 	.word	0x08005d27
 8005d0c:	08005d15 	.word	0x08005d15
 8005d10:	08005dab 	.word	0x08005dab
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d046      	beq.n	8005dae <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d24:	e043      	b.n	8005dae <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d2a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005d2e:	d140      	bne.n	8005db2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d34:	e03d      	b.n	8005db2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	699b      	ldr	r3, [r3, #24]
 8005d3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d3e:	d121      	bne.n	8005d84 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	2b03      	cmp	r3, #3
 8005d44:	d837      	bhi.n	8005db6 <DMA_CheckFifoParam+0xda>
 8005d46:	a201      	add	r2, pc, #4	; (adr r2, 8005d4c <DMA_CheckFifoParam+0x70>)
 8005d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d4c:	08005d5d 	.word	0x08005d5d
 8005d50:	08005d63 	.word	0x08005d63
 8005d54:	08005d5d 	.word	0x08005d5d
 8005d58:	08005d75 	.word	0x08005d75
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	73fb      	strb	r3, [r7, #15]
      break;
 8005d60:	e030      	b.n	8005dc4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d66:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d025      	beq.n	8005dba <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d72:	e022      	b.n	8005dba <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d78:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005d7c:	d11f      	bne.n	8005dbe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005d82:	e01c      	b.n	8005dbe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	2b02      	cmp	r3, #2
 8005d88:	d903      	bls.n	8005d92 <DMA_CheckFifoParam+0xb6>
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	2b03      	cmp	r3, #3
 8005d8e:	d003      	beq.n	8005d98 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005d90:	e018      	b.n	8005dc4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005d92:	2301      	movs	r3, #1
 8005d94:	73fb      	strb	r3, [r7, #15]
      break;
 8005d96:	e015      	b.n	8005dc4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d9c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d00e      	beq.n	8005dc2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005da4:	2301      	movs	r3, #1
 8005da6:	73fb      	strb	r3, [r7, #15]
      break;
 8005da8:	e00b      	b.n	8005dc2 <DMA_CheckFifoParam+0xe6>
      break;
 8005daa:	bf00      	nop
 8005dac:	e00a      	b.n	8005dc4 <DMA_CheckFifoParam+0xe8>
      break;
 8005dae:	bf00      	nop
 8005db0:	e008      	b.n	8005dc4 <DMA_CheckFifoParam+0xe8>
      break;
 8005db2:	bf00      	nop
 8005db4:	e006      	b.n	8005dc4 <DMA_CheckFifoParam+0xe8>
      break;
 8005db6:	bf00      	nop
 8005db8:	e004      	b.n	8005dc4 <DMA_CheckFifoParam+0xe8>
      break;
 8005dba:	bf00      	nop
 8005dbc:	e002      	b.n	8005dc4 <DMA_CheckFifoParam+0xe8>
      break;   
 8005dbe:	bf00      	nop
 8005dc0:	e000      	b.n	8005dc4 <DMA_CheckFifoParam+0xe8>
      break;
 8005dc2:	bf00      	nop
    }
  } 
  
  return status; 
 8005dc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3714      	adds	r7, #20
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd0:	4770      	bx	lr
 8005dd2:	bf00      	nop

08005dd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b089      	sub	sp, #36	; 0x24
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005dde:	2300      	movs	r3, #0
 8005de0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005de2:	2300      	movs	r3, #0
 8005de4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005de6:	2300      	movs	r3, #0
 8005de8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005dea:	2300      	movs	r3, #0
 8005dec:	61fb      	str	r3, [r7, #28]
 8005dee:	e159      	b.n	80060a4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005df0:	2201      	movs	r2, #1
 8005df2:	69fb      	ldr	r3, [r7, #28]
 8005df4:	fa02 f303 	lsl.w	r3, r2, r3
 8005df8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	697a      	ldr	r2, [r7, #20]
 8005e00:	4013      	ands	r3, r2
 8005e02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005e04:	693a      	ldr	r2, [r7, #16]
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	f040 8148 	bne.w	800609e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	f003 0303 	and.w	r3, r3, #3
 8005e16:	2b01      	cmp	r3, #1
 8005e18:	d005      	beq.n	8005e26 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005e22:	2b02      	cmp	r3, #2
 8005e24:	d130      	bne.n	8005e88 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	689b      	ldr	r3, [r3, #8]
 8005e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005e2c:	69fb      	ldr	r3, [r7, #28]
 8005e2e:	005b      	lsls	r3, r3, #1
 8005e30:	2203      	movs	r2, #3
 8005e32:	fa02 f303 	lsl.w	r3, r2, r3
 8005e36:	43db      	mvns	r3, r3
 8005e38:	69ba      	ldr	r2, [r7, #24]
 8005e3a:	4013      	ands	r3, r2
 8005e3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	68da      	ldr	r2, [r3, #12]
 8005e42:	69fb      	ldr	r3, [r7, #28]
 8005e44:	005b      	lsls	r3, r3, #1
 8005e46:	fa02 f303 	lsl.w	r3, r2, r3
 8005e4a:	69ba      	ldr	r2, [r7, #24]
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	69ba      	ldr	r2, [r7, #24]
 8005e54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	fa02 f303 	lsl.w	r3, r2, r3
 8005e64:	43db      	mvns	r3, r3
 8005e66:	69ba      	ldr	r2, [r7, #24]
 8005e68:	4013      	ands	r3, r2
 8005e6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	091b      	lsrs	r3, r3, #4
 8005e72:	f003 0201 	and.w	r2, r3, #1
 8005e76:	69fb      	ldr	r3, [r7, #28]
 8005e78:	fa02 f303 	lsl.w	r3, r2, r3
 8005e7c:	69ba      	ldr	r2, [r7, #24]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	69ba      	ldr	r2, [r7, #24]
 8005e86:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	f003 0303 	and.w	r3, r3, #3
 8005e90:	2b03      	cmp	r3, #3
 8005e92:	d017      	beq.n	8005ec4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	68db      	ldr	r3, [r3, #12]
 8005e98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005e9a:	69fb      	ldr	r3, [r7, #28]
 8005e9c:	005b      	lsls	r3, r3, #1
 8005e9e:	2203      	movs	r2, #3
 8005ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea4:	43db      	mvns	r3, r3
 8005ea6:	69ba      	ldr	r2, [r7, #24]
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	689a      	ldr	r2, [r3, #8]
 8005eb0:	69fb      	ldr	r3, [r7, #28]
 8005eb2:	005b      	lsls	r3, r3, #1
 8005eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb8:	69ba      	ldr	r2, [r7, #24]
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	69ba      	ldr	r2, [r7, #24]
 8005ec2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	f003 0303 	and.w	r3, r3, #3
 8005ecc:	2b02      	cmp	r3, #2
 8005ece:	d123      	bne.n	8005f18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005ed0:	69fb      	ldr	r3, [r7, #28]
 8005ed2:	08da      	lsrs	r2, r3, #3
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	3208      	adds	r2, #8
 8005ed8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005edc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005ede:	69fb      	ldr	r3, [r7, #28]
 8005ee0:	f003 0307 	and.w	r3, r3, #7
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	220f      	movs	r2, #15
 8005ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8005eec:	43db      	mvns	r3, r3
 8005eee:	69ba      	ldr	r2, [r7, #24]
 8005ef0:	4013      	ands	r3, r2
 8005ef2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	691a      	ldr	r2, [r3, #16]
 8005ef8:	69fb      	ldr	r3, [r7, #28]
 8005efa:	f003 0307 	and.w	r3, r3, #7
 8005efe:	009b      	lsls	r3, r3, #2
 8005f00:	fa02 f303 	lsl.w	r3, r2, r3
 8005f04:	69ba      	ldr	r2, [r7, #24]
 8005f06:	4313      	orrs	r3, r2
 8005f08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005f0a:	69fb      	ldr	r3, [r7, #28]
 8005f0c:	08da      	lsrs	r2, r3, #3
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	3208      	adds	r2, #8
 8005f12:	69b9      	ldr	r1, [r7, #24]
 8005f14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	005b      	lsls	r3, r3, #1
 8005f22:	2203      	movs	r2, #3
 8005f24:	fa02 f303 	lsl.w	r3, r2, r3
 8005f28:	43db      	mvns	r3, r3
 8005f2a:	69ba      	ldr	r2, [r7, #24]
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	f003 0203 	and.w	r2, r3, #3
 8005f38:	69fb      	ldr	r3, [r7, #28]
 8005f3a:	005b      	lsls	r3, r3, #1
 8005f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f40:	69ba      	ldr	r2, [r7, #24]
 8005f42:	4313      	orrs	r3, r2
 8005f44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	69ba      	ldr	r2, [r7, #24]
 8005f4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	f000 80a2 	beq.w	800609e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	60fb      	str	r3, [r7, #12]
 8005f5e:	4b57      	ldr	r3, [pc, #348]	; (80060bc <HAL_GPIO_Init+0x2e8>)
 8005f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f62:	4a56      	ldr	r2, [pc, #344]	; (80060bc <HAL_GPIO_Init+0x2e8>)
 8005f64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005f68:	6453      	str	r3, [r2, #68]	; 0x44
 8005f6a:	4b54      	ldr	r3, [pc, #336]	; (80060bc <HAL_GPIO_Init+0x2e8>)
 8005f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005f72:	60fb      	str	r3, [r7, #12]
 8005f74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005f76:	4a52      	ldr	r2, [pc, #328]	; (80060c0 <HAL_GPIO_Init+0x2ec>)
 8005f78:	69fb      	ldr	r3, [r7, #28]
 8005f7a:	089b      	lsrs	r3, r3, #2
 8005f7c:	3302      	adds	r3, #2
 8005f7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005f84:	69fb      	ldr	r3, [r7, #28]
 8005f86:	f003 0303 	and.w	r3, r3, #3
 8005f8a:	009b      	lsls	r3, r3, #2
 8005f8c:	220f      	movs	r2, #15
 8005f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f92:	43db      	mvns	r3, r3
 8005f94:	69ba      	ldr	r2, [r7, #24]
 8005f96:	4013      	ands	r3, r2
 8005f98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	4a49      	ldr	r2, [pc, #292]	; (80060c4 <HAL_GPIO_Init+0x2f0>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d019      	beq.n	8005fd6 <HAL_GPIO_Init+0x202>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	4a48      	ldr	r2, [pc, #288]	; (80060c8 <HAL_GPIO_Init+0x2f4>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d013      	beq.n	8005fd2 <HAL_GPIO_Init+0x1fe>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	4a47      	ldr	r2, [pc, #284]	; (80060cc <HAL_GPIO_Init+0x2f8>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d00d      	beq.n	8005fce <HAL_GPIO_Init+0x1fa>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	4a46      	ldr	r2, [pc, #280]	; (80060d0 <HAL_GPIO_Init+0x2fc>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d007      	beq.n	8005fca <HAL_GPIO_Init+0x1f6>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a45      	ldr	r2, [pc, #276]	; (80060d4 <HAL_GPIO_Init+0x300>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d101      	bne.n	8005fc6 <HAL_GPIO_Init+0x1f2>
 8005fc2:	2304      	movs	r3, #4
 8005fc4:	e008      	b.n	8005fd8 <HAL_GPIO_Init+0x204>
 8005fc6:	2307      	movs	r3, #7
 8005fc8:	e006      	b.n	8005fd8 <HAL_GPIO_Init+0x204>
 8005fca:	2303      	movs	r3, #3
 8005fcc:	e004      	b.n	8005fd8 <HAL_GPIO_Init+0x204>
 8005fce:	2302      	movs	r3, #2
 8005fd0:	e002      	b.n	8005fd8 <HAL_GPIO_Init+0x204>
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	e000      	b.n	8005fd8 <HAL_GPIO_Init+0x204>
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	69fa      	ldr	r2, [r7, #28]
 8005fda:	f002 0203 	and.w	r2, r2, #3
 8005fde:	0092      	lsls	r2, r2, #2
 8005fe0:	4093      	lsls	r3, r2
 8005fe2:	69ba      	ldr	r2, [r7, #24]
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005fe8:	4935      	ldr	r1, [pc, #212]	; (80060c0 <HAL_GPIO_Init+0x2ec>)
 8005fea:	69fb      	ldr	r3, [r7, #28]
 8005fec:	089b      	lsrs	r3, r3, #2
 8005fee:	3302      	adds	r3, #2
 8005ff0:	69ba      	ldr	r2, [r7, #24]
 8005ff2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005ff6:	4b38      	ldr	r3, [pc, #224]	; (80060d8 <HAL_GPIO_Init+0x304>)
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	43db      	mvns	r3, r3
 8006000:	69ba      	ldr	r2, [r7, #24]
 8006002:	4013      	ands	r3, r2
 8006004:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800600e:	2b00      	cmp	r3, #0
 8006010:	d003      	beq.n	800601a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8006012:	69ba      	ldr	r2, [r7, #24]
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	4313      	orrs	r3, r2
 8006018:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800601a:	4a2f      	ldr	r2, [pc, #188]	; (80060d8 <HAL_GPIO_Init+0x304>)
 800601c:	69bb      	ldr	r3, [r7, #24]
 800601e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006020:	4b2d      	ldr	r3, [pc, #180]	; (80060d8 <HAL_GPIO_Init+0x304>)
 8006022:	68db      	ldr	r3, [r3, #12]
 8006024:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	43db      	mvns	r3, r3
 800602a:	69ba      	ldr	r2, [r7, #24]
 800602c:	4013      	ands	r3, r2
 800602e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006038:	2b00      	cmp	r3, #0
 800603a:	d003      	beq.n	8006044 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800603c:	69ba      	ldr	r2, [r7, #24]
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	4313      	orrs	r3, r2
 8006042:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006044:	4a24      	ldr	r2, [pc, #144]	; (80060d8 <HAL_GPIO_Init+0x304>)
 8006046:	69bb      	ldr	r3, [r7, #24]
 8006048:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800604a:	4b23      	ldr	r3, [pc, #140]	; (80060d8 <HAL_GPIO_Init+0x304>)
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	43db      	mvns	r3, r3
 8006054:	69ba      	ldr	r2, [r7, #24]
 8006056:	4013      	ands	r3, r2
 8006058:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006062:	2b00      	cmp	r3, #0
 8006064:	d003      	beq.n	800606e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8006066:	69ba      	ldr	r2, [r7, #24]
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	4313      	orrs	r3, r2
 800606c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800606e:	4a1a      	ldr	r2, [pc, #104]	; (80060d8 <HAL_GPIO_Init+0x304>)
 8006070:	69bb      	ldr	r3, [r7, #24]
 8006072:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006074:	4b18      	ldr	r3, [pc, #96]	; (80060d8 <HAL_GPIO_Init+0x304>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800607a:	693b      	ldr	r3, [r7, #16]
 800607c:	43db      	mvns	r3, r3
 800607e:	69ba      	ldr	r2, [r7, #24]
 8006080:	4013      	ands	r3, r2
 8006082:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800608c:	2b00      	cmp	r3, #0
 800608e:	d003      	beq.n	8006098 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8006090:	69ba      	ldr	r2, [r7, #24]
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	4313      	orrs	r3, r2
 8006096:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006098:	4a0f      	ldr	r2, [pc, #60]	; (80060d8 <HAL_GPIO_Init+0x304>)
 800609a:	69bb      	ldr	r3, [r7, #24]
 800609c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	3301      	adds	r3, #1
 80060a2:	61fb      	str	r3, [r7, #28]
 80060a4:	69fb      	ldr	r3, [r7, #28]
 80060a6:	2b0f      	cmp	r3, #15
 80060a8:	f67f aea2 	bls.w	8005df0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80060ac:	bf00      	nop
 80060ae:	bf00      	nop
 80060b0:	3724      	adds	r7, #36	; 0x24
 80060b2:	46bd      	mov	sp, r7
 80060b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b8:	4770      	bx	lr
 80060ba:	bf00      	nop
 80060bc:	40023800 	.word	0x40023800
 80060c0:	40013800 	.word	0x40013800
 80060c4:	40020000 	.word	0x40020000
 80060c8:	40020400 	.word	0x40020400
 80060cc:	40020800 	.word	0x40020800
 80060d0:	40020c00 	.word	0x40020c00
 80060d4:	40021000 	.word	0x40021000
 80060d8:	40013c00 	.word	0x40013c00

080060dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80060dc:	b480      	push	{r7}
 80060de:	b085      	sub	sp, #20
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
 80060e4:	460b      	mov	r3, r1
 80060e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	691a      	ldr	r2, [r3, #16]
 80060ec:	887b      	ldrh	r3, [r7, #2]
 80060ee:	4013      	ands	r3, r2
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d002      	beq.n	80060fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80060f4:	2301      	movs	r3, #1
 80060f6:	73fb      	strb	r3, [r7, #15]
 80060f8:	e001      	b.n	80060fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80060fa:	2300      	movs	r3, #0
 80060fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80060fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006100:	4618      	mov	r0, r3
 8006102:	3714      	adds	r7, #20
 8006104:	46bd      	mov	sp, r7
 8006106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610a:	4770      	bx	lr

0800610c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800610c:	b480      	push	{r7}
 800610e:	b083      	sub	sp, #12
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	460b      	mov	r3, r1
 8006116:	807b      	strh	r3, [r7, #2]
 8006118:	4613      	mov	r3, r2
 800611a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800611c:	787b      	ldrb	r3, [r7, #1]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d003      	beq.n	800612a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006122:	887a      	ldrh	r2, [r7, #2]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006128:	e003      	b.n	8006132 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800612a:	887b      	ldrh	r3, [r7, #2]
 800612c:	041a      	lsls	r2, r3, #16
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	619a      	str	r2, [r3, #24]
}
 8006132:	bf00      	nop
 8006134:	370c      	adds	r7, #12
 8006136:	46bd      	mov	sp, r7
 8006138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613c:	4770      	bx	lr

0800613e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800613e:	b480      	push	{r7}
 8006140:	b085      	sub	sp, #20
 8006142:	af00      	add	r7, sp, #0
 8006144:	6078      	str	r0, [r7, #4]
 8006146:	460b      	mov	r3, r1
 8006148:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	695b      	ldr	r3, [r3, #20]
 800614e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006150:	887a      	ldrh	r2, [r7, #2]
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	4013      	ands	r3, r2
 8006156:	041a      	lsls	r2, r3, #16
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	43d9      	mvns	r1, r3
 800615c:	887b      	ldrh	r3, [r7, #2]
 800615e:	400b      	ands	r3, r1
 8006160:	431a      	orrs	r2, r3
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	619a      	str	r2, [r3, #24]
}
 8006166:	bf00      	nop
 8006168:	3714      	adds	r7, #20
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr
	...

08006174 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b082      	sub	sp, #8
 8006178:	af00      	add	r7, sp, #0
 800617a:	4603      	mov	r3, r0
 800617c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800617e:	4b08      	ldr	r3, [pc, #32]	; (80061a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006180:	695a      	ldr	r2, [r3, #20]
 8006182:	88fb      	ldrh	r3, [r7, #6]
 8006184:	4013      	ands	r3, r2
 8006186:	2b00      	cmp	r3, #0
 8006188:	d006      	beq.n	8006198 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800618a:	4a05      	ldr	r2, [pc, #20]	; (80061a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800618c:	88fb      	ldrh	r3, [r7, #6]
 800618e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006190:	88fb      	ldrh	r3, [r7, #6]
 8006192:	4618      	mov	r0, r3
 8006194:	f7fe fccc 	bl	8004b30 <HAL_GPIO_EXTI_Callback>
  }
}
 8006198:	bf00      	nop
 800619a:	3708      	adds	r7, #8
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}
 80061a0:	40013c00 	.word	0x40013c00

080061a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b084      	sub	sp, #16
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d101      	bne.n	80061b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80061b2:	2301      	movs	r3, #1
 80061b4:	e12b      	b.n	800640e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061bc:	b2db      	uxtb	r3, r3
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d106      	bne.n	80061d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2200      	movs	r2, #0
 80061c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f7fe fdd8 	bl	8004d80 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2224      	movs	r2, #36	; 0x24
 80061d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681a      	ldr	r2, [r3, #0]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f022 0201 	bic.w	r2, r2, #1
 80061e6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80061f6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	681a      	ldr	r2, [r3, #0]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006206:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006208:	f002 fbb0 	bl	800896c <HAL_RCC_GetPCLK1Freq>
 800620c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	4a81      	ldr	r2, [pc, #516]	; (8006418 <HAL_I2C_Init+0x274>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d807      	bhi.n	8006228 <HAL_I2C_Init+0x84>
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	4a80      	ldr	r2, [pc, #512]	; (800641c <HAL_I2C_Init+0x278>)
 800621c:	4293      	cmp	r3, r2
 800621e:	bf94      	ite	ls
 8006220:	2301      	movls	r3, #1
 8006222:	2300      	movhi	r3, #0
 8006224:	b2db      	uxtb	r3, r3
 8006226:	e006      	b.n	8006236 <HAL_I2C_Init+0x92>
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	4a7d      	ldr	r2, [pc, #500]	; (8006420 <HAL_I2C_Init+0x27c>)
 800622c:	4293      	cmp	r3, r2
 800622e:	bf94      	ite	ls
 8006230:	2301      	movls	r3, #1
 8006232:	2300      	movhi	r3, #0
 8006234:	b2db      	uxtb	r3, r3
 8006236:	2b00      	cmp	r3, #0
 8006238:	d001      	beq.n	800623e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	e0e7      	b.n	800640e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	4a78      	ldr	r2, [pc, #480]	; (8006424 <HAL_I2C_Init+0x280>)
 8006242:	fba2 2303 	umull	r2, r3, r2, r3
 8006246:	0c9b      	lsrs	r3, r3, #18
 8006248:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68ba      	ldr	r2, [r7, #8]
 800625a:	430a      	orrs	r2, r1
 800625c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	6a1b      	ldr	r3, [r3, #32]
 8006264:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	4a6a      	ldr	r2, [pc, #424]	; (8006418 <HAL_I2C_Init+0x274>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d802      	bhi.n	8006278 <HAL_I2C_Init+0xd4>
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	3301      	adds	r3, #1
 8006276:	e009      	b.n	800628c <HAL_I2C_Init+0xe8>
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800627e:	fb02 f303 	mul.w	r3, r2, r3
 8006282:	4a69      	ldr	r2, [pc, #420]	; (8006428 <HAL_I2C_Init+0x284>)
 8006284:	fba2 2303 	umull	r2, r3, r2, r3
 8006288:	099b      	lsrs	r3, r3, #6
 800628a:	3301      	adds	r3, #1
 800628c:	687a      	ldr	r2, [r7, #4]
 800628e:	6812      	ldr	r2, [r2, #0]
 8006290:	430b      	orrs	r3, r1
 8006292:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	69db      	ldr	r3, [r3, #28]
 800629a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800629e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	495c      	ldr	r1, [pc, #368]	; (8006418 <HAL_I2C_Init+0x274>)
 80062a8:	428b      	cmp	r3, r1
 80062aa:	d819      	bhi.n	80062e0 <HAL_I2C_Init+0x13c>
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	1e59      	subs	r1, r3, #1
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	005b      	lsls	r3, r3, #1
 80062b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80062ba:	1c59      	adds	r1, r3, #1
 80062bc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80062c0:	400b      	ands	r3, r1
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d00a      	beq.n	80062dc <HAL_I2C_Init+0x138>
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	1e59      	subs	r1, r3, #1
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	005b      	lsls	r3, r3, #1
 80062d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80062d4:	3301      	adds	r3, #1
 80062d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062da:	e051      	b.n	8006380 <HAL_I2C_Init+0x1dc>
 80062dc:	2304      	movs	r3, #4
 80062de:	e04f      	b.n	8006380 <HAL_I2C_Init+0x1dc>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	689b      	ldr	r3, [r3, #8]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d111      	bne.n	800630c <HAL_I2C_Init+0x168>
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	1e58      	subs	r0, r3, #1
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6859      	ldr	r1, [r3, #4]
 80062f0:	460b      	mov	r3, r1
 80062f2:	005b      	lsls	r3, r3, #1
 80062f4:	440b      	add	r3, r1
 80062f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80062fa:	3301      	adds	r3, #1
 80062fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006300:	2b00      	cmp	r3, #0
 8006302:	bf0c      	ite	eq
 8006304:	2301      	moveq	r3, #1
 8006306:	2300      	movne	r3, #0
 8006308:	b2db      	uxtb	r3, r3
 800630a:	e012      	b.n	8006332 <HAL_I2C_Init+0x18e>
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	1e58      	subs	r0, r3, #1
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6859      	ldr	r1, [r3, #4]
 8006314:	460b      	mov	r3, r1
 8006316:	009b      	lsls	r3, r3, #2
 8006318:	440b      	add	r3, r1
 800631a:	0099      	lsls	r1, r3, #2
 800631c:	440b      	add	r3, r1
 800631e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006322:	3301      	adds	r3, #1
 8006324:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006328:	2b00      	cmp	r3, #0
 800632a:	bf0c      	ite	eq
 800632c:	2301      	moveq	r3, #1
 800632e:	2300      	movne	r3, #0
 8006330:	b2db      	uxtb	r3, r3
 8006332:	2b00      	cmp	r3, #0
 8006334:	d001      	beq.n	800633a <HAL_I2C_Init+0x196>
 8006336:	2301      	movs	r3, #1
 8006338:	e022      	b.n	8006380 <HAL_I2C_Init+0x1dc>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d10e      	bne.n	8006360 <HAL_I2C_Init+0x1bc>
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	1e58      	subs	r0, r3, #1
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6859      	ldr	r1, [r3, #4]
 800634a:	460b      	mov	r3, r1
 800634c:	005b      	lsls	r3, r3, #1
 800634e:	440b      	add	r3, r1
 8006350:	fbb0 f3f3 	udiv	r3, r0, r3
 8006354:	3301      	adds	r3, #1
 8006356:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800635a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800635e:	e00f      	b.n	8006380 <HAL_I2C_Init+0x1dc>
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	1e58      	subs	r0, r3, #1
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6859      	ldr	r1, [r3, #4]
 8006368:	460b      	mov	r3, r1
 800636a:	009b      	lsls	r3, r3, #2
 800636c:	440b      	add	r3, r1
 800636e:	0099      	lsls	r1, r3, #2
 8006370:	440b      	add	r3, r1
 8006372:	fbb0 f3f3 	udiv	r3, r0, r3
 8006376:	3301      	adds	r3, #1
 8006378:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800637c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006380:	6879      	ldr	r1, [r7, #4]
 8006382:	6809      	ldr	r1, [r1, #0]
 8006384:	4313      	orrs	r3, r2
 8006386:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	69da      	ldr	r2, [r3, #28]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6a1b      	ldr	r3, [r3, #32]
 800639a:	431a      	orrs	r2, r3
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	430a      	orrs	r2, r1
 80063a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80063ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	6911      	ldr	r1, [r2, #16]
 80063b6:	687a      	ldr	r2, [r7, #4]
 80063b8:	68d2      	ldr	r2, [r2, #12]
 80063ba:	4311      	orrs	r1, r2
 80063bc:	687a      	ldr	r2, [r7, #4]
 80063be:	6812      	ldr	r2, [r2, #0]
 80063c0:	430b      	orrs	r3, r1
 80063c2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	68db      	ldr	r3, [r3, #12]
 80063ca:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	695a      	ldr	r2, [r3, #20]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	699b      	ldr	r3, [r3, #24]
 80063d6:	431a      	orrs	r2, r3
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	430a      	orrs	r2, r1
 80063de:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	681a      	ldr	r2, [r3, #0]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f042 0201 	orr.w	r2, r2, #1
 80063ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2200      	movs	r2, #0
 80063f4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2220      	movs	r2, #32
 80063fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2200      	movs	r2, #0
 8006402:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2200      	movs	r2, #0
 8006408:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800640c:	2300      	movs	r3, #0
}
 800640e:	4618      	mov	r0, r3
 8006410:	3710      	adds	r7, #16
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}
 8006416:	bf00      	nop
 8006418:	000186a0 	.word	0x000186a0
 800641c:	001e847f 	.word	0x001e847f
 8006420:	003d08ff 	.word	0x003d08ff
 8006424:	431bde83 	.word	0x431bde83
 8006428:	10624dd3 	.word	0x10624dd3

0800642c <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 800642c:	b480      	push	{r7}
 800642e:	b087      	sub	sp, #28
 8006430:	af00      	add	r7, sp, #0
 8006432:	60f8      	str	r0, [r7, #12]
 8006434:	607a      	str	r2, [r7, #4]
 8006436:	461a      	mov	r2, r3
 8006438:	460b      	mov	r3, r1
 800643a:	817b      	strh	r3, [r7, #10]
 800643c:	4613      	mov	r3, r2
 800643e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8006440:	2300      	movs	r3, #0
 8006442:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800644a:	b2db      	uxtb	r3, r3
 800644c:	2b20      	cmp	r3, #32
 800644e:	f040 8085 	bne.w	800655c <HAL_I2C_Master_Transmit_IT+0x130>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8006452:	4b46      	ldr	r3, [pc, #280]	; (800656c <HAL_I2C_Master_Transmit_IT+0x140>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	08db      	lsrs	r3, r3, #3
 8006458:	4a45      	ldr	r2, [pc, #276]	; (8006570 <HAL_I2C_Master_Transmit_IT+0x144>)
 800645a:	fba2 2303 	umull	r2, r3, r2, r3
 800645e:	0a1a      	lsrs	r2, r3, #8
 8006460:	4613      	mov	r3, r2
 8006462:	009b      	lsls	r3, r3, #2
 8006464:	4413      	add	r3, r2
 8006466:	009a      	lsls	r2, r3, #2
 8006468:	4413      	add	r3, r2
 800646a:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	3b01      	subs	r3, #1
 8006470:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d116      	bne.n	80064a6 <HAL_I2C_Master_Transmit_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2200      	movs	r2, #0
 800647c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2220      	movs	r2, #32
 8006482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2200      	movs	r2, #0
 800648a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006492:	f043 0220 	orr.w	r2, r3, #32
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2200      	movs	r2, #0
 800649e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	e05b      	b.n	800655e <HAL_I2C_Master_Transmit_IT+0x132>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	699b      	ldr	r3, [r3, #24]
 80064ac:	f003 0302 	and.w	r3, r3, #2
 80064b0:	2b02      	cmp	r3, #2
 80064b2:	d0db      	beq.n	800646c <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064ba:	2b01      	cmp	r3, #1
 80064bc:	d101      	bne.n	80064c2 <HAL_I2C_Master_Transmit_IT+0x96>
 80064be:	2302      	movs	r3, #2
 80064c0:	e04d      	b.n	800655e <HAL_I2C_Master_Transmit_IT+0x132>
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2201      	movs	r2, #1
 80064c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f003 0301 	and.w	r3, r3, #1
 80064d4:	2b01      	cmp	r3, #1
 80064d6:	d007      	beq.n	80064e8 <HAL_I2C_Master_Transmit_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	681a      	ldr	r2, [r3, #0]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f042 0201 	orr.w	r2, r2, #1
 80064e6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	681a      	ldr	r2, [r3, #0]
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80064f6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2221      	movs	r2, #33	; 0x21
 80064fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2210      	movs	r2, #16
 8006504:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2200      	movs	r2, #0
 800650c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	687a      	ldr	r2, [r7, #4]
 8006512:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	893a      	ldrh	r2, [r7, #8]
 8006518:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800651e:	b29a      	uxth	r2, r3
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	4a13      	ldr	r2, [pc, #76]	; (8006574 <HAL_I2C_Master_Transmit_IT+0x148>)
 8006528:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800652a:	897a      	ldrh	r2, [r7, #10]
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2200      	movs	r2, #0
 8006534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	685a      	ldr	r2, [r3, #4]
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8006546:	605a      	str	r2, [r3, #4]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	681a      	ldr	r2, [r3, #0]
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006556:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8006558:	2300      	movs	r3, #0
 800655a:	e000      	b.n	800655e <HAL_I2C_Master_Transmit_IT+0x132>
  }
  else
  {
    return HAL_BUSY;
 800655c:	2302      	movs	r3, #2
  }
}
 800655e:	4618      	mov	r0, r3
 8006560:	371c      	adds	r7, #28
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	200003a4 	.word	0x200003a4
 8006570:	14f8b589 	.word	0x14f8b589
 8006574:	ffff0000 	.word	0xffff0000

08006578 <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8006578:	b480      	push	{r7}
 800657a:	b087      	sub	sp, #28
 800657c:	af00      	add	r7, sp, #0
 800657e:	60f8      	str	r0, [r7, #12]
 8006580:	607a      	str	r2, [r7, #4]
 8006582:	461a      	mov	r2, r3
 8006584:	460b      	mov	r3, r1
 8006586:	817b      	strh	r3, [r7, #10]
 8006588:	4613      	mov	r3, r2
 800658a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800658c:	2300      	movs	r3, #0
 800658e:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006596:	b2db      	uxtb	r3, r3
 8006598:	2b20      	cmp	r3, #32
 800659a:	f040 808d 	bne.w	80066b8 <HAL_I2C_Master_Receive_IT+0x140>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800659e:	4b4a      	ldr	r3, [pc, #296]	; (80066c8 <HAL_I2C_Master_Receive_IT+0x150>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	08db      	lsrs	r3, r3, #3
 80065a4:	4a49      	ldr	r2, [pc, #292]	; (80066cc <HAL_I2C_Master_Receive_IT+0x154>)
 80065a6:	fba2 2303 	umull	r2, r3, r2, r3
 80065aa:	0a1a      	lsrs	r2, r3, #8
 80065ac:	4613      	mov	r3, r2
 80065ae:	009b      	lsls	r3, r3, #2
 80065b0:	4413      	add	r3, r2
 80065b2:	009a      	lsls	r2, r3, #2
 80065b4:	4413      	add	r3, r2
 80065b6:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	3b01      	subs	r3, #1
 80065bc:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d116      	bne.n	80065f2 <HAL_I2C_Master_Receive_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2200      	movs	r2, #0
 80065c8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2220      	movs	r2, #32
 80065ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2200      	movs	r2, #0
 80065d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065de:	f043 0220 	orr.w	r2, r3, #32
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2200      	movs	r2, #0
 80065ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	e063      	b.n	80066ba <HAL_I2C_Master_Receive_IT+0x142>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	699b      	ldr	r3, [r3, #24]
 80065f8:	f003 0302 	and.w	r3, r3, #2
 80065fc:	2b02      	cmp	r3, #2
 80065fe:	d0db      	beq.n	80065b8 <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006606:	2b01      	cmp	r3, #1
 8006608:	d101      	bne.n	800660e <HAL_I2C_Master_Receive_IT+0x96>
 800660a:	2302      	movs	r3, #2
 800660c:	e055      	b.n	80066ba <HAL_I2C_Master_Receive_IT+0x142>
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2201      	movs	r2, #1
 8006612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f003 0301 	and.w	r3, r3, #1
 8006620:	2b01      	cmp	r3, #1
 8006622:	d007      	beq.n	8006634 <HAL_I2C_Master_Receive_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f042 0201 	orr.w	r2, r2, #1
 8006632:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006642:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2222      	movs	r2, #34	; 0x22
 8006648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2210      	movs	r2, #16
 8006650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	2200      	movs	r2, #0
 8006658:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	687a      	ldr	r2, [r7, #4]
 800665e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	893a      	ldrh	r2, [r7, #8]
 8006664:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800666a:	b29a      	uxth	r2, r3
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	4a17      	ldr	r2, [pc, #92]	; (80066d0 <HAL_I2C_Master_Receive_IT+0x158>)
 8006674:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8006676:	897a      	ldrh	r2, [r7, #10]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	645a      	str	r2, [r3, #68]	; 0x44


    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2200      	movs	r2, #0
 8006680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	685a      	ldr	r2, [r3, #4]
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8006692:	605a      	str	r2, [r3, #4]

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80066a2:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	681a      	ldr	r2, [r3, #0]
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80066b2:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80066b4:	2300      	movs	r3, #0
 80066b6:	e000      	b.n	80066ba <HAL_I2C_Master_Receive_IT+0x142>
  }
  else
  {
    return HAL_BUSY;
 80066b8:	2302      	movs	r3, #2
  }
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	371c      	adds	r7, #28
 80066be:	46bd      	mov	sp, r7
 80066c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c4:	4770      	bx	lr
 80066c6:	bf00      	nop
 80066c8:	200003a4 	.word	0x200003a4
 80066cc:	14f8b589 	.word	0x14f8b589
 80066d0:	ffff0000 	.word	0xffff0000

080066d4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b088      	sub	sp, #32
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80066dc:	2300      	movs	r3, #0
 80066de:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066ec:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80066f4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066fc:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80066fe:	7bfb      	ldrb	r3, [r7, #15]
 8006700:	2b10      	cmp	r3, #16
 8006702:	d003      	beq.n	800670c <HAL_I2C_EV_IRQHandler+0x38>
 8006704:	7bfb      	ldrb	r3, [r7, #15]
 8006706:	2b40      	cmp	r3, #64	; 0x40
 8006708:	f040 80c1 	bne.w	800688e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	699b      	ldr	r3, [r3, #24]
 8006712:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	695b      	ldr	r3, [r3, #20]
 800671a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800671c:	69fb      	ldr	r3, [r7, #28]
 800671e:	f003 0301 	and.w	r3, r3, #1
 8006722:	2b00      	cmp	r3, #0
 8006724:	d10d      	bne.n	8006742 <HAL_I2C_EV_IRQHandler+0x6e>
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800672c:	d003      	beq.n	8006736 <HAL_I2C_EV_IRQHandler+0x62>
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006734:	d101      	bne.n	800673a <HAL_I2C_EV_IRQHandler+0x66>
 8006736:	2301      	movs	r3, #1
 8006738:	e000      	b.n	800673c <HAL_I2C_EV_IRQHandler+0x68>
 800673a:	2300      	movs	r3, #0
 800673c:	2b01      	cmp	r3, #1
 800673e:	f000 8132 	beq.w	80069a6 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006742:	69fb      	ldr	r3, [r7, #28]
 8006744:	f003 0301 	and.w	r3, r3, #1
 8006748:	2b00      	cmp	r3, #0
 800674a:	d00c      	beq.n	8006766 <HAL_I2C_EV_IRQHandler+0x92>
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	0a5b      	lsrs	r3, r3, #9
 8006750:	f003 0301 	and.w	r3, r3, #1
 8006754:	2b00      	cmp	r3, #0
 8006756:	d006      	beq.n	8006766 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f001 fc7b 	bl	8008054 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f000 fd83 	bl	800726a <I2C_Master_SB>
 8006764:	e092      	b.n	800688c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006766:	69fb      	ldr	r3, [r7, #28]
 8006768:	08db      	lsrs	r3, r3, #3
 800676a:	f003 0301 	and.w	r3, r3, #1
 800676e:	2b00      	cmp	r3, #0
 8006770:	d009      	beq.n	8006786 <HAL_I2C_EV_IRQHandler+0xb2>
 8006772:	697b      	ldr	r3, [r7, #20]
 8006774:	0a5b      	lsrs	r3, r3, #9
 8006776:	f003 0301 	and.w	r3, r3, #1
 800677a:	2b00      	cmp	r3, #0
 800677c:	d003      	beq.n	8006786 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f000 fdf9 	bl	8007376 <I2C_Master_ADD10>
 8006784:	e082      	b.n	800688c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006786:	69fb      	ldr	r3, [r7, #28]
 8006788:	085b      	lsrs	r3, r3, #1
 800678a:	f003 0301 	and.w	r3, r3, #1
 800678e:	2b00      	cmp	r3, #0
 8006790:	d009      	beq.n	80067a6 <HAL_I2C_EV_IRQHandler+0xd2>
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	0a5b      	lsrs	r3, r3, #9
 8006796:	f003 0301 	and.w	r3, r3, #1
 800679a:	2b00      	cmp	r3, #0
 800679c:	d003      	beq.n	80067a6 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800679e:	6878      	ldr	r0, [r7, #4]
 80067a0:	f000 fe13 	bl	80073ca <I2C_Master_ADDR>
 80067a4:	e072      	b.n	800688c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80067a6:	69bb      	ldr	r3, [r7, #24]
 80067a8:	089b      	lsrs	r3, r3, #2
 80067aa:	f003 0301 	and.w	r3, r3, #1
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d03b      	beq.n	800682a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067c0:	f000 80f3 	beq.w	80069aa <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80067c4:	69fb      	ldr	r3, [r7, #28]
 80067c6:	09db      	lsrs	r3, r3, #7
 80067c8:	f003 0301 	and.w	r3, r3, #1
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d00f      	beq.n	80067f0 <HAL_I2C_EV_IRQHandler+0x11c>
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	0a9b      	lsrs	r3, r3, #10
 80067d4:	f003 0301 	and.w	r3, r3, #1
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d009      	beq.n	80067f0 <HAL_I2C_EV_IRQHandler+0x11c>
 80067dc:	69fb      	ldr	r3, [r7, #28]
 80067de:	089b      	lsrs	r3, r3, #2
 80067e0:	f003 0301 	and.w	r3, r3, #1
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d103      	bne.n	80067f0 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	f000 f9f3 	bl	8006bd4 <I2C_MasterTransmit_TXE>
 80067ee:	e04d      	b.n	800688c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80067f0:	69fb      	ldr	r3, [r7, #28]
 80067f2:	089b      	lsrs	r3, r3, #2
 80067f4:	f003 0301 	and.w	r3, r3, #1
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	f000 80d6 	beq.w	80069aa <HAL_I2C_EV_IRQHandler+0x2d6>
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	0a5b      	lsrs	r3, r3, #9
 8006802:	f003 0301 	and.w	r3, r3, #1
 8006806:	2b00      	cmp	r3, #0
 8006808:	f000 80cf 	beq.w	80069aa <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800680c:	7bbb      	ldrb	r3, [r7, #14]
 800680e:	2b21      	cmp	r3, #33	; 0x21
 8006810:	d103      	bne.n	800681a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f000 fa7a 	bl	8006d0c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006818:	e0c7      	b.n	80069aa <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800681a:	7bfb      	ldrb	r3, [r7, #15]
 800681c:	2b40      	cmp	r3, #64	; 0x40
 800681e:	f040 80c4 	bne.w	80069aa <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f000 fae8 	bl	8006df8 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006828:	e0bf      	b.n	80069aa <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	685b      	ldr	r3, [r3, #4]
 8006830:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006834:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006838:	f000 80b7 	beq.w	80069aa <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800683c:	69fb      	ldr	r3, [r7, #28]
 800683e:	099b      	lsrs	r3, r3, #6
 8006840:	f003 0301 	and.w	r3, r3, #1
 8006844:	2b00      	cmp	r3, #0
 8006846:	d00f      	beq.n	8006868 <HAL_I2C_EV_IRQHandler+0x194>
 8006848:	697b      	ldr	r3, [r7, #20]
 800684a:	0a9b      	lsrs	r3, r3, #10
 800684c:	f003 0301 	and.w	r3, r3, #1
 8006850:	2b00      	cmp	r3, #0
 8006852:	d009      	beq.n	8006868 <HAL_I2C_EV_IRQHandler+0x194>
 8006854:	69fb      	ldr	r3, [r7, #28]
 8006856:	089b      	lsrs	r3, r3, #2
 8006858:	f003 0301 	and.w	r3, r3, #1
 800685c:	2b00      	cmp	r3, #0
 800685e:	d103      	bne.n	8006868 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f000 fb5d 	bl	8006f20 <I2C_MasterReceive_RXNE>
 8006866:	e011      	b.n	800688c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006868:	69fb      	ldr	r3, [r7, #28]
 800686a:	089b      	lsrs	r3, r3, #2
 800686c:	f003 0301 	and.w	r3, r3, #1
 8006870:	2b00      	cmp	r3, #0
 8006872:	f000 809a 	beq.w	80069aa <HAL_I2C_EV_IRQHandler+0x2d6>
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	0a5b      	lsrs	r3, r3, #9
 800687a:	f003 0301 	and.w	r3, r3, #1
 800687e:	2b00      	cmp	r3, #0
 8006880:	f000 8093 	beq.w	80069aa <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006884:	6878      	ldr	r0, [r7, #4]
 8006886:	f000 fc06 	bl	8007096 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800688a:	e08e      	b.n	80069aa <HAL_I2C_EV_IRQHandler+0x2d6>
 800688c:	e08d      	b.n	80069aa <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006892:	2b00      	cmp	r3, #0
 8006894:	d004      	beq.n	80068a0 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	695b      	ldr	r3, [r3, #20]
 800689c:	61fb      	str	r3, [r7, #28]
 800689e:	e007      	b.n	80068b0 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	699b      	ldr	r3, [r3, #24]
 80068a6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	695b      	ldr	r3, [r3, #20]
 80068ae:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80068b0:	69fb      	ldr	r3, [r7, #28]
 80068b2:	085b      	lsrs	r3, r3, #1
 80068b4:	f003 0301 	and.w	r3, r3, #1
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d012      	beq.n	80068e2 <HAL_I2C_EV_IRQHandler+0x20e>
 80068bc:	697b      	ldr	r3, [r7, #20]
 80068be:	0a5b      	lsrs	r3, r3, #9
 80068c0:	f003 0301 	and.w	r3, r3, #1
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d00c      	beq.n	80068e2 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d003      	beq.n	80068d8 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	699b      	ldr	r3, [r3, #24]
 80068d6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80068d8:	69b9      	ldr	r1, [r7, #24]
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f000 ffc4 	bl	8007868 <I2C_Slave_ADDR>
 80068e0:	e066      	b.n	80069b0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80068e2:	69fb      	ldr	r3, [r7, #28]
 80068e4:	091b      	lsrs	r3, r3, #4
 80068e6:	f003 0301 	and.w	r3, r3, #1
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d009      	beq.n	8006902 <HAL_I2C_EV_IRQHandler+0x22e>
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	0a5b      	lsrs	r3, r3, #9
 80068f2:	f003 0301 	and.w	r3, r3, #1
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d003      	beq.n	8006902 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f000 fffe 	bl	80078fc <I2C_Slave_STOPF>
 8006900:	e056      	b.n	80069b0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006902:	7bbb      	ldrb	r3, [r7, #14]
 8006904:	2b21      	cmp	r3, #33	; 0x21
 8006906:	d002      	beq.n	800690e <HAL_I2C_EV_IRQHandler+0x23a>
 8006908:	7bbb      	ldrb	r3, [r7, #14]
 800690a:	2b29      	cmp	r3, #41	; 0x29
 800690c:	d125      	bne.n	800695a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800690e:	69fb      	ldr	r3, [r7, #28]
 8006910:	09db      	lsrs	r3, r3, #7
 8006912:	f003 0301 	and.w	r3, r3, #1
 8006916:	2b00      	cmp	r3, #0
 8006918:	d00f      	beq.n	800693a <HAL_I2C_EV_IRQHandler+0x266>
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	0a9b      	lsrs	r3, r3, #10
 800691e:	f003 0301 	and.w	r3, r3, #1
 8006922:	2b00      	cmp	r3, #0
 8006924:	d009      	beq.n	800693a <HAL_I2C_EV_IRQHandler+0x266>
 8006926:	69fb      	ldr	r3, [r7, #28]
 8006928:	089b      	lsrs	r3, r3, #2
 800692a:	f003 0301 	and.w	r3, r3, #1
 800692e:	2b00      	cmp	r3, #0
 8006930:	d103      	bne.n	800693a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f000 feda 	bl	80076ec <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006938:	e039      	b.n	80069ae <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800693a:	69fb      	ldr	r3, [r7, #28]
 800693c:	089b      	lsrs	r3, r3, #2
 800693e:	f003 0301 	and.w	r3, r3, #1
 8006942:	2b00      	cmp	r3, #0
 8006944:	d033      	beq.n	80069ae <HAL_I2C_EV_IRQHandler+0x2da>
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	0a5b      	lsrs	r3, r3, #9
 800694a:	f003 0301 	and.w	r3, r3, #1
 800694e:	2b00      	cmp	r3, #0
 8006950:	d02d      	beq.n	80069ae <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8006952:	6878      	ldr	r0, [r7, #4]
 8006954:	f000 ff07 	bl	8007766 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006958:	e029      	b.n	80069ae <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800695a:	69fb      	ldr	r3, [r7, #28]
 800695c:	099b      	lsrs	r3, r3, #6
 800695e:	f003 0301 	and.w	r3, r3, #1
 8006962:	2b00      	cmp	r3, #0
 8006964:	d00f      	beq.n	8006986 <HAL_I2C_EV_IRQHandler+0x2b2>
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	0a9b      	lsrs	r3, r3, #10
 800696a:	f003 0301 	and.w	r3, r3, #1
 800696e:	2b00      	cmp	r3, #0
 8006970:	d009      	beq.n	8006986 <HAL_I2C_EV_IRQHandler+0x2b2>
 8006972:	69fb      	ldr	r3, [r7, #28]
 8006974:	089b      	lsrs	r3, r3, #2
 8006976:	f003 0301 	and.w	r3, r3, #1
 800697a:	2b00      	cmp	r3, #0
 800697c:	d103      	bne.n	8006986 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f000 ff12 	bl	80077a8 <I2C_SlaveReceive_RXNE>
 8006984:	e014      	b.n	80069b0 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006986:	69fb      	ldr	r3, [r7, #28]
 8006988:	089b      	lsrs	r3, r3, #2
 800698a:	f003 0301 	and.w	r3, r3, #1
 800698e:	2b00      	cmp	r3, #0
 8006990:	d00e      	beq.n	80069b0 <HAL_I2C_EV_IRQHandler+0x2dc>
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	0a5b      	lsrs	r3, r3, #9
 8006996:	f003 0301 	and.w	r3, r3, #1
 800699a:	2b00      	cmp	r3, #0
 800699c:	d008      	beq.n	80069b0 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f000 ff40 	bl	8007824 <I2C_SlaveReceive_BTF>
 80069a4:	e004      	b.n	80069b0 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80069a6:	bf00      	nop
 80069a8:	e002      	b.n	80069b0 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80069aa:	bf00      	nop
 80069ac:	e000      	b.n	80069b0 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80069ae:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80069b0:	3720      	adds	r7, #32
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}

080069b6 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80069b6:	b580      	push	{r7, lr}
 80069b8:	b08a      	sub	sp, #40	; 0x28
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	695b      	ldr	r3, [r3, #20]
 80069c4:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	685b      	ldr	r3, [r3, #4]
 80069cc:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80069ce:	2300      	movs	r3, #0
 80069d0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80069d8:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80069da:	6a3b      	ldr	r3, [r7, #32]
 80069dc:	0a1b      	lsrs	r3, r3, #8
 80069de:	f003 0301 	and.w	r3, r3, #1
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d00e      	beq.n	8006a04 <HAL_I2C_ER_IRQHandler+0x4e>
 80069e6:	69fb      	ldr	r3, [r7, #28]
 80069e8:	0a1b      	lsrs	r3, r3, #8
 80069ea:	f003 0301 	and.w	r3, r3, #1
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d008      	beq.n	8006a04 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80069f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f4:	f043 0301 	orr.w	r3, r3, #1
 80069f8:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006a02:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006a04:	6a3b      	ldr	r3, [r7, #32]
 8006a06:	0a5b      	lsrs	r3, r3, #9
 8006a08:	f003 0301 	and.w	r3, r3, #1
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d00e      	beq.n	8006a2e <HAL_I2C_ER_IRQHandler+0x78>
 8006a10:	69fb      	ldr	r3, [r7, #28]
 8006a12:	0a1b      	lsrs	r3, r3, #8
 8006a14:	f003 0301 	and.w	r3, r3, #1
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d008      	beq.n	8006a2e <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8006a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1e:	f043 0302 	orr.w	r3, r3, #2
 8006a22:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8006a2c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006a2e:	6a3b      	ldr	r3, [r7, #32]
 8006a30:	0a9b      	lsrs	r3, r3, #10
 8006a32:	f003 0301 	and.w	r3, r3, #1
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d03f      	beq.n	8006aba <HAL_I2C_ER_IRQHandler+0x104>
 8006a3a:	69fb      	ldr	r3, [r7, #28]
 8006a3c:	0a1b      	lsrs	r3, r3, #8
 8006a3e:	f003 0301 	and.w	r3, r3, #1
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d039      	beq.n	8006aba <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8006a46:	7efb      	ldrb	r3, [r7, #27]
 8006a48:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a58:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a5e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8006a60:	7ebb      	ldrb	r3, [r7, #26]
 8006a62:	2b20      	cmp	r3, #32
 8006a64:	d112      	bne.n	8006a8c <HAL_I2C_ER_IRQHandler+0xd6>
 8006a66:	697b      	ldr	r3, [r7, #20]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d10f      	bne.n	8006a8c <HAL_I2C_ER_IRQHandler+0xd6>
 8006a6c:	7cfb      	ldrb	r3, [r7, #19]
 8006a6e:	2b21      	cmp	r3, #33	; 0x21
 8006a70:	d008      	beq.n	8006a84 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8006a72:	7cfb      	ldrb	r3, [r7, #19]
 8006a74:	2b29      	cmp	r3, #41	; 0x29
 8006a76:	d005      	beq.n	8006a84 <HAL_I2C_ER_IRQHandler+0xce>
 8006a78:	7cfb      	ldrb	r3, [r7, #19]
 8006a7a:	2b28      	cmp	r3, #40	; 0x28
 8006a7c:	d106      	bne.n	8006a8c <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2b21      	cmp	r3, #33	; 0x21
 8006a82:	d103      	bne.n	8006a8c <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8006a84:	6878      	ldr	r0, [r7, #4]
 8006a86:	f001 f869 	bl	8007b5c <I2C_Slave_AF>
 8006a8a:	e016      	b.n	8006aba <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006a94:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8006a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a98:	f043 0304 	orr.w	r3, r3, #4
 8006a9c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006a9e:	7efb      	ldrb	r3, [r7, #27]
 8006aa0:	2b10      	cmp	r3, #16
 8006aa2:	d002      	beq.n	8006aaa <HAL_I2C_ER_IRQHandler+0xf4>
 8006aa4:	7efb      	ldrb	r3, [r7, #27]
 8006aa6:	2b40      	cmp	r3, #64	; 0x40
 8006aa8:	d107      	bne.n	8006aba <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	681a      	ldr	r2, [r3, #0]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ab8:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006aba:	6a3b      	ldr	r3, [r7, #32]
 8006abc:	0adb      	lsrs	r3, r3, #11
 8006abe:	f003 0301 	and.w	r3, r3, #1
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d00e      	beq.n	8006ae4 <HAL_I2C_ER_IRQHandler+0x12e>
 8006ac6:	69fb      	ldr	r3, [r7, #28]
 8006ac8:	0a1b      	lsrs	r3, r3, #8
 8006aca:	f003 0301 	and.w	r3, r3, #1
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d008      	beq.n	8006ae4 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8006ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ad4:	f043 0308 	orr.w	r3, r3, #8
 8006ad8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8006ae2:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8006ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d008      	beq.n	8006afc <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af0:	431a      	orrs	r2, r3
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f001 f8a0 	bl	8007c3c <I2C_ITError>
  }
}
 8006afc:	bf00      	nop
 8006afe:	3728      	adds	r7, #40	; 0x28
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bd80      	pop	{r7, pc}

08006b04 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b083      	sub	sp, #12
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006b0c:	bf00      	nop
 8006b0e:	370c      	adds	r7, #12
 8006b10:	46bd      	mov	sp, r7
 8006b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b16:	4770      	bx	lr

08006b18 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b083      	sub	sp, #12
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006b20:	bf00      	nop
 8006b22:	370c      	adds	r7, #12
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr

08006b2c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b083      	sub	sp, #12
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006b34:	bf00      	nop
 8006b36:	370c      	adds	r7, #12
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3e:	4770      	bx	lr

08006b40 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b083      	sub	sp, #12
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006b48:	bf00      	nop
 8006b4a:	370c      	adds	r7, #12
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b52:	4770      	bx	lr

08006b54 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b083      	sub	sp, #12
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
 8006b5c:	460b      	mov	r3, r1
 8006b5e:	70fb      	strb	r3, [r7, #3]
 8006b60:	4613      	mov	r3, r2
 8006b62:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006b64:	bf00      	nop
 8006b66:	370c      	adds	r7, #12
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr

08006b70 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b70:	b480      	push	{r7}
 8006b72:	b083      	sub	sp, #12
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8006b78:	bf00      	nop
 8006b7a:	370c      	adds	r7, #12
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b82:	4770      	bx	lr

08006b84 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b083      	sub	sp, #12
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006b8c:	bf00      	nop
 8006b8e:	370c      	adds	r7, #12
 8006b90:	46bd      	mov	sp, r7
 8006b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b96:	4770      	bx	lr

08006b98 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b083      	sub	sp, #12
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006ba0:	bf00      	nop
 8006ba2:	370c      	adds	r7, #12
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006baa:	4770      	bx	lr

08006bac <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b083      	sub	sp, #12
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006bb4:	bf00      	nop
 8006bb6:	370c      	adds	r7, #12
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbe:	4770      	bx	lr

08006bc0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b083      	sub	sp, #12
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006bc8:	bf00      	nop
 8006bca:	370c      	adds	r7, #12
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd2:	4770      	bx	lr

08006bd4 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b084      	sub	sp, #16
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006be2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006bea:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bf0:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d150      	bne.n	8006c9c <I2C_MasterTransmit_TXE+0xc8>
 8006bfa:	7bfb      	ldrb	r3, [r7, #15]
 8006bfc:	2b21      	cmp	r3, #33	; 0x21
 8006bfe:	d14d      	bne.n	8006c9c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	2b08      	cmp	r3, #8
 8006c04:	d01d      	beq.n	8006c42 <I2C_MasterTransmit_TXE+0x6e>
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	2b20      	cmp	r3, #32
 8006c0a:	d01a      	beq.n	8006c42 <I2C_MasterTransmit_TXE+0x6e>
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006c12:	d016      	beq.n	8006c42 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	685a      	ldr	r2, [r3, #4]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006c22:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2211      	movs	r2, #17
 8006c28:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2220      	movs	r2, #32
 8006c36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f7ff ff62 	bl	8006b04 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006c40:	e060      	b.n	8006d04 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	685a      	ldr	r2, [r3, #4]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006c50:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	681a      	ldr	r2, [r3, #0]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c60:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2200      	movs	r2, #0
 8006c66:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2220      	movs	r2, #32
 8006c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c76:	b2db      	uxtb	r3, r3
 8006c78:	2b40      	cmp	r3, #64	; 0x40
 8006c7a:	d107      	bne.n	8006c8c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8006c84:	6878      	ldr	r0, [r7, #4]
 8006c86:	f7ff ff7d 	bl	8006b84 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006c8a:	e03b      	b.n	8006d04 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	f7ff ff35 	bl	8006b04 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006c9a:	e033      	b.n	8006d04 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8006c9c:	7bfb      	ldrb	r3, [r7, #15]
 8006c9e:	2b21      	cmp	r3, #33	; 0x21
 8006ca0:	d005      	beq.n	8006cae <I2C_MasterTransmit_TXE+0xda>
 8006ca2:	7bbb      	ldrb	r3, [r7, #14]
 8006ca4:	2b40      	cmp	r3, #64	; 0x40
 8006ca6:	d12d      	bne.n	8006d04 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8006ca8:	7bfb      	ldrb	r3, [r7, #15]
 8006caa:	2b22      	cmp	r3, #34	; 0x22
 8006cac:	d12a      	bne.n	8006d04 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cb2:	b29b      	uxth	r3, r3
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d108      	bne.n	8006cca <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	685a      	ldr	r2, [r3, #4]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cc6:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006cc8:	e01c      	b.n	8006d04 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006cd0:	b2db      	uxtb	r3, r3
 8006cd2:	2b40      	cmp	r3, #64	; 0x40
 8006cd4:	d103      	bne.n	8006cde <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f000 f88e 	bl	8006df8 <I2C_MemoryTransmit_TXE_BTF>
}
 8006cdc:	e012      	b.n	8006d04 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ce2:	781a      	ldrb	r2, [r3, #0]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cee:	1c5a      	adds	r2, r3, #1
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cf8:	b29b      	uxth	r3, r3
 8006cfa:	3b01      	subs	r3, #1
 8006cfc:	b29a      	uxth	r2, r3
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006d02:	e7ff      	b.n	8006d04 <I2C_MasterTransmit_TXE+0x130>
 8006d04:	bf00      	nop
 8006d06:	3710      	adds	r7, #16
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}

08006d0c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b084      	sub	sp, #16
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d18:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d20:	b2db      	uxtb	r3, r3
 8006d22:	2b21      	cmp	r3, #33	; 0x21
 8006d24:	d164      	bne.n	8006df0 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d012      	beq.n	8006d56 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d34:	781a      	ldrb	r2, [r3, #0]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d40:	1c5a      	adds	r2, r3, #1
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d4a:	b29b      	uxth	r3, r3
 8006d4c:	3b01      	subs	r3, #1
 8006d4e:	b29a      	uxth	r2, r3
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8006d54:	e04c      	b.n	8006df0 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2b08      	cmp	r3, #8
 8006d5a:	d01d      	beq.n	8006d98 <I2C_MasterTransmit_BTF+0x8c>
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2b20      	cmp	r3, #32
 8006d60:	d01a      	beq.n	8006d98 <I2C_MasterTransmit_BTF+0x8c>
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006d68:	d016      	beq.n	8006d98 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	685a      	ldr	r2, [r3, #4]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006d78:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2211      	movs	r2, #17
 8006d7e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2200      	movs	r2, #0
 8006d84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2220      	movs	r2, #32
 8006d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006d90:	6878      	ldr	r0, [r7, #4]
 8006d92:	f7ff feb7 	bl	8006b04 <HAL_I2C_MasterTxCpltCallback>
}
 8006d96:	e02b      	b.n	8006df0 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	685a      	ldr	r2, [r3, #4]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006da6:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	681a      	ldr	r2, [r3, #0]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006db6:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2220      	movs	r2, #32
 8006dc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006dcc:	b2db      	uxtb	r3, r3
 8006dce:	2b40      	cmp	r3, #64	; 0x40
 8006dd0:	d107      	bne.n	8006de2 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8006dda:	6878      	ldr	r0, [r7, #4]
 8006ddc:	f7ff fed2 	bl	8006b84 <HAL_I2C_MemTxCpltCallback>
}
 8006de0:	e006      	b.n	8006df0 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2200      	movs	r2, #0
 8006de6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f7ff fe8a 	bl	8006b04 <HAL_I2C_MasterTxCpltCallback>
}
 8006df0:	bf00      	nop
 8006df2:	3710      	adds	r7, #16
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}

08006df8 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b084      	sub	sp, #16
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e06:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d11d      	bne.n	8006e4c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d10b      	bne.n	8006e30 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e1c:	b2da      	uxtb	r2, r3
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e28:	1c9a      	adds	r2, r3, #2
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8006e2e:	e073      	b.n	8006f18 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e34:	b29b      	uxth	r3, r3
 8006e36:	121b      	asrs	r3, r3, #8
 8006e38:	b2da      	uxtb	r2, r3
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e44:	1c5a      	adds	r2, r3, #1
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006e4a:	e065      	b.n	8006f18 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	d10b      	bne.n	8006e6c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e58:	b2da      	uxtb	r2, r3
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e64:	1c5a      	adds	r2, r3, #1
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006e6a:	e055      	b.n	8006f18 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e70:	2b02      	cmp	r3, #2
 8006e72:	d151      	bne.n	8006f18 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8006e74:	7bfb      	ldrb	r3, [r7, #15]
 8006e76:	2b22      	cmp	r3, #34	; 0x22
 8006e78:	d10d      	bne.n	8006e96 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e88:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e8e:	1c5a      	adds	r2, r3, #1
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006e94:	e040      	b.n	8006f18 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e9a:	b29b      	uxth	r3, r3
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d015      	beq.n	8006ecc <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8006ea0:	7bfb      	ldrb	r3, [r7, #15]
 8006ea2:	2b21      	cmp	r3, #33	; 0x21
 8006ea4:	d112      	bne.n	8006ecc <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eaa:	781a      	ldrb	r2, [r3, #0]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb6:	1c5a      	adds	r2, r3, #1
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	3b01      	subs	r3, #1
 8006ec4:	b29a      	uxth	r2, r3
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006eca:	e025      	b.n	8006f18 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ed0:	b29b      	uxth	r3, r3
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d120      	bne.n	8006f18 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8006ed6:	7bfb      	ldrb	r3, [r7, #15]
 8006ed8:	2b21      	cmp	r3, #33	; 0x21
 8006eda:	d11d      	bne.n	8006f18 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	685a      	ldr	r2, [r3, #4]
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006eea:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	681a      	ldr	r2, [r3, #0]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006efa:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2200      	movs	r2, #0
 8006f00:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2220      	movs	r2, #32
 8006f06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f7ff fe36 	bl	8006b84 <HAL_I2C_MemTxCpltCallback>
}
 8006f18:	bf00      	nop
 8006f1a:	3710      	adds	r7, #16
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}

08006f20 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b084      	sub	sp, #16
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f2e:	b2db      	uxtb	r3, r3
 8006f30:	2b22      	cmp	r3, #34	; 0x22
 8006f32:	f040 80ac 	bne.w	800708e <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f3a:	b29b      	uxth	r3, r3
 8006f3c:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2b03      	cmp	r3, #3
 8006f42:	d921      	bls.n	8006f88 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	691a      	ldr	r2, [r3, #16]
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f4e:	b2d2      	uxtb	r2, r2
 8006f50:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f56:	1c5a      	adds	r2, r3, #1
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f60:	b29b      	uxth	r3, r3
 8006f62:	3b01      	subs	r3, #1
 8006f64:	b29a      	uxth	r2, r3
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	2b03      	cmp	r3, #3
 8006f72:	f040 808c 	bne.w	800708e <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	685a      	ldr	r2, [r3, #4]
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f84:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8006f86:	e082      	b.n	800708e <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f8c:	2b02      	cmp	r3, #2
 8006f8e:	d075      	beq.n	800707c <I2C_MasterReceive_RXNE+0x15c>
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	2b01      	cmp	r3, #1
 8006f94:	d002      	beq.n	8006f9c <I2C_MasterReceive_RXNE+0x7c>
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d16f      	bne.n	800707c <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006f9c:	6878      	ldr	r0, [r7, #4]
 8006f9e:	f001 f827 	bl	8007ff0 <I2C_WaitOnSTOPRequestThroughIT>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d142      	bne.n	800702e <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	681a      	ldr	r2, [r3, #0]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006fb6:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	685a      	ldr	r2, [r3, #4]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006fc6:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	691a      	ldr	r2, [r3, #16]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fd2:	b2d2      	uxtb	r2, r2
 8006fd4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fda:	1c5a      	adds	r2, r3, #1
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fe4:	b29b      	uxth	r3, r3
 8006fe6:	3b01      	subs	r3, #1
 8006fe8:	b29a      	uxth	r2, r3
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2220      	movs	r2, #32
 8006ff2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ffc:	b2db      	uxtb	r3, r3
 8006ffe:	2b40      	cmp	r3, #64	; 0x40
 8007000:	d10a      	bne.n	8007018 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2200      	movs	r2, #0
 8007006:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2200      	movs	r2, #0
 800700e:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f7ff fdc1 	bl	8006b98 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007016:	e03a      	b.n	800708e <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2200      	movs	r2, #0
 800701c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2212      	movs	r2, #18
 8007024:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f7ff fd76 	bl	8006b18 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800702c:	e02f      	b.n	800708e <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	685a      	ldr	r2, [r3, #4]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800703c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	691a      	ldr	r2, [r3, #16]
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007048:	b2d2      	uxtb	r2, r2
 800704a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007050:	1c5a      	adds	r2, r3, #1
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800705a:	b29b      	uxth	r3, r3
 800705c:	3b01      	subs	r3, #1
 800705e:	b29a      	uxth	r2, r3
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2220      	movs	r2, #32
 8007068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2200      	movs	r2, #0
 8007070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f7ff fd99 	bl	8006bac <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800707a:	e008      	b.n	800708e <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	685a      	ldr	r2, [r3, #4]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800708a:	605a      	str	r2, [r3, #4]
}
 800708c:	e7ff      	b.n	800708e <I2C_MasterReceive_RXNE+0x16e>
 800708e:	bf00      	nop
 8007090:	3710      	adds	r7, #16
 8007092:	46bd      	mov	sp, r7
 8007094:	bd80      	pop	{r7, pc}

08007096 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007096:	b580      	push	{r7, lr}
 8007098:	b084      	sub	sp, #16
 800709a:	af00      	add	r7, sp, #0
 800709c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070a2:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	2b04      	cmp	r3, #4
 80070ac:	d11b      	bne.n	80070e6 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	685a      	ldr	r2, [r3, #4]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070bc:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	691a      	ldr	r2, [r3, #16]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070c8:	b2d2      	uxtb	r2, r2
 80070ca:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d0:	1c5a      	adds	r2, r3, #1
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070da:	b29b      	uxth	r3, r3
 80070dc:	3b01      	subs	r3, #1
 80070de:	b29a      	uxth	r2, r3
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80070e4:	e0bd      	b.n	8007262 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	2b03      	cmp	r3, #3
 80070ee:	d129      	bne.n	8007144 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	685a      	ldr	r2, [r3, #4]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070fe:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	2b04      	cmp	r3, #4
 8007104:	d00a      	beq.n	800711c <I2C_MasterReceive_BTF+0x86>
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	2b02      	cmp	r3, #2
 800710a:	d007      	beq.n	800711c <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800711a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	691a      	ldr	r2, [r3, #16]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007126:	b2d2      	uxtb	r2, r2
 8007128:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800712e:	1c5a      	adds	r2, r3, #1
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007138:	b29b      	uxth	r3, r3
 800713a:	3b01      	subs	r3, #1
 800713c:	b29a      	uxth	r2, r3
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007142:	e08e      	b.n	8007262 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007148:	b29b      	uxth	r3, r3
 800714a:	2b02      	cmp	r3, #2
 800714c:	d176      	bne.n	800723c <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2b01      	cmp	r3, #1
 8007152:	d002      	beq.n	800715a <I2C_MasterReceive_BTF+0xc4>
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2b10      	cmp	r3, #16
 8007158:	d108      	bne.n	800716c <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	681a      	ldr	r2, [r3, #0]
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007168:	601a      	str	r2, [r3, #0]
 800716a:	e019      	b.n	80071a0 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	2b04      	cmp	r3, #4
 8007170:	d002      	beq.n	8007178 <I2C_MasterReceive_BTF+0xe2>
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2b02      	cmp	r3, #2
 8007176:	d108      	bne.n	800718a <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007186:	601a      	str	r2, [r3, #0]
 8007188:	e00a      	b.n	80071a0 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2b10      	cmp	r3, #16
 800718e:	d007      	beq.n	80071a0 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	681a      	ldr	r2, [r3, #0]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800719e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	691a      	ldr	r2, [r3, #16]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071aa:	b2d2      	uxtb	r2, r2
 80071ac:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071b2:	1c5a      	adds	r2, r3, #1
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071bc:	b29b      	uxth	r3, r3
 80071be:	3b01      	subs	r3, #1
 80071c0:	b29a      	uxth	r2, r3
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	691a      	ldr	r2, [r3, #16]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071d0:	b2d2      	uxtb	r2, r2
 80071d2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071d8:	1c5a      	adds	r2, r3, #1
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071e2:	b29b      	uxth	r3, r3
 80071e4:	3b01      	subs	r3, #1
 80071e6:	b29a      	uxth	r2, r3
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	685a      	ldr	r2, [r3, #4]
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80071fa:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2220      	movs	r2, #32
 8007200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800720a:	b2db      	uxtb	r3, r3
 800720c:	2b40      	cmp	r3, #64	; 0x40
 800720e:	d10a      	bne.n	8007226 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2200      	movs	r2, #0
 8007214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2200      	movs	r2, #0
 800721c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f7ff fcba 	bl	8006b98 <HAL_I2C_MemRxCpltCallback>
}
 8007224:	e01d      	b.n	8007262 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2200      	movs	r2, #0
 800722a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2212      	movs	r2, #18
 8007232:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f7ff fc6f 	bl	8006b18 <HAL_I2C_MasterRxCpltCallback>
}
 800723a:	e012      	b.n	8007262 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	691a      	ldr	r2, [r3, #16]
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007246:	b2d2      	uxtb	r2, r2
 8007248:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800724e:	1c5a      	adds	r2, r3, #1
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007258:	b29b      	uxth	r3, r3
 800725a:	3b01      	subs	r3, #1
 800725c:	b29a      	uxth	r2, r3
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007262:	bf00      	nop
 8007264:	3710      	adds	r7, #16
 8007266:	46bd      	mov	sp, r7
 8007268:	bd80      	pop	{r7, pc}

0800726a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800726a:	b480      	push	{r7}
 800726c:	b083      	sub	sp, #12
 800726e:	af00      	add	r7, sp, #0
 8007270:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007278:	b2db      	uxtb	r3, r3
 800727a:	2b40      	cmp	r3, #64	; 0x40
 800727c:	d117      	bne.n	80072ae <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007282:	2b00      	cmp	r3, #0
 8007284:	d109      	bne.n	800729a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800728a:	b2db      	uxtb	r3, r3
 800728c:	461a      	mov	r2, r3
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007296:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8007298:	e067      	b.n	800736a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800729e:	b2db      	uxtb	r3, r3
 80072a0:	f043 0301 	orr.w	r3, r3, #1
 80072a4:	b2da      	uxtb	r2, r3
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	611a      	str	r2, [r3, #16]
}
 80072ac:	e05d      	b.n	800736a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	691b      	ldr	r3, [r3, #16]
 80072b2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80072b6:	d133      	bne.n	8007320 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072be:	b2db      	uxtb	r3, r3
 80072c0:	2b21      	cmp	r3, #33	; 0x21
 80072c2:	d109      	bne.n	80072d8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072c8:	b2db      	uxtb	r3, r3
 80072ca:	461a      	mov	r2, r3
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80072d4:	611a      	str	r2, [r3, #16]
 80072d6:	e008      	b.n	80072ea <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072dc:	b2db      	uxtb	r3, r3
 80072de:	f043 0301 	orr.w	r3, r3, #1
 80072e2:	b2da      	uxtb	r2, r3
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d004      	beq.n	80072fc <I2C_Master_SB+0x92>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d108      	bne.n	800730e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007300:	2b00      	cmp	r3, #0
 8007302:	d032      	beq.n	800736a <I2C_Master_SB+0x100>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800730a:	2b00      	cmp	r3, #0
 800730c:	d02d      	beq.n	800736a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	685a      	ldr	r2, [r3, #4]
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800731c:	605a      	str	r2, [r3, #4]
}
 800731e:	e024      	b.n	800736a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007324:	2b00      	cmp	r3, #0
 8007326:	d10e      	bne.n	8007346 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800732c:	b29b      	uxth	r3, r3
 800732e:	11db      	asrs	r3, r3, #7
 8007330:	b2db      	uxtb	r3, r3
 8007332:	f003 0306 	and.w	r3, r3, #6
 8007336:	b2db      	uxtb	r3, r3
 8007338:	f063 030f 	orn	r3, r3, #15
 800733c:	b2da      	uxtb	r2, r3
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	611a      	str	r2, [r3, #16]
}
 8007344:	e011      	b.n	800736a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800734a:	2b01      	cmp	r3, #1
 800734c:	d10d      	bne.n	800736a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007352:	b29b      	uxth	r3, r3
 8007354:	11db      	asrs	r3, r3, #7
 8007356:	b2db      	uxtb	r3, r3
 8007358:	f003 0306 	and.w	r3, r3, #6
 800735c:	b2db      	uxtb	r3, r3
 800735e:	f063 030e 	orn	r3, r3, #14
 8007362:	b2da      	uxtb	r2, r3
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	611a      	str	r2, [r3, #16]
}
 800736a:	bf00      	nop
 800736c:	370c      	adds	r7, #12
 800736e:	46bd      	mov	sp, r7
 8007370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007374:	4770      	bx	lr

08007376 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8007376:	b480      	push	{r7}
 8007378:	b083      	sub	sp, #12
 800737a:	af00      	add	r7, sp, #0
 800737c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007382:	b2da      	uxtb	r2, r3
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800738e:	2b00      	cmp	r3, #0
 8007390:	d004      	beq.n	800739c <I2C_Master_ADD10+0x26>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007396:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007398:	2b00      	cmp	r3, #0
 800739a:	d108      	bne.n	80073ae <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d00c      	beq.n	80073be <I2C_Master_ADD10+0x48>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d007      	beq.n	80073be <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	685a      	ldr	r2, [r3, #4]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80073bc:	605a      	str	r2, [r3, #4]
  }
}
 80073be:	bf00      	nop
 80073c0:	370c      	adds	r7, #12
 80073c2:	46bd      	mov	sp, r7
 80073c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c8:	4770      	bx	lr

080073ca <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80073ca:	b480      	push	{r7}
 80073cc:	b091      	sub	sp, #68	; 0x44
 80073ce:	af00      	add	r7, sp, #0
 80073d0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80073d8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073e0:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073e6:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073ee:	b2db      	uxtb	r3, r3
 80073f0:	2b22      	cmp	r3, #34	; 0x22
 80073f2:	f040 8169 	bne.w	80076c8 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d10f      	bne.n	800741e <I2C_Master_ADDR+0x54>
 80073fe:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007402:	2b40      	cmp	r3, #64	; 0x40
 8007404:	d10b      	bne.n	800741e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007406:	2300      	movs	r3, #0
 8007408:	633b      	str	r3, [r7, #48]	; 0x30
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	695b      	ldr	r3, [r3, #20]
 8007410:	633b      	str	r3, [r7, #48]	; 0x30
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	699b      	ldr	r3, [r3, #24]
 8007418:	633b      	str	r3, [r7, #48]	; 0x30
 800741a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800741c:	e160      	b.n	80076e0 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007422:	2b00      	cmp	r3, #0
 8007424:	d11d      	bne.n	8007462 <I2C_Master_ADDR+0x98>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	691b      	ldr	r3, [r3, #16]
 800742a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800742e:	d118      	bne.n	8007462 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007430:	2300      	movs	r3, #0
 8007432:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	695b      	ldr	r3, [r3, #20]
 800743a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	699b      	ldr	r3, [r3, #24]
 8007442:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007444:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	681a      	ldr	r2, [r3, #0]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007454:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800745a:	1c5a      	adds	r2, r3, #1
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	651a      	str	r2, [r3, #80]	; 0x50
 8007460:	e13e      	b.n	80076e0 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007466:	b29b      	uxth	r3, r3
 8007468:	2b00      	cmp	r3, #0
 800746a:	d113      	bne.n	8007494 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800746c:	2300      	movs	r3, #0
 800746e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	695b      	ldr	r3, [r3, #20]
 8007476:	62bb      	str	r3, [r7, #40]	; 0x28
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	699b      	ldr	r3, [r3, #24]
 800747e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007480:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	681a      	ldr	r2, [r3, #0]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007490:	601a      	str	r2, [r3, #0]
 8007492:	e115      	b.n	80076c0 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007498:	b29b      	uxth	r3, r3
 800749a:	2b01      	cmp	r3, #1
 800749c:	f040 808a 	bne.w	80075b4 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80074a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074a2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80074a6:	d137      	bne.n	8007518 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	681a      	ldr	r2, [r3, #0]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074b6:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074c6:	d113      	bne.n	80074f0 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	681a      	ldr	r2, [r3, #0]
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074d6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074d8:	2300      	movs	r3, #0
 80074da:	627b      	str	r3, [r7, #36]	; 0x24
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	695b      	ldr	r3, [r3, #20]
 80074e2:	627b      	str	r3, [r7, #36]	; 0x24
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	699b      	ldr	r3, [r3, #24]
 80074ea:	627b      	str	r3, [r7, #36]	; 0x24
 80074ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ee:	e0e7      	b.n	80076c0 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074f0:	2300      	movs	r3, #0
 80074f2:	623b      	str	r3, [r7, #32]
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	695b      	ldr	r3, [r3, #20]
 80074fa:	623b      	str	r3, [r7, #32]
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	699b      	ldr	r3, [r3, #24]
 8007502:	623b      	str	r3, [r7, #32]
 8007504:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	681a      	ldr	r2, [r3, #0]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007514:	601a      	str	r2, [r3, #0]
 8007516:	e0d3      	b.n	80076c0 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8007518:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800751a:	2b08      	cmp	r3, #8
 800751c:	d02e      	beq.n	800757c <I2C_Master_ADDR+0x1b2>
 800751e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007520:	2b20      	cmp	r3, #32
 8007522:	d02b      	beq.n	800757c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8007524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007526:	2b12      	cmp	r3, #18
 8007528:	d102      	bne.n	8007530 <I2C_Master_ADDR+0x166>
 800752a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800752c:	2b01      	cmp	r3, #1
 800752e:	d125      	bne.n	800757c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007532:	2b04      	cmp	r3, #4
 8007534:	d00e      	beq.n	8007554 <I2C_Master_ADDR+0x18a>
 8007536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007538:	2b02      	cmp	r3, #2
 800753a:	d00b      	beq.n	8007554 <I2C_Master_ADDR+0x18a>
 800753c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800753e:	2b10      	cmp	r3, #16
 8007540:	d008      	beq.n	8007554 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	681a      	ldr	r2, [r3, #0]
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007550:	601a      	str	r2, [r3, #0]
 8007552:	e007      	b.n	8007564 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	681a      	ldr	r2, [r3, #0]
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007562:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007564:	2300      	movs	r3, #0
 8007566:	61fb      	str	r3, [r7, #28]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	695b      	ldr	r3, [r3, #20]
 800756e:	61fb      	str	r3, [r7, #28]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	699b      	ldr	r3, [r3, #24]
 8007576:	61fb      	str	r3, [r7, #28]
 8007578:	69fb      	ldr	r3, [r7, #28]
 800757a:	e0a1      	b.n	80076c0 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	681a      	ldr	r2, [r3, #0]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800758a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800758c:	2300      	movs	r3, #0
 800758e:	61bb      	str	r3, [r7, #24]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	695b      	ldr	r3, [r3, #20]
 8007596:	61bb      	str	r3, [r7, #24]
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	699b      	ldr	r3, [r3, #24]
 800759e:	61bb      	str	r3, [r7, #24]
 80075a0:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	681a      	ldr	r2, [r3, #0]
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075b0:	601a      	str	r2, [r3, #0]
 80075b2:	e085      	b.n	80076c0 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075b8:	b29b      	uxth	r3, r3
 80075ba:	2b02      	cmp	r3, #2
 80075bc:	d14d      	bne.n	800765a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80075be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075c0:	2b04      	cmp	r3, #4
 80075c2:	d016      	beq.n	80075f2 <I2C_Master_ADDR+0x228>
 80075c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075c6:	2b02      	cmp	r3, #2
 80075c8:	d013      	beq.n	80075f2 <I2C_Master_ADDR+0x228>
 80075ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075cc:	2b10      	cmp	r3, #16
 80075ce:	d010      	beq.n	80075f2 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	681a      	ldr	r2, [r3, #0]
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075de:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	681a      	ldr	r2, [r3, #0]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80075ee:	601a      	str	r2, [r3, #0]
 80075f0:	e007      	b.n	8007602 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	681a      	ldr	r2, [r3, #0]
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007600:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800760c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007610:	d117      	bne.n	8007642 <I2C_Master_ADDR+0x278>
 8007612:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007614:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007618:	d00b      	beq.n	8007632 <I2C_Master_ADDR+0x268>
 800761a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800761c:	2b01      	cmp	r3, #1
 800761e:	d008      	beq.n	8007632 <I2C_Master_ADDR+0x268>
 8007620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007622:	2b08      	cmp	r3, #8
 8007624:	d005      	beq.n	8007632 <I2C_Master_ADDR+0x268>
 8007626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007628:	2b10      	cmp	r3, #16
 800762a:	d002      	beq.n	8007632 <I2C_Master_ADDR+0x268>
 800762c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800762e:	2b20      	cmp	r3, #32
 8007630:	d107      	bne.n	8007642 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	685a      	ldr	r2, [r3, #4]
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007640:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007642:	2300      	movs	r3, #0
 8007644:	617b      	str	r3, [r7, #20]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	695b      	ldr	r3, [r3, #20]
 800764c:	617b      	str	r3, [r7, #20]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	699b      	ldr	r3, [r3, #24]
 8007654:	617b      	str	r3, [r7, #20]
 8007656:	697b      	ldr	r3, [r7, #20]
 8007658:	e032      	b.n	80076c0 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	681a      	ldr	r2, [r3, #0]
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007668:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	685b      	ldr	r3, [r3, #4]
 8007670:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007674:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007678:	d117      	bne.n	80076aa <I2C_Master_ADDR+0x2e0>
 800767a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800767c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007680:	d00b      	beq.n	800769a <I2C_Master_ADDR+0x2d0>
 8007682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007684:	2b01      	cmp	r3, #1
 8007686:	d008      	beq.n	800769a <I2C_Master_ADDR+0x2d0>
 8007688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800768a:	2b08      	cmp	r3, #8
 800768c:	d005      	beq.n	800769a <I2C_Master_ADDR+0x2d0>
 800768e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007690:	2b10      	cmp	r3, #16
 8007692:	d002      	beq.n	800769a <I2C_Master_ADDR+0x2d0>
 8007694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007696:	2b20      	cmp	r3, #32
 8007698:	d107      	bne.n	80076aa <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	685a      	ldr	r2, [r3, #4]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80076a8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076aa:	2300      	movs	r3, #0
 80076ac:	613b      	str	r3, [r7, #16]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	695b      	ldr	r3, [r3, #20]
 80076b4:	613b      	str	r3, [r7, #16]
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	699b      	ldr	r3, [r3, #24]
 80076bc:	613b      	str	r3, [r7, #16]
 80076be:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2200      	movs	r2, #0
 80076c4:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80076c6:	e00b      	b.n	80076e0 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076c8:	2300      	movs	r3, #0
 80076ca:	60fb      	str	r3, [r7, #12]
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	695b      	ldr	r3, [r3, #20]
 80076d2:	60fb      	str	r3, [r7, #12]
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	699b      	ldr	r3, [r3, #24]
 80076da:	60fb      	str	r3, [r7, #12]
 80076dc:	68fb      	ldr	r3, [r7, #12]
}
 80076de:	e7ff      	b.n	80076e0 <I2C_Master_ADDR+0x316>
 80076e0:	bf00      	nop
 80076e2:	3744      	adds	r7, #68	; 0x44
 80076e4:	46bd      	mov	sp, r7
 80076e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ea:	4770      	bx	lr

080076ec <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b084      	sub	sp, #16
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076fa:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007700:	b29b      	uxth	r3, r3
 8007702:	2b00      	cmp	r3, #0
 8007704:	d02b      	beq.n	800775e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800770a:	781a      	ldrb	r2, [r3, #0]
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007716:	1c5a      	adds	r2, r3, #1
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007720:	b29b      	uxth	r3, r3
 8007722:	3b01      	subs	r3, #1
 8007724:	b29a      	uxth	r2, r3
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800772e:	b29b      	uxth	r3, r3
 8007730:	2b00      	cmp	r3, #0
 8007732:	d114      	bne.n	800775e <I2C_SlaveTransmit_TXE+0x72>
 8007734:	7bfb      	ldrb	r3, [r7, #15]
 8007736:	2b29      	cmp	r3, #41	; 0x29
 8007738:	d111      	bne.n	800775e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	685a      	ldr	r2, [r3, #4]
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007748:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2221      	movs	r2, #33	; 0x21
 800774e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2228      	movs	r2, #40	; 0x28
 8007754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007758:	6878      	ldr	r0, [r7, #4]
 800775a:	f7ff f9e7 	bl	8006b2c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800775e:	bf00      	nop
 8007760:	3710      	adds	r7, #16
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}

08007766 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007766:	b480      	push	{r7}
 8007768:	b083      	sub	sp, #12
 800776a:	af00      	add	r7, sp, #0
 800776c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007772:	b29b      	uxth	r3, r3
 8007774:	2b00      	cmp	r3, #0
 8007776:	d011      	beq.n	800779c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800777c:	781a      	ldrb	r2, [r3, #0]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007788:	1c5a      	adds	r2, r3, #1
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007792:	b29b      	uxth	r3, r3
 8007794:	3b01      	subs	r3, #1
 8007796:	b29a      	uxth	r2, r3
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800779c:	bf00      	nop
 800779e:	370c      	adds	r7, #12
 80077a0:	46bd      	mov	sp, r7
 80077a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a6:	4770      	bx	lr

080077a8 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b084      	sub	sp, #16
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077b6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077bc:	b29b      	uxth	r3, r3
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d02c      	beq.n	800781c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	691a      	ldr	r2, [r3, #16]
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077cc:	b2d2      	uxtb	r2, r2
 80077ce:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077d4:	1c5a      	adds	r2, r3, #1
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077de:	b29b      	uxth	r3, r3
 80077e0:	3b01      	subs	r3, #1
 80077e2:	b29a      	uxth	r2, r3
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077ec:	b29b      	uxth	r3, r3
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d114      	bne.n	800781c <I2C_SlaveReceive_RXNE+0x74>
 80077f2:	7bfb      	ldrb	r3, [r7, #15]
 80077f4:	2b2a      	cmp	r3, #42	; 0x2a
 80077f6:	d111      	bne.n	800781c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	685a      	ldr	r2, [r3, #4]
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007806:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2222      	movs	r2, #34	; 0x22
 800780c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2228      	movs	r2, #40	; 0x28
 8007812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007816:	6878      	ldr	r0, [r7, #4]
 8007818:	f7ff f992 	bl	8006b40 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800781c:	bf00      	nop
 800781e:	3710      	adds	r7, #16
 8007820:	46bd      	mov	sp, r7
 8007822:	bd80      	pop	{r7, pc}

08007824 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007824:	b480      	push	{r7}
 8007826:	b083      	sub	sp, #12
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007830:	b29b      	uxth	r3, r3
 8007832:	2b00      	cmp	r3, #0
 8007834:	d012      	beq.n	800785c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	691a      	ldr	r2, [r3, #16]
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007840:	b2d2      	uxtb	r2, r2
 8007842:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007848:	1c5a      	adds	r2, r3, #1
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007852:	b29b      	uxth	r3, r3
 8007854:	3b01      	subs	r3, #1
 8007856:	b29a      	uxth	r2, r3
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800785c:	bf00      	nop
 800785e:	370c      	adds	r7, #12
 8007860:	46bd      	mov	sp, r7
 8007862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007866:	4770      	bx	lr

08007868 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b084      	sub	sp, #16
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
 8007870:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8007872:	2300      	movs	r3, #0
 8007874:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800787c:	b2db      	uxtb	r3, r3
 800787e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007882:	2b28      	cmp	r3, #40	; 0x28
 8007884:	d127      	bne.n	80078d6 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	685a      	ldr	r2, [r3, #4]
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007894:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	089b      	lsrs	r3, r3, #2
 800789a:	f003 0301 	and.w	r3, r3, #1
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d101      	bne.n	80078a6 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80078a2:	2301      	movs	r3, #1
 80078a4:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	09db      	lsrs	r3, r3, #7
 80078aa:	f003 0301 	and.w	r3, r3, #1
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d103      	bne.n	80078ba <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	68db      	ldr	r3, [r3, #12]
 80078b6:	81bb      	strh	r3, [r7, #12]
 80078b8:	e002      	b.n	80078c0 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	699b      	ldr	r3, [r3, #24]
 80078be:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2200      	movs	r2, #0
 80078c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80078c8:	89ba      	ldrh	r2, [r7, #12]
 80078ca:	7bfb      	ldrb	r3, [r7, #15]
 80078cc:	4619      	mov	r1, r3
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f7ff f940 	bl	8006b54 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80078d4:	e00e      	b.n	80078f4 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078d6:	2300      	movs	r3, #0
 80078d8:	60bb      	str	r3, [r7, #8]
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	695b      	ldr	r3, [r3, #20]
 80078e0:	60bb      	str	r3, [r7, #8]
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	699b      	ldr	r3, [r3, #24]
 80078e8:	60bb      	str	r3, [r7, #8]
 80078ea:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2200      	movs	r2, #0
 80078f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80078f4:	bf00      	nop
 80078f6:	3710      	adds	r7, #16
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bd80      	pop	{r7, pc}

080078fc <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b084      	sub	sp, #16
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800790a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	685a      	ldr	r2, [r3, #4]
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800791a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800791c:	2300      	movs	r3, #0
 800791e:	60bb      	str	r3, [r7, #8]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	695b      	ldr	r3, [r3, #20]
 8007926:	60bb      	str	r3, [r7, #8]
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	681a      	ldr	r2, [r3, #0]
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f042 0201 	orr.w	r2, r2, #1
 8007936:	601a      	str	r2, [r3, #0]
 8007938:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	681a      	ldr	r2, [r3, #0]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007948:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007954:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007958:	d172      	bne.n	8007a40 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800795a:	7bfb      	ldrb	r3, [r7, #15]
 800795c:	2b22      	cmp	r3, #34	; 0x22
 800795e:	d002      	beq.n	8007966 <I2C_Slave_STOPF+0x6a>
 8007960:	7bfb      	ldrb	r3, [r7, #15]
 8007962:	2b2a      	cmp	r3, #42	; 0x2a
 8007964:	d135      	bne.n	80079d2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	b29a      	uxth	r2, r3
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007978:	b29b      	uxth	r3, r3
 800797a:	2b00      	cmp	r3, #0
 800797c:	d005      	beq.n	800798a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007982:	f043 0204 	orr.w	r2, r3, #4
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	685a      	ldr	r2, [r3, #4]
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007998:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800799e:	4618      	mov	r0, r3
 80079a0:	f7fe f92a 	bl	8005bf8 <HAL_DMA_GetState>
 80079a4:	4603      	mov	r3, r0
 80079a6:	2b01      	cmp	r3, #1
 80079a8:	d049      	beq.n	8007a3e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079ae:	4a69      	ldr	r2, [pc, #420]	; (8007b54 <I2C_Slave_STOPF+0x258>)
 80079b0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079b6:	4618      	mov	r0, r3
 80079b8:	f7fd ff72 	bl	80058a0 <HAL_DMA_Abort_IT>
 80079bc:	4603      	mov	r3, r0
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d03d      	beq.n	8007a3e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079c8:	687a      	ldr	r2, [r7, #4]
 80079ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80079cc:	4610      	mov	r0, r2
 80079ce:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80079d0:	e035      	b.n	8007a3e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	b29a      	uxth	r2, r3
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079e4:	b29b      	uxth	r3, r3
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d005      	beq.n	80079f6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ee:	f043 0204 	orr.w	r2, r3, #4
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	685a      	ldr	r2, [r3, #4]
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a04:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	f7fe f8f4 	bl	8005bf8 <HAL_DMA_GetState>
 8007a10:	4603      	mov	r3, r0
 8007a12:	2b01      	cmp	r3, #1
 8007a14:	d014      	beq.n	8007a40 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a1a:	4a4e      	ldr	r2, [pc, #312]	; (8007b54 <I2C_Slave_STOPF+0x258>)
 8007a1c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a22:	4618      	mov	r0, r3
 8007a24:	f7fd ff3c 	bl	80058a0 <HAL_DMA_Abort_IT>
 8007a28:	4603      	mov	r3, r0
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d008      	beq.n	8007a40 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a34:	687a      	ldr	r2, [r7, #4]
 8007a36:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007a38:	4610      	mov	r0, r2
 8007a3a:	4798      	blx	r3
 8007a3c:	e000      	b.n	8007a40 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007a3e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a44:	b29b      	uxth	r3, r3
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d03e      	beq.n	8007ac8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	695b      	ldr	r3, [r3, #20]
 8007a50:	f003 0304 	and.w	r3, r3, #4
 8007a54:	2b04      	cmp	r3, #4
 8007a56:	d112      	bne.n	8007a7e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	691a      	ldr	r2, [r3, #16]
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a62:	b2d2      	uxtb	r2, r2
 8007a64:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a6a:	1c5a      	adds	r2, r3, #1
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a74:	b29b      	uxth	r3, r3
 8007a76:	3b01      	subs	r3, #1
 8007a78:	b29a      	uxth	r2, r3
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	695b      	ldr	r3, [r3, #20]
 8007a84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a88:	2b40      	cmp	r3, #64	; 0x40
 8007a8a:	d112      	bne.n	8007ab2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	691a      	ldr	r2, [r3, #16]
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a96:	b2d2      	uxtb	r2, r2
 8007a98:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a9e:	1c5a      	adds	r2, r3, #1
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007aa8:	b29b      	uxth	r3, r3
 8007aaa:	3b01      	subs	r3, #1
 8007aac:	b29a      	uxth	r2, r3
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ab6:	b29b      	uxth	r3, r3
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d005      	beq.n	8007ac8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ac0:	f043 0204 	orr.w	r2, r3, #4
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d003      	beq.n	8007ad8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007ad0:	6878      	ldr	r0, [r7, #4]
 8007ad2:	f000 f8b3 	bl	8007c3c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8007ad6:	e039      	b.n	8007b4c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007ad8:	7bfb      	ldrb	r3, [r7, #15]
 8007ada:	2b2a      	cmp	r3, #42	; 0x2a
 8007adc:	d109      	bne.n	8007af2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2228      	movs	r2, #40	; 0x28
 8007ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f7ff f827 	bl	8006b40 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007af8:	b2db      	uxtb	r3, r3
 8007afa:	2b28      	cmp	r3, #40	; 0x28
 8007afc:	d111      	bne.n	8007b22 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	4a15      	ldr	r2, [pc, #84]	; (8007b58 <I2C_Slave_STOPF+0x25c>)
 8007b02:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2200      	movs	r2, #0
 8007b08:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2220      	movs	r2, #32
 8007b0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2200      	movs	r2, #0
 8007b16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f7ff f828 	bl	8006b70 <HAL_I2C_ListenCpltCallback>
}
 8007b20:	e014      	b.n	8007b4c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b26:	2b22      	cmp	r3, #34	; 0x22
 8007b28:	d002      	beq.n	8007b30 <I2C_Slave_STOPF+0x234>
 8007b2a:	7bfb      	ldrb	r3, [r7, #15]
 8007b2c:	2b22      	cmp	r3, #34	; 0x22
 8007b2e:	d10d      	bne.n	8007b4c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2200      	movs	r2, #0
 8007b34:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2220      	movs	r2, #32
 8007b3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2200      	movs	r2, #0
 8007b42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f7fe fffa 	bl	8006b40 <HAL_I2C_SlaveRxCpltCallback>
}
 8007b4c:	bf00      	nop
 8007b4e:	3710      	adds	r7, #16
 8007b50:	46bd      	mov	sp, r7
 8007b52:	bd80      	pop	{r7, pc}
 8007b54:	08007ea1 	.word	0x08007ea1
 8007b58:	ffff0000 	.word	0xffff0000

08007b5c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b084      	sub	sp, #16
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b6a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b70:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	2b08      	cmp	r3, #8
 8007b76:	d002      	beq.n	8007b7e <I2C_Slave_AF+0x22>
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	2b20      	cmp	r3, #32
 8007b7c:	d129      	bne.n	8007bd2 <I2C_Slave_AF+0x76>
 8007b7e:	7bfb      	ldrb	r3, [r7, #15]
 8007b80:	2b28      	cmp	r3, #40	; 0x28
 8007b82:	d126      	bne.n	8007bd2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	4a2c      	ldr	r2, [pc, #176]	; (8007c38 <I2C_Slave_AF+0xdc>)
 8007b88:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	685a      	ldr	r2, [r3, #4]
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007b98:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007ba2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	681a      	ldr	r2, [r3, #0]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007bb2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2220      	movs	r2, #32
 8007bbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f7fe ffd0 	bl	8006b70 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8007bd0:	e02e      	b.n	8007c30 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8007bd2:	7bfb      	ldrb	r3, [r7, #15]
 8007bd4:	2b21      	cmp	r3, #33	; 0x21
 8007bd6:	d126      	bne.n	8007c26 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	4a17      	ldr	r2, [pc, #92]	; (8007c38 <I2C_Slave_AF+0xdc>)
 8007bdc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2221      	movs	r2, #33	; 0x21
 8007be2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2220      	movs	r2, #32
 8007be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	685a      	ldr	r2, [r3, #4]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007c02:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007c0c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	681a      	ldr	r2, [r3, #0]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c1c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007c1e:	6878      	ldr	r0, [r7, #4]
 8007c20:	f7fe ff84 	bl	8006b2c <HAL_I2C_SlaveTxCpltCallback>
}
 8007c24:	e004      	b.n	8007c30 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007c2e:	615a      	str	r2, [r3, #20]
}
 8007c30:	bf00      	nop
 8007c32:	3710      	adds	r7, #16
 8007c34:	46bd      	mov	sp, r7
 8007c36:	bd80      	pop	{r7, pc}
 8007c38:	ffff0000 	.word	0xffff0000

08007c3c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b084      	sub	sp, #16
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c4a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c52:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007c54:	7bbb      	ldrb	r3, [r7, #14]
 8007c56:	2b10      	cmp	r3, #16
 8007c58:	d002      	beq.n	8007c60 <I2C_ITError+0x24>
 8007c5a:	7bbb      	ldrb	r3, [r7, #14]
 8007c5c:	2b40      	cmp	r3, #64	; 0x40
 8007c5e:	d10a      	bne.n	8007c76 <I2C_ITError+0x3a>
 8007c60:	7bfb      	ldrb	r3, [r7, #15]
 8007c62:	2b22      	cmp	r3, #34	; 0x22
 8007c64:	d107      	bne.n	8007c76 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	681a      	ldr	r2, [r3, #0]
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007c74:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007c76:	7bfb      	ldrb	r3, [r7, #15]
 8007c78:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007c7c:	2b28      	cmp	r3, #40	; 0x28
 8007c7e:	d107      	bne.n	8007c90 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2200      	movs	r2, #0
 8007c84:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2228      	movs	r2, #40	; 0x28
 8007c8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007c8e:	e015      	b.n	8007cbc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c9e:	d00a      	beq.n	8007cb6 <I2C_ITError+0x7a>
 8007ca0:	7bfb      	ldrb	r3, [r7, #15]
 8007ca2:	2b60      	cmp	r3, #96	; 0x60
 8007ca4:	d007      	beq.n	8007cb6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2220      	movs	r2, #32
 8007caa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	685b      	ldr	r3, [r3, #4]
 8007cc2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007cc6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007cca:	d162      	bne.n	8007d92 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	685a      	ldr	r2, [r3, #4]
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007cda:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ce0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007ce4:	b2db      	uxtb	r3, r3
 8007ce6:	2b01      	cmp	r3, #1
 8007ce8:	d020      	beq.n	8007d2c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cee:	4a6a      	ldr	r2, [pc, #424]	; (8007e98 <I2C_ITError+0x25c>)
 8007cf0:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	f7fd fdd2 	bl	80058a0 <HAL_DMA_Abort_IT>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	f000 8089 	beq.w	8007e16 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	681a      	ldr	r2, [r3, #0]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f022 0201 	bic.w	r2, r2, #1
 8007d12:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2220      	movs	r2, #32
 8007d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d22:	687a      	ldr	r2, [r7, #4]
 8007d24:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007d26:	4610      	mov	r0, r2
 8007d28:	4798      	blx	r3
 8007d2a:	e074      	b.n	8007e16 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d30:	4a59      	ldr	r2, [pc, #356]	; (8007e98 <I2C_ITError+0x25c>)
 8007d32:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d38:	4618      	mov	r0, r3
 8007d3a:	f7fd fdb1 	bl	80058a0 <HAL_DMA_Abort_IT>
 8007d3e:	4603      	mov	r3, r0
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d068      	beq.n	8007e16 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	695b      	ldr	r3, [r3, #20]
 8007d4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d4e:	2b40      	cmp	r3, #64	; 0x40
 8007d50:	d10b      	bne.n	8007d6a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	691a      	ldr	r2, [r3, #16]
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d5c:	b2d2      	uxtb	r2, r2
 8007d5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d64:	1c5a      	adds	r2, r3, #1
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	681a      	ldr	r2, [r3, #0]
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f022 0201 	bic.w	r2, r2, #1
 8007d78:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2220      	movs	r2, #32
 8007d7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d88:	687a      	ldr	r2, [r7, #4]
 8007d8a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007d8c:	4610      	mov	r0, r2
 8007d8e:	4798      	blx	r3
 8007d90:	e041      	b.n	8007e16 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d98:	b2db      	uxtb	r3, r3
 8007d9a:	2b60      	cmp	r3, #96	; 0x60
 8007d9c:	d125      	bne.n	8007dea <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2220      	movs	r2, #32
 8007da2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2200      	movs	r2, #0
 8007daa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	695b      	ldr	r3, [r3, #20]
 8007db2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007db6:	2b40      	cmp	r3, #64	; 0x40
 8007db8:	d10b      	bne.n	8007dd2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	691a      	ldr	r2, [r3, #16]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc4:	b2d2      	uxtb	r2, r2
 8007dc6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dcc:	1c5a      	adds	r2, r3, #1
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	681a      	ldr	r2, [r3, #0]
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f022 0201 	bic.w	r2, r2, #1
 8007de0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	f7fe feec 	bl	8006bc0 <HAL_I2C_AbortCpltCallback>
 8007de8:	e015      	b.n	8007e16 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	695b      	ldr	r3, [r3, #20]
 8007df0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007df4:	2b40      	cmp	r3, #64	; 0x40
 8007df6:	d10b      	bne.n	8007e10 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	691a      	ldr	r2, [r3, #16]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e02:	b2d2      	uxtb	r2, r2
 8007e04:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e0a:	1c5a      	adds	r2, r3, #1
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007e10:	6878      	ldr	r0, [r7, #4]
 8007e12:	f7fe fecb 	bl	8006bac <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e1a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007e1c:	68bb      	ldr	r3, [r7, #8]
 8007e1e:	f003 0301 	and.w	r3, r3, #1
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d10e      	bne.n	8007e44 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d109      	bne.n	8007e44 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d104      	bne.n	8007e44 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d007      	beq.n	8007e54 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	685a      	ldr	r2, [r3, #4]
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007e52:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e5a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e60:	f003 0304 	and.w	r3, r3, #4
 8007e64:	2b04      	cmp	r3, #4
 8007e66:	d113      	bne.n	8007e90 <I2C_ITError+0x254>
 8007e68:	7bfb      	ldrb	r3, [r7, #15]
 8007e6a:	2b28      	cmp	r3, #40	; 0x28
 8007e6c:	d110      	bne.n	8007e90 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	4a0a      	ldr	r2, [pc, #40]	; (8007e9c <I2C_ITError+0x260>)
 8007e72:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2200      	movs	r2, #0
 8007e78:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2220      	movs	r2, #32
 8007e7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2200      	movs	r2, #0
 8007e86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f7fe fe70 	bl	8006b70 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007e90:	bf00      	nop
 8007e92:	3710      	adds	r7, #16
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}
 8007e98:	08007ea1 	.word	0x08007ea1
 8007e9c:	ffff0000 	.word	0xffff0000

08007ea0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b086      	sub	sp, #24
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eb0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007eb8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007eba:	4b4b      	ldr	r3, [pc, #300]	; (8007fe8 <I2C_DMAAbort+0x148>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	08db      	lsrs	r3, r3, #3
 8007ec0:	4a4a      	ldr	r2, [pc, #296]	; (8007fec <I2C_DMAAbort+0x14c>)
 8007ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ec6:	0a1a      	lsrs	r2, r3, #8
 8007ec8:	4613      	mov	r3, r2
 8007eca:	009b      	lsls	r3, r3, #2
 8007ecc:	4413      	add	r3, r2
 8007ece:	00da      	lsls	r2, r3, #3
 8007ed0:	1ad3      	subs	r3, r2, r3
 8007ed2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d106      	bne.n	8007ee8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ede:	f043 0220 	orr.w	r2, r3, #32
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8007ee6:	e00a      	b.n	8007efe <I2C_DMAAbort+0x5e>
    }
    count--;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	3b01      	subs	r3, #1
 8007eec:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007eee:	697b      	ldr	r3, [r7, #20]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007ef8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007efc:	d0ea      	beq.n	8007ed4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007efe:	697b      	ldr	r3, [r7, #20]
 8007f00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d003      	beq.n	8007f0e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007f06:	697b      	ldr	r3, [r7, #20]
 8007f08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007f0e:	697b      	ldr	r3, [r7, #20]
 8007f10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d003      	beq.n	8007f1e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007f16:	697b      	ldr	r3, [r7, #20]
 8007f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f1e:	697b      	ldr	r3, [r7, #20]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	681a      	ldr	r2, [r3, #0]
 8007f24:	697b      	ldr	r3, [r7, #20]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f2c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	2200      	movs	r2, #0
 8007f32:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007f34:	697b      	ldr	r3, [r7, #20]
 8007f36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d003      	beq.n	8007f44 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007f3c:	697b      	ldr	r3, [r7, #20]
 8007f3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f40:	2200      	movs	r2, #0
 8007f42:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007f44:	697b      	ldr	r3, [r7, #20]
 8007f46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d003      	beq.n	8007f54 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007f4c:	697b      	ldr	r3, [r7, #20]
 8007f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f50:	2200      	movs	r2, #0
 8007f52:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	681a      	ldr	r2, [r3, #0]
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f022 0201 	bic.w	r2, r2, #1
 8007f62:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007f64:	697b      	ldr	r3, [r7, #20]
 8007f66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f6a:	b2db      	uxtb	r3, r3
 8007f6c:	2b60      	cmp	r3, #96	; 0x60
 8007f6e:	d10e      	bne.n	8007f8e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007f70:	697b      	ldr	r3, [r7, #20]
 8007f72:	2220      	movs	r2, #32
 8007f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	2200      	movs	r2, #0
 8007f84:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007f86:	6978      	ldr	r0, [r7, #20]
 8007f88:	f7fe fe1a 	bl	8006bc0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007f8c:	e027      	b.n	8007fde <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007f8e:	7cfb      	ldrb	r3, [r7, #19]
 8007f90:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007f94:	2b28      	cmp	r3, #40	; 0x28
 8007f96:	d117      	bne.n	8007fc8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007f98:	697b      	ldr	r3, [r7, #20]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	681a      	ldr	r2, [r3, #0]
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f042 0201 	orr.w	r2, r2, #1
 8007fa6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007fa8:	697b      	ldr	r3, [r7, #20]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	681a      	ldr	r2, [r3, #0]
 8007fae:	697b      	ldr	r3, [r7, #20]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007fb6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007fb8:	697b      	ldr	r3, [r7, #20]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007fbe:	697b      	ldr	r3, [r7, #20]
 8007fc0:	2228      	movs	r2, #40	; 0x28
 8007fc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007fc6:	e007      	b.n	8007fd8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007fc8:	697b      	ldr	r3, [r7, #20]
 8007fca:	2220      	movs	r2, #32
 8007fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007fd8:	6978      	ldr	r0, [r7, #20]
 8007fda:	f7fe fde7 	bl	8006bac <HAL_I2C_ErrorCallback>
}
 8007fde:	bf00      	nop
 8007fe0:	3718      	adds	r7, #24
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bd80      	pop	{r7, pc}
 8007fe6:	bf00      	nop
 8007fe8:	200003a4 	.word	0x200003a4
 8007fec:	14f8b589 	.word	0x14f8b589

08007ff0 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b085      	sub	sp, #20
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007ffc:	4b13      	ldr	r3, [pc, #76]	; (800804c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	08db      	lsrs	r3, r3, #3
 8008002:	4a13      	ldr	r2, [pc, #76]	; (8008050 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8008004:	fba2 2303 	umull	r2, r3, r2, r3
 8008008:	0a1a      	lsrs	r2, r3, #8
 800800a:	4613      	mov	r3, r2
 800800c:	009b      	lsls	r3, r3, #2
 800800e:	4413      	add	r3, r2
 8008010:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	3b01      	subs	r3, #1
 8008016:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d107      	bne.n	800802e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008022:	f043 0220 	orr.w	r2, r3, #32
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800802a:	2301      	movs	r3, #1
 800802c:	e008      	b.n	8008040 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008038:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800803c:	d0e9      	beq.n	8008012 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800803e:	2300      	movs	r3, #0
}
 8008040:	4618      	mov	r0, r3
 8008042:	3714      	adds	r7, #20
 8008044:	46bd      	mov	sp, r7
 8008046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804a:	4770      	bx	lr
 800804c:	200003a4 	.word	0x200003a4
 8008050:	14f8b589 	.word	0x14f8b589

08008054 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8008054:	b480      	push	{r7}
 8008056:	b083      	sub	sp, #12
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008060:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8008064:	d103      	bne.n	800806e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2201      	movs	r2, #1
 800806a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800806c:	e007      	b.n	800807e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008072:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008076:	d102      	bne.n	800807e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2208      	movs	r2, #8
 800807c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800807e:	bf00      	nop
 8008080:	370c      	adds	r7, #12
 8008082:	46bd      	mov	sp, r7
 8008084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008088:	4770      	bx	lr
	...

0800808c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b086      	sub	sp, #24
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d101      	bne.n	800809e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800809a:	2301      	movs	r3, #1
 800809c:	e267      	b.n	800856e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f003 0301 	and.w	r3, r3, #1
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d075      	beq.n	8008196 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80080aa:	4b88      	ldr	r3, [pc, #544]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 80080ac:	689b      	ldr	r3, [r3, #8]
 80080ae:	f003 030c 	and.w	r3, r3, #12
 80080b2:	2b04      	cmp	r3, #4
 80080b4:	d00c      	beq.n	80080d0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80080b6:	4b85      	ldr	r3, [pc, #532]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 80080b8:	689b      	ldr	r3, [r3, #8]
 80080ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80080be:	2b08      	cmp	r3, #8
 80080c0:	d112      	bne.n	80080e8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80080c2:	4b82      	ldr	r3, [pc, #520]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 80080c4:	685b      	ldr	r3, [r3, #4]
 80080c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80080ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80080ce:	d10b      	bne.n	80080e8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80080d0:	4b7e      	ldr	r3, [pc, #504]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d05b      	beq.n	8008194 <HAL_RCC_OscConfig+0x108>
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	685b      	ldr	r3, [r3, #4]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d157      	bne.n	8008194 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80080e4:	2301      	movs	r3, #1
 80080e6:	e242      	b.n	800856e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	685b      	ldr	r3, [r3, #4]
 80080ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80080f0:	d106      	bne.n	8008100 <HAL_RCC_OscConfig+0x74>
 80080f2:	4b76      	ldr	r3, [pc, #472]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a75      	ldr	r2, [pc, #468]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 80080f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80080fc:	6013      	str	r3, [r2, #0]
 80080fe:	e01d      	b.n	800813c <HAL_RCC_OscConfig+0xb0>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	685b      	ldr	r3, [r3, #4]
 8008104:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008108:	d10c      	bne.n	8008124 <HAL_RCC_OscConfig+0x98>
 800810a:	4b70      	ldr	r3, [pc, #448]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	4a6f      	ldr	r2, [pc, #444]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 8008110:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008114:	6013      	str	r3, [r2, #0]
 8008116:	4b6d      	ldr	r3, [pc, #436]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a6c      	ldr	r2, [pc, #432]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 800811c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008120:	6013      	str	r3, [r2, #0]
 8008122:	e00b      	b.n	800813c <HAL_RCC_OscConfig+0xb0>
 8008124:	4b69      	ldr	r3, [pc, #420]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4a68      	ldr	r2, [pc, #416]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 800812a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800812e:	6013      	str	r3, [r2, #0]
 8008130:	4b66      	ldr	r3, [pc, #408]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	4a65      	ldr	r2, [pc, #404]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 8008136:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800813a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	685b      	ldr	r3, [r3, #4]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d013      	beq.n	800816c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008144:	f7fd f918 	bl	8005378 <HAL_GetTick>
 8008148:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800814a:	e008      	b.n	800815e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800814c:	f7fd f914 	bl	8005378 <HAL_GetTick>
 8008150:	4602      	mov	r2, r0
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	1ad3      	subs	r3, r2, r3
 8008156:	2b64      	cmp	r3, #100	; 0x64
 8008158:	d901      	bls.n	800815e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800815a:	2303      	movs	r3, #3
 800815c:	e207      	b.n	800856e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800815e:	4b5b      	ldr	r3, [pc, #364]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008166:	2b00      	cmp	r3, #0
 8008168:	d0f0      	beq.n	800814c <HAL_RCC_OscConfig+0xc0>
 800816a:	e014      	b.n	8008196 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800816c:	f7fd f904 	bl	8005378 <HAL_GetTick>
 8008170:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008172:	e008      	b.n	8008186 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008174:	f7fd f900 	bl	8005378 <HAL_GetTick>
 8008178:	4602      	mov	r2, r0
 800817a:	693b      	ldr	r3, [r7, #16]
 800817c:	1ad3      	subs	r3, r2, r3
 800817e:	2b64      	cmp	r3, #100	; 0x64
 8008180:	d901      	bls.n	8008186 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008182:	2303      	movs	r3, #3
 8008184:	e1f3      	b.n	800856e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008186:	4b51      	ldr	r3, [pc, #324]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800818e:	2b00      	cmp	r3, #0
 8008190:	d1f0      	bne.n	8008174 <HAL_RCC_OscConfig+0xe8>
 8008192:	e000      	b.n	8008196 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008194:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f003 0302 	and.w	r3, r3, #2
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d063      	beq.n	800826a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80081a2:	4b4a      	ldr	r3, [pc, #296]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 80081a4:	689b      	ldr	r3, [r3, #8]
 80081a6:	f003 030c 	and.w	r3, r3, #12
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d00b      	beq.n	80081c6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80081ae:	4b47      	ldr	r3, [pc, #284]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 80081b0:	689b      	ldr	r3, [r3, #8]
 80081b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80081b6:	2b08      	cmp	r3, #8
 80081b8:	d11c      	bne.n	80081f4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80081ba:	4b44      	ldr	r3, [pc, #272]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d116      	bne.n	80081f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80081c6:	4b41      	ldr	r3, [pc, #260]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f003 0302 	and.w	r3, r3, #2
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d005      	beq.n	80081de <HAL_RCC_OscConfig+0x152>
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	68db      	ldr	r3, [r3, #12]
 80081d6:	2b01      	cmp	r3, #1
 80081d8:	d001      	beq.n	80081de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80081da:	2301      	movs	r3, #1
 80081dc:	e1c7      	b.n	800856e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80081de:	4b3b      	ldr	r3, [pc, #236]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	691b      	ldr	r3, [r3, #16]
 80081ea:	00db      	lsls	r3, r3, #3
 80081ec:	4937      	ldr	r1, [pc, #220]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 80081ee:	4313      	orrs	r3, r2
 80081f0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80081f2:	e03a      	b.n	800826a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	68db      	ldr	r3, [r3, #12]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d020      	beq.n	800823e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80081fc:	4b34      	ldr	r3, [pc, #208]	; (80082d0 <HAL_RCC_OscConfig+0x244>)
 80081fe:	2201      	movs	r2, #1
 8008200:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008202:	f7fd f8b9 	bl	8005378 <HAL_GetTick>
 8008206:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008208:	e008      	b.n	800821c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800820a:	f7fd f8b5 	bl	8005378 <HAL_GetTick>
 800820e:	4602      	mov	r2, r0
 8008210:	693b      	ldr	r3, [r7, #16]
 8008212:	1ad3      	subs	r3, r2, r3
 8008214:	2b02      	cmp	r3, #2
 8008216:	d901      	bls.n	800821c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008218:	2303      	movs	r3, #3
 800821a:	e1a8      	b.n	800856e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800821c:	4b2b      	ldr	r3, [pc, #172]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f003 0302 	and.w	r3, r3, #2
 8008224:	2b00      	cmp	r3, #0
 8008226:	d0f0      	beq.n	800820a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008228:	4b28      	ldr	r3, [pc, #160]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	691b      	ldr	r3, [r3, #16]
 8008234:	00db      	lsls	r3, r3, #3
 8008236:	4925      	ldr	r1, [pc, #148]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 8008238:	4313      	orrs	r3, r2
 800823a:	600b      	str	r3, [r1, #0]
 800823c:	e015      	b.n	800826a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800823e:	4b24      	ldr	r3, [pc, #144]	; (80082d0 <HAL_RCC_OscConfig+0x244>)
 8008240:	2200      	movs	r2, #0
 8008242:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008244:	f7fd f898 	bl	8005378 <HAL_GetTick>
 8008248:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800824a:	e008      	b.n	800825e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800824c:	f7fd f894 	bl	8005378 <HAL_GetTick>
 8008250:	4602      	mov	r2, r0
 8008252:	693b      	ldr	r3, [r7, #16]
 8008254:	1ad3      	subs	r3, r2, r3
 8008256:	2b02      	cmp	r3, #2
 8008258:	d901      	bls.n	800825e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800825a:	2303      	movs	r3, #3
 800825c:	e187      	b.n	800856e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800825e:	4b1b      	ldr	r3, [pc, #108]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f003 0302 	and.w	r3, r3, #2
 8008266:	2b00      	cmp	r3, #0
 8008268:	d1f0      	bne.n	800824c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f003 0308 	and.w	r3, r3, #8
 8008272:	2b00      	cmp	r3, #0
 8008274:	d036      	beq.n	80082e4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	695b      	ldr	r3, [r3, #20]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d016      	beq.n	80082ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800827e:	4b15      	ldr	r3, [pc, #84]	; (80082d4 <HAL_RCC_OscConfig+0x248>)
 8008280:	2201      	movs	r2, #1
 8008282:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008284:	f7fd f878 	bl	8005378 <HAL_GetTick>
 8008288:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800828a:	e008      	b.n	800829e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800828c:	f7fd f874 	bl	8005378 <HAL_GetTick>
 8008290:	4602      	mov	r2, r0
 8008292:	693b      	ldr	r3, [r7, #16]
 8008294:	1ad3      	subs	r3, r2, r3
 8008296:	2b02      	cmp	r3, #2
 8008298:	d901      	bls.n	800829e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800829a:	2303      	movs	r3, #3
 800829c:	e167      	b.n	800856e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800829e:	4b0b      	ldr	r3, [pc, #44]	; (80082cc <HAL_RCC_OscConfig+0x240>)
 80082a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80082a2:	f003 0302 	and.w	r3, r3, #2
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d0f0      	beq.n	800828c <HAL_RCC_OscConfig+0x200>
 80082aa:	e01b      	b.n	80082e4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80082ac:	4b09      	ldr	r3, [pc, #36]	; (80082d4 <HAL_RCC_OscConfig+0x248>)
 80082ae:	2200      	movs	r2, #0
 80082b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80082b2:	f7fd f861 	bl	8005378 <HAL_GetTick>
 80082b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80082b8:	e00e      	b.n	80082d8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80082ba:	f7fd f85d 	bl	8005378 <HAL_GetTick>
 80082be:	4602      	mov	r2, r0
 80082c0:	693b      	ldr	r3, [r7, #16]
 80082c2:	1ad3      	subs	r3, r2, r3
 80082c4:	2b02      	cmp	r3, #2
 80082c6:	d907      	bls.n	80082d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80082c8:	2303      	movs	r3, #3
 80082ca:	e150      	b.n	800856e <HAL_RCC_OscConfig+0x4e2>
 80082cc:	40023800 	.word	0x40023800
 80082d0:	42470000 	.word	0x42470000
 80082d4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80082d8:	4b88      	ldr	r3, [pc, #544]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 80082da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80082dc:	f003 0302 	and.w	r3, r3, #2
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d1ea      	bne.n	80082ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f003 0304 	and.w	r3, r3, #4
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	f000 8097 	beq.w	8008420 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80082f2:	2300      	movs	r3, #0
 80082f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80082f6:	4b81      	ldr	r3, [pc, #516]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 80082f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d10f      	bne.n	8008322 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008302:	2300      	movs	r3, #0
 8008304:	60bb      	str	r3, [r7, #8]
 8008306:	4b7d      	ldr	r3, [pc, #500]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 8008308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800830a:	4a7c      	ldr	r2, [pc, #496]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 800830c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008310:	6413      	str	r3, [r2, #64]	; 0x40
 8008312:	4b7a      	ldr	r3, [pc, #488]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 8008314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008316:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800831a:	60bb      	str	r3, [r7, #8]
 800831c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800831e:	2301      	movs	r3, #1
 8008320:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008322:	4b77      	ldr	r3, [pc, #476]	; (8008500 <HAL_RCC_OscConfig+0x474>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800832a:	2b00      	cmp	r3, #0
 800832c:	d118      	bne.n	8008360 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800832e:	4b74      	ldr	r3, [pc, #464]	; (8008500 <HAL_RCC_OscConfig+0x474>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	4a73      	ldr	r2, [pc, #460]	; (8008500 <HAL_RCC_OscConfig+0x474>)
 8008334:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008338:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800833a:	f7fd f81d 	bl	8005378 <HAL_GetTick>
 800833e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008340:	e008      	b.n	8008354 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008342:	f7fd f819 	bl	8005378 <HAL_GetTick>
 8008346:	4602      	mov	r2, r0
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	1ad3      	subs	r3, r2, r3
 800834c:	2b02      	cmp	r3, #2
 800834e:	d901      	bls.n	8008354 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008350:	2303      	movs	r3, #3
 8008352:	e10c      	b.n	800856e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008354:	4b6a      	ldr	r3, [pc, #424]	; (8008500 <HAL_RCC_OscConfig+0x474>)
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800835c:	2b00      	cmp	r3, #0
 800835e:	d0f0      	beq.n	8008342 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	689b      	ldr	r3, [r3, #8]
 8008364:	2b01      	cmp	r3, #1
 8008366:	d106      	bne.n	8008376 <HAL_RCC_OscConfig+0x2ea>
 8008368:	4b64      	ldr	r3, [pc, #400]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 800836a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800836c:	4a63      	ldr	r2, [pc, #396]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 800836e:	f043 0301 	orr.w	r3, r3, #1
 8008372:	6713      	str	r3, [r2, #112]	; 0x70
 8008374:	e01c      	b.n	80083b0 <HAL_RCC_OscConfig+0x324>
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	689b      	ldr	r3, [r3, #8]
 800837a:	2b05      	cmp	r3, #5
 800837c:	d10c      	bne.n	8008398 <HAL_RCC_OscConfig+0x30c>
 800837e:	4b5f      	ldr	r3, [pc, #380]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 8008380:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008382:	4a5e      	ldr	r2, [pc, #376]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 8008384:	f043 0304 	orr.w	r3, r3, #4
 8008388:	6713      	str	r3, [r2, #112]	; 0x70
 800838a:	4b5c      	ldr	r3, [pc, #368]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 800838c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800838e:	4a5b      	ldr	r2, [pc, #364]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 8008390:	f043 0301 	orr.w	r3, r3, #1
 8008394:	6713      	str	r3, [r2, #112]	; 0x70
 8008396:	e00b      	b.n	80083b0 <HAL_RCC_OscConfig+0x324>
 8008398:	4b58      	ldr	r3, [pc, #352]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 800839a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800839c:	4a57      	ldr	r2, [pc, #348]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 800839e:	f023 0301 	bic.w	r3, r3, #1
 80083a2:	6713      	str	r3, [r2, #112]	; 0x70
 80083a4:	4b55      	ldr	r3, [pc, #340]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 80083a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083a8:	4a54      	ldr	r2, [pc, #336]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 80083aa:	f023 0304 	bic.w	r3, r3, #4
 80083ae:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	689b      	ldr	r3, [r3, #8]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d015      	beq.n	80083e4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083b8:	f7fc ffde 	bl	8005378 <HAL_GetTick>
 80083bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80083be:	e00a      	b.n	80083d6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80083c0:	f7fc ffda 	bl	8005378 <HAL_GetTick>
 80083c4:	4602      	mov	r2, r0
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	1ad3      	subs	r3, r2, r3
 80083ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d901      	bls.n	80083d6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80083d2:	2303      	movs	r3, #3
 80083d4:	e0cb      	b.n	800856e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80083d6:	4b49      	ldr	r3, [pc, #292]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 80083d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083da:	f003 0302 	and.w	r3, r3, #2
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d0ee      	beq.n	80083c0 <HAL_RCC_OscConfig+0x334>
 80083e2:	e014      	b.n	800840e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80083e4:	f7fc ffc8 	bl	8005378 <HAL_GetTick>
 80083e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80083ea:	e00a      	b.n	8008402 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80083ec:	f7fc ffc4 	bl	8005378 <HAL_GetTick>
 80083f0:	4602      	mov	r2, r0
 80083f2:	693b      	ldr	r3, [r7, #16]
 80083f4:	1ad3      	subs	r3, r2, r3
 80083f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80083fa:	4293      	cmp	r3, r2
 80083fc:	d901      	bls.n	8008402 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80083fe:	2303      	movs	r3, #3
 8008400:	e0b5      	b.n	800856e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008402:	4b3e      	ldr	r3, [pc, #248]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 8008404:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008406:	f003 0302 	and.w	r3, r3, #2
 800840a:	2b00      	cmp	r3, #0
 800840c:	d1ee      	bne.n	80083ec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800840e:	7dfb      	ldrb	r3, [r7, #23]
 8008410:	2b01      	cmp	r3, #1
 8008412:	d105      	bne.n	8008420 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008414:	4b39      	ldr	r3, [pc, #228]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 8008416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008418:	4a38      	ldr	r2, [pc, #224]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 800841a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800841e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	699b      	ldr	r3, [r3, #24]
 8008424:	2b00      	cmp	r3, #0
 8008426:	f000 80a1 	beq.w	800856c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800842a:	4b34      	ldr	r3, [pc, #208]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 800842c:	689b      	ldr	r3, [r3, #8]
 800842e:	f003 030c 	and.w	r3, r3, #12
 8008432:	2b08      	cmp	r3, #8
 8008434:	d05c      	beq.n	80084f0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	699b      	ldr	r3, [r3, #24]
 800843a:	2b02      	cmp	r3, #2
 800843c:	d141      	bne.n	80084c2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800843e:	4b31      	ldr	r3, [pc, #196]	; (8008504 <HAL_RCC_OscConfig+0x478>)
 8008440:	2200      	movs	r2, #0
 8008442:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008444:	f7fc ff98 	bl	8005378 <HAL_GetTick>
 8008448:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800844a:	e008      	b.n	800845e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800844c:	f7fc ff94 	bl	8005378 <HAL_GetTick>
 8008450:	4602      	mov	r2, r0
 8008452:	693b      	ldr	r3, [r7, #16]
 8008454:	1ad3      	subs	r3, r2, r3
 8008456:	2b02      	cmp	r3, #2
 8008458:	d901      	bls.n	800845e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800845a:	2303      	movs	r3, #3
 800845c:	e087      	b.n	800856e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800845e:	4b27      	ldr	r3, [pc, #156]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008466:	2b00      	cmp	r3, #0
 8008468:	d1f0      	bne.n	800844c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	69da      	ldr	r2, [r3, #28]
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6a1b      	ldr	r3, [r3, #32]
 8008472:	431a      	orrs	r2, r3
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008478:	019b      	lsls	r3, r3, #6
 800847a:	431a      	orrs	r2, r3
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008480:	085b      	lsrs	r3, r3, #1
 8008482:	3b01      	subs	r3, #1
 8008484:	041b      	lsls	r3, r3, #16
 8008486:	431a      	orrs	r2, r3
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800848c:	061b      	lsls	r3, r3, #24
 800848e:	491b      	ldr	r1, [pc, #108]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 8008490:	4313      	orrs	r3, r2
 8008492:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008494:	4b1b      	ldr	r3, [pc, #108]	; (8008504 <HAL_RCC_OscConfig+0x478>)
 8008496:	2201      	movs	r2, #1
 8008498:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800849a:	f7fc ff6d 	bl	8005378 <HAL_GetTick>
 800849e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80084a0:	e008      	b.n	80084b4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80084a2:	f7fc ff69 	bl	8005378 <HAL_GetTick>
 80084a6:	4602      	mov	r2, r0
 80084a8:	693b      	ldr	r3, [r7, #16]
 80084aa:	1ad3      	subs	r3, r2, r3
 80084ac:	2b02      	cmp	r3, #2
 80084ae:	d901      	bls.n	80084b4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80084b0:	2303      	movs	r3, #3
 80084b2:	e05c      	b.n	800856e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80084b4:	4b11      	ldr	r3, [pc, #68]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d0f0      	beq.n	80084a2 <HAL_RCC_OscConfig+0x416>
 80084c0:	e054      	b.n	800856c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80084c2:	4b10      	ldr	r3, [pc, #64]	; (8008504 <HAL_RCC_OscConfig+0x478>)
 80084c4:	2200      	movs	r2, #0
 80084c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80084c8:	f7fc ff56 	bl	8005378 <HAL_GetTick>
 80084cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084ce:	e008      	b.n	80084e2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80084d0:	f7fc ff52 	bl	8005378 <HAL_GetTick>
 80084d4:	4602      	mov	r2, r0
 80084d6:	693b      	ldr	r3, [r7, #16]
 80084d8:	1ad3      	subs	r3, r2, r3
 80084da:	2b02      	cmp	r3, #2
 80084dc:	d901      	bls.n	80084e2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80084de:	2303      	movs	r3, #3
 80084e0:	e045      	b.n	800856e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084e2:	4b06      	ldr	r3, [pc, #24]	; (80084fc <HAL_RCC_OscConfig+0x470>)
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d1f0      	bne.n	80084d0 <HAL_RCC_OscConfig+0x444>
 80084ee:	e03d      	b.n	800856c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	699b      	ldr	r3, [r3, #24]
 80084f4:	2b01      	cmp	r3, #1
 80084f6:	d107      	bne.n	8008508 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80084f8:	2301      	movs	r3, #1
 80084fa:	e038      	b.n	800856e <HAL_RCC_OscConfig+0x4e2>
 80084fc:	40023800 	.word	0x40023800
 8008500:	40007000 	.word	0x40007000
 8008504:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008508:	4b1b      	ldr	r3, [pc, #108]	; (8008578 <HAL_RCC_OscConfig+0x4ec>)
 800850a:	685b      	ldr	r3, [r3, #4]
 800850c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	699b      	ldr	r3, [r3, #24]
 8008512:	2b01      	cmp	r3, #1
 8008514:	d028      	beq.n	8008568 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008520:	429a      	cmp	r2, r3
 8008522:	d121      	bne.n	8008568 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800852e:	429a      	cmp	r2, r3
 8008530:	d11a      	bne.n	8008568 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008532:	68fa      	ldr	r2, [r7, #12]
 8008534:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008538:	4013      	ands	r3, r2
 800853a:	687a      	ldr	r2, [r7, #4]
 800853c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800853e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008540:	4293      	cmp	r3, r2
 8008542:	d111      	bne.n	8008568 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800854e:	085b      	lsrs	r3, r3, #1
 8008550:	3b01      	subs	r3, #1
 8008552:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008554:	429a      	cmp	r2, r3
 8008556:	d107      	bne.n	8008568 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008562:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008564:	429a      	cmp	r2, r3
 8008566:	d001      	beq.n	800856c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8008568:	2301      	movs	r3, #1
 800856a:	e000      	b.n	800856e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800856c:	2300      	movs	r3, #0
}
 800856e:	4618      	mov	r0, r3
 8008570:	3718      	adds	r7, #24
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}
 8008576:	bf00      	nop
 8008578:	40023800 	.word	0x40023800

0800857c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b084      	sub	sp, #16
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
 8008584:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d101      	bne.n	8008590 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800858c:	2301      	movs	r3, #1
 800858e:	e0cc      	b.n	800872a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008590:	4b68      	ldr	r3, [pc, #416]	; (8008734 <HAL_RCC_ClockConfig+0x1b8>)
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f003 0307 	and.w	r3, r3, #7
 8008598:	683a      	ldr	r2, [r7, #0]
 800859a:	429a      	cmp	r2, r3
 800859c:	d90c      	bls.n	80085b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800859e:	4b65      	ldr	r3, [pc, #404]	; (8008734 <HAL_RCC_ClockConfig+0x1b8>)
 80085a0:	683a      	ldr	r2, [r7, #0]
 80085a2:	b2d2      	uxtb	r2, r2
 80085a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80085a6:	4b63      	ldr	r3, [pc, #396]	; (8008734 <HAL_RCC_ClockConfig+0x1b8>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	f003 0307 	and.w	r3, r3, #7
 80085ae:	683a      	ldr	r2, [r7, #0]
 80085b0:	429a      	cmp	r2, r3
 80085b2:	d001      	beq.n	80085b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80085b4:	2301      	movs	r3, #1
 80085b6:	e0b8      	b.n	800872a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f003 0302 	and.w	r3, r3, #2
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d020      	beq.n	8008606 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f003 0304 	and.w	r3, r3, #4
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d005      	beq.n	80085dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80085d0:	4b59      	ldr	r3, [pc, #356]	; (8008738 <HAL_RCC_ClockConfig+0x1bc>)
 80085d2:	689b      	ldr	r3, [r3, #8]
 80085d4:	4a58      	ldr	r2, [pc, #352]	; (8008738 <HAL_RCC_ClockConfig+0x1bc>)
 80085d6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80085da:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f003 0308 	and.w	r3, r3, #8
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d005      	beq.n	80085f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80085e8:	4b53      	ldr	r3, [pc, #332]	; (8008738 <HAL_RCC_ClockConfig+0x1bc>)
 80085ea:	689b      	ldr	r3, [r3, #8]
 80085ec:	4a52      	ldr	r2, [pc, #328]	; (8008738 <HAL_RCC_ClockConfig+0x1bc>)
 80085ee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80085f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80085f4:	4b50      	ldr	r3, [pc, #320]	; (8008738 <HAL_RCC_ClockConfig+0x1bc>)
 80085f6:	689b      	ldr	r3, [r3, #8]
 80085f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	689b      	ldr	r3, [r3, #8]
 8008600:	494d      	ldr	r1, [pc, #308]	; (8008738 <HAL_RCC_ClockConfig+0x1bc>)
 8008602:	4313      	orrs	r3, r2
 8008604:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f003 0301 	and.w	r3, r3, #1
 800860e:	2b00      	cmp	r3, #0
 8008610:	d044      	beq.n	800869c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	2b01      	cmp	r3, #1
 8008618:	d107      	bne.n	800862a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800861a:	4b47      	ldr	r3, [pc, #284]	; (8008738 <HAL_RCC_ClockConfig+0x1bc>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008622:	2b00      	cmp	r3, #0
 8008624:	d119      	bne.n	800865a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008626:	2301      	movs	r3, #1
 8008628:	e07f      	b.n	800872a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	685b      	ldr	r3, [r3, #4]
 800862e:	2b02      	cmp	r3, #2
 8008630:	d003      	beq.n	800863a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008636:	2b03      	cmp	r3, #3
 8008638:	d107      	bne.n	800864a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800863a:	4b3f      	ldr	r3, [pc, #252]	; (8008738 <HAL_RCC_ClockConfig+0x1bc>)
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008642:	2b00      	cmp	r3, #0
 8008644:	d109      	bne.n	800865a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008646:	2301      	movs	r3, #1
 8008648:	e06f      	b.n	800872a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800864a:	4b3b      	ldr	r3, [pc, #236]	; (8008738 <HAL_RCC_ClockConfig+0x1bc>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f003 0302 	and.w	r3, r3, #2
 8008652:	2b00      	cmp	r3, #0
 8008654:	d101      	bne.n	800865a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008656:	2301      	movs	r3, #1
 8008658:	e067      	b.n	800872a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800865a:	4b37      	ldr	r3, [pc, #220]	; (8008738 <HAL_RCC_ClockConfig+0x1bc>)
 800865c:	689b      	ldr	r3, [r3, #8]
 800865e:	f023 0203 	bic.w	r2, r3, #3
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	4934      	ldr	r1, [pc, #208]	; (8008738 <HAL_RCC_ClockConfig+0x1bc>)
 8008668:	4313      	orrs	r3, r2
 800866a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800866c:	f7fc fe84 	bl	8005378 <HAL_GetTick>
 8008670:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008672:	e00a      	b.n	800868a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008674:	f7fc fe80 	bl	8005378 <HAL_GetTick>
 8008678:	4602      	mov	r2, r0
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	1ad3      	subs	r3, r2, r3
 800867e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008682:	4293      	cmp	r3, r2
 8008684:	d901      	bls.n	800868a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008686:	2303      	movs	r3, #3
 8008688:	e04f      	b.n	800872a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800868a:	4b2b      	ldr	r3, [pc, #172]	; (8008738 <HAL_RCC_ClockConfig+0x1bc>)
 800868c:	689b      	ldr	r3, [r3, #8]
 800868e:	f003 020c 	and.w	r2, r3, #12
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	685b      	ldr	r3, [r3, #4]
 8008696:	009b      	lsls	r3, r3, #2
 8008698:	429a      	cmp	r2, r3
 800869a:	d1eb      	bne.n	8008674 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800869c:	4b25      	ldr	r3, [pc, #148]	; (8008734 <HAL_RCC_ClockConfig+0x1b8>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	f003 0307 	and.w	r3, r3, #7
 80086a4:	683a      	ldr	r2, [r7, #0]
 80086a6:	429a      	cmp	r2, r3
 80086a8:	d20c      	bcs.n	80086c4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80086aa:	4b22      	ldr	r3, [pc, #136]	; (8008734 <HAL_RCC_ClockConfig+0x1b8>)
 80086ac:	683a      	ldr	r2, [r7, #0]
 80086ae:	b2d2      	uxtb	r2, r2
 80086b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80086b2:	4b20      	ldr	r3, [pc, #128]	; (8008734 <HAL_RCC_ClockConfig+0x1b8>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f003 0307 	and.w	r3, r3, #7
 80086ba:	683a      	ldr	r2, [r7, #0]
 80086bc:	429a      	cmp	r2, r3
 80086be:	d001      	beq.n	80086c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80086c0:	2301      	movs	r3, #1
 80086c2:	e032      	b.n	800872a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f003 0304 	and.w	r3, r3, #4
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d008      	beq.n	80086e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80086d0:	4b19      	ldr	r3, [pc, #100]	; (8008738 <HAL_RCC_ClockConfig+0x1bc>)
 80086d2:	689b      	ldr	r3, [r3, #8]
 80086d4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	68db      	ldr	r3, [r3, #12]
 80086dc:	4916      	ldr	r1, [pc, #88]	; (8008738 <HAL_RCC_ClockConfig+0x1bc>)
 80086de:	4313      	orrs	r3, r2
 80086e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	f003 0308 	and.w	r3, r3, #8
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d009      	beq.n	8008702 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80086ee:	4b12      	ldr	r3, [pc, #72]	; (8008738 <HAL_RCC_ClockConfig+0x1bc>)
 80086f0:	689b      	ldr	r3, [r3, #8]
 80086f2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	691b      	ldr	r3, [r3, #16]
 80086fa:	00db      	lsls	r3, r3, #3
 80086fc:	490e      	ldr	r1, [pc, #56]	; (8008738 <HAL_RCC_ClockConfig+0x1bc>)
 80086fe:	4313      	orrs	r3, r2
 8008700:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008702:	f000 f821 	bl	8008748 <HAL_RCC_GetSysClockFreq>
 8008706:	4602      	mov	r2, r0
 8008708:	4b0b      	ldr	r3, [pc, #44]	; (8008738 <HAL_RCC_ClockConfig+0x1bc>)
 800870a:	689b      	ldr	r3, [r3, #8]
 800870c:	091b      	lsrs	r3, r3, #4
 800870e:	f003 030f 	and.w	r3, r3, #15
 8008712:	490a      	ldr	r1, [pc, #40]	; (800873c <HAL_RCC_ClockConfig+0x1c0>)
 8008714:	5ccb      	ldrb	r3, [r1, r3]
 8008716:	fa22 f303 	lsr.w	r3, r2, r3
 800871a:	4a09      	ldr	r2, [pc, #36]	; (8008740 <HAL_RCC_ClockConfig+0x1c4>)
 800871c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800871e:	4b09      	ldr	r3, [pc, #36]	; (8008744 <HAL_RCC_ClockConfig+0x1c8>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	4618      	mov	r0, r3
 8008724:	f7fc fde4 	bl	80052f0 <HAL_InitTick>

  return HAL_OK;
 8008728:	2300      	movs	r3, #0
}
 800872a:	4618      	mov	r0, r3
 800872c:	3710      	adds	r7, #16
 800872e:	46bd      	mov	sp, r7
 8008730:	bd80      	pop	{r7, pc}
 8008732:	bf00      	nop
 8008734:	40023c00 	.word	0x40023c00
 8008738:	40023800 	.word	0x40023800
 800873c:	0800b3ec 	.word	0x0800b3ec
 8008740:	200003a4 	.word	0x200003a4
 8008744:	200003a8 	.word	0x200003a8

08008748 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008748:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800874c:	b094      	sub	sp, #80	; 0x50
 800874e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008750:	2300      	movs	r3, #0
 8008752:	647b      	str	r3, [r7, #68]	; 0x44
 8008754:	2300      	movs	r3, #0
 8008756:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008758:	2300      	movs	r3, #0
 800875a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800875c:	2300      	movs	r3, #0
 800875e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008760:	4b79      	ldr	r3, [pc, #484]	; (8008948 <HAL_RCC_GetSysClockFreq+0x200>)
 8008762:	689b      	ldr	r3, [r3, #8]
 8008764:	f003 030c 	and.w	r3, r3, #12
 8008768:	2b08      	cmp	r3, #8
 800876a:	d00d      	beq.n	8008788 <HAL_RCC_GetSysClockFreq+0x40>
 800876c:	2b08      	cmp	r3, #8
 800876e:	f200 80e1 	bhi.w	8008934 <HAL_RCC_GetSysClockFreq+0x1ec>
 8008772:	2b00      	cmp	r3, #0
 8008774:	d002      	beq.n	800877c <HAL_RCC_GetSysClockFreq+0x34>
 8008776:	2b04      	cmp	r3, #4
 8008778:	d003      	beq.n	8008782 <HAL_RCC_GetSysClockFreq+0x3a>
 800877a:	e0db      	b.n	8008934 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800877c:	4b73      	ldr	r3, [pc, #460]	; (800894c <HAL_RCC_GetSysClockFreq+0x204>)
 800877e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8008780:	e0db      	b.n	800893a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008782:	4b73      	ldr	r3, [pc, #460]	; (8008950 <HAL_RCC_GetSysClockFreq+0x208>)
 8008784:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008786:	e0d8      	b.n	800893a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008788:	4b6f      	ldr	r3, [pc, #444]	; (8008948 <HAL_RCC_GetSysClockFreq+0x200>)
 800878a:	685b      	ldr	r3, [r3, #4]
 800878c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008790:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008792:	4b6d      	ldr	r3, [pc, #436]	; (8008948 <HAL_RCC_GetSysClockFreq+0x200>)
 8008794:	685b      	ldr	r3, [r3, #4]
 8008796:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800879a:	2b00      	cmp	r3, #0
 800879c:	d063      	beq.n	8008866 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800879e:	4b6a      	ldr	r3, [pc, #424]	; (8008948 <HAL_RCC_GetSysClockFreq+0x200>)
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	099b      	lsrs	r3, r3, #6
 80087a4:	2200      	movs	r2, #0
 80087a6:	63bb      	str	r3, [r7, #56]	; 0x38
 80087a8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80087aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087b0:	633b      	str	r3, [r7, #48]	; 0x30
 80087b2:	2300      	movs	r3, #0
 80087b4:	637b      	str	r3, [r7, #52]	; 0x34
 80087b6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80087ba:	4622      	mov	r2, r4
 80087bc:	462b      	mov	r3, r5
 80087be:	f04f 0000 	mov.w	r0, #0
 80087c2:	f04f 0100 	mov.w	r1, #0
 80087c6:	0159      	lsls	r1, r3, #5
 80087c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80087cc:	0150      	lsls	r0, r2, #5
 80087ce:	4602      	mov	r2, r0
 80087d0:	460b      	mov	r3, r1
 80087d2:	4621      	mov	r1, r4
 80087d4:	1a51      	subs	r1, r2, r1
 80087d6:	6139      	str	r1, [r7, #16]
 80087d8:	4629      	mov	r1, r5
 80087da:	eb63 0301 	sbc.w	r3, r3, r1
 80087de:	617b      	str	r3, [r7, #20]
 80087e0:	f04f 0200 	mov.w	r2, #0
 80087e4:	f04f 0300 	mov.w	r3, #0
 80087e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80087ec:	4659      	mov	r1, fp
 80087ee:	018b      	lsls	r3, r1, #6
 80087f0:	4651      	mov	r1, sl
 80087f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80087f6:	4651      	mov	r1, sl
 80087f8:	018a      	lsls	r2, r1, #6
 80087fa:	4651      	mov	r1, sl
 80087fc:	ebb2 0801 	subs.w	r8, r2, r1
 8008800:	4659      	mov	r1, fp
 8008802:	eb63 0901 	sbc.w	r9, r3, r1
 8008806:	f04f 0200 	mov.w	r2, #0
 800880a:	f04f 0300 	mov.w	r3, #0
 800880e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008812:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008816:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800881a:	4690      	mov	r8, r2
 800881c:	4699      	mov	r9, r3
 800881e:	4623      	mov	r3, r4
 8008820:	eb18 0303 	adds.w	r3, r8, r3
 8008824:	60bb      	str	r3, [r7, #8]
 8008826:	462b      	mov	r3, r5
 8008828:	eb49 0303 	adc.w	r3, r9, r3
 800882c:	60fb      	str	r3, [r7, #12]
 800882e:	f04f 0200 	mov.w	r2, #0
 8008832:	f04f 0300 	mov.w	r3, #0
 8008836:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800883a:	4629      	mov	r1, r5
 800883c:	024b      	lsls	r3, r1, #9
 800883e:	4621      	mov	r1, r4
 8008840:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008844:	4621      	mov	r1, r4
 8008846:	024a      	lsls	r2, r1, #9
 8008848:	4610      	mov	r0, r2
 800884a:	4619      	mov	r1, r3
 800884c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800884e:	2200      	movs	r2, #0
 8008850:	62bb      	str	r3, [r7, #40]	; 0x28
 8008852:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008854:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008858:	f7f8 f8fc 	bl	8000a54 <__aeabi_uldivmod>
 800885c:	4602      	mov	r2, r0
 800885e:	460b      	mov	r3, r1
 8008860:	4613      	mov	r3, r2
 8008862:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008864:	e058      	b.n	8008918 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008866:	4b38      	ldr	r3, [pc, #224]	; (8008948 <HAL_RCC_GetSysClockFreq+0x200>)
 8008868:	685b      	ldr	r3, [r3, #4]
 800886a:	099b      	lsrs	r3, r3, #6
 800886c:	2200      	movs	r2, #0
 800886e:	4618      	mov	r0, r3
 8008870:	4611      	mov	r1, r2
 8008872:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008876:	623b      	str	r3, [r7, #32]
 8008878:	2300      	movs	r3, #0
 800887a:	627b      	str	r3, [r7, #36]	; 0x24
 800887c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008880:	4642      	mov	r2, r8
 8008882:	464b      	mov	r3, r9
 8008884:	f04f 0000 	mov.w	r0, #0
 8008888:	f04f 0100 	mov.w	r1, #0
 800888c:	0159      	lsls	r1, r3, #5
 800888e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008892:	0150      	lsls	r0, r2, #5
 8008894:	4602      	mov	r2, r0
 8008896:	460b      	mov	r3, r1
 8008898:	4641      	mov	r1, r8
 800889a:	ebb2 0a01 	subs.w	sl, r2, r1
 800889e:	4649      	mov	r1, r9
 80088a0:	eb63 0b01 	sbc.w	fp, r3, r1
 80088a4:	f04f 0200 	mov.w	r2, #0
 80088a8:	f04f 0300 	mov.w	r3, #0
 80088ac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80088b0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80088b4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80088b8:	ebb2 040a 	subs.w	r4, r2, sl
 80088bc:	eb63 050b 	sbc.w	r5, r3, fp
 80088c0:	f04f 0200 	mov.w	r2, #0
 80088c4:	f04f 0300 	mov.w	r3, #0
 80088c8:	00eb      	lsls	r3, r5, #3
 80088ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80088ce:	00e2      	lsls	r2, r4, #3
 80088d0:	4614      	mov	r4, r2
 80088d2:	461d      	mov	r5, r3
 80088d4:	4643      	mov	r3, r8
 80088d6:	18e3      	adds	r3, r4, r3
 80088d8:	603b      	str	r3, [r7, #0]
 80088da:	464b      	mov	r3, r9
 80088dc:	eb45 0303 	adc.w	r3, r5, r3
 80088e0:	607b      	str	r3, [r7, #4]
 80088e2:	f04f 0200 	mov.w	r2, #0
 80088e6:	f04f 0300 	mov.w	r3, #0
 80088ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80088ee:	4629      	mov	r1, r5
 80088f0:	028b      	lsls	r3, r1, #10
 80088f2:	4621      	mov	r1, r4
 80088f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80088f8:	4621      	mov	r1, r4
 80088fa:	028a      	lsls	r2, r1, #10
 80088fc:	4610      	mov	r0, r2
 80088fe:	4619      	mov	r1, r3
 8008900:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008902:	2200      	movs	r2, #0
 8008904:	61bb      	str	r3, [r7, #24]
 8008906:	61fa      	str	r2, [r7, #28]
 8008908:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800890c:	f7f8 f8a2 	bl	8000a54 <__aeabi_uldivmod>
 8008910:	4602      	mov	r2, r0
 8008912:	460b      	mov	r3, r1
 8008914:	4613      	mov	r3, r2
 8008916:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008918:	4b0b      	ldr	r3, [pc, #44]	; (8008948 <HAL_RCC_GetSysClockFreq+0x200>)
 800891a:	685b      	ldr	r3, [r3, #4]
 800891c:	0c1b      	lsrs	r3, r3, #16
 800891e:	f003 0303 	and.w	r3, r3, #3
 8008922:	3301      	adds	r3, #1
 8008924:	005b      	lsls	r3, r3, #1
 8008926:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8008928:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800892a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800892c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008930:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008932:	e002      	b.n	800893a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008934:	4b05      	ldr	r3, [pc, #20]	; (800894c <HAL_RCC_GetSysClockFreq+0x204>)
 8008936:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008938:	bf00      	nop
    }
  }
  return sysclockfreq;
 800893a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800893c:	4618      	mov	r0, r3
 800893e:	3750      	adds	r7, #80	; 0x50
 8008940:	46bd      	mov	sp, r7
 8008942:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008946:	bf00      	nop
 8008948:	40023800 	.word	0x40023800
 800894c:	00f42400 	.word	0x00f42400
 8008950:	007a1200 	.word	0x007a1200

08008954 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008954:	b480      	push	{r7}
 8008956:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008958:	4b03      	ldr	r3, [pc, #12]	; (8008968 <HAL_RCC_GetHCLKFreq+0x14>)
 800895a:	681b      	ldr	r3, [r3, #0]
}
 800895c:	4618      	mov	r0, r3
 800895e:	46bd      	mov	sp, r7
 8008960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008964:	4770      	bx	lr
 8008966:	bf00      	nop
 8008968:	200003a4 	.word	0x200003a4

0800896c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008970:	f7ff fff0 	bl	8008954 <HAL_RCC_GetHCLKFreq>
 8008974:	4602      	mov	r2, r0
 8008976:	4b05      	ldr	r3, [pc, #20]	; (800898c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008978:	689b      	ldr	r3, [r3, #8]
 800897a:	0a9b      	lsrs	r3, r3, #10
 800897c:	f003 0307 	and.w	r3, r3, #7
 8008980:	4903      	ldr	r1, [pc, #12]	; (8008990 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008982:	5ccb      	ldrb	r3, [r1, r3]
 8008984:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008988:	4618      	mov	r0, r3
 800898a:	bd80      	pop	{r7, pc}
 800898c:	40023800 	.word	0x40023800
 8008990:	0800b3fc 	.word	0x0800b3fc

08008994 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008998:	f7ff ffdc 	bl	8008954 <HAL_RCC_GetHCLKFreq>
 800899c:	4602      	mov	r2, r0
 800899e:	4b05      	ldr	r3, [pc, #20]	; (80089b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80089a0:	689b      	ldr	r3, [r3, #8]
 80089a2:	0b5b      	lsrs	r3, r3, #13
 80089a4:	f003 0307 	and.w	r3, r3, #7
 80089a8:	4903      	ldr	r1, [pc, #12]	; (80089b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80089aa:	5ccb      	ldrb	r3, [r1, r3]
 80089ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	bd80      	pop	{r7, pc}
 80089b4:	40023800 	.word	0x40023800
 80089b8:	0800b3fc 	.word	0x0800b3fc

080089bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b082      	sub	sp, #8
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d101      	bne.n	80089ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80089ca:	2301      	movs	r3, #1
 80089cc:	e041      	b.n	8008a52 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089d4:	b2db      	uxtb	r3, r3
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d106      	bne.n	80089e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2200      	movs	r2, #0
 80089de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80089e2:	6878      	ldr	r0, [r7, #4]
 80089e4:	f7fc fa92 	bl	8004f0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2202      	movs	r2, #2
 80089ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681a      	ldr	r2, [r3, #0]
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	3304      	adds	r3, #4
 80089f8:	4619      	mov	r1, r3
 80089fa:	4610      	mov	r0, r2
 80089fc:	f000 fcb6 	bl	800936c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2201      	movs	r2, #1
 8008a04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2201      	movs	r2, #1
 8008a14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2201      	movs	r2, #1
 8008a1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2201      	movs	r2, #1
 8008a24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2201      	movs	r2, #1
 8008a2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2201      	movs	r2, #1
 8008a34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2201      	movs	r2, #1
 8008a44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2201      	movs	r2, #1
 8008a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008a50:	2300      	movs	r3, #0
}
 8008a52:	4618      	mov	r0, r3
 8008a54:	3708      	adds	r7, #8
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd80      	pop	{r7, pc}
	...

08008a5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b085      	sub	sp, #20
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a6a:	b2db      	uxtb	r3, r3
 8008a6c:	2b01      	cmp	r3, #1
 8008a6e:	d001      	beq.n	8008a74 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008a70:	2301      	movs	r3, #1
 8008a72:	e044      	b.n	8008afe <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2202      	movs	r2, #2
 8008a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	68da      	ldr	r2, [r3, #12]
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f042 0201 	orr.w	r2, r2, #1
 8008a8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4a1e      	ldr	r2, [pc, #120]	; (8008b0c <HAL_TIM_Base_Start_IT+0xb0>)
 8008a92:	4293      	cmp	r3, r2
 8008a94:	d018      	beq.n	8008ac8 <HAL_TIM_Base_Start_IT+0x6c>
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a9e:	d013      	beq.n	8008ac8 <HAL_TIM_Base_Start_IT+0x6c>
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	4a1a      	ldr	r2, [pc, #104]	; (8008b10 <HAL_TIM_Base_Start_IT+0xb4>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d00e      	beq.n	8008ac8 <HAL_TIM_Base_Start_IT+0x6c>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	4a19      	ldr	r2, [pc, #100]	; (8008b14 <HAL_TIM_Base_Start_IT+0xb8>)
 8008ab0:	4293      	cmp	r3, r2
 8008ab2:	d009      	beq.n	8008ac8 <HAL_TIM_Base_Start_IT+0x6c>
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	4a17      	ldr	r2, [pc, #92]	; (8008b18 <HAL_TIM_Base_Start_IT+0xbc>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d004      	beq.n	8008ac8 <HAL_TIM_Base_Start_IT+0x6c>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4a16      	ldr	r2, [pc, #88]	; (8008b1c <HAL_TIM_Base_Start_IT+0xc0>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d111      	bne.n	8008aec <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	689b      	ldr	r3, [r3, #8]
 8008ace:	f003 0307 	and.w	r3, r3, #7
 8008ad2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	2b06      	cmp	r3, #6
 8008ad8:	d010      	beq.n	8008afc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	681a      	ldr	r2, [r3, #0]
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f042 0201 	orr.w	r2, r2, #1
 8008ae8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008aea:	e007      	b.n	8008afc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	681a      	ldr	r2, [r3, #0]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f042 0201 	orr.w	r2, r2, #1
 8008afa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008afc:	2300      	movs	r3, #0
}
 8008afe:	4618      	mov	r0, r3
 8008b00:	3714      	adds	r7, #20
 8008b02:	46bd      	mov	sp, r7
 8008b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b08:	4770      	bx	lr
 8008b0a:	bf00      	nop
 8008b0c:	40010000 	.word	0x40010000
 8008b10:	40000400 	.word	0x40000400
 8008b14:	40000800 	.word	0x40000800
 8008b18:	40000c00 	.word	0x40000c00
 8008b1c:	40014000 	.word	0x40014000

08008b20 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008b20:	b580      	push	{r7, lr}
 8008b22:	b082      	sub	sp, #8
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d101      	bne.n	8008b32 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008b2e:	2301      	movs	r3, #1
 8008b30:	e041      	b.n	8008bb6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b38:	b2db      	uxtb	r3, r3
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d106      	bne.n	8008b4c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2200      	movs	r2, #0
 8008b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f7fc f972 	bl	8004e30 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2202      	movs	r2, #2
 8008b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681a      	ldr	r2, [r3, #0]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	3304      	adds	r3, #4
 8008b5c:	4619      	mov	r1, r3
 8008b5e:	4610      	mov	r0, r2
 8008b60:	f000 fc04 	bl	800936c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2201      	movs	r2, #1
 8008b68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2201      	movs	r2, #1
 8008b70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2201      	movs	r2, #1
 8008b78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2201      	movs	r2, #1
 8008b80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2201      	movs	r2, #1
 8008b88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2201      	movs	r2, #1
 8008b90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	2201      	movs	r2, #1
 8008b98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2201      	movs	r2, #1
 8008ba0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2201      	movs	r2, #1
 8008ba8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2201      	movs	r2, #1
 8008bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008bb4:	2300      	movs	r3, #0
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	3708      	adds	r7, #8
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}
	...

08008bc0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	b084      	sub	sp, #16
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
 8008bc8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d109      	bne.n	8008be4 <HAL_TIM_PWM_Start+0x24>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008bd6:	b2db      	uxtb	r3, r3
 8008bd8:	2b01      	cmp	r3, #1
 8008bda:	bf14      	ite	ne
 8008bdc:	2301      	movne	r3, #1
 8008bde:	2300      	moveq	r3, #0
 8008be0:	b2db      	uxtb	r3, r3
 8008be2:	e022      	b.n	8008c2a <HAL_TIM_PWM_Start+0x6a>
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	2b04      	cmp	r3, #4
 8008be8:	d109      	bne.n	8008bfe <HAL_TIM_PWM_Start+0x3e>
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008bf0:	b2db      	uxtb	r3, r3
 8008bf2:	2b01      	cmp	r3, #1
 8008bf4:	bf14      	ite	ne
 8008bf6:	2301      	movne	r3, #1
 8008bf8:	2300      	moveq	r3, #0
 8008bfa:	b2db      	uxtb	r3, r3
 8008bfc:	e015      	b.n	8008c2a <HAL_TIM_PWM_Start+0x6a>
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	2b08      	cmp	r3, #8
 8008c02:	d109      	bne.n	8008c18 <HAL_TIM_PWM_Start+0x58>
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008c0a:	b2db      	uxtb	r3, r3
 8008c0c:	2b01      	cmp	r3, #1
 8008c0e:	bf14      	ite	ne
 8008c10:	2301      	movne	r3, #1
 8008c12:	2300      	moveq	r3, #0
 8008c14:	b2db      	uxtb	r3, r3
 8008c16:	e008      	b.n	8008c2a <HAL_TIM_PWM_Start+0x6a>
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c1e:	b2db      	uxtb	r3, r3
 8008c20:	2b01      	cmp	r3, #1
 8008c22:	bf14      	ite	ne
 8008c24:	2301      	movne	r3, #1
 8008c26:	2300      	moveq	r3, #0
 8008c28:	b2db      	uxtb	r3, r3
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d001      	beq.n	8008c32 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008c2e:	2301      	movs	r3, #1
 8008c30:	e068      	b.n	8008d04 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d104      	bne.n	8008c42 <HAL_TIM_PWM_Start+0x82>
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2202      	movs	r2, #2
 8008c3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008c40:	e013      	b.n	8008c6a <HAL_TIM_PWM_Start+0xaa>
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	2b04      	cmp	r3, #4
 8008c46:	d104      	bne.n	8008c52 <HAL_TIM_PWM_Start+0x92>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2202      	movs	r2, #2
 8008c4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008c50:	e00b      	b.n	8008c6a <HAL_TIM_PWM_Start+0xaa>
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	2b08      	cmp	r3, #8
 8008c56:	d104      	bne.n	8008c62 <HAL_TIM_PWM_Start+0xa2>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2202      	movs	r2, #2
 8008c5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008c60:	e003      	b.n	8008c6a <HAL_TIM_PWM_Start+0xaa>
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2202      	movs	r2, #2
 8008c66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	2201      	movs	r2, #1
 8008c70:	6839      	ldr	r1, [r7, #0]
 8008c72:	4618      	mov	r0, r3
 8008c74:	f000 fd86 	bl	8009784 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	4a23      	ldr	r2, [pc, #140]	; (8008d0c <HAL_TIM_PWM_Start+0x14c>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d107      	bne.n	8008c92 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008c90:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	4a1d      	ldr	r2, [pc, #116]	; (8008d0c <HAL_TIM_PWM_Start+0x14c>)
 8008c98:	4293      	cmp	r3, r2
 8008c9a:	d018      	beq.n	8008cce <HAL_TIM_PWM_Start+0x10e>
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ca4:	d013      	beq.n	8008cce <HAL_TIM_PWM_Start+0x10e>
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	4a19      	ldr	r2, [pc, #100]	; (8008d10 <HAL_TIM_PWM_Start+0x150>)
 8008cac:	4293      	cmp	r3, r2
 8008cae:	d00e      	beq.n	8008cce <HAL_TIM_PWM_Start+0x10e>
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	4a17      	ldr	r2, [pc, #92]	; (8008d14 <HAL_TIM_PWM_Start+0x154>)
 8008cb6:	4293      	cmp	r3, r2
 8008cb8:	d009      	beq.n	8008cce <HAL_TIM_PWM_Start+0x10e>
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	4a16      	ldr	r2, [pc, #88]	; (8008d18 <HAL_TIM_PWM_Start+0x158>)
 8008cc0:	4293      	cmp	r3, r2
 8008cc2:	d004      	beq.n	8008cce <HAL_TIM_PWM_Start+0x10e>
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	4a14      	ldr	r2, [pc, #80]	; (8008d1c <HAL_TIM_PWM_Start+0x15c>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d111      	bne.n	8008cf2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	689b      	ldr	r3, [r3, #8]
 8008cd4:	f003 0307 	and.w	r3, r3, #7
 8008cd8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	2b06      	cmp	r3, #6
 8008cde:	d010      	beq.n	8008d02 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	681a      	ldr	r2, [r3, #0]
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f042 0201 	orr.w	r2, r2, #1
 8008cee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cf0:	e007      	b.n	8008d02 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	681a      	ldr	r2, [r3, #0]
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f042 0201 	orr.w	r2, r2, #1
 8008d00:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008d02:	2300      	movs	r3, #0
}
 8008d04:	4618      	mov	r0, r3
 8008d06:	3710      	adds	r7, #16
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	bd80      	pop	{r7, pc}
 8008d0c:	40010000 	.word	0x40010000
 8008d10:	40000400 	.word	0x40000400
 8008d14:	40000800 	.word	0x40000800
 8008d18:	40000c00 	.word	0x40000c00
 8008d1c:	40014000 	.word	0x40014000

08008d20 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b086      	sub	sp, #24
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
 8008d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d101      	bne.n	8008d34 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008d30:	2301      	movs	r3, #1
 8008d32:	e097      	b.n	8008e64 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d3a:	b2db      	uxtb	r3, r3
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d106      	bne.n	8008d4e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2200      	movs	r2, #0
 8008d44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008d48:	6878      	ldr	r0, [r7, #4]
 8008d4a:	f7fc f899 	bl	8004e80 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2202      	movs	r2, #2
 8008d52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	689b      	ldr	r3, [r3, #8]
 8008d5c:	687a      	ldr	r2, [r7, #4]
 8008d5e:	6812      	ldr	r2, [r2, #0]
 8008d60:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008d64:	f023 0307 	bic.w	r3, r3, #7
 8008d68:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681a      	ldr	r2, [r3, #0]
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	3304      	adds	r3, #4
 8008d72:	4619      	mov	r1, r3
 8008d74:	4610      	mov	r0, r2
 8008d76:	f000 faf9 	bl	800936c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	689b      	ldr	r3, [r3, #8]
 8008d80:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	699b      	ldr	r3, [r3, #24]
 8008d88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	6a1b      	ldr	r3, [r3, #32]
 8008d90:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	697a      	ldr	r2, [r7, #20]
 8008d98:	4313      	orrs	r3, r2
 8008d9a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008d9c:	693b      	ldr	r3, [r7, #16]
 8008d9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008da2:	f023 0303 	bic.w	r3, r3, #3
 8008da6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	689a      	ldr	r2, [r3, #8]
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	699b      	ldr	r3, [r3, #24]
 8008db0:	021b      	lsls	r3, r3, #8
 8008db2:	4313      	orrs	r3, r2
 8008db4:	693a      	ldr	r2, [r7, #16]
 8008db6:	4313      	orrs	r3, r2
 8008db8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008dba:	693b      	ldr	r3, [r7, #16]
 8008dbc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008dc0:	f023 030c 	bic.w	r3, r3, #12
 8008dc4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008dc6:	693b      	ldr	r3, [r7, #16]
 8008dc8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008dcc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008dd0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	68da      	ldr	r2, [r3, #12]
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	69db      	ldr	r3, [r3, #28]
 8008dda:	021b      	lsls	r3, r3, #8
 8008ddc:	4313      	orrs	r3, r2
 8008dde:	693a      	ldr	r2, [r7, #16]
 8008de0:	4313      	orrs	r3, r2
 8008de2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	691b      	ldr	r3, [r3, #16]
 8008de8:	011a      	lsls	r2, r3, #4
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	6a1b      	ldr	r3, [r3, #32]
 8008dee:	031b      	lsls	r3, r3, #12
 8008df0:	4313      	orrs	r3, r2
 8008df2:	693a      	ldr	r2, [r7, #16]
 8008df4:	4313      	orrs	r3, r2
 8008df6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008dfe:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008e06:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	685a      	ldr	r2, [r3, #4]
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	695b      	ldr	r3, [r3, #20]
 8008e10:	011b      	lsls	r3, r3, #4
 8008e12:	4313      	orrs	r3, r2
 8008e14:	68fa      	ldr	r2, [r7, #12]
 8008e16:	4313      	orrs	r3, r2
 8008e18:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	697a      	ldr	r2, [r7, #20]
 8008e20:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	693a      	ldr	r2, [r7, #16]
 8008e28:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	68fa      	ldr	r2, [r7, #12]
 8008e30:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2201      	movs	r2, #1
 8008e36:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2201      	movs	r2, #1
 8008e3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2201      	movs	r2, #1
 8008e46:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2201      	movs	r2, #1
 8008e4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	2201      	movs	r2, #1
 8008e56:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2201      	movs	r2, #1
 8008e5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008e62:	2300      	movs	r3, #0
}
 8008e64:	4618      	mov	r0, r3
 8008e66:	3718      	adds	r7, #24
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bd80      	pop	{r7, pc}

08008e6c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008e6c:	b580      	push	{r7, lr}
 8008e6e:	b084      	sub	sp, #16
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
 8008e74:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008e7c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008e84:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008e8c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008e94:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d110      	bne.n	8008ebe <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e9c:	7bfb      	ldrb	r3, [r7, #15]
 8008e9e:	2b01      	cmp	r3, #1
 8008ea0:	d102      	bne.n	8008ea8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008ea2:	7b7b      	ldrb	r3, [r7, #13]
 8008ea4:	2b01      	cmp	r3, #1
 8008ea6:	d001      	beq.n	8008eac <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	e069      	b.n	8008f80 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2202      	movs	r2, #2
 8008eb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2202      	movs	r2, #2
 8008eb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008ebc:	e031      	b.n	8008f22 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	2b04      	cmp	r3, #4
 8008ec2:	d110      	bne.n	8008ee6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008ec4:	7bbb      	ldrb	r3, [r7, #14]
 8008ec6:	2b01      	cmp	r3, #1
 8008ec8:	d102      	bne.n	8008ed0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008eca:	7b3b      	ldrb	r3, [r7, #12]
 8008ecc:	2b01      	cmp	r3, #1
 8008ece:	d001      	beq.n	8008ed4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	e055      	b.n	8008f80 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2202      	movs	r2, #2
 8008ed8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2202      	movs	r2, #2
 8008ee0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008ee4:	e01d      	b.n	8008f22 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008ee6:	7bfb      	ldrb	r3, [r7, #15]
 8008ee8:	2b01      	cmp	r3, #1
 8008eea:	d108      	bne.n	8008efe <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008eec:	7bbb      	ldrb	r3, [r7, #14]
 8008eee:	2b01      	cmp	r3, #1
 8008ef0:	d105      	bne.n	8008efe <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008ef2:	7b7b      	ldrb	r3, [r7, #13]
 8008ef4:	2b01      	cmp	r3, #1
 8008ef6:	d102      	bne.n	8008efe <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008ef8:	7b3b      	ldrb	r3, [r7, #12]
 8008efa:	2b01      	cmp	r3, #1
 8008efc:	d001      	beq.n	8008f02 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008efe:	2301      	movs	r3, #1
 8008f00:	e03e      	b.n	8008f80 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2202      	movs	r2, #2
 8008f06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2202      	movs	r2, #2
 8008f0e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	2202      	movs	r2, #2
 8008f16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2202      	movs	r2, #2
 8008f1e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d003      	beq.n	8008f30 <HAL_TIM_Encoder_Start+0xc4>
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	2b04      	cmp	r3, #4
 8008f2c:	d008      	beq.n	8008f40 <HAL_TIM_Encoder_Start+0xd4>
 8008f2e:	e00f      	b.n	8008f50 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	2201      	movs	r2, #1
 8008f36:	2100      	movs	r1, #0
 8008f38:	4618      	mov	r0, r3
 8008f3a:	f000 fc23 	bl	8009784 <TIM_CCxChannelCmd>
      break;
 8008f3e:	e016      	b.n	8008f6e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	2201      	movs	r2, #1
 8008f46:	2104      	movs	r1, #4
 8008f48:	4618      	mov	r0, r3
 8008f4a:	f000 fc1b 	bl	8009784 <TIM_CCxChannelCmd>
      break;
 8008f4e:	e00e      	b.n	8008f6e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	2201      	movs	r2, #1
 8008f56:	2100      	movs	r1, #0
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f000 fc13 	bl	8009784 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	2201      	movs	r2, #1
 8008f64:	2104      	movs	r1, #4
 8008f66:	4618      	mov	r0, r3
 8008f68:	f000 fc0c 	bl	8009784 <TIM_CCxChannelCmd>
      break;
 8008f6c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	681a      	ldr	r2, [r3, #0]
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f042 0201 	orr.w	r2, r2, #1
 8008f7c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008f7e:	2300      	movs	r3, #0
}
 8008f80:	4618      	mov	r0, r3
 8008f82:	3710      	adds	r7, #16
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd80      	pop	{r7, pc}

08008f88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b082      	sub	sp, #8
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	691b      	ldr	r3, [r3, #16]
 8008f96:	f003 0302 	and.w	r3, r3, #2
 8008f9a:	2b02      	cmp	r3, #2
 8008f9c:	d122      	bne.n	8008fe4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	68db      	ldr	r3, [r3, #12]
 8008fa4:	f003 0302 	and.w	r3, r3, #2
 8008fa8:	2b02      	cmp	r3, #2
 8008faa:	d11b      	bne.n	8008fe4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f06f 0202 	mvn.w	r2, #2
 8008fb4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2201      	movs	r2, #1
 8008fba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	699b      	ldr	r3, [r3, #24]
 8008fc2:	f003 0303 	and.w	r3, r3, #3
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d003      	beq.n	8008fd2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f000 f9b0 	bl	8009330 <HAL_TIM_IC_CaptureCallback>
 8008fd0:	e005      	b.n	8008fde <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f000 f9a2 	bl	800931c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f000 f9b3 	bl	8009344 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	691b      	ldr	r3, [r3, #16]
 8008fea:	f003 0304 	and.w	r3, r3, #4
 8008fee:	2b04      	cmp	r3, #4
 8008ff0:	d122      	bne.n	8009038 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	68db      	ldr	r3, [r3, #12]
 8008ff8:	f003 0304 	and.w	r3, r3, #4
 8008ffc:	2b04      	cmp	r3, #4
 8008ffe:	d11b      	bne.n	8009038 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f06f 0204 	mvn.w	r2, #4
 8009008:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2202      	movs	r2, #2
 800900e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	699b      	ldr	r3, [r3, #24]
 8009016:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800901a:	2b00      	cmp	r3, #0
 800901c:	d003      	beq.n	8009026 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f000 f986 	bl	8009330 <HAL_TIM_IC_CaptureCallback>
 8009024:	e005      	b.n	8009032 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f000 f978 	bl	800931c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800902c:	6878      	ldr	r0, [r7, #4]
 800902e:	f000 f989 	bl	8009344 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2200      	movs	r2, #0
 8009036:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	691b      	ldr	r3, [r3, #16]
 800903e:	f003 0308 	and.w	r3, r3, #8
 8009042:	2b08      	cmp	r3, #8
 8009044:	d122      	bne.n	800908c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	68db      	ldr	r3, [r3, #12]
 800904c:	f003 0308 	and.w	r3, r3, #8
 8009050:	2b08      	cmp	r3, #8
 8009052:	d11b      	bne.n	800908c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f06f 0208 	mvn.w	r2, #8
 800905c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2204      	movs	r2, #4
 8009062:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	69db      	ldr	r3, [r3, #28]
 800906a:	f003 0303 	and.w	r3, r3, #3
 800906e:	2b00      	cmp	r3, #0
 8009070:	d003      	beq.n	800907a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009072:	6878      	ldr	r0, [r7, #4]
 8009074:	f000 f95c 	bl	8009330 <HAL_TIM_IC_CaptureCallback>
 8009078:	e005      	b.n	8009086 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f000 f94e 	bl	800931c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009080:	6878      	ldr	r0, [r7, #4]
 8009082:	f000 f95f 	bl	8009344 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	2200      	movs	r2, #0
 800908a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	691b      	ldr	r3, [r3, #16]
 8009092:	f003 0310 	and.w	r3, r3, #16
 8009096:	2b10      	cmp	r3, #16
 8009098:	d122      	bne.n	80090e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	68db      	ldr	r3, [r3, #12]
 80090a0:	f003 0310 	and.w	r3, r3, #16
 80090a4:	2b10      	cmp	r3, #16
 80090a6:	d11b      	bne.n	80090e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f06f 0210 	mvn.w	r2, #16
 80090b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	2208      	movs	r2, #8
 80090b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	69db      	ldr	r3, [r3, #28]
 80090be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d003      	beq.n	80090ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80090c6:	6878      	ldr	r0, [r7, #4]
 80090c8:	f000 f932 	bl	8009330 <HAL_TIM_IC_CaptureCallback>
 80090cc:	e005      	b.n	80090da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80090ce:	6878      	ldr	r0, [r7, #4]
 80090d0:	f000 f924 	bl	800931c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80090d4:	6878      	ldr	r0, [r7, #4]
 80090d6:	f000 f935 	bl	8009344 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	2200      	movs	r2, #0
 80090de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	691b      	ldr	r3, [r3, #16]
 80090e6:	f003 0301 	and.w	r3, r3, #1
 80090ea:	2b01      	cmp	r3, #1
 80090ec:	d10e      	bne.n	800910c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	68db      	ldr	r3, [r3, #12]
 80090f4:	f003 0301 	and.w	r3, r3, #1
 80090f8:	2b01      	cmp	r3, #1
 80090fa:	d107      	bne.n	800910c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	f06f 0201 	mvn.w	r2, #1
 8009104:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009106:	6878      	ldr	r0, [r7, #4]
 8009108:	f7fb fdd8 	bl	8004cbc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	691b      	ldr	r3, [r3, #16]
 8009112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009116:	2b80      	cmp	r3, #128	; 0x80
 8009118:	d10e      	bne.n	8009138 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	68db      	ldr	r3, [r3, #12]
 8009120:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009124:	2b80      	cmp	r3, #128	; 0x80
 8009126:	d107      	bne.n	8009138 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009130:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009132:	6878      	ldr	r0, [r7, #4]
 8009134:	f000 fc16 	bl	8009964 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	691b      	ldr	r3, [r3, #16]
 800913e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009142:	2b40      	cmp	r3, #64	; 0x40
 8009144:	d10e      	bne.n	8009164 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	68db      	ldr	r3, [r3, #12]
 800914c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009150:	2b40      	cmp	r3, #64	; 0x40
 8009152:	d107      	bne.n	8009164 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800915c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800915e:	6878      	ldr	r0, [r7, #4]
 8009160:	f000 f8fa 	bl	8009358 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	691b      	ldr	r3, [r3, #16]
 800916a:	f003 0320 	and.w	r3, r3, #32
 800916e:	2b20      	cmp	r3, #32
 8009170:	d10e      	bne.n	8009190 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	68db      	ldr	r3, [r3, #12]
 8009178:	f003 0320 	and.w	r3, r3, #32
 800917c:	2b20      	cmp	r3, #32
 800917e:	d107      	bne.n	8009190 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	f06f 0220 	mvn.w	r2, #32
 8009188:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f000 fbe0 	bl	8009950 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009190:	bf00      	nop
 8009192:	3708      	adds	r7, #8
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}

08009198 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b086      	sub	sp, #24
 800919c:	af00      	add	r7, sp, #0
 800919e:	60f8      	str	r0, [r7, #12]
 80091a0:	60b9      	str	r1, [r7, #8]
 80091a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80091a4:	2300      	movs	r3, #0
 80091a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80091ae:	2b01      	cmp	r3, #1
 80091b0:	d101      	bne.n	80091b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80091b2:	2302      	movs	r3, #2
 80091b4:	e0ae      	b.n	8009314 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	2201      	movs	r2, #1
 80091ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2b0c      	cmp	r3, #12
 80091c2:	f200 809f 	bhi.w	8009304 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80091c6:	a201      	add	r2, pc, #4	; (adr r2, 80091cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80091c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091cc:	08009201 	.word	0x08009201
 80091d0:	08009305 	.word	0x08009305
 80091d4:	08009305 	.word	0x08009305
 80091d8:	08009305 	.word	0x08009305
 80091dc:	08009241 	.word	0x08009241
 80091e0:	08009305 	.word	0x08009305
 80091e4:	08009305 	.word	0x08009305
 80091e8:	08009305 	.word	0x08009305
 80091ec:	08009283 	.word	0x08009283
 80091f0:	08009305 	.word	0x08009305
 80091f4:	08009305 	.word	0x08009305
 80091f8:	08009305 	.word	0x08009305
 80091fc:	080092c3 	.word	0x080092c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	68b9      	ldr	r1, [r7, #8]
 8009206:	4618      	mov	r0, r3
 8009208:	f000 f930 	bl	800946c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	699a      	ldr	r2, [r3, #24]
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f042 0208 	orr.w	r2, r2, #8
 800921a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	699a      	ldr	r2, [r3, #24]
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f022 0204 	bic.w	r2, r2, #4
 800922a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	6999      	ldr	r1, [r3, #24]
 8009232:	68bb      	ldr	r3, [r7, #8]
 8009234:	691a      	ldr	r2, [r3, #16]
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	430a      	orrs	r2, r1
 800923c:	619a      	str	r2, [r3, #24]
      break;
 800923e:	e064      	b.n	800930a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	68b9      	ldr	r1, [r7, #8]
 8009246:	4618      	mov	r0, r3
 8009248:	f000 f976 	bl	8009538 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	699a      	ldr	r2, [r3, #24]
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800925a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	699a      	ldr	r2, [r3, #24]
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800926a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	6999      	ldr	r1, [r3, #24]
 8009272:	68bb      	ldr	r3, [r7, #8]
 8009274:	691b      	ldr	r3, [r3, #16]
 8009276:	021a      	lsls	r2, r3, #8
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	430a      	orrs	r2, r1
 800927e:	619a      	str	r2, [r3, #24]
      break;
 8009280:	e043      	b.n	800930a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	68b9      	ldr	r1, [r7, #8]
 8009288:	4618      	mov	r0, r3
 800928a:	f000 f9c1 	bl	8009610 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	69da      	ldr	r2, [r3, #28]
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	f042 0208 	orr.w	r2, r2, #8
 800929c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	69da      	ldr	r2, [r3, #28]
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f022 0204 	bic.w	r2, r2, #4
 80092ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	69d9      	ldr	r1, [r3, #28]
 80092b4:	68bb      	ldr	r3, [r7, #8]
 80092b6:	691a      	ldr	r2, [r3, #16]
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	430a      	orrs	r2, r1
 80092be:	61da      	str	r2, [r3, #28]
      break;
 80092c0:	e023      	b.n	800930a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	68b9      	ldr	r1, [r7, #8]
 80092c8:	4618      	mov	r0, r3
 80092ca:	f000 fa0b 	bl	80096e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	69da      	ldr	r2, [r3, #28]
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80092dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	69da      	ldr	r2, [r3, #28]
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80092ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	69d9      	ldr	r1, [r3, #28]
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	691b      	ldr	r3, [r3, #16]
 80092f8:	021a      	lsls	r2, r3, #8
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	430a      	orrs	r2, r1
 8009300:	61da      	str	r2, [r3, #28]
      break;
 8009302:	e002      	b.n	800930a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009304:	2301      	movs	r3, #1
 8009306:	75fb      	strb	r3, [r7, #23]
      break;
 8009308:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	2200      	movs	r2, #0
 800930e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009312:	7dfb      	ldrb	r3, [r7, #23]
}
 8009314:	4618      	mov	r0, r3
 8009316:	3718      	adds	r7, #24
 8009318:	46bd      	mov	sp, r7
 800931a:	bd80      	pop	{r7, pc}

0800931c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800931c:	b480      	push	{r7}
 800931e:	b083      	sub	sp, #12
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009324:	bf00      	nop
 8009326:	370c      	adds	r7, #12
 8009328:	46bd      	mov	sp, r7
 800932a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932e:	4770      	bx	lr

08009330 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009330:	b480      	push	{r7}
 8009332:	b083      	sub	sp, #12
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009338:	bf00      	nop
 800933a:	370c      	adds	r7, #12
 800933c:	46bd      	mov	sp, r7
 800933e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009342:	4770      	bx	lr

08009344 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009344:	b480      	push	{r7}
 8009346:	b083      	sub	sp, #12
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800934c:	bf00      	nop
 800934e:	370c      	adds	r7, #12
 8009350:	46bd      	mov	sp, r7
 8009352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009356:	4770      	bx	lr

08009358 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009358:	b480      	push	{r7}
 800935a:	b083      	sub	sp, #12
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009360:	bf00      	nop
 8009362:	370c      	adds	r7, #12
 8009364:	46bd      	mov	sp, r7
 8009366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936a:	4770      	bx	lr

0800936c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800936c:	b480      	push	{r7}
 800936e:	b085      	sub	sp, #20
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
 8009374:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	4a34      	ldr	r2, [pc, #208]	; (8009450 <TIM_Base_SetConfig+0xe4>)
 8009380:	4293      	cmp	r3, r2
 8009382:	d00f      	beq.n	80093a4 <TIM_Base_SetConfig+0x38>
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800938a:	d00b      	beq.n	80093a4 <TIM_Base_SetConfig+0x38>
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	4a31      	ldr	r2, [pc, #196]	; (8009454 <TIM_Base_SetConfig+0xe8>)
 8009390:	4293      	cmp	r3, r2
 8009392:	d007      	beq.n	80093a4 <TIM_Base_SetConfig+0x38>
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	4a30      	ldr	r2, [pc, #192]	; (8009458 <TIM_Base_SetConfig+0xec>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d003      	beq.n	80093a4 <TIM_Base_SetConfig+0x38>
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	4a2f      	ldr	r2, [pc, #188]	; (800945c <TIM_Base_SetConfig+0xf0>)
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d108      	bne.n	80093b6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	685b      	ldr	r3, [r3, #4]
 80093b0:	68fa      	ldr	r2, [r7, #12]
 80093b2:	4313      	orrs	r3, r2
 80093b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	4a25      	ldr	r2, [pc, #148]	; (8009450 <TIM_Base_SetConfig+0xe4>)
 80093ba:	4293      	cmp	r3, r2
 80093bc:	d01b      	beq.n	80093f6 <TIM_Base_SetConfig+0x8a>
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093c4:	d017      	beq.n	80093f6 <TIM_Base_SetConfig+0x8a>
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	4a22      	ldr	r2, [pc, #136]	; (8009454 <TIM_Base_SetConfig+0xe8>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	d013      	beq.n	80093f6 <TIM_Base_SetConfig+0x8a>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	4a21      	ldr	r2, [pc, #132]	; (8009458 <TIM_Base_SetConfig+0xec>)
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d00f      	beq.n	80093f6 <TIM_Base_SetConfig+0x8a>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	4a20      	ldr	r2, [pc, #128]	; (800945c <TIM_Base_SetConfig+0xf0>)
 80093da:	4293      	cmp	r3, r2
 80093dc:	d00b      	beq.n	80093f6 <TIM_Base_SetConfig+0x8a>
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	4a1f      	ldr	r2, [pc, #124]	; (8009460 <TIM_Base_SetConfig+0xf4>)
 80093e2:	4293      	cmp	r3, r2
 80093e4:	d007      	beq.n	80093f6 <TIM_Base_SetConfig+0x8a>
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	4a1e      	ldr	r2, [pc, #120]	; (8009464 <TIM_Base_SetConfig+0xf8>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d003      	beq.n	80093f6 <TIM_Base_SetConfig+0x8a>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	4a1d      	ldr	r2, [pc, #116]	; (8009468 <TIM_Base_SetConfig+0xfc>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d108      	bne.n	8009408 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80093fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	68db      	ldr	r3, [r3, #12]
 8009402:	68fa      	ldr	r2, [r7, #12]
 8009404:	4313      	orrs	r3, r2
 8009406:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	695b      	ldr	r3, [r3, #20]
 8009412:	4313      	orrs	r3, r2
 8009414:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	68fa      	ldr	r2, [r7, #12]
 800941a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	689a      	ldr	r2, [r3, #8]
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	681a      	ldr	r2, [r3, #0]
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	4a08      	ldr	r2, [pc, #32]	; (8009450 <TIM_Base_SetConfig+0xe4>)
 8009430:	4293      	cmp	r3, r2
 8009432:	d103      	bne.n	800943c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	691a      	ldr	r2, [r3, #16]
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2201      	movs	r2, #1
 8009440:	615a      	str	r2, [r3, #20]
}
 8009442:	bf00      	nop
 8009444:	3714      	adds	r7, #20
 8009446:	46bd      	mov	sp, r7
 8009448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944c:	4770      	bx	lr
 800944e:	bf00      	nop
 8009450:	40010000 	.word	0x40010000
 8009454:	40000400 	.word	0x40000400
 8009458:	40000800 	.word	0x40000800
 800945c:	40000c00 	.word	0x40000c00
 8009460:	40014000 	.word	0x40014000
 8009464:	40014400 	.word	0x40014400
 8009468:	40014800 	.word	0x40014800

0800946c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800946c:	b480      	push	{r7}
 800946e:	b087      	sub	sp, #28
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
 8009474:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	6a1b      	ldr	r3, [r3, #32]
 800947a:	f023 0201 	bic.w	r2, r3, #1
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	6a1b      	ldr	r3, [r3, #32]
 8009486:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	685b      	ldr	r3, [r3, #4]
 800948c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	699b      	ldr	r3, [r3, #24]
 8009492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800949a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	f023 0303 	bic.w	r3, r3, #3
 80094a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	68fa      	ldr	r2, [r7, #12]
 80094aa:	4313      	orrs	r3, r2
 80094ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80094ae:	697b      	ldr	r3, [r7, #20]
 80094b0:	f023 0302 	bic.w	r3, r3, #2
 80094b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	689b      	ldr	r3, [r3, #8]
 80094ba:	697a      	ldr	r2, [r7, #20]
 80094bc:	4313      	orrs	r3, r2
 80094be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	4a1c      	ldr	r2, [pc, #112]	; (8009534 <TIM_OC1_SetConfig+0xc8>)
 80094c4:	4293      	cmp	r3, r2
 80094c6:	d10c      	bne.n	80094e2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80094c8:	697b      	ldr	r3, [r7, #20]
 80094ca:	f023 0308 	bic.w	r3, r3, #8
 80094ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	68db      	ldr	r3, [r3, #12]
 80094d4:	697a      	ldr	r2, [r7, #20]
 80094d6:	4313      	orrs	r3, r2
 80094d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80094da:	697b      	ldr	r3, [r7, #20]
 80094dc:	f023 0304 	bic.w	r3, r3, #4
 80094e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	4a13      	ldr	r2, [pc, #76]	; (8009534 <TIM_OC1_SetConfig+0xc8>)
 80094e6:	4293      	cmp	r3, r2
 80094e8:	d111      	bne.n	800950e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80094ea:	693b      	ldr	r3, [r7, #16]
 80094ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80094f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80094f2:	693b      	ldr	r3, [r7, #16]
 80094f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80094f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	695b      	ldr	r3, [r3, #20]
 80094fe:	693a      	ldr	r2, [r7, #16]
 8009500:	4313      	orrs	r3, r2
 8009502:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	699b      	ldr	r3, [r3, #24]
 8009508:	693a      	ldr	r2, [r7, #16]
 800950a:	4313      	orrs	r3, r2
 800950c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	693a      	ldr	r2, [r7, #16]
 8009512:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	68fa      	ldr	r2, [r7, #12]
 8009518:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800951a:	683b      	ldr	r3, [r7, #0]
 800951c:	685a      	ldr	r2, [r3, #4]
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	697a      	ldr	r2, [r7, #20]
 8009526:	621a      	str	r2, [r3, #32]
}
 8009528:	bf00      	nop
 800952a:	371c      	adds	r7, #28
 800952c:	46bd      	mov	sp, r7
 800952e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009532:	4770      	bx	lr
 8009534:	40010000 	.word	0x40010000

08009538 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009538:	b480      	push	{r7}
 800953a:	b087      	sub	sp, #28
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
 8009540:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	6a1b      	ldr	r3, [r3, #32]
 8009546:	f023 0210 	bic.w	r2, r3, #16
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	6a1b      	ldr	r3, [r3, #32]
 8009552:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	685b      	ldr	r3, [r3, #4]
 8009558:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	699b      	ldr	r3, [r3, #24]
 800955e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009566:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800956e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	021b      	lsls	r3, r3, #8
 8009576:	68fa      	ldr	r2, [r7, #12]
 8009578:	4313      	orrs	r3, r2
 800957a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800957c:	697b      	ldr	r3, [r7, #20]
 800957e:	f023 0320 	bic.w	r3, r3, #32
 8009582:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	689b      	ldr	r3, [r3, #8]
 8009588:	011b      	lsls	r3, r3, #4
 800958a:	697a      	ldr	r2, [r7, #20]
 800958c:	4313      	orrs	r3, r2
 800958e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	4a1e      	ldr	r2, [pc, #120]	; (800960c <TIM_OC2_SetConfig+0xd4>)
 8009594:	4293      	cmp	r3, r2
 8009596:	d10d      	bne.n	80095b4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009598:	697b      	ldr	r3, [r7, #20]
 800959a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800959e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	68db      	ldr	r3, [r3, #12]
 80095a4:	011b      	lsls	r3, r3, #4
 80095a6:	697a      	ldr	r2, [r7, #20]
 80095a8:	4313      	orrs	r3, r2
 80095aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80095ac:	697b      	ldr	r3, [r7, #20]
 80095ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80095b2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	4a15      	ldr	r2, [pc, #84]	; (800960c <TIM_OC2_SetConfig+0xd4>)
 80095b8:	4293      	cmp	r3, r2
 80095ba:	d113      	bne.n	80095e4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80095bc:	693b      	ldr	r3, [r7, #16]
 80095be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80095c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80095c4:	693b      	ldr	r3, [r7, #16]
 80095c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80095ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	695b      	ldr	r3, [r3, #20]
 80095d0:	009b      	lsls	r3, r3, #2
 80095d2:	693a      	ldr	r2, [r7, #16]
 80095d4:	4313      	orrs	r3, r2
 80095d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	699b      	ldr	r3, [r3, #24]
 80095dc:	009b      	lsls	r3, r3, #2
 80095de:	693a      	ldr	r2, [r7, #16]
 80095e0:	4313      	orrs	r3, r2
 80095e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	693a      	ldr	r2, [r7, #16]
 80095e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	68fa      	ldr	r2, [r7, #12]
 80095ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	685a      	ldr	r2, [r3, #4]
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	697a      	ldr	r2, [r7, #20]
 80095fc:	621a      	str	r2, [r3, #32]
}
 80095fe:	bf00      	nop
 8009600:	371c      	adds	r7, #28
 8009602:	46bd      	mov	sp, r7
 8009604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009608:	4770      	bx	lr
 800960a:	bf00      	nop
 800960c:	40010000 	.word	0x40010000

08009610 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009610:	b480      	push	{r7}
 8009612:	b087      	sub	sp, #28
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
 8009618:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6a1b      	ldr	r3, [r3, #32]
 800961e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6a1b      	ldr	r3, [r3, #32]
 800962a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	685b      	ldr	r3, [r3, #4]
 8009630:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	69db      	ldr	r3, [r3, #28]
 8009636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800963e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	f023 0303 	bic.w	r3, r3, #3
 8009646:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	68fa      	ldr	r2, [r7, #12]
 800964e:	4313      	orrs	r3, r2
 8009650:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009652:	697b      	ldr	r3, [r7, #20]
 8009654:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009658:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800965a:	683b      	ldr	r3, [r7, #0]
 800965c:	689b      	ldr	r3, [r3, #8]
 800965e:	021b      	lsls	r3, r3, #8
 8009660:	697a      	ldr	r2, [r7, #20]
 8009662:	4313      	orrs	r3, r2
 8009664:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	4a1d      	ldr	r2, [pc, #116]	; (80096e0 <TIM_OC3_SetConfig+0xd0>)
 800966a:	4293      	cmp	r3, r2
 800966c:	d10d      	bne.n	800968a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800966e:	697b      	ldr	r3, [r7, #20]
 8009670:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009674:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009676:	683b      	ldr	r3, [r7, #0]
 8009678:	68db      	ldr	r3, [r3, #12]
 800967a:	021b      	lsls	r3, r3, #8
 800967c:	697a      	ldr	r2, [r7, #20]
 800967e:	4313      	orrs	r3, r2
 8009680:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009682:	697b      	ldr	r3, [r7, #20]
 8009684:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009688:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	4a14      	ldr	r2, [pc, #80]	; (80096e0 <TIM_OC3_SetConfig+0xd0>)
 800968e:	4293      	cmp	r3, r2
 8009690:	d113      	bne.n	80096ba <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009698:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800969a:	693b      	ldr	r3, [r7, #16]
 800969c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80096a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80096a2:	683b      	ldr	r3, [r7, #0]
 80096a4:	695b      	ldr	r3, [r3, #20]
 80096a6:	011b      	lsls	r3, r3, #4
 80096a8:	693a      	ldr	r2, [r7, #16]
 80096aa:	4313      	orrs	r3, r2
 80096ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	699b      	ldr	r3, [r3, #24]
 80096b2:	011b      	lsls	r3, r3, #4
 80096b4:	693a      	ldr	r2, [r7, #16]
 80096b6:	4313      	orrs	r3, r2
 80096b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	693a      	ldr	r2, [r7, #16]
 80096be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	68fa      	ldr	r2, [r7, #12]
 80096c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	685a      	ldr	r2, [r3, #4]
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	697a      	ldr	r2, [r7, #20]
 80096d2:	621a      	str	r2, [r3, #32]
}
 80096d4:	bf00      	nop
 80096d6:	371c      	adds	r7, #28
 80096d8:	46bd      	mov	sp, r7
 80096da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096de:	4770      	bx	lr
 80096e0:	40010000 	.word	0x40010000

080096e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80096e4:	b480      	push	{r7}
 80096e6:	b087      	sub	sp, #28
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
 80096ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	6a1b      	ldr	r3, [r3, #32]
 80096f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	6a1b      	ldr	r3, [r3, #32]
 80096fe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	685b      	ldr	r3, [r3, #4]
 8009704:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	69db      	ldr	r3, [r3, #28]
 800970a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009712:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800971a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	021b      	lsls	r3, r3, #8
 8009722:	68fa      	ldr	r2, [r7, #12]
 8009724:	4313      	orrs	r3, r2
 8009726:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009728:	693b      	ldr	r3, [r7, #16]
 800972a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800972e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	689b      	ldr	r3, [r3, #8]
 8009734:	031b      	lsls	r3, r3, #12
 8009736:	693a      	ldr	r2, [r7, #16]
 8009738:	4313      	orrs	r3, r2
 800973a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	4a10      	ldr	r2, [pc, #64]	; (8009780 <TIM_OC4_SetConfig+0x9c>)
 8009740:	4293      	cmp	r3, r2
 8009742:	d109      	bne.n	8009758 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009744:	697b      	ldr	r3, [r7, #20]
 8009746:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800974a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	695b      	ldr	r3, [r3, #20]
 8009750:	019b      	lsls	r3, r3, #6
 8009752:	697a      	ldr	r2, [r7, #20]
 8009754:	4313      	orrs	r3, r2
 8009756:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	697a      	ldr	r2, [r7, #20]
 800975c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	68fa      	ldr	r2, [r7, #12]
 8009762:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	685a      	ldr	r2, [r3, #4]
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	693a      	ldr	r2, [r7, #16]
 8009770:	621a      	str	r2, [r3, #32]
}
 8009772:	bf00      	nop
 8009774:	371c      	adds	r7, #28
 8009776:	46bd      	mov	sp, r7
 8009778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977c:	4770      	bx	lr
 800977e:	bf00      	nop
 8009780:	40010000 	.word	0x40010000

08009784 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009784:	b480      	push	{r7}
 8009786:	b087      	sub	sp, #28
 8009788:	af00      	add	r7, sp, #0
 800978a:	60f8      	str	r0, [r7, #12]
 800978c:	60b9      	str	r1, [r7, #8]
 800978e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009790:	68bb      	ldr	r3, [r7, #8]
 8009792:	f003 031f 	and.w	r3, r3, #31
 8009796:	2201      	movs	r2, #1
 8009798:	fa02 f303 	lsl.w	r3, r2, r3
 800979c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	6a1a      	ldr	r2, [r3, #32]
 80097a2:	697b      	ldr	r3, [r7, #20]
 80097a4:	43db      	mvns	r3, r3
 80097a6:	401a      	ands	r2, r3
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	6a1a      	ldr	r2, [r3, #32]
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	f003 031f 	and.w	r3, r3, #31
 80097b6:	6879      	ldr	r1, [r7, #4]
 80097b8:	fa01 f303 	lsl.w	r3, r1, r3
 80097bc:	431a      	orrs	r2, r3
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	621a      	str	r2, [r3, #32]
}
 80097c2:	bf00      	nop
 80097c4:	371c      	adds	r7, #28
 80097c6:	46bd      	mov	sp, r7
 80097c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097cc:	4770      	bx	lr
	...

080097d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80097d0:	b480      	push	{r7}
 80097d2:	b085      	sub	sp, #20
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	6078      	str	r0, [r7, #4]
 80097d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80097e0:	2b01      	cmp	r3, #1
 80097e2:	d101      	bne.n	80097e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80097e4:	2302      	movs	r3, #2
 80097e6:	e050      	b.n	800988a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2201      	movs	r2, #1
 80097ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2202      	movs	r2, #2
 80097f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	685b      	ldr	r3, [r3, #4]
 80097fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	689b      	ldr	r3, [r3, #8]
 8009806:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800980e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	68fa      	ldr	r2, [r7, #12]
 8009816:	4313      	orrs	r3, r2
 8009818:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	68fa      	ldr	r2, [r7, #12]
 8009820:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	4a1c      	ldr	r2, [pc, #112]	; (8009898 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009828:	4293      	cmp	r3, r2
 800982a:	d018      	beq.n	800985e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009834:	d013      	beq.n	800985e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	4a18      	ldr	r2, [pc, #96]	; (800989c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800983c:	4293      	cmp	r3, r2
 800983e:	d00e      	beq.n	800985e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	4a16      	ldr	r2, [pc, #88]	; (80098a0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009846:	4293      	cmp	r3, r2
 8009848:	d009      	beq.n	800985e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	4a15      	ldr	r2, [pc, #84]	; (80098a4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009850:	4293      	cmp	r3, r2
 8009852:	d004      	beq.n	800985e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	4a13      	ldr	r2, [pc, #76]	; (80098a8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800985a:	4293      	cmp	r3, r2
 800985c:	d10c      	bne.n	8009878 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800985e:	68bb      	ldr	r3, [r7, #8]
 8009860:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009864:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009866:	683b      	ldr	r3, [r7, #0]
 8009868:	685b      	ldr	r3, [r3, #4]
 800986a:	68ba      	ldr	r2, [r7, #8]
 800986c:	4313      	orrs	r3, r2
 800986e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	68ba      	ldr	r2, [r7, #8]
 8009876:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2201      	movs	r2, #1
 800987c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2200      	movs	r2, #0
 8009884:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009888:	2300      	movs	r3, #0
}
 800988a:	4618      	mov	r0, r3
 800988c:	3714      	adds	r7, #20
 800988e:	46bd      	mov	sp, r7
 8009890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009894:	4770      	bx	lr
 8009896:	bf00      	nop
 8009898:	40010000 	.word	0x40010000
 800989c:	40000400 	.word	0x40000400
 80098a0:	40000800 	.word	0x40000800
 80098a4:	40000c00 	.word	0x40000c00
 80098a8:	40014000 	.word	0x40014000

080098ac <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80098ac:	b480      	push	{r7}
 80098ae:	b085      	sub	sp, #20
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
 80098b4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80098b6:	2300      	movs	r3, #0
 80098b8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80098c0:	2b01      	cmp	r3, #1
 80098c2:	d101      	bne.n	80098c8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80098c4:	2302      	movs	r3, #2
 80098c6:	e03d      	b.n	8009944 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2201      	movs	r2, #1
 80098cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80098d6:	683b      	ldr	r3, [r7, #0]
 80098d8:	68db      	ldr	r3, [r3, #12]
 80098da:	4313      	orrs	r3, r2
 80098dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	689b      	ldr	r3, [r3, #8]
 80098e8:	4313      	orrs	r3, r2
 80098ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	685b      	ldr	r3, [r3, #4]
 80098f6:	4313      	orrs	r3, r2
 80098f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	4313      	orrs	r3, r2
 8009906:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	691b      	ldr	r3, [r3, #16]
 8009912:	4313      	orrs	r3, r2
 8009914:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	695b      	ldr	r3, [r3, #20]
 8009920:	4313      	orrs	r3, r2
 8009922:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	69db      	ldr	r3, [r3, #28]
 800992e:	4313      	orrs	r3, r2
 8009930:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	68fa      	ldr	r2, [r7, #12]
 8009938:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	2200      	movs	r2, #0
 800993e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009942:	2300      	movs	r3, #0
}
 8009944:	4618      	mov	r0, r3
 8009946:	3714      	adds	r7, #20
 8009948:	46bd      	mov	sp, r7
 800994a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994e:	4770      	bx	lr

08009950 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009950:	b480      	push	{r7}
 8009952:	b083      	sub	sp, #12
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009958:	bf00      	nop
 800995a:	370c      	adds	r7, #12
 800995c:	46bd      	mov	sp, r7
 800995e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009962:	4770      	bx	lr

08009964 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009964:	b480      	push	{r7}
 8009966:	b083      	sub	sp, #12
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800996c:	bf00      	nop
 800996e:	370c      	adds	r7, #12
 8009970:	46bd      	mov	sp, r7
 8009972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009976:	4770      	bx	lr

08009978 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b082      	sub	sp, #8
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d101      	bne.n	800998a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009986:	2301      	movs	r3, #1
 8009988:	e03f      	b.n	8009a0a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009990:	b2db      	uxtb	r3, r3
 8009992:	2b00      	cmp	r3, #0
 8009994:	d106      	bne.n	80099a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2200      	movs	r2, #0
 800999a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f7fb fb16 	bl	8004fd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	2224      	movs	r2, #36	; 0x24
 80099a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	68da      	ldr	r2, [r3, #12]
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80099ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80099bc:	6878      	ldr	r0, [r7, #4]
 80099be:	f000 ff81 	bl	800a8c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	691a      	ldr	r2, [r3, #16]
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80099d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	695a      	ldr	r2, [r3, #20]
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80099e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	68da      	ldr	r2, [r3, #12]
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80099f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	2200      	movs	r2, #0
 80099f6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2220      	movs	r2, #32
 80099fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2220      	movs	r2, #32
 8009a04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009a08:	2300      	movs	r3, #0
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	3708      	adds	r7, #8
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	bd80      	pop	{r7, pc}
	...

08009a14 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b08c      	sub	sp, #48	; 0x30
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	60f8      	str	r0, [r7, #12]
 8009a1c:	60b9      	str	r1, [r7, #8]
 8009a1e:	4613      	mov	r3, r2
 8009a20:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a28:	b2db      	uxtb	r3, r3
 8009a2a:	2b20      	cmp	r3, #32
 8009a2c:	d165      	bne.n	8009afa <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a2e:	68bb      	ldr	r3, [r7, #8]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d002      	beq.n	8009a3a <HAL_UART_Transmit_DMA+0x26>
 8009a34:	88fb      	ldrh	r3, [r7, #6]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d101      	bne.n	8009a3e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8009a3a:	2301      	movs	r3, #1
 8009a3c:	e05e      	b.n	8009afc <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a44:	2b01      	cmp	r3, #1
 8009a46:	d101      	bne.n	8009a4c <HAL_UART_Transmit_DMA+0x38>
 8009a48:	2302      	movs	r3, #2
 8009a4a:	e057      	b.n	8009afc <HAL_UART_Transmit_DMA+0xe8>
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	2201      	movs	r2, #1
 8009a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8009a54:	68ba      	ldr	r2, [r7, #8]
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	88fa      	ldrh	r2, [r7, #6]
 8009a5e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	88fa      	ldrh	r2, [r7, #6]
 8009a64:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	2221      	movs	r2, #33	; 0x21
 8009a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a78:	4a22      	ldr	r2, [pc, #136]	; (8009b04 <HAL_UART_Transmit_DMA+0xf0>)
 8009a7a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a80:	4a21      	ldr	r2, [pc, #132]	; (8009b08 <HAL_UART_Transmit_DMA+0xf4>)
 8009a82:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a88:	4a20      	ldr	r2, [pc, #128]	; (8009b0c <HAL_UART_Transmit_DMA+0xf8>)
 8009a8a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a90:	2200      	movs	r2, #0
 8009a92:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8009a94:	f107 0308 	add.w	r3, r7, #8
 8009a98:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8009a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009aa0:	6819      	ldr	r1, [r3, #0]
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	3304      	adds	r3, #4
 8009aa8:	461a      	mov	r2, r3
 8009aaa:	88fb      	ldrh	r3, [r7, #6]
 8009aac:	f7fb fe30 	bl	8005710 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009ab8:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	2200      	movs	r2, #0
 8009abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	3314      	adds	r3, #20
 8009ac8:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aca:	69bb      	ldr	r3, [r7, #24]
 8009acc:	e853 3f00 	ldrex	r3, [r3]
 8009ad0:	617b      	str	r3, [r7, #20]
   return(result);
 8009ad2:	697b      	ldr	r3, [r7, #20]
 8009ad4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ad8:	62bb      	str	r3, [r7, #40]	; 0x28
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	3314      	adds	r3, #20
 8009ae0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009ae2:	627a      	str	r2, [r7, #36]	; 0x24
 8009ae4:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ae6:	6a39      	ldr	r1, [r7, #32]
 8009ae8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009aea:	e841 2300 	strex	r3, r2, [r1]
 8009aee:	61fb      	str	r3, [r7, #28]
   return(result);
 8009af0:	69fb      	ldr	r3, [r7, #28]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d1e5      	bne.n	8009ac2 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8009af6:	2300      	movs	r3, #0
 8009af8:	e000      	b.n	8009afc <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8009afa:	2302      	movs	r3, #2
  }
}
 8009afc:	4618      	mov	r0, r3
 8009afe:	3730      	adds	r7, #48	; 0x30
 8009b00:	46bd      	mov	sp, r7
 8009b02:	bd80      	pop	{r7, pc}
 8009b04:	0800a15d 	.word	0x0800a15d
 8009b08:	0800a1f7 	.word	0x0800a1f7
 8009b0c:	0800a36f 	.word	0x0800a36f

08009b10 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b08c      	sub	sp, #48	; 0x30
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	60f8      	str	r0, [r7, #12]
 8009b18:	60b9      	str	r1, [r7, #8]
 8009b1a:	4613      	mov	r3, r2
 8009b1c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009b24:	b2db      	uxtb	r3, r3
 8009b26:	2b20      	cmp	r3, #32
 8009b28:	d152      	bne.n	8009bd0 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d002      	beq.n	8009b36 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8009b30:	88fb      	ldrh	r3, [r7, #6]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d101      	bne.n	8009b3a <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8009b36:	2301      	movs	r3, #1
 8009b38:	e04b      	b.n	8009bd2 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009b40:	2b01      	cmp	r3, #1
 8009b42:	d101      	bne.n	8009b48 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8009b44:	2302      	movs	r3, #2
 8009b46:	e044      	b.n	8009bd2 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	2201      	movs	r2, #1
 8009b4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	2201      	movs	r2, #1
 8009b54:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8009b56:	88fb      	ldrh	r3, [r7, #6]
 8009b58:	461a      	mov	r2, r3
 8009b5a:	68b9      	ldr	r1, [r7, #8]
 8009b5c:	68f8      	ldr	r0, [r7, #12]
 8009b5e:	f000 fc51 	bl	800a404 <UART_Start_Receive_DMA>
 8009b62:	4603      	mov	r3, r0
 8009b64:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8009b68:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d12c      	bne.n	8009bca <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b74:	2b01      	cmp	r3, #1
 8009b76:	d125      	bne.n	8009bc4 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009b78:	2300      	movs	r3, #0
 8009b7a:	613b      	str	r3, [r7, #16]
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	613b      	str	r3, [r7, #16]
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	685b      	ldr	r3, [r3, #4]
 8009b8a:	613b      	str	r3, [r7, #16]
 8009b8c:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	330c      	adds	r3, #12
 8009b94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b96:	69bb      	ldr	r3, [r7, #24]
 8009b98:	e853 3f00 	ldrex	r3, [r3]
 8009b9c:	617b      	str	r3, [r7, #20]
   return(result);
 8009b9e:	697b      	ldr	r3, [r7, #20]
 8009ba0:	f043 0310 	orr.w	r3, r3, #16
 8009ba4:	62bb      	str	r3, [r7, #40]	; 0x28
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	330c      	adds	r3, #12
 8009bac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009bae:	627a      	str	r2, [r7, #36]	; 0x24
 8009bb0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bb2:	6a39      	ldr	r1, [r7, #32]
 8009bb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009bb6:	e841 2300 	strex	r3, r2, [r1]
 8009bba:	61fb      	str	r3, [r7, #28]
   return(result);
 8009bbc:	69fb      	ldr	r3, [r7, #28]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d1e5      	bne.n	8009b8e <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8009bc2:	e002      	b.n	8009bca <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8009bc4:	2301      	movs	r3, #1
 8009bc6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8009bca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009bce:	e000      	b.n	8009bd2 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8009bd0:	2302      	movs	r3, #2
  }
}
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	3730      	adds	r7, #48	; 0x30
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	bd80      	pop	{r7, pc}
	...

08009bdc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b0ba      	sub	sp, #232	; 0xe8
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	68db      	ldr	r3, [r3, #12]
 8009bf4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	695b      	ldr	r3, [r3, #20]
 8009bfe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009c02:	2300      	movs	r3, #0
 8009c04:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009c08:	2300      	movs	r3, #0
 8009c0a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009c0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c12:	f003 030f 	and.w	r3, r3, #15
 8009c16:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8009c1a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d10f      	bne.n	8009c42 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009c22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c26:	f003 0320 	and.w	r3, r3, #32
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d009      	beq.n	8009c42 <HAL_UART_IRQHandler+0x66>
 8009c2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c32:	f003 0320 	and.w	r3, r3, #32
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d003      	beq.n	8009c42 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009c3a:	6878      	ldr	r0, [r7, #4]
 8009c3c:	f000 fd87 	bl	800a74e <UART_Receive_IT>
      return;
 8009c40:	e256      	b.n	800a0f0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009c42:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	f000 80de 	beq.w	8009e08 <HAL_UART_IRQHandler+0x22c>
 8009c4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009c50:	f003 0301 	and.w	r3, r3, #1
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d106      	bne.n	8009c66 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009c58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c5c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	f000 80d1 	beq.w	8009e08 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009c66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c6a:	f003 0301 	and.w	r3, r3, #1
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d00b      	beq.n	8009c8a <HAL_UART_IRQHandler+0xae>
 8009c72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d005      	beq.n	8009c8a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c82:	f043 0201 	orr.w	r2, r3, #1
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009c8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c8e:	f003 0304 	and.w	r3, r3, #4
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d00b      	beq.n	8009cae <HAL_UART_IRQHandler+0xd2>
 8009c96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009c9a:	f003 0301 	and.w	r3, r3, #1
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d005      	beq.n	8009cae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ca6:	f043 0202 	orr.w	r2, r3, #2
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009cae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009cb2:	f003 0302 	and.w	r3, r3, #2
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d00b      	beq.n	8009cd2 <HAL_UART_IRQHandler+0xf6>
 8009cba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009cbe:	f003 0301 	and.w	r3, r3, #1
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d005      	beq.n	8009cd2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cca:	f043 0204 	orr.w	r2, r3, #4
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009cd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009cd6:	f003 0308 	and.w	r3, r3, #8
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d011      	beq.n	8009d02 <HAL_UART_IRQHandler+0x126>
 8009cde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009ce2:	f003 0320 	and.w	r3, r3, #32
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d105      	bne.n	8009cf6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009cea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009cee:	f003 0301 	and.w	r3, r3, #1
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d005      	beq.n	8009d02 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cfa:	f043 0208 	orr.w	r2, r3, #8
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	f000 81ed 	beq.w	800a0e6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009d0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d10:	f003 0320 	and.w	r3, r3, #32
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d008      	beq.n	8009d2a <HAL_UART_IRQHandler+0x14e>
 8009d18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009d1c:	f003 0320 	and.w	r3, r3, #32
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d002      	beq.n	8009d2a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009d24:	6878      	ldr	r0, [r7, #4]
 8009d26:	f000 fd12 	bl	800a74e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	695b      	ldr	r3, [r3, #20]
 8009d30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d34:	2b40      	cmp	r3, #64	; 0x40
 8009d36:	bf0c      	ite	eq
 8009d38:	2301      	moveq	r3, #1
 8009d3a:	2300      	movne	r3, #0
 8009d3c:	b2db      	uxtb	r3, r3
 8009d3e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d46:	f003 0308 	and.w	r3, r3, #8
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d103      	bne.n	8009d56 <HAL_UART_IRQHandler+0x17a>
 8009d4e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d04f      	beq.n	8009df6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009d56:	6878      	ldr	r0, [r7, #4]
 8009d58:	f000 fc1a 	bl	800a590 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	695b      	ldr	r3, [r3, #20]
 8009d62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d66:	2b40      	cmp	r3, #64	; 0x40
 8009d68:	d141      	bne.n	8009dee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	3314      	adds	r3, #20
 8009d70:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d74:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009d78:	e853 3f00 	ldrex	r3, [r3]
 8009d7c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009d80:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009d84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d88:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	3314      	adds	r3, #20
 8009d92:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009d96:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009d9a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d9e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009da2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009da6:	e841 2300 	strex	r3, r2, [r1]
 8009daa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009dae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d1d9      	bne.n	8009d6a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d013      	beq.n	8009de6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dc2:	4a7d      	ldr	r2, [pc, #500]	; (8009fb8 <HAL_UART_IRQHandler+0x3dc>)
 8009dc4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dca:	4618      	mov	r0, r3
 8009dcc:	f7fb fd68 	bl	80058a0 <HAL_DMA_Abort_IT>
 8009dd0:	4603      	mov	r3, r0
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d016      	beq.n	8009e04 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ddc:	687a      	ldr	r2, [r7, #4]
 8009dde:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009de0:	4610      	mov	r0, r2
 8009de2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009de4:	e00e      	b.n	8009e04 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009de6:	6878      	ldr	r0, [r7, #4]
 8009de8:	f000 f9ae 	bl	800a148 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009dec:	e00a      	b.n	8009e04 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009dee:	6878      	ldr	r0, [r7, #4]
 8009df0:	f000 f9aa 	bl	800a148 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009df4:	e006      	b.n	8009e04 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009df6:	6878      	ldr	r0, [r7, #4]
 8009df8:	f000 f9a6 	bl	800a148 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2200      	movs	r2, #0
 8009e00:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009e02:	e170      	b.n	800a0e6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e04:	bf00      	nop
    return;
 8009e06:	e16e      	b.n	800a0e6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e0c:	2b01      	cmp	r3, #1
 8009e0e:	f040 814a 	bne.w	800a0a6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009e12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e16:	f003 0310 	and.w	r3, r3, #16
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	f000 8143 	beq.w	800a0a6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009e20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009e24:	f003 0310 	and.w	r3, r3, #16
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	f000 813c 	beq.w	800a0a6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009e2e:	2300      	movs	r3, #0
 8009e30:	60bb      	str	r3, [r7, #8]
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	60bb      	str	r3, [r7, #8]
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	685b      	ldr	r3, [r3, #4]
 8009e40:	60bb      	str	r3, [r7, #8]
 8009e42:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	695b      	ldr	r3, [r3, #20]
 8009e4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e4e:	2b40      	cmp	r3, #64	; 0x40
 8009e50:	f040 80b4 	bne.w	8009fbc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	685b      	ldr	r3, [r3, #4]
 8009e5c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009e60:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	f000 8140 	beq.w	800a0ea <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009e6e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009e72:	429a      	cmp	r2, r3
 8009e74:	f080 8139 	bcs.w	800a0ea <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009e7e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e84:	69db      	ldr	r3, [r3, #28]
 8009e86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009e8a:	f000 8088 	beq.w	8009f9e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	330c      	adds	r3, #12
 8009e94:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e98:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009e9c:	e853 3f00 	ldrex	r3, [r3]
 8009ea0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009ea4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009ea8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009eac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	330c      	adds	r3, #12
 8009eb6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009eba:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009ebe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ec2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009ec6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009eca:	e841 2300 	strex	r3, r2, [r1]
 8009ece:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009ed2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d1d9      	bne.n	8009e8e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	3314      	adds	r3, #20
 8009ee0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ee2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009ee4:	e853 3f00 	ldrex	r3, [r3]
 8009ee8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009eea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009eec:	f023 0301 	bic.w	r3, r3, #1
 8009ef0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	3314      	adds	r3, #20
 8009efa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009efe:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009f02:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f04:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009f06:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009f0a:	e841 2300 	strex	r3, r2, [r1]
 8009f0e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009f10:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d1e1      	bne.n	8009eda <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	3314      	adds	r3, #20
 8009f1c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f1e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009f20:	e853 3f00 	ldrex	r3, [r3]
 8009f24:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009f26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009f28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009f2c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	3314      	adds	r3, #20
 8009f36:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009f3a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009f3c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f3e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009f40:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009f42:	e841 2300 	strex	r3, r2, [r1]
 8009f46:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009f48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d1e3      	bne.n	8009f16 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2220      	movs	r2, #32
 8009f52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2200      	movs	r2, #0
 8009f5a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	330c      	adds	r3, #12
 8009f62:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f66:	e853 3f00 	ldrex	r3, [r3]
 8009f6a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009f6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009f6e:	f023 0310 	bic.w	r3, r3, #16
 8009f72:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	330c      	adds	r3, #12
 8009f7c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009f80:	65ba      	str	r2, [r7, #88]	; 0x58
 8009f82:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f84:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009f86:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009f88:	e841 2300 	strex	r3, r2, [r1]
 8009f8c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009f8e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d1e3      	bne.n	8009f5c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f98:	4618      	mov	r0, r3
 8009f9a:	f7fb fc11 	bl	80057c0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009fa6:	b29b      	uxth	r3, r3
 8009fa8:	1ad3      	subs	r3, r2, r3
 8009faa:	b29b      	uxth	r3, r3
 8009fac:	4619      	mov	r1, r3
 8009fae:	6878      	ldr	r0, [r7, #4]
 8009fb0:	f7f9 feba 	bl	8003d28 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009fb4:	e099      	b.n	800a0ea <HAL_UART_IRQHandler+0x50e>
 8009fb6:	bf00      	nop
 8009fb8:	0800a657 	.word	0x0800a657
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009fc4:	b29b      	uxth	r3, r3
 8009fc6:	1ad3      	subs	r3, r2, r3
 8009fc8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009fd0:	b29b      	uxth	r3, r3
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	f000 808b 	beq.w	800a0ee <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009fd8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	f000 8086 	beq.w	800a0ee <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	330c      	adds	r3, #12
 8009fe8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fec:	e853 3f00 	ldrex	r3, [r3]
 8009ff0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009ff2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ff4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009ff8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	330c      	adds	r3, #12
 800a002:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a006:	647a      	str	r2, [r7, #68]	; 0x44
 800a008:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a00a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a00c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a00e:	e841 2300 	strex	r3, r2, [r1]
 800a012:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a014:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a016:	2b00      	cmp	r3, #0
 800a018:	d1e3      	bne.n	8009fe2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	3314      	adds	r3, #20
 800a020:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a024:	e853 3f00 	ldrex	r3, [r3]
 800a028:	623b      	str	r3, [r7, #32]
   return(result);
 800a02a:	6a3b      	ldr	r3, [r7, #32]
 800a02c:	f023 0301 	bic.w	r3, r3, #1
 800a030:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	3314      	adds	r3, #20
 800a03a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a03e:	633a      	str	r2, [r7, #48]	; 0x30
 800a040:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a042:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a044:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a046:	e841 2300 	strex	r3, r2, [r1]
 800a04a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a04c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d1e3      	bne.n	800a01a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2220      	movs	r2, #32
 800a056:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	2200      	movs	r2, #0
 800a05e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	330c      	adds	r3, #12
 800a066:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a068:	693b      	ldr	r3, [r7, #16]
 800a06a:	e853 3f00 	ldrex	r3, [r3]
 800a06e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	f023 0310 	bic.w	r3, r3, #16
 800a076:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	330c      	adds	r3, #12
 800a080:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a084:	61fa      	str	r2, [r7, #28]
 800a086:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a088:	69b9      	ldr	r1, [r7, #24]
 800a08a:	69fa      	ldr	r2, [r7, #28]
 800a08c:	e841 2300 	strex	r3, r2, [r1]
 800a090:	617b      	str	r3, [r7, #20]
   return(result);
 800a092:	697b      	ldr	r3, [r7, #20]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d1e3      	bne.n	800a060 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a098:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a09c:	4619      	mov	r1, r3
 800a09e:	6878      	ldr	r0, [r7, #4]
 800a0a0:	f7f9 fe42 	bl	8003d28 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a0a4:	e023      	b.n	800a0ee <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a0a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d009      	beq.n	800a0c6 <HAL_UART_IRQHandler+0x4ea>
 800a0b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a0b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d003      	beq.n	800a0c6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800a0be:	6878      	ldr	r0, [r7, #4]
 800a0c0:	f000 fadd 	bl	800a67e <UART_Transmit_IT>
    return;
 800a0c4:	e014      	b.n	800a0f0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a0c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d00e      	beq.n	800a0f0 <HAL_UART_IRQHandler+0x514>
 800a0d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a0d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d008      	beq.n	800a0f0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800a0de:	6878      	ldr	r0, [r7, #4]
 800a0e0:	f000 fb1d 	bl	800a71e <UART_EndTransmit_IT>
    return;
 800a0e4:	e004      	b.n	800a0f0 <HAL_UART_IRQHandler+0x514>
    return;
 800a0e6:	bf00      	nop
 800a0e8:	e002      	b.n	800a0f0 <HAL_UART_IRQHandler+0x514>
      return;
 800a0ea:	bf00      	nop
 800a0ec:	e000      	b.n	800a0f0 <HAL_UART_IRQHandler+0x514>
      return;
 800a0ee:	bf00      	nop
  }
}
 800a0f0:	37e8      	adds	r7, #232	; 0xe8
 800a0f2:	46bd      	mov	sp, r7
 800a0f4:	bd80      	pop	{r7, pc}
 800a0f6:	bf00      	nop

0800a0f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a0f8:	b480      	push	{r7}
 800a0fa:	b083      	sub	sp, #12
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a100:	bf00      	nop
 800a102:	370c      	adds	r7, #12
 800a104:	46bd      	mov	sp, r7
 800a106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10a:	4770      	bx	lr

0800a10c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a10c:	b480      	push	{r7}
 800a10e:	b083      	sub	sp, #12
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800a114:	bf00      	nop
 800a116:	370c      	adds	r7, #12
 800a118:	46bd      	mov	sp, r7
 800a11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11e:	4770      	bx	lr

0800a120 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a120:	b480      	push	{r7}
 800a122:	b083      	sub	sp, #12
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a128:	bf00      	nop
 800a12a:	370c      	adds	r7, #12
 800a12c:	46bd      	mov	sp, r7
 800a12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a132:	4770      	bx	lr

0800a134 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a134:	b480      	push	{r7}
 800a136:	b083      	sub	sp, #12
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800a13c:	bf00      	nop
 800a13e:	370c      	adds	r7, #12
 800a140:	46bd      	mov	sp, r7
 800a142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a146:	4770      	bx	lr

0800a148 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a148:	b480      	push	{r7}
 800a14a:	b083      	sub	sp, #12
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a150:	bf00      	nop
 800a152:	370c      	adds	r7, #12
 800a154:	46bd      	mov	sp, r7
 800a156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15a:	4770      	bx	lr

0800a15c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b090      	sub	sp, #64	; 0x40
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a168:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a174:	2b00      	cmp	r3, #0
 800a176:	d137      	bne.n	800a1e8 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800a178:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a17a:	2200      	movs	r2, #0
 800a17c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a17e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	3314      	adds	r3, #20
 800a184:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a188:	e853 3f00 	ldrex	r3, [r3]
 800a18c:	623b      	str	r3, [r7, #32]
   return(result);
 800a18e:	6a3b      	ldr	r3, [r7, #32]
 800a190:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a194:	63bb      	str	r3, [r7, #56]	; 0x38
 800a196:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	3314      	adds	r3, #20
 800a19c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a19e:	633a      	str	r2, [r7, #48]	; 0x30
 800a1a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a1a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a1a6:	e841 2300 	strex	r3, r2, [r1]
 800a1aa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a1ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d1e5      	bne.n	800a17e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a1b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	330c      	adds	r3, #12
 800a1b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ba:	693b      	ldr	r3, [r7, #16]
 800a1bc:	e853 3f00 	ldrex	r3, [r3]
 800a1c0:	60fb      	str	r3, [r7, #12]
   return(result);
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1c8:	637b      	str	r3, [r7, #52]	; 0x34
 800a1ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	330c      	adds	r3, #12
 800a1d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a1d2:	61fa      	str	r2, [r7, #28]
 800a1d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1d6:	69b9      	ldr	r1, [r7, #24]
 800a1d8:	69fa      	ldr	r2, [r7, #28]
 800a1da:	e841 2300 	strex	r3, r2, [r1]
 800a1de:	617b      	str	r3, [r7, #20]
   return(result);
 800a1e0:	697b      	ldr	r3, [r7, #20]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d1e5      	bne.n	800a1b2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a1e6:	e002      	b.n	800a1ee <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800a1e8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800a1ea:	f7ff ff85 	bl	800a0f8 <HAL_UART_TxCpltCallback>
}
 800a1ee:	bf00      	nop
 800a1f0:	3740      	adds	r7, #64	; 0x40
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	bd80      	pop	{r7, pc}

0800a1f6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a1f6:	b580      	push	{r7, lr}
 800a1f8:	b084      	sub	sp, #16
 800a1fa:	af00      	add	r7, sp, #0
 800a1fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a202:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800a204:	68f8      	ldr	r0, [r7, #12]
 800a206:	f7ff ff81 	bl	800a10c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a20a:	bf00      	nop
 800a20c:	3710      	adds	r7, #16
 800a20e:	46bd      	mov	sp, r7
 800a210:	bd80      	pop	{r7, pc}

0800a212 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a212:	b580      	push	{r7, lr}
 800a214:	b09c      	sub	sp, #112	; 0x70
 800a216:	af00      	add	r7, sp, #0
 800a218:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a21e:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d172      	bne.n	800a314 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800a22e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a230:	2200      	movs	r2, #0
 800a232:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a234:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	330c      	adds	r3, #12
 800a23a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a23c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a23e:	e853 3f00 	ldrex	r3, [r3]
 800a242:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a244:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a246:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a24a:	66bb      	str	r3, [r7, #104]	; 0x68
 800a24c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	330c      	adds	r3, #12
 800a252:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a254:	65ba      	str	r2, [r7, #88]	; 0x58
 800a256:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a258:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a25a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a25c:	e841 2300 	strex	r3, r2, [r1]
 800a260:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a262:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a264:	2b00      	cmp	r3, #0
 800a266:	d1e5      	bne.n	800a234 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a268:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	3314      	adds	r3, #20
 800a26e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a272:	e853 3f00 	ldrex	r3, [r3]
 800a276:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a278:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a27a:	f023 0301 	bic.w	r3, r3, #1
 800a27e:	667b      	str	r3, [r7, #100]	; 0x64
 800a280:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	3314      	adds	r3, #20
 800a286:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a288:	647a      	str	r2, [r7, #68]	; 0x44
 800a28a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a28c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a28e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a290:	e841 2300 	strex	r3, r2, [r1]
 800a294:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a296:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d1e5      	bne.n	800a268 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a29c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	3314      	adds	r3, #20
 800a2a2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2a6:	e853 3f00 	ldrex	r3, [r3]
 800a2aa:	623b      	str	r3, [r7, #32]
   return(result);
 800a2ac:	6a3b      	ldr	r3, [r7, #32]
 800a2ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a2b2:	663b      	str	r3, [r7, #96]	; 0x60
 800a2b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	3314      	adds	r3, #20
 800a2ba:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a2bc:	633a      	str	r2, [r7, #48]	; 0x30
 800a2be:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2c0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a2c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a2c4:	e841 2300 	strex	r3, r2, [r1]
 800a2c8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a2ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d1e5      	bne.n	800a29c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a2d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a2d2:	2220      	movs	r2, #32
 800a2d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a2da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2dc:	2b01      	cmp	r3, #1
 800a2de:	d119      	bne.n	800a314 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a2e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	330c      	adds	r3, #12
 800a2e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2e8:	693b      	ldr	r3, [r7, #16]
 800a2ea:	e853 3f00 	ldrex	r3, [r3]
 800a2ee:	60fb      	str	r3, [r7, #12]
   return(result);
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	f023 0310 	bic.w	r3, r3, #16
 800a2f6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a2f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	330c      	adds	r3, #12
 800a2fe:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a300:	61fa      	str	r2, [r7, #28]
 800a302:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a304:	69b9      	ldr	r1, [r7, #24]
 800a306:	69fa      	ldr	r2, [r7, #28]
 800a308:	e841 2300 	strex	r3, r2, [r1]
 800a30c:	617b      	str	r3, [r7, #20]
   return(result);
 800a30e:	697b      	ldr	r3, [r7, #20]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d1e5      	bne.n	800a2e0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a314:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a318:	2b01      	cmp	r3, #1
 800a31a:	d106      	bne.n	800a32a <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a31c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a31e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a320:	4619      	mov	r1, r3
 800a322:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a324:	f7f9 fd00 	bl	8003d28 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a328:	e002      	b.n	800a330 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800a32a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a32c:	f7ff fef8 	bl	800a120 <HAL_UART_RxCpltCallback>
}
 800a330:	bf00      	nop
 800a332:	3770      	adds	r7, #112	; 0x70
 800a334:	46bd      	mov	sp, r7
 800a336:	bd80      	pop	{r7, pc}

0800a338 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	b084      	sub	sp, #16
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a344:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a34a:	2b01      	cmp	r3, #1
 800a34c:	d108      	bne.n	800a360 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a352:	085b      	lsrs	r3, r3, #1
 800a354:	b29b      	uxth	r3, r3
 800a356:	4619      	mov	r1, r3
 800a358:	68f8      	ldr	r0, [r7, #12]
 800a35a:	f7f9 fce5 	bl	8003d28 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a35e:	e002      	b.n	800a366 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800a360:	68f8      	ldr	r0, [r7, #12]
 800a362:	f7ff fee7 	bl	800a134 <HAL_UART_RxHalfCpltCallback>
}
 800a366:	bf00      	nop
 800a368:	3710      	adds	r7, #16
 800a36a:	46bd      	mov	sp, r7
 800a36c:	bd80      	pop	{r7, pc}

0800a36e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a36e:	b580      	push	{r7, lr}
 800a370:	b084      	sub	sp, #16
 800a372:	af00      	add	r7, sp, #0
 800a374:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a376:	2300      	movs	r3, #0
 800a378:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a37e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a380:	68bb      	ldr	r3, [r7, #8]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	695b      	ldr	r3, [r3, #20]
 800a386:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a38a:	2b80      	cmp	r3, #128	; 0x80
 800a38c:	bf0c      	ite	eq
 800a38e:	2301      	moveq	r3, #1
 800a390:	2300      	movne	r3, #0
 800a392:	b2db      	uxtb	r3, r3
 800a394:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a396:	68bb      	ldr	r3, [r7, #8]
 800a398:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a39c:	b2db      	uxtb	r3, r3
 800a39e:	2b21      	cmp	r3, #33	; 0x21
 800a3a0:	d108      	bne.n	800a3b4 <UART_DMAError+0x46>
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d005      	beq.n	800a3b4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a3a8:	68bb      	ldr	r3, [r7, #8]
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800a3ae:	68b8      	ldr	r0, [r7, #8]
 800a3b0:	f000 f8c6 	bl	800a540 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a3b4:	68bb      	ldr	r3, [r7, #8]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	695b      	ldr	r3, [r3, #20]
 800a3ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3be:	2b40      	cmp	r3, #64	; 0x40
 800a3c0:	bf0c      	ite	eq
 800a3c2:	2301      	moveq	r3, #1
 800a3c4:	2300      	movne	r3, #0
 800a3c6:	b2db      	uxtb	r3, r3
 800a3c8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a3ca:	68bb      	ldr	r3, [r7, #8]
 800a3cc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a3d0:	b2db      	uxtb	r3, r3
 800a3d2:	2b22      	cmp	r3, #34	; 0x22
 800a3d4:	d108      	bne.n	800a3e8 <UART_DMAError+0x7a>
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d005      	beq.n	800a3e8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a3dc:	68bb      	ldr	r3, [r7, #8]
 800a3de:	2200      	movs	r2, #0
 800a3e0:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a3e2:	68b8      	ldr	r0, [r7, #8]
 800a3e4:	f000 f8d4 	bl	800a590 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3ec:	f043 0210 	orr.w	r2, r3, #16
 800a3f0:	68bb      	ldr	r3, [r7, #8]
 800a3f2:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a3f4:	68b8      	ldr	r0, [r7, #8]
 800a3f6:	f7ff fea7 	bl	800a148 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a3fa:	bf00      	nop
 800a3fc:	3710      	adds	r7, #16
 800a3fe:	46bd      	mov	sp, r7
 800a400:	bd80      	pop	{r7, pc}
	...

0800a404 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b098      	sub	sp, #96	; 0x60
 800a408:	af00      	add	r7, sp, #0
 800a40a:	60f8      	str	r0, [r7, #12]
 800a40c:	60b9      	str	r1, [r7, #8]
 800a40e:	4613      	mov	r3, r2
 800a410:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800a412:	68ba      	ldr	r2, [r7, #8]
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	88fa      	ldrh	r2, [r7, #6]
 800a41c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	2200      	movs	r2, #0
 800a422:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	2222      	movs	r2, #34	; 0x22
 800a428:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a430:	4a40      	ldr	r2, [pc, #256]	; (800a534 <UART_Start_Receive_DMA+0x130>)
 800a432:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a438:	4a3f      	ldr	r2, [pc, #252]	; (800a538 <UART_Start_Receive_DMA+0x134>)
 800a43a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a440:	4a3e      	ldr	r2, [pc, #248]	; (800a53c <UART_Start_Receive_DMA+0x138>)
 800a442:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a448:	2200      	movs	r2, #0
 800a44a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800a44c:	f107 0308 	add.w	r3, r7, #8
 800a450:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	3304      	adds	r3, #4
 800a45c:	4619      	mov	r1, r3
 800a45e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a460:	681a      	ldr	r2, [r3, #0]
 800a462:	88fb      	ldrh	r3, [r7, #6]
 800a464:	f7fb f954 	bl	8005710 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800a468:	2300      	movs	r3, #0
 800a46a:	613b      	str	r3, [r7, #16]
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	613b      	str	r3, [r7, #16]
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	685b      	ldr	r3, [r3, #4]
 800a47a:	613b      	str	r3, [r7, #16]
 800a47c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	2200      	movs	r2, #0
 800a482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	691b      	ldr	r3, [r3, #16]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d019      	beq.n	800a4c2 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	330c      	adds	r3, #12
 800a494:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a496:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a498:	e853 3f00 	ldrex	r3, [r3]
 800a49c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a49e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a4a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a4a4:	65bb      	str	r3, [r7, #88]	; 0x58
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	330c      	adds	r3, #12
 800a4ac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a4ae:	64fa      	str	r2, [r7, #76]	; 0x4c
 800a4b0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4b2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800a4b4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a4b6:	e841 2300 	strex	r3, r2, [r1]
 800a4ba:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800a4bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d1e5      	bne.n	800a48e <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	3314      	adds	r3, #20
 800a4c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4cc:	e853 3f00 	ldrex	r3, [r3]
 800a4d0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a4d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4d4:	f043 0301 	orr.w	r3, r3, #1
 800a4d8:	657b      	str	r3, [r7, #84]	; 0x54
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	3314      	adds	r3, #20
 800a4e0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a4e2:	63ba      	str	r2, [r7, #56]	; 0x38
 800a4e4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4e6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a4e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a4ea:	e841 2300 	strex	r3, r2, [r1]
 800a4ee:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a4f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d1e5      	bne.n	800a4c2 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	3314      	adds	r3, #20
 800a4fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4fe:	69bb      	ldr	r3, [r7, #24]
 800a500:	e853 3f00 	ldrex	r3, [r3]
 800a504:	617b      	str	r3, [r7, #20]
   return(result);
 800a506:	697b      	ldr	r3, [r7, #20]
 800a508:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a50c:	653b      	str	r3, [r7, #80]	; 0x50
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	3314      	adds	r3, #20
 800a514:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a516:	627a      	str	r2, [r7, #36]	; 0x24
 800a518:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a51a:	6a39      	ldr	r1, [r7, #32]
 800a51c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a51e:	e841 2300 	strex	r3, r2, [r1]
 800a522:	61fb      	str	r3, [r7, #28]
   return(result);
 800a524:	69fb      	ldr	r3, [r7, #28]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d1e5      	bne.n	800a4f6 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800a52a:	2300      	movs	r3, #0
}
 800a52c:	4618      	mov	r0, r3
 800a52e:	3760      	adds	r7, #96	; 0x60
 800a530:	46bd      	mov	sp, r7
 800a532:	bd80      	pop	{r7, pc}
 800a534:	0800a213 	.word	0x0800a213
 800a538:	0800a339 	.word	0x0800a339
 800a53c:	0800a36f 	.word	0x0800a36f

0800a540 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a540:	b480      	push	{r7}
 800a542:	b089      	sub	sp, #36	; 0x24
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	330c      	adds	r3, #12
 800a54e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	e853 3f00 	ldrex	r3, [r3]
 800a556:	60bb      	str	r3, [r7, #8]
   return(result);
 800a558:	68bb      	ldr	r3, [r7, #8]
 800a55a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a55e:	61fb      	str	r3, [r7, #28]
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	330c      	adds	r3, #12
 800a566:	69fa      	ldr	r2, [r7, #28]
 800a568:	61ba      	str	r2, [r7, #24]
 800a56a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a56c:	6979      	ldr	r1, [r7, #20]
 800a56e:	69ba      	ldr	r2, [r7, #24]
 800a570:	e841 2300 	strex	r3, r2, [r1]
 800a574:	613b      	str	r3, [r7, #16]
   return(result);
 800a576:	693b      	ldr	r3, [r7, #16]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d1e5      	bne.n	800a548 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2220      	movs	r2, #32
 800a580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800a584:	bf00      	nop
 800a586:	3724      	adds	r7, #36	; 0x24
 800a588:	46bd      	mov	sp, r7
 800a58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58e:	4770      	bx	lr

0800a590 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a590:	b480      	push	{r7}
 800a592:	b095      	sub	sp, #84	; 0x54
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	330c      	adds	r3, #12
 800a59e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5a2:	e853 3f00 	ldrex	r3, [r3]
 800a5a6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a5a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5aa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a5ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	330c      	adds	r3, #12
 800a5b6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a5b8:	643a      	str	r2, [r7, #64]	; 0x40
 800a5ba:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5bc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a5be:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a5c0:	e841 2300 	strex	r3, r2, [r1]
 800a5c4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a5c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d1e5      	bne.n	800a598 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	3314      	adds	r3, #20
 800a5d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5d4:	6a3b      	ldr	r3, [r7, #32]
 800a5d6:	e853 3f00 	ldrex	r3, [r3]
 800a5da:	61fb      	str	r3, [r7, #28]
   return(result);
 800a5dc:	69fb      	ldr	r3, [r7, #28]
 800a5de:	f023 0301 	bic.w	r3, r3, #1
 800a5e2:	64bb      	str	r3, [r7, #72]	; 0x48
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	3314      	adds	r3, #20
 800a5ea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a5ec:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a5ee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a5f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a5f4:	e841 2300 	strex	r3, r2, [r1]
 800a5f8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a5fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d1e5      	bne.n	800a5cc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a604:	2b01      	cmp	r3, #1
 800a606:	d119      	bne.n	800a63c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	330c      	adds	r3, #12
 800a60e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	e853 3f00 	ldrex	r3, [r3]
 800a616:	60bb      	str	r3, [r7, #8]
   return(result);
 800a618:	68bb      	ldr	r3, [r7, #8]
 800a61a:	f023 0310 	bic.w	r3, r3, #16
 800a61e:	647b      	str	r3, [r7, #68]	; 0x44
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	330c      	adds	r3, #12
 800a626:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a628:	61ba      	str	r2, [r7, #24]
 800a62a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a62c:	6979      	ldr	r1, [r7, #20]
 800a62e:	69ba      	ldr	r2, [r7, #24]
 800a630:	e841 2300 	strex	r3, r2, [r1]
 800a634:	613b      	str	r3, [r7, #16]
   return(result);
 800a636:	693b      	ldr	r3, [r7, #16]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d1e5      	bne.n	800a608 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	2220      	movs	r2, #32
 800a640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2200      	movs	r2, #0
 800a648:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a64a:	bf00      	nop
 800a64c:	3754      	adds	r7, #84	; 0x54
 800a64e:	46bd      	mov	sp, r7
 800a650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a654:	4770      	bx	lr

0800a656 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a656:	b580      	push	{r7, lr}
 800a658:	b084      	sub	sp, #16
 800a65a:	af00      	add	r7, sp, #0
 800a65c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a662:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	2200      	movs	r2, #0
 800a668:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	2200      	movs	r2, #0
 800a66e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a670:	68f8      	ldr	r0, [r7, #12]
 800a672:	f7ff fd69 	bl	800a148 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a676:	bf00      	nop
 800a678:	3710      	adds	r7, #16
 800a67a:	46bd      	mov	sp, r7
 800a67c:	bd80      	pop	{r7, pc}

0800a67e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a67e:	b480      	push	{r7}
 800a680:	b085      	sub	sp, #20
 800a682:	af00      	add	r7, sp, #0
 800a684:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a68c:	b2db      	uxtb	r3, r3
 800a68e:	2b21      	cmp	r3, #33	; 0x21
 800a690:	d13e      	bne.n	800a710 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	689b      	ldr	r3, [r3, #8]
 800a696:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a69a:	d114      	bne.n	800a6c6 <UART_Transmit_IT+0x48>
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	691b      	ldr	r3, [r3, #16]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d110      	bne.n	800a6c6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6a1b      	ldr	r3, [r3, #32]
 800a6a8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	881b      	ldrh	r3, [r3, #0]
 800a6ae:	461a      	mov	r2, r3
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a6b8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	6a1b      	ldr	r3, [r3, #32]
 800a6be:	1c9a      	adds	r2, r3, #2
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	621a      	str	r2, [r3, #32]
 800a6c4:	e008      	b.n	800a6d8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	6a1b      	ldr	r3, [r3, #32]
 800a6ca:	1c59      	adds	r1, r3, #1
 800a6cc:	687a      	ldr	r2, [r7, #4]
 800a6ce:	6211      	str	r1, [r2, #32]
 800a6d0:	781a      	ldrb	r2, [r3, #0]
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a6dc:	b29b      	uxth	r3, r3
 800a6de:	3b01      	subs	r3, #1
 800a6e0:	b29b      	uxth	r3, r3
 800a6e2:	687a      	ldr	r2, [r7, #4]
 800a6e4:	4619      	mov	r1, r3
 800a6e6:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d10f      	bne.n	800a70c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	68da      	ldr	r2, [r3, #12]
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a6fa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	68da      	ldr	r2, [r3, #12]
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a70a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a70c:	2300      	movs	r3, #0
 800a70e:	e000      	b.n	800a712 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a710:	2302      	movs	r3, #2
  }
}
 800a712:	4618      	mov	r0, r3
 800a714:	3714      	adds	r7, #20
 800a716:	46bd      	mov	sp, r7
 800a718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71c:	4770      	bx	lr

0800a71e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a71e:	b580      	push	{r7, lr}
 800a720:	b082      	sub	sp, #8
 800a722:	af00      	add	r7, sp, #0
 800a724:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	68da      	ldr	r2, [r3, #12]
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a734:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	2220      	movs	r2, #32
 800a73a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	f7ff fcda 	bl	800a0f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a744:	2300      	movs	r3, #0
}
 800a746:	4618      	mov	r0, r3
 800a748:	3708      	adds	r7, #8
 800a74a:	46bd      	mov	sp, r7
 800a74c:	bd80      	pop	{r7, pc}

0800a74e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a74e:	b580      	push	{r7, lr}
 800a750:	b08c      	sub	sp, #48	; 0x30
 800a752:	af00      	add	r7, sp, #0
 800a754:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a75c:	b2db      	uxtb	r3, r3
 800a75e:	2b22      	cmp	r3, #34	; 0x22
 800a760:	f040 80ab 	bne.w	800a8ba <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	689b      	ldr	r3, [r3, #8]
 800a768:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a76c:	d117      	bne.n	800a79e <UART_Receive_IT+0x50>
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	691b      	ldr	r3, [r3, #16]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d113      	bne.n	800a79e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a776:	2300      	movs	r3, #0
 800a778:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a77e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	685b      	ldr	r3, [r3, #4]
 800a786:	b29b      	uxth	r3, r3
 800a788:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a78c:	b29a      	uxth	r2, r3
 800a78e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a790:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a796:	1c9a      	adds	r2, r3, #2
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	629a      	str	r2, [r3, #40]	; 0x28
 800a79c:	e026      	b.n	800a7ec <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7a2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	689b      	ldr	r3, [r3, #8]
 800a7ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a7b0:	d007      	beq.n	800a7c2 <UART_Receive_IT+0x74>
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	689b      	ldr	r3, [r3, #8]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d10a      	bne.n	800a7d0 <UART_Receive_IT+0x82>
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	691b      	ldr	r3, [r3, #16]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d106      	bne.n	800a7d0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	685b      	ldr	r3, [r3, #4]
 800a7c8:	b2da      	uxtb	r2, r3
 800a7ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7cc:	701a      	strb	r2, [r3, #0]
 800a7ce:	e008      	b.n	800a7e2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	685b      	ldr	r3, [r3, #4]
 800a7d6:	b2db      	uxtb	r3, r3
 800a7d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a7dc:	b2da      	uxtb	r2, r3
 800a7de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7e0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7e6:	1c5a      	adds	r2, r3, #1
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a7f0:	b29b      	uxth	r3, r3
 800a7f2:	3b01      	subs	r3, #1
 800a7f4:	b29b      	uxth	r3, r3
 800a7f6:	687a      	ldr	r2, [r7, #4]
 800a7f8:	4619      	mov	r1, r3
 800a7fa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d15a      	bne.n	800a8b6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	68da      	ldr	r2, [r3, #12]
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f022 0220 	bic.w	r2, r2, #32
 800a80e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	68da      	ldr	r2, [r3, #12]
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a81e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	695a      	ldr	r2, [r3, #20]
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	f022 0201 	bic.w	r2, r2, #1
 800a82e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	2220      	movs	r2, #32
 800a834:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a83c:	2b01      	cmp	r3, #1
 800a83e:	d135      	bne.n	800a8ac <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	2200      	movs	r2, #0
 800a844:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	330c      	adds	r3, #12
 800a84c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a84e:	697b      	ldr	r3, [r7, #20]
 800a850:	e853 3f00 	ldrex	r3, [r3]
 800a854:	613b      	str	r3, [r7, #16]
   return(result);
 800a856:	693b      	ldr	r3, [r7, #16]
 800a858:	f023 0310 	bic.w	r3, r3, #16
 800a85c:	627b      	str	r3, [r7, #36]	; 0x24
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	330c      	adds	r3, #12
 800a864:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a866:	623a      	str	r2, [r7, #32]
 800a868:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a86a:	69f9      	ldr	r1, [r7, #28]
 800a86c:	6a3a      	ldr	r2, [r7, #32]
 800a86e:	e841 2300 	strex	r3, r2, [r1]
 800a872:	61bb      	str	r3, [r7, #24]
   return(result);
 800a874:	69bb      	ldr	r3, [r7, #24]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d1e5      	bne.n	800a846 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	f003 0310 	and.w	r3, r3, #16
 800a884:	2b10      	cmp	r3, #16
 800a886:	d10a      	bne.n	800a89e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a888:	2300      	movs	r3, #0
 800a88a:	60fb      	str	r3, [r7, #12]
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	60fb      	str	r3, [r7, #12]
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	685b      	ldr	r3, [r3, #4]
 800a89a:	60fb      	str	r3, [r7, #12]
 800a89c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a8a2:	4619      	mov	r1, r3
 800a8a4:	6878      	ldr	r0, [r7, #4]
 800a8a6:	f7f9 fa3f 	bl	8003d28 <HAL_UARTEx_RxEventCallback>
 800a8aa:	e002      	b.n	800a8b2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a8ac:	6878      	ldr	r0, [r7, #4]
 800a8ae:	f7ff fc37 	bl	800a120 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	e002      	b.n	800a8bc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	e000      	b.n	800a8bc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a8ba:	2302      	movs	r3, #2
  }
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	3730      	adds	r7, #48	; 0x30
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd80      	pop	{r7, pc}

0800a8c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a8c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a8c8:	b0c0      	sub	sp, #256	; 0x100
 800a8ca:	af00      	add	r7, sp, #0
 800a8cc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a8d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	691b      	ldr	r3, [r3, #16]
 800a8d8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a8dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8e0:	68d9      	ldr	r1, [r3, #12]
 800a8e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8e6:	681a      	ldr	r2, [r3, #0]
 800a8e8:	ea40 0301 	orr.w	r3, r0, r1
 800a8ec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a8ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8f2:	689a      	ldr	r2, [r3, #8]
 800a8f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8f8:	691b      	ldr	r3, [r3, #16]
 800a8fa:	431a      	orrs	r2, r3
 800a8fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a900:	695b      	ldr	r3, [r3, #20]
 800a902:	431a      	orrs	r2, r3
 800a904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a908:	69db      	ldr	r3, [r3, #28]
 800a90a:	4313      	orrs	r3, r2
 800a90c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	68db      	ldr	r3, [r3, #12]
 800a918:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a91c:	f021 010c 	bic.w	r1, r1, #12
 800a920:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a924:	681a      	ldr	r2, [r3, #0]
 800a926:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a92a:	430b      	orrs	r3, r1
 800a92c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a92e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	695b      	ldr	r3, [r3, #20]
 800a936:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a93a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a93e:	6999      	ldr	r1, [r3, #24]
 800a940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a944:	681a      	ldr	r2, [r3, #0]
 800a946:	ea40 0301 	orr.w	r3, r0, r1
 800a94a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a94c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a950:	681a      	ldr	r2, [r3, #0]
 800a952:	4b8f      	ldr	r3, [pc, #572]	; (800ab90 <UART_SetConfig+0x2cc>)
 800a954:	429a      	cmp	r2, r3
 800a956:	d005      	beq.n	800a964 <UART_SetConfig+0xa0>
 800a958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a95c:	681a      	ldr	r2, [r3, #0]
 800a95e:	4b8d      	ldr	r3, [pc, #564]	; (800ab94 <UART_SetConfig+0x2d0>)
 800a960:	429a      	cmp	r2, r3
 800a962:	d104      	bne.n	800a96e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a964:	f7fe f816 	bl	8008994 <HAL_RCC_GetPCLK2Freq>
 800a968:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a96c:	e003      	b.n	800a976 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a96e:	f7fd fffd 	bl	800896c <HAL_RCC_GetPCLK1Freq>
 800a972:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a976:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a97a:	69db      	ldr	r3, [r3, #28]
 800a97c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a980:	f040 810c 	bne.w	800ab9c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a984:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a988:	2200      	movs	r2, #0
 800a98a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a98e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a992:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a996:	4622      	mov	r2, r4
 800a998:	462b      	mov	r3, r5
 800a99a:	1891      	adds	r1, r2, r2
 800a99c:	65b9      	str	r1, [r7, #88]	; 0x58
 800a99e:	415b      	adcs	r3, r3
 800a9a0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a9a2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a9a6:	4621      	mov	r1, r4
 800a9a8:	eb12 0801 	adds.w	r8, r2, r1
 800a9ac:	4629      	mov	r1, r5
 800a9ae:	eb43 0901 	adc.w	r9, r3, r1
 800a9b2:	f04f 0200 	mov.w	r2, #0
 800a9b6:	f04f 0300 	mov.w	r3, #0
 800a9ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a9be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a9c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a9c6:	4690      	mov	r8, r2
 800a9c8:	4699      	mov	r9, r3
 800a9ca:	4623      	mov	r3, r4
 800a9cc:	eb18 0303 	adds.w	r3, r8, r3
 800a9d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a9d4:	462b      	mov	r3, r5
 800a9d6:	eb49 0303 	adc.w	r3, r9, r3
 800a9da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a9de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a9e2:	685b      	ldr	r3, [r3, #4]
 800a9e4:	2200      	movs	r2, #0
 800a9e6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a9ea:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a9ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a9f2:	460b      	mov	r3, r1
 800a9f4:	18db      	adds	r3, r3, r3
 800a9f6:	653b      	str	r3, [r7, #80]	; 0x50
 800a9f8:	4613      	mov	r3, r2
 800a9fa:	eb42 0303 	adc.w	r3, r2, r3
 800a9fe:	657b      	str	r3, [r7, #84]	; 0x54
 800aa00:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800aa04:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800aa08:	f7f6 f824 	bl	8000a54 <__aeabi_uldivmod>
 800aa0c:	4602      	mov	r2, r0
 800aa0e:	460b      	mov	r3, r1
 800aa10:	4b61      	ldr	r3, [pc, #388]	; (800ab98 <UART_SetConfig+0x2d4>)
 800aa12:	fba3 2302 	umull	r2, r3, r3, r2
 800aa16:	095b      	lsrs	r3, r3, #5
 800aa18:	011c      	lsls	r4, r3, #4
 800aa1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aa1e:	2200      	movs	r2, #0
 800aa20:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800aa24:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800aa28:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800aa2c:	4642      	mov	r2, r8
 800aa2e:	464b      	mov	r3, r9
 800aa30:	1891      	adds	r1, r2, r2
 800aa32:	64b9      	str	r1, [r7, #72]	; 0x48
 800aa34:	415b      	adcs	r3, r3
 800aa36:	64fb      	str	r3, [r7, #76]	; 0x4c
 800aa38:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800aa3c:	4641      	mov	r1, r8
 800aa3e:	eb12 0a01 	adds.w	sl, r2, r1
 800aa42:	4649      	mov	r1, r9
 800aa44:	eb43 0b01 	adc.w	fp, r3, r1
 800aa48:	f04f 0200 	mov.w	r2, #0
 800aa4c:	f04f 0300 	mov.w	r3, #0
 800aa50:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800aa54:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800aa58:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800aa5c:	4692      	mov	sl, r2
 800aa5e:	469b      	mov	fp, r3
 800aa60:	4643      	mov	r3, r8
 800aa62:	eb1a 0303 	adds.w	r3, sl, r3
 800aa66:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800aa6a:	464b      	mov	r3, r9
 800aa6c:	eb4b 0303 	adc.w	r3, fp, r3
 800aa70:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800aa74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa78:	685b      	ldr	r3, [r3, #4]
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800aa80:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800aa84:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800aa88:	460b      	mov	r3, r1
 800aa8a:	18db      	adds	r3, r3, r3
 800aa8c:	643b      	str	r3, [r7, #64]	; 0x40
 800aa8e:	4613      	mov	r3, r2
 800aa90:	eb42 0303 	adc.w	r3, r2, r3
 800aa94:	647b      	str	r3, [r7, #68]	; 0x44
 800aa96:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800aa9a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800aa9e:	f7f5 ffd9 	bl	8000a54 <__aeabi_uldivmod>
 800aaa2:	4602      	mov	r2, r0
 800aaa4:	460b      	mov	r3, r1
 800aaa6:	4611      	mov	r1, r2
 800aaa8:	4b3b      	ldr	r3, [pc, #236]	; (800ab98 <UART_SetConfig+0x2d4>)
 800aaaa:	fba3 2301 	umull	r2, r3, r3, r1
 800aaae:	095b      	lsrs	r3, r3, #5
 800aab0:	2264      	movs	r2, #100	; 0x64
 800aab2:	fb02 f303 	mul.w	r3, r2, r3
 800aab6:	1acb      	subs	r3, r1, r3
 800aab8:	00db      	lsls	r3, r3, #3
 800aaba:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800aabe:	4b36      	ldr	r3, [pc, #216]	; (800ab98 <UART_SetConfig+0x2d4>)
 800aac0:	fba3 2302 	umull	r2, r3, r3, r2
 800aac4:	095b      	lsrs	r3, r3, #5
 800aac6:	005b      	lsls	r3, r3, #1
 800aac8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800aacc:	441c      	add	r4, r3
 800aace:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aad2:	2200      	movs	r2, #0
 800aad4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800aad8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800aadc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800aae0:	4642      	mov	r2, r8
 800aae2:	464b      	mov	r3, r9
 800aae4:	1891      	adds	r1, r2, r2
 800aae6:	63b9      	str	r1, [r7, #56]	; 0x38
 800aae8:	415b      	adcs	r3, r3
 800aaea:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aaec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800aaf0:	4641      	mov	r1, r8
 800aaf2:	1851      	adds	r1, r2, r1
 800aaf4:	6339      	str	r1, [r7, #48]	; 0x30
 800aaf6:	4649      	mov	r1, r9
 800aaf8:	414b      	adcs	r3, r1
 800aafa:	637b      	str	r3, [r7, #52]	; 0x34
 800aafc:	f04f 0200 	mov.w	r2, #0
 800ab00:	f04f 0300 	mov.w	r3, #0
 800ab04:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800ab08:	4659      	mov	r1, fp
 800ab0a:	00cb      	lsls	r3, r1, #3
 800ab0c:	4651      	mov	r1, sl
 800ab0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ab12:	4651      	mov	r1, sl
 800ab14:	00ca      	lsls	r2, r1, #3
 800ab16:	4610      	mov	r0, r2
 800ab18:	4619      	mov	r1, r3
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	4642      	mov	r2, r8
 800ab1e:	189b      	adds	r3, r3, r2
 800ab20:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800ab24:	464b      	mov	r3, r9
 800ab26:	460a      	mov	r2, r1
 800ab28:	eb42 0303 	adc.w	r3, r2, r3
 800ab2c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ab30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab34:	685b      	ldr	r3, [r3, #4]
 800ab36:	2200      	movs	r2, #0
 800ab38:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800ab3c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800ab40:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800ab44:	460b      	mov	r3, r1
 800ab46:	18db      	adds	r3, r3, r3
 800ab48:	62bb      	str	r3, [r7, #40]	; 0x28
 800ab4a:	4613      	mov	r3, r2
 800ab4c:	eb42 0303 	adc.w	r3, r2, r3
 800ab50:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ab52:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ab56:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800ab5a:	f7f5 ff7b 	bl	8000a54 <__aeabi_uldivmod>
 800ab5e:	4602      	mov	r2, r0
 800ab60:	460b      	mov	r3, r1
 800ab62:	4b0d      	ldr	r3, [pc, #52]	; (800ab98 <UART_SetConfig+0x2d4>)
 800ab64:	fba3 1302 	umull	r1, r3, r3, r2
 800ab68:	095b      	lsrs	r3, r3, #5
 800ab6a:	2164      	movs	r1, #100	; 0x64
 800ab6c:	fb01 f303 	mul.w	r3, r1, r3
 800ab70:	1ad3      	subs	r3, r2, r3
 800ab72:	00db      	lsls	r3, r3, #3
 800ab74:	3332      	adds	r3, #50	; 0x32
 800ab76:	4a08      	ldr	r2, [pc, #32]	; (800ab98 <UART_SetConfig+0x2d4>)
 800ab78:	fba2 2303 	umull	r2, r3, r2, r3
 800ab7c:	095b      	lsrs	r3, r3, #5
 800ab7e:	f003 0207 	and.w	r2, r3, #7
 800ab82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	4422      	add	r2, r4
 800ab8a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800ab8c:	e105      	b.n	800ad9a <UART_SetConfig+0x4d6>
 800ab8e:	bf00      	nop
 800ab90:	40011000 	.word	0x40011000
 800ab94:	40011400 	.word	0x40011400
 800ab98:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ab9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aba0:	2200      	movs	r2, #0
 800aba2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800aba6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800abaa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800abae:	4642      	mov	r2, r8
 800abb0:	464b      	mov	r3, r9
 800abb2:	1891      	adds	r1, r2, r2
 800abb4:	6239      	str	r1, [r7, #32]
 800abb6:	415b      	adcs	r3, r3
 800abb8:	627b      	str	r3, [r7, #36]	; 0x24
 800abba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800abbe:	4641      	mov	r1, r8
 800abc0:	1854      	adds	r4, r2, r1
 800abc2:	4649      	mov	r1, r9
 800abc4:	eb43 0501 	adc.w	r5, r3, r1
 800abc8:	f04f 0200 	mov.w	r2, #0
 800abcc:	f04f 0300 	mov.w	r3, #0
 800abd0:	00eb      	lsls	r3, r5, #3
 800abd2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800abd6:	00e2      	lsls	r2, r4, #3
 800abd8:	4614      	mov	r4, r2
 800abda:	461d      	mov	r5, r3
 800abdc:	4643      	mov	r3, r8
 800abde:	18e3      	adds	r3, r4, r3
 800abe0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800abe4:	464b      	mov	r3, r9
 800abe6:	eb45 0303 	adc.w	r3, r5, r3
 800abea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800abee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800abf2:	685b      	ldr	r3, [r3, #4]
 800abf4:	2200      	movs	r2, #0
 800abf6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800abfa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800abfe:	f04f 0200 	mov.w	r2, #0
 800ac02:	f04f 0300 	mov.w	r3, #0
 800ac06:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800ac0a:	4629      	mov	r1, r5
 800ac0c:	008b      	lsls	r3, r1, #2
 800ac0e:	4621      	mov	r1, r4
 800ac10:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ac14:	4621      	mov	r1, r4
 800ac16:	008a      	lsls	r2, r1, #2
 800ac18:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800ac1c:	f7f5 ff1a 	bl	8000a54 <__aeabi_uldivmod>
 800ac20:	4602      	mov	r2, r0
 800ac22:	460b      	mov	r3, r1
 800ac24:	4b60      	ldr	r3, [pc, #384]	; (800ada8 <UART_SetConfig+0x4e4>)
 800ac26:	fba3 2302 	umull	r2, r3, r3, r2
 800ac2a:	095b      	lsrs	r3, r3, #5
 800ac2c:	011c      	lsls	r4, r3, #4
 800ac2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ac32:	2200      	movs	r2, #0
 800ac34:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800ac38:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800ac3c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800ac40:	4642      	mov	r2, r8
 800ac42:	464b      	mov	r3, r9
 800ac44:	1891      	adds	r1, r2, r2
 800ac46:	61b9      	str	r1, [r7, #24]
 800ac48:	415b      	adcs	r3, r3
 800ac4a:	61fb      	str	r3, [r7, #28]
 800ac4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ac50:	4641      	mov	r1, r8
 800ac52:	1851      	adds	r1, r2, r1
 800ac54:	6139      	str	r1, [r7, #16]
 800ac56:	4649      	mov	r1, r9
 800ac58:	414b      	adcs	r3, r1
 800ac5a:	617b      	str	r3, [r7, #20]
 800ac5c:	f04f 0200 	mov.w	r2, #0
 800ac60:	f04f 0300 	mov.w	r3, #0
 800ac64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ac68:	4659      	mov	r1, fp
 800ac6a:	00cb      	lsls	r3, r1, #3
 800ac6c:	4651      	mov	r1, sl
 800ac6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ac72:	4651      	mov	r1, sl
 800ac74:	00ca      	lsls	r2, r1, #3
 800ac76:	4610      	mov	r0, r2
 800ac78:	4619      	mov	r1, r3
 800ac7a:	4603      	mov	r3, r0
 800ac7c:	4642      	mov	r2, r8
 800ac7e:	189b      	adds	r3, r3, r2
 800ac80:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ac84:	464b      	mov	r3, r9
 800ac86:	460a      	mov	r2, r1
 800ac88:	eb42 0303 	adc.w	r3, r2, r3
 800ac8c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ac90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac94:	685b      	ldr	r3, [r3, #4]
 800ac96:	2200      	movs	r2, #0
 800ac98:	67bb      	str	r3, [r7, #120]	; 0x78
 800ac9a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800ac9c:	f04f 0200 	mov.w	r2, #0
 800aca0:	f04f 0300 	mov.w	r3, #0
 800aca4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800aca8:	4649      	mov	r1, r9
 800acaa:	008b      	lsls	r3, r1, #2
 800acac:	4641      	mov	r1, r8
 800acae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800acb2:	4641      	mov	r1, r8
 800acb4:	008a      	lsls	r2, r1, #2
 800acb6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800acba:	f7f5 fecb 	bl	8000a54 <__aeabi_uldivmod>
 800acbe:	4602      	mov	r2, r0
 800acc0:	460b      	mov	r3, r1
 800acc2:	4b39      	ldr	r3, [pc, #228]	; (800ada8 <UART_SetConfig+0x4e4>)
 800acc4:	fba3 1302 	umull	r1, r3, r3, r2
 800acc8:	095b      	lsrs	r3, r3, #5
 800acca:	2164      	movs	r1, #100	; 0x64
 800accc:	fb01 f303 	mul.w	r3, r1, r3
 800acd0:	1ad3      	subs	r3, r2, r3
 800acd2:	011b      	lsls	r3, r3, #4
 800acd4:	3332      	adds	r3, #50	; 0x32
 800acd6:	4a34      	ldr	r2, [pc, #208]	; (800ada8 <UART_SetConfig+0x4e4>)
 800acd8:	fba2 2303 	umull	r2, r3, r2, r3
 800acdc:	095b      	lsrs	r3, r3, #5
 800acde:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ace2:	441c      	add	r4, r3
 800ace4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ace8:	2200      	movs	r2, #0
 800acea:	673b      	str	r3, [r7, #112]	; 0x70
 800acec:	677a      	str	r2, [r7, #116]	; 0x74
 800acee:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800acf2:	4642      	mov	r2, r8
 800acf4:	464b      	mov	r3, r9
 800acf6:	1891      	adds	r1, r2, r2
 800acf8:	60b9      	str	r1, [r7, #8]
 800acfa:	415b      	adcs	r3, r3
 800acfc:	60fb      	str	r3, [r7, #12]
 800acfe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ad02:	4641      	mov	r1, r8
 800ad04:	1851      	adds	r1, r2, r1
 800ad06:	6039      	str	r1, [r7, #0]
 800ad08:	4649      	mov	r1, r9
 800ad0a:	414b      	adcs	r3, r1
 800ad0c:	607b      	str	r3, [r7, #4]
 800ad0e:	f04f 0200 	mov.w	r2, #0
 800ad12:	f04f 0300 	mov.w	r3, #0
 800ad16:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800ad1a:	4659      	mov	r1, fp
 800ad1c:	00cb      	lsls	r3, r1, #3
 800ad1e:	4651      	mov	r1, sl
 800ad20:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ad24:	4651      	mov	r1, sl
 800ad26:	00ca      	lsls	r2, r1, #3
 800ad28:	4610      	mov	r0, r2
 800ad2a:	4619      	mov	r1, r3
 800ad2c:	4603      	mov	r3, r0
 800ad2e:	4642      	mov	r2, r8
 800ad30:	189b      	adds	r3, r3, r2
 800ad32:	66bb      	str	r3, [r7, #104]	; 0x68
 800ad34:	464b      	mov	r3, r9
 800ad36:	460a      	mov	r2, r1
 800ad38:	eb42 0303 	adc.w	r3, r2, r3
 800ad3c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ad3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad42:	685b      	ldr	r3, [r3, #4]
 800ad44:	2200      	movs	r2, #0
 800ad46:	663b      	str	r3, [r7, #96]	; 0x60
 800ad48:	667a      	str	r2, [r7, #100]	; 0x64
 800ad4a:	f04f 0200 	mov.w	r2, #0
 800ad4e:	f04f 0300 	mov.w	r3, #0
 800ad52:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800ad56:	4649      	mov	r1, r9
 800ad58:	008b      	lsls	r3, r1, #2
 800ad5a:	4641      	mov	r1, r8
 800ad5c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ad60:	4641      	mov	r1, r8
 800ad62:	008a      	lsls	r2, r1, #2
 800ad64:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800ad68:	f7f5 fe74 	bl	8000a54 <__aeabi_uldivmod>
 800ad6c:	4602      	mov	r2, r0
 800ad6e:	460b      	mov	r3, r1
 800ad70:	4b0d      	ldr	r3, [pc, #52]	; (800ada8 <UART_SetConfig+0x4e4>)
 800ad72:	fba3 1302 	umull	r1, r3, r3, r2
 800ad76:	095b      	lsrs	r3, r3, #5
 800ad78:	2164      	movs	r1, #100	; 0x64
 800ad7a:	fb01 f303 	mul.w	r3, r1, r3
 800ad7e:	1ad3      	subs	r3, r2, r3
 800ad80:	011b      	lsls	r3, r3, #4
 800ad82:	3332      	adds	r3, #50	; 0x32
 800ad84:	4a08      	ldr	r2, [pc, #32]	; (800ada8 <UART_SetConfig+0x4e4>)
 800ad86:	fba2 2303 	umull	r2, r3, r2, r3
 800ad8a:	095b      	lsrs	r3, r3, #5
 800ad8c:	f003 020f 	and.w	r2, r3, #15
 800ad90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	4422      	add	r2, r4
 800ad98:	609a      	str	r2, [r3, #8]
}
 800ad9a:	bf00      	nop
 800ad9c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800ada0:	46bd      	mov	sp, r7
 800ada2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ada6:	bf00      	nop
 800ada8:	51eb851f 	.word	0x51eb851f

0800adac <arm_mat_trans_f32>:
 800adac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adb0:	8802      	ldrh	r2, [r0, #0]
 800adb2:	884b      	ldrh	r3, [r1, #2]
 800adb4:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800adb8:	684f      	ldr	r7, [r1, #4]
 800adba:	8840      	ldrh	r0, [r0, #2]
 800adbc:	4293      	cmp	r3, r2
 800adbe:	b083      	sub	sp, #12
 800adc0:	d14c      	bne.n	800ae5c <arm_mat_trans_f32+0xb0>
 800adc2:	f8b1 e000 	ldrh.w	lr, [r1]
 800adc6:	4586      	cmp	lr, r0
 800adc8:	d148      	bne.n	800ae5c <arm_mat_trans_f32+0xb0>
 800adca:	ea4f 089e 	mov.w	r8, lr, lsr #2
 800adce:	009c      	lsls	r4, r3, #2
 800add0:	f00e 0e03 	and.w	lr, lr, #3
 800add4:	fb08 f904 	mul.w	r9, r8, r4
 800add8:	ea4f 028e 	mov.w	r2, lr, lsl #2
 800addc:	011d      	lsls	r5, r3, #4
 800adde:	00db      	lsls	r3, r3, #3
 800ade0:	ea4f 0989 	mov.w	r9, r9, lsl #2
 800ade4:	eb07 0a04 	add.w	sl, r7, r4
 800ade8:	ea4f 1b08 	mov.w	fp, r8, lsl #4
 800adec:	9201      	str	r2, [sp, #4]
 800adee:	9300      	str	r3, [sp, #0]
 800adf0:	463b      	mov	r3, r7
 800adf2:	f1b8 0f00 	cmp.w	r8, #0
 800adf6:	d01d      	beq.n	800ae34 <arm_mat_trans_f32+0x88>
 800adf8:	9900      	ldr	r1, [sp, #0]
 800adfa:	f10c 0210 	add.w	r2, ip, #16
 800adfe:	4439      	add	r1, r7
 800ae00:	4640      	mov	r0, r8
 800ae02:	f852 6c10 	ldr.w	r6, [r2, #-16]
 800ae06:	601e      	str	r6, [r3, #0]
 800ae08:	ed52 7a03 	vldr	s15, [r2, #-12]
 800ae0c:	191e      	adds	r6, r3, r4
 800ae0e:	edc6 7a00 	vstr	s15, [r6]
 800ae12:	f852 6c08 	ldr.w	r6, [r2, #-8]
 800ae16:	600e      	str	r6, [r1, #0]
 800ae18:	ed52 7a01 	vldr	s15, [r2, #-4]
 800ae1c:	190e      	adds	r6, r1, r4
 800ae1e:	3801      	subs	r0, #1
 800ae20:	442b      	add	r3, r5
 800ae22:	f102 0210 	add.w	r2, r2, #16
 800ae26:	edc6 7a00 	vstr	s15, [r6]
 800ae2a:	4429      	add	r1, r5
 800ae2c:	d1e9      	bne.n	800ae02 <arm_mat_trans_f32+0x56>
 800ae2e:	44dc      	add	ip, fp
 800ae30:	eb09 0307 	add.w	r3, r9, r7
 800ae34:	f1be 0f00 	cmp.w	lr, #0
 800ae38:	d009      	beq.n	800ae4e <arm_mat_trans_f32+0xa2>
 800ae3a:	4672      	mov	r2, lr
 800ae3c:	4661      	mov	r1, ip
 800ae3e:	f851 0b04 	ldr.w	r0, [r1], #4
 800ae42:	6018      	str	r0, [r3, #0]
 800ae44:	3a01      	subs	r2, #1
 800ae46:	4423      	add	r3, r4
 800ae48:	d1f9      	bne.n	800ae3e <arm_mat_trans_f32+0x92>
 800ae4a:	9b01      	ldr	r3, [sp, #4]
 800ae4c:	449c      	add	ip, r3
 800ae4e:	3704      	adds	r7, #4
 800ae50:	4557      	cmp	r7, sl
 800ae52:	d1cd      	bne.n	800adf0 <arm_mat_trans_f32+0x44>
 800ae54:	2000      	movs	r0, #0
 800ae56:	b003      	add	sp, #12
 800ae58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae5c:	f06f 0002 	mvn.w	r0, #2
 800ae60:	e7f9      	b.n	800ae56 <arm_mat_trans_f32+0xaa>
 800ae62:	bf00      	nop

0800ae64 <arm_mat_sub_f32>:
 800ae64:	b4f0      	push	{r4, r5, r6, r7}
 800ae66:	e9d1 4700 	ldrd	r4, r7, [r1]
 800ae6a:	6803      	ldr	r3, [r0, #0]
 800ae6c:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800ae70:	6856      	ldr	r6, [r2, #4]
 800ae72:	42a3      	cmp	r3, r4
 800ae74:	d15d      	bne.n	800af32 <arm_mat_sub_f32+0xce>
 800ae76:	6812      	ldr	r2, [r2, #0]
 800ae78:	4293      	cmp	r3, r2
 800ae7a:	d15a      	bne.n	800af32 <arm_mat_sub_f32+0xce>
 800ae7c:	8803      	ldrh	r3, [r0, #0]
 800ae7e:	8844      	ldrh	r4, [r0, #2]
 800ae80:	fb04 f403 	mul.w	r4, r4, r3
 800ae84:	08a5      	lsrs	r5, r4, #2
 800ae86:	d032      	beq.n	800aeee <arm_mat_sub_f32+0x8a>
 800ae88:	f10c 0110 	add.w	r1, ip, #16
 800ae8c:	f107 0210 	add.w	r2, r7, #16
 800ae90:	f106 0310 	add.w	r3, r6, #16
 800ae94:	4628      	mov	r0, r5
 800ae96:	ed12 7a04 	vldr	s14, [r2, #-16]
 800ae9a:	ed51 7a04 	vldr	s15, [r1, #-16]
 800ae9e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aea2:	3801      	subs	r0, #1
 800aea4:	ed43 7a04 	vstr	s15, [r3, #-16]
 800aea8:	ed12 7a03 	vldr	s14, [r2, #-12]
 800aeac:	ed51 7a03 	vldr	s15, [r1, #-12]
 800aeb0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aeb4:	f101 0110 	add.w	r1, r1, #16
 800aeb8:	ed43 7a03 	vstr	s15, [r3, #-12]
 800aebc:	ed12 7a02 	vldr	s14, [r2, #-8]
 800aec0:	ed51 7a06 	vldr	s15, [r1, #-24]	; 0xffffffe8
 800aec4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aec8:	f102 0210 	add.w	r2, r2, #16
 800aecc:	ed43 7a02 	vstr	s15, [r3, #-8]
 800aed0:	ed51 7a05 	vldr	s15, [r1, #-20]	; 0xffffffec
 800aed4:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 800aed8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aedc:	f103 0310 	add.w	r3, r3, #16
 800aee0:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 800aee4:	d1d7      	bne.n	800ae96 <arm_mat_sub_f32+0x32>
 800aee6:	012b      	lsls	r3, r5, #4
 800aee8:	449c      	add	ip, r3
 800aeea:	441f      	add	r7, r3
 800aeec:	441e      	add	r6, r3
 800aeee:	f014 0403 	ands.w	r4, r4, #3
 800aef2:	d01b      	beq.n	800af2c <arm_mat_sub_f32+0xc8>
 800aef4:	eddc 7a00 	vldr	s15, [ip]
 800aef8:	ed97 7a00 	vldr	s14, [r7]
 800aefc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800af00:	3c01      	subs	r4, #1
 800af02:	edc6 7a00 	vstr	s15, [r6]
 800af06:	d011      	beq.n	800af2c <arm_mat_sub_f32+0xc8>
 800af08:	eddc 7a01 	vldr	s15, [ip, #4]
 800af0c:	ed97 7a01 	vldr	s14, [r7, #4]
 800af10:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800af14:	2c01      	cmp	r4, #1
 800af16:	edc6 7a01 	vstr	s15, [r6, #4]
 800af1a:	d007      	beq.n	800af2c <arm_mat_sub_f32+0xc8>
 800af1c:	eddc 7a02 	vldr	s15, [ip, #8]
 800af20:	ed97 7a02 	vldr	s14, [r7, #8]
 800af24:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800af28:	edc6 7a02 	vstr	s15, [r6, #8]
 800af2c:	2000      	movs	r0, #0
 800af2e:	bcf0      	pop	{r4, r5, r6, r7}
 800af30:	4770      	bx	lr
 800af32:	f06f 0002 	mvn.w	r0, #2
 800af36:	e7fa      	b.n	800af2e <arm_mat_sub_f32+0xca>

0800af38 <arm_mat_mult_f32>:
 800af38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af3c:	8845      	ldrh	r5, [r0, #2]
 800af3e:	880b      	ldrh	r3, [r1, #0]
 800af40:	8806      	ldrh	r6, [r0, #0]
 800af42:	6847      	ldr	r7, [r0, #4]
 800af44:	6854      	ldr	r4, [r2, #4]
 800af46:	6848      	ldr	r0, [r1, #4]
 800af48:	b08b      	sub	sp, #44	; 0x2c
 800af4a:	42ab      	cmp	r3, r5
 800af4c:	9109      	str	r1, [sp, #36]	; 0x24
 800af4e:	9604      	str	r6, [sp, #16]
 800af50:	8849      	ldrh	r1, [r1, #2]
 800af52:	f040 808a 	bne.w	800b06a <arm_mat_mult_f32+0x132>
 800af56:	8815      	ldrh	r5, [r2, #0]
 800af58:	42b5      	cmp	r5, r6
 800af5a:	f040 8086 	bne.w	800b06a <arm_mat_mult_f32+0x132>
 800af5e:	8852      	ldrh	r2, [r2, #2]
 800af60:	428a      	cmp	r2, r1
 800af62:	f040 8082 	bne.w	800b06a <arm_mat_mult_f32+0x132>
 800af66:	ea4f 0893 	mov.w	r8, r3, lsr #2
 800af6a:	1d01      	adds	r1, r0, #4
 800af6c:	0116      	lsls	r6, r2, #4
 800af6e:	9108      	str	r1, [sp, #32]
 800af70:	eb07 1108 	add.w	r1, r7, r8, lsl #4
 800af74:	ebc2 7c82 	rsb	ip, r2, r2, lsl #30
 800af78:	9101      	str	r1, [sp, #4]
 800af7a:	fb06 f108 	mul.w	r1, r6, r8
 800af7e:	0095      	lsls	r5, r2, #2
 800af80:	9103      	str	r1, [sp, #12]
 800af82:	00d2      	lsls	r2, r2, #3
 800af84:	ea4f 018c 	mov.w	r1, ip, lsl #2
 800af88:	f003 0903 	and.w	r9, r3, #3
 800af8c:	009b      	lsls	r3, r3, #2
 800af8e:	f107 0b10 	add.w	fp, r7, #16
 800af92:	eb04 0a05 	add.w	sl, r4, r5
 800af96:	9107      	str	r1, [sp, #28]
 800af98:	9202      	str	r2, [sp, #8]
 800af9a:	9306      	str	r3, [sp, #24]
 800af9c:	f1ab 0310 	sub.w	r3, fp, #16
 800afa0:	9305      	str	r3, [sp, #20]
 800afa2:	9b07      	ldr	r3, [sp, #28]
 800afa4:	f8dd e020 	ldr.w	lr, [sp, #32]
 800afa8:	eb03 0c0a 	add.w	ip, r3, sl
 800afac:	eddf 7a31 	vldr	s15, [pc, #196]	; 800b074 <arm_mat_mult_f32+0x13c>
 800afb0:	f1b8 0f00 	cmp.w	r8, #0
 800afb4:	d053      	beq.n	800b05e <arm_mat_mult_f32+0x126>
 800afb6:	9b02      	ldr	r3, [sp, #8]
 800afb8:	4644      	mov	r4, r8
 800afba:	18c1      	adds	r1, r0, r3
 800afbc:	4602      	mov	r2, r0
 800afbe:	465b      	mov	r3, fp
 800afc0:	ed92 6a00 	vldr	s12, [r2]
 800afc4:	ed13 7a04 	vldr	s14, [r3, #-16]
 800afc8:	ed53 4a03 	vldr	s9, [r3, #-12]
 800afcc:	ed53 6a02 	vldr	s13, [r3, #-8]
 800afd0:	ed91 5a00 	vldr	s10, [r1]
 800afd4:	ed53 5a01 	vldr	s11, [r3, #-4]
 800afd8:	1957      	adds	r7, r2, r5
 800afda:	ee27 7a06 	vmul.f32	s14, s14, s12
 800afde:	ed97 6a00 	vldr	s12, [r7]
 800afe2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800afe6:	ee26 6a24 	vmul.f32	s12, s12, s9
 800afea:	194f      	adds	r7, r1, r5
 800afec:	ee36 6a27 	vadd.f32	s12, s12, s15
 800aff0:	ee26 7a85 	vmul.f32	s14, s13, s10
 800aff4:	edd7 7a00 	vldr	s15, [r7]
 800aff8:	ee37 7a06 	vadd.f32	s14, s14, s12
 800affc:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800b000:	3c01      	subs	r4, #1
 800b002:	4432      	add	r2, r6
 800b004:	4431      	add	r1, r6
 800b006:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b00a:	f103 0310 	add.w	r3, r3, #16
 800b00e:	d1d7      	bne.n	800afc0 <arm_mat_mult_f32+0x88>
 800b010:	9b03      	ldr	r3, [sp, #12]
 800b012:	9a01      	ldr	r2, [sp, #4]
 800b014:	4418      	add	r0, r3
 800b016:	f1b9 0f00 	cmp.w	r9, #0
 800b01a:	d00b      	beq.n	800b034 <arm_mat_mult_f32+0xfc>
 800b01c:	464b      	mov	r3, r9
 800b01e:	edd0 6a00 	vldr	s13, [r0]
 800b022:	ecb2 7a01 	vldmia	r2!, {s14}
 800b026:	ee27 7a26 	vmul.f32	s14, s14, s13
 800b02a:	3b01      	subs	r3, #1
 800b02c:	4428      	add	r0, r5
 800b02e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b032:	d1f4      	bne.n	800b01e <arm_mat_mult_f32+0xe6>
 800b034:	ecec 7a01 	vstmia	ip!, {s15}
 800b038:	45d4      	cmp	ip, sl
 800b03a:	4670      	mov	r0, lr
 800b03c:	f10e 0e04 	add.w	lr, lr, #4
 800b040:	d1b4      	bne.n	800afac <arm_mat_mult_f32+0x74>
 800b042:	9a01      	ldr	r2, [sp, #4]
 800b044:	9b06      	ldr	r3, [sp, #24]
 800b046:	4611      	mov	r1, r2
 800b048:	4419      	add	r1, r3
 800b04a:	449b      	add	fp, r3
 800b04c:	9b04      	ldr	r3, [sp, #16]
 800b04e:	9101      	str	r1, [sp, #4]
 800b050:	3b01      	subs	r3, #1
 800b052:	44aa      	add	sl, r5
 800b054:	9304      	str	r3, [sp, #16]
 800b056:	d004      	beq.n	800b062 <arm_mat_mult_f32+0x12a>
 800b058:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b05a:	6858      	ldr	r0, [r3, #4]
 800b05c:	e79e      	b.n	800af9c <arm_mat_mult_f32+0x64>
 800b05e:	9a05      	ldr	r2, [sp, #20]
 800b060:	e7d9      	b.n	800b016 <arm_mat_mult_f32+0xde>
 800b062:	4618      	mov	r0, r3
 800b064:	b00b      	add	sp, #44	; 0x2c
 800b066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b06a:	f06f 0002 	mvn.w	r0, #2
 800b06e:	b00b      	add	sp, #44	; 0x2c
 800b070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b074:	00000000 	.word	0x00000000

0800b078 <arm_mat_inverse_f32>:
 800b078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b07c:	8843      	ldrh	r3, [r0, #2]
 800b07e:	8804      	ldrh	r4, [r0, #0]
 800b080:	684e      	ldr	r6, [r1, #4]
 800b082:	f8d0 9004 	ldr.w	r9, [r0, #4]
 800b086:	b087      	sub	sp, #28
 800b088:	429c      	cmp	r4, r3
 800b08a:	9301      	str	r3, [sp, #4]
 800b08c:	9603      	str	r6, [sp, #12]
 800b08e:	f040 80ea 	bne.w	800b266 <arm_mat_inverse_f32+0x1ee>
 800b092:	880a      	ldrh	r2, [r1, #0]
 800b094:	884b      	ldrh	r3, [r1, #2]
 800b096:	4293      	cmp	r3, r2
 800b098:	f040 80e5 	bne.w	800b266 <arm_mat_inverse_f32+0x1ee>
 800b09c:	429c      	cmp	r4, r3
 800b09e:	f040 80e2 	bne.w	800b266 <arm_mat_inverse_f32+0x1ee>
 800b0a2:	9005      	str	r0, [sp, #20]
 800b0a4:	b30c      	cbz	r4, 800b0ea <arm_mat_inverse_f32+0x72>
 800b0a6:	f04f 5b7e 	mov.w	fp, #1065353216	; 0x3f800000
 800b0aa:	1e67      	subs	r7, r4, #1
 800b0ac:	f846 bb04 	str.w	fp, [r6], #4
 800b0b0:	d01b      	beq.n	800b0ea <arm_mat_inverse_f32+0x72>
 800b0b2:	f04f 0801 	mov.w	r8, #1
 800b0b6:	00ba      	lsls	r2, r7, #2
 800b0b8:	eb06 0a02 	add.w	sl, r6, r2
 800b0bc:	ea4f 0588 	mov.w	r5, r8, lsl #2
 800b0c0:	4630      	mov	r0, r6
 800b0c2:	2100      	movs	r1, #0
 800b0c4:	f000 f97e 	bl	800b3c4 <memset>
 800b0c8:	eb0a 0605 	add.w	r6, sl, r5
 800b0cc:	462a      	mov	r2, r5
 800b0ce:	2100      	movs	r1, #0
 800b0d0:	4650      	mov	r0, sl
 800b0d2:	f1b8 0f00 	cmp.w	r8, #0
 800b0d6:	f000 80cb 	beq.w	800b270 <arm_mat_inverse_f32+0x1f8>
 800b0da:	f000 f973 	bl	800b3c4 <memset>
 800b0de:	3f01      	subs	r7, #1
 800b0e0:	f108 0801 	add.w	r8, r8, #1
 800b0e4:	f846 bb04 	str.w	fp, [r6], #4
 800b0e8:	d1e5      	bne.n	800b0b6 <arm_mat_inverse_f32+0x3e>
 800b0ea:	9b01      	ldr	r3, [sp, #4]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	f000 80b5 	beq.w	800b25c <arm_mat_inverse_f32+0x1e4>
 800b0f2:	009d      	lsls	r5, r3, #2
 800b0f4:	eb09 0205 	add.w	r2, r9, r5
 800b0f8:	46cc      	mov	ip, r9
 800b0fa:	9202      	str	r2, [sp, #8]
 800b0fc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800b100:	1d2a      	adds	r2, r5, #4
 800b102:	9204      	str	r2, [sp, #16]
 800b104:	462f      	mov	r7, r5
 800b106:	469e      	mov	lr, r3
 800b108:	2600      	movs	r6, #0
 800b10a:	9b02      	ldr	r3, [sp, #8]
 800b10c:	eddc 6a00 	vldr	s13, [ip]
 800b110:	42b4      	cmp	r4, r6
 800b112:	eba3 0b07 	sub.w	fp, r3, r7
 800b116:	f000 80a1 	beq.w	800b25c <arm_mat_inverse_f32+0x1e4>
 800b11a:	ed9f 7a59 	vldr	s14, [pc, #356]	; 800b280 <arm_mat_inverse_f32+0x208>
 800b11e:	4632      	mov	r2, r6
 800b120:	4663      	mov	r3, ip
 800b122:	e00b      	b.n	800b13c <arm_mat_inverse_f32+0xc4>
 800b124:	eef4 7a47 	vcmp.f32	s15, s14
 800b128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b12c:	f102 0201 	add.w	r2, r2, #1
 800b130:	bfc8      	it	gt
 800b132:	eeb0 7a67 	vmovgt.f32	s14, s15
 800b136:	42a2      	cmp	r2, r4
 800b138:	442b      	add	r3, r5
 800b13a:	d014      	beq.n	800b166 <arm_mat_inverse_f32+0xee>
 800b13c:	edd3 7a00 	vldr	s15, [r3]
 800b140:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b148:	eeb1 6a67 	vneg.f32	s12, s15
 800b14c:	dcea      	bgt.n	800b124 <arm_mat_inverse_f32+0xac>
 800b14e:	eeb4 6a47 	vcmp.f32	s12, s14
 800b152:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b156:	f102 0201 	add.w	r2, r2, #1
 800b15a:	bfc8      	it	gt
 800b15c:	eeb0 7a46 	vmovgt.f32	s14, s12
 800b160:	42a2      	cmp	r2, r4
 800b162:	442b      	add	r3, r5
 800b164:	d1ea      	bne.n	800b13c <arm_mat_inverse_f32+0xc4>
 800b166:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800b16a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b16e:	d075      	beq.n	800b25c <arm_mat_inverse_f32+0x1e4>
 800b170:	eef5 6a40 	vcmp.f32	s13, #0.0
 800b174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b178:	d070      	beq.n	800b25c <arm_mat_inverse_f32+0x1e4>
 800b17a:	4672      	mov	r2, lr
 800b17c:	4663      	mov	r3, ip
 800b17e:	ed93 7a00 	vldr	s14, [r3]
 800b182:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b186:	3a01      	subs	r2, #1
 800b188:	ece3 7a01 	vstmia	r3!, {s15}
 800b18c:	d1f7      	bne.n	800b17e <arm_mat_inverse_f32+0x106>
 800b18e:	9901      	ldr	r1, [sp, #4]
 800b190:	464b      	mov	r3, r9
 800b192:	ed93 7a00 	vldr	s14, [r3]
 800b196:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b19a:	3901      	subs	r1, #1
 800b19c:	ece3 7a01 	vstmia	r3!, {s15}
 800b1a0:	d1f7      	bne.n	800b192 <arm_mat_inverse_f32+0x11a>
 800b1a2:	9803      	ldr	r0, [sp, #12]
 800b1a4:	ea4f 0886 	mov.w	r8, r6, lsl #2
 800b1a8:	42b1      	cmp	r1, r6
 800b1aa:	d039      	beq.n	800b220 <arm_mat_inverse_f32+0x1a8>
 800b1ac:	eddb 6a00 	vldr	s13, [fp]
 800b1b0:	465a      	mov	r2, fp
 800b1b2:	4673      	mov	r3, lr
 800b1b4:	46e2      	mov	sl, ip
 800b1b6:	ecba 7a01 	vldmia	sl!, {s14}
 800b1ba:	edd2 7a00 	vldr	s15, [r2]
 800b1be:	ee26 7a87 	vmul.f32	s14, s13, s14
 800b1c2:	3b01      	subs	r3, #1
 800b1c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b1c8:	ece2 7a01 	vstmia	r2!, {s15}
 800b1cc:	d1f3      	bne.n	800b1b6 <arm_mat_inverse_f32+0x13e>
 800b1ce:	9b01      	ldr	r3, [sp, #4]
 800b1d0:	44bb      	add	fp, r7
 800b1d2:	4602      	mov	r2, r0
 800b1d4:	46ca      	mov	sl, r9
 800b1d6:	ecba 7a01 	vldmia	sl!, {s14}
 800b1da:	edd2 7a00 	vldr	s15, [r2]
 800b1de:	ee26 7a87 	vmul.f32	s14, s13, s14
 800b1e2:	3b01      	subs	r3, #1
 800b1e4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b1e8:	ece2 7a01 	vstmia	r2!, {s15}
 800b1ec:	d1f3      	bne.n	800b1d6 <arm_mat_inverse_f32+0x15e>
 800b1ee:	4428      	add	r0, r5
 800b1f0:	3101      	adds	r1, #1
 800b1f2:	428c      	cmp	r4, r1
 800b1f4:	44c3      	add	fp, r8
 800b1f6:	d1d7      	bne.n	800b1a8 <arm_mat_inverse_f32+0x130>
 800b1f8:	9b04      	ldr	r3, [sp, #16]
 800b1fa:	f1be 0e01 	subs.w	lr, lr, #1
 800b1fe:	f106 0601 	add.w	r6, r6, #1
 800b202:	449c      	add	ip, r3
 800b204:	f1a7 0704 	sub.w	r7, r7, #4
 800b208:	44a9      	add	r9, r5
 800b20a:	f47f af7e 	bne.w	800b10a <arm_mat_inverse_f32+0x92>
 800b20e:	eef5 6a40 	vcmp.f32	s13, #0.0
 800b212:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b216:	d006      	beq.n	800b226 <arm_mat_inverse_f32+0x1ae>
 800b218:	2000      	movs	r0, #0
 800b21a:	b007      	add	sp, #28
 800b21c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b220:	44bb      	add	fp, r7
 800b222:	4428      	add	r0, r5
 800b224:	e7e4      	b.n	800b1f0 <arm_mat_inverse_f32+0x178>
 800b226:	9b05      	ldr	r3, [sp, #20]
 800b228:	9a01      	ldr	r2, [sp, #4]
 800b22a:	685b      	ldr	r3, [r3, #4]
 800b22c:	edd3 7a00 	vldr	s15, [r3]
 800b230:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b234:	fb02 f204 	mul.w	r2, r2, r4
 800b238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b23c:	4614      	mov	r4, r2
 800b23e:	bf08      	it	eq
 800b240:	3304      	addeq	r3, #4
 800b242:	d007      	beq.n	800b254 <arm_mat_inverse_f32+0x1dc>
 800b244:	e7e8      	b.n	800b218 <arm_mat_inverse_f32+0x1a0>
 800b246:	ecf3 7a01 	vldmia	r3!, {s15}
 800b24a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b24e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b252:	d1e1      	bne.n	800b218 <arm_mat_inverse_f32+0x1a0>
 800b254:	f10e 0e01 	add.w	lr, lr, #1
 800b258:	4574      	cmp	r4, lr
 800b25a:	d1f4      	bne.n	800b246 <arm_mat_inverse_f32+0x1ce>
 800b25c:	f06f 0004 	mvn.w	r0, #4
 800b260:	b007      	add	sp, #28
 800b262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b266:	f06f 0002 	mvn.w	r0, #2
 800b26a:	b007      	add	sp, #28
 800b26c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b270:	4656      	mov	r6, sl
 800b272:	3f01      	subs	r7, #1
 800b274:	f846 bb04 	str.w	fp, [r6], #4
 800b278:	f47f af1b 	bne.w	800b0b2 <arm_mat_inverse_f32+0x3a>
 800b27c:	e735      	b.n	800b0ea <arm_mat_inverse_f32+0x72>
 800b27e:	bf00      	nop
 800b280:	00000000 	.word	0x00000000

0800b284 <arm_mat_init_f32>:
 800b284:	8001      	strh	r1, [r0, #0]
 800b286:	8042      	strh	r2, [r0, #2]
 800b288:	6043      	str	r3, [r0, #4]
 800b28a:	4770      	bx	lr

0800b28c <arm_mat_add_f32>:
 800b28c:	b4f0      	push	{r4, r5, r6, r7}
 800b28e:	e9d1 4700 	ldrd	r4, r7, [r1]
 800b292:	6803      	ldr	r3, [r0, #0]
 800b294:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800b298:	6856      	ldr	r6, [r2, #4]
 800b29a:	42a3      	cmp	r3, r4
 800b29c:	d15d      	bne.n	800b35a <arm_mat_add_f32+0xce>
 800b29e:	6812      	ldr	r2, [r2, #0]
 800b2a0:	4293      	cmp	r3, r2
 800b2a2:	d15a      	bne.n	800b35a <arm_mat_add_f32+0xce>
 800b2a4:	8803      	ldrh	r3, [r0, #0]
 800b2a6:	8844      	ldrh	r4, [r0, #2]
 800b2a8:	fb04 f403 	mul.w	r4, r4, r3
 800b2ac:	08a5      	lsrs	r5, r4, #2
 800b2ae:	d032      	beq.n	800b316 <arm_mat_add_f32+0x8a>
 800b2b0:	f10c 0110 	add.w	r1, ip, #16
 800b2b4:	f107 0210 	add.w	r2, r7, #16
 800b2b8:	f106 0310 	add.w	r3, r6, #16
 800b2bc:	4628      	mov	r0, r5
 800b2be:	ed12 7a04 	vldr	s14, [r2, #-16]
 800b2c2:	ed51 7a04 	vldr	s15, [r1, #-16]
 800b2c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b2ca:	3801      	subs	r0, #1
 800b2cc:	ed43 7a04 	vstr	s15, [r3, #-16]
 800b2d0:	ed12 7a03 	vldr	s14, [r2, #-12]
 800b2d4:	ed51 7a03 	vldr	s15, [r1, #-12]
 800b2d8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b2dc:	f101 0110 	add.w	r1, r1, #16
 800b2e0:	ed43 7a03 	vstr	s15, [r3, #-12]
 800b2e4:	ed12 7a02 	vldr	s14, [r2, #-8]
 800b2e8:	ed51 7a06 	vldr	s15, [r1, #-24]	; 0xffffffe8
 800b2ec:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b2f0:	f102 0210 	add.w	r2, r2, #16
 800b2f4:	ed43 7a02 	vstr	s15, [r3, #-8]
 800b2f8:	ed51 7a05 	vldr	s15, [r1, #-20]	; 0xffffffec
 800b2fc:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 800b300:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b304:	f103 0310 	add.w	r3, r3, #16
 800b308:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 800b30c:	d1d7      	bne.n	800b2be <arm_mat_add_f32+0x32>
 800b30e:	012b      	lsls	r3, r5, #4
 800b310:	449c      	add	ip, r3
 800b312:	441f      	add	r7, r3
 800b314:	441e      	add	r6, r3
 800b316:	f014 0403 	ands.w	r4, r4, #3
 800b31a:	d01b      	beq.n	800b354 <arm_mat_add_f32+0xc8>
 800b31c:	edd7 7a00 	vldr	s15, [r7]
 800b320:	ed9c 7a00 	vldr	s14, [ip]
 800b324:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b328:	3c01      	subs	r4, #1
 800b32a:	edc6 7a00 	vstr	s15, [r6]
 800b32e:	d011      	beq.n	800b354 <arm_mat_add_f32+0xc8>
 800b330:	eddc 7a01 	vldr	s15, [ip, #4]
 800b334:	ed97 7a01 	vldr	s14, [r7, #4]
 800b338:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b33c:	2c01      	cmp	r4, #1
 800b33e:	edc6 7a01 	vstr	s15, [r6, #4]
 800b342:	d007      	beq.n	800b354 <arm_mat_add_f32+0xc8>
 800b344:	eddc 7a02 	vldr	s15, [ip, #8]
 800b348:	ed97 7a02 	vldr	s14, [r7, #8]
 800b34c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b350:	edc6 7a02 	vstr	s15, [r6, #8]
 800b354:	2000      	movs	r0, #0
 800b356:	bcf0      	pop	{r4, r5, r6, r7}
 800b358:	4770      	bx	lr
 800b35a:	f06f 0002 	mvn.w	r0, #2
 800b35e:	e7fa      	b.n	800b356 <arm_mat_add_f32+0xca>

0800b360 <__libc_init_array>:
 800b360:	b570      	push	{r4, r5, r6, lr}
 800b362:	4d0d      	ldr	r5, [pc, #52]	; (800b398 <__libc_init_array+0x38>)
 800b364:	4c0d      	ldr	r4, [pc, #52]	; (800b39c <__libc_init_array+0x3c>)
 800b366:	1b64      	subs	r4, r4, r5
 800b368:	10a4      	asrs	r4, r4, #2
 800b36a:	2600      	movs	r6, #0
 800b36c:	42a6      	cmp	r6, r4
 800b36e:	d109      	bne.n	800b384 <__libc_init_array+0x24>
 800b370:	4d0b      	ldr	r5, [pc, #44]	; (800b3a0 <__libc_init_array+0x40>)
 800b372:	4c0c      	ldr	r4, [pc, #48]	; (800b3a4 <__libc_init_array+0x44>)
 800b374:	f000 f82e 	bl	800b3d4 <_init>
 800b378:	1b64      	subs	r4, r4, r5
 800b37a:	10a4      	asrs	r4, r4, #2
 800b37c:	2600      	movs	r6, #0
 800b37e:	42a6      	cmp	r6, r4
 800b380:	d105      	bne.n	800b38e <__libc_init_array+0x2e>
 800b382:	bd70      	pop	{r4, r5, r6, pc}
 800b384:	f855 3b04 	ldr.w	r3, [r5], #4
 800b388:	4798      	blx	r3
 800b38a:	3601      	adds	r6, #1
 800b38c:	e7ee      	b.n	800b36c <__libc_init_array+0xc>
 800b38e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b392:	4798      	blx	r3
 800b394:	3601      	adds	r6, #1
 800b396:	e7f2      	b.n	800b37e <__libc_init_array+0x1e>
 800b398:	0800b414 	.word	0x0800b414
 800b39c:	0800b414 	.word	0x0800b414
 800b3a0:	0800b414 	.word	0x0800b414
 800b3a4:	0800b418 	.word	0x0800b418

0800b3a8 <memcpy>:
 800b3a8:	440a      	add	r2, r1
 800b3aa:	4291      	cmp	r1, r2
 800b3ac:	f100 33ff 	add.w	r3, r0, #4294967295
 800b3b0:	d100      	bne.n	800b3b4 <memcpy+0xc>
 800b3b2:	4770      	bx	lr
 800b3b4:	b510      	push	{r4, lr}
 800b3b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b3ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b3be:	4291      	cmp	r1, r2
 800b3c0:	d1f9      	bne.n	800b3b6 <memcpy+0xe>
 800b3c2:	bd10      	pop	{r4, pc}

0800b3c4 <memset>:
 800b3c4:	4402      	add	r2, r0
 800b3c6:	4603      	mov	r3, r0
 800b3c8:	4293      	cmp	r3, r2
 800b3ca:	d100      	bne.n	800b3ce <memset+0xa>
 800b3cc:	4770      	bx	lr
 800b3ce:	f803 1b01 	strb.w	r1, [r3], #1
 800b3d2:	e7f9      	b.n	800b3c8 <memset+0x4>

0800b3d4 <_init>:
 800b3d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3d6:	bf00      	nop
 800b3d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3da:	bc08      	pop	{r3}
 800b3dc:	469e      	mov	lr, r3
 800b3de:	4770      	bx	lr

0800b3e0 <_fini>:
 800b3e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3e2:	bf00      	nop
 800b3e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3e6:	bc08      	pop	{r3}
 800b3e8:	469e      	mov	lr, r3
 800b3ea:	4770      	bx	lr
