<!doctype html><html lang=en-us><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1,user-scalable=no"><title>'esi' Dialect - CIRCT</title><meta name=description content="Circuit IR Compilers and Tools"><meta name=generator content="Hugo 0.101.0"><link href=https://circt.llvm.org/index.xml rel=alternate type=application/rss+xml><link rel=canonical href=https://circt.llvm.org/docs/Dialects/ESI/><link rel=stylesheet href=https://circt.llvm.org/css/theme.css><script src=https://use.fontawesome.com/releases/v5.0.6/js/all.js></script>
<link rel=stylesheet href=https://circt.llvm.org/css/chroma.min.css><script src=https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js></script>
<script src=https://cdn.jsdelivr.net/npm/jquery.easing@1.4.1/jquery.easing.min.js></script>
<script src=https://circt.llvm.org/js/bundle.js></script>
<script type=text/javascript src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
<script type=text/x-mathjax-config>
  MathJax.Hub.Config({
    tex2jax: {
      inlineMath: [['$', '$'] ],
      displayMath: [ ['$$','$$'], ["\\[","\\]"] ]
    }
  });
</script><style>:root{}</style></head><body><div class=container><header><h1><div><img src=https://circt.llvm.org//circt-logo.svg width=40px align=absmiddle>
CIRCT</div></h1><p class=description>Circuit IR Compilers and Tools</p></header><div class=global-menu><nav><ul><li class=parent><a href>Community<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=https://llvm.discourse.group/c/Projects-that-want-to-become-official-LLVM-Projects/circt/40>Forums</a></li><li class=child><a href=https://discord.gg/xS7Z362>Chat</a></li></ul></li><li class=parent><a href=https://github.com/llvm/circt/tree/main/>Source<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=/doxygen/>Doxygen</a></li><li class=child><a href=https://github.com/llvm/circt/tree/main/>GitHub</a></li></ul></li></ul></nav></div><div class=content-container><main><h1>'esi' Dialect</h1><p><nav id=TableOfContents><ul><li><a href=#operation-definition>Operation definition</a><ul><li><a href=#esidecodecapnp-circtesicapnpdecode><code>esi.decode.capnp</code> (::circt::esi::CapnpDecode)</a></li><li><a href=#esiencodecapnp-circtesicapnpencode><code>esi.encode.capnp</code> (::circt::esi::CapnpEncode)</a></li><li><a href=#esibuffer-circtesichannelbuffer><code>esi.buffer</code> (::circt::esi::ChannelBuffer)</a></li><li><a href=#esicosim-circtesicosimendpoint><code>esi.cosim</code> (::circt::esi::CosimEndpoint)</a></li><li><a href=#esinull-circtesinullsourceop><code>esi.null</code> (::circt::esi::NullSourceOp)</a></li><li><a href=#esistage-circtesipipelinestage><code>esi.stage</code> (::circt::esi::PipelineStage)</a></li><li><a href=#esiunwrapiface-circtesiunwrapsvinterface><code>esi.unwrap.iface</code> (::circt::esi::UnwrapSVInterface)</a></li><li><a href=#esiunwrapvr-circtesiunwrapvalidready><code>esi.unwrap.vr</code> (::circt::esi::UnwrapValidReady)</a></li><li><a href=#esiwrapiface-circtesiwrapsvinterface><code>esi.wrap.iface</code> (::circt::esi::WrapSVInterface)</a></li><li><a href=#esiwrapvr-circtesiwrapvalidready><code>esi.wrap.vr</code> (::circt::esi::WrapValidReady)</a></li></ul></li><li><a href=#type-definition>Type definition</a><ul><li><a href=#channelport>ChannelPort</a></li></ul></li></ul></nav><h2 id=operation-definition>Operation definition</h2><h3 id=esidecodecapnp-circtesicapnpdecode><code>esi.decode.capnp</code> (::circt::esi::CapnpDecode)</h3><p>Translate bits in Cap&rsquo;nProto messages to HW typed data</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `esi.decode.capnp` $clk $valid $capnpBits attr-dict `:` qualified(type($capnpBits)) `-&gt;`
              qualified(type($decodedData))
</code></pre><p>Interfaces: NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>clk</code></td><td>1-bit signless integer</td></tr><tr><td style=text-align:center><code>valid</code></td><td>1-bit signless integer</td></tr><tr><td style=text-align:center><code>capnpBits</code></td><td>an HW bit array</td></tr></tbody></table><h4 id=results>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>decodedData</code></td><td>any type</td></tr></tbody></table><h3 id=esiencodecapnp-circtesicapnpencode><code>esi.encode.capnp</code> (::circt::esi::CapnpEncode)</h3><p>Translate HW typed data to Cap&rsquo;nProto</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `esi.encode.capnp` $clk $valid $dataToEncode attr-dict `:` qualified(type($dataToEncode))
              `-&gt;` qualified(type($capnpBits))
</code></pre><p>Interfaces: NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-1>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>clk</code></td><td>1-bit signless integer</td></tr><tr><td style=text-align:center><code>valid</code></td><td>1-bit signless integer</td></tr><tr><td style=text-align:center><code>dataToEncode</code></td><td>any type</td></tr></tbody></table><h4 id=results-1>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>capnpBits</code></td><td>an HW bit array</td></tr></tbody></table><h3 id=esibuffer-circtesichannelbuffer><code>esi.buffer</code> (::circt::esi::ChannelBuffer)</h3><p>Control options for an ESI channel.</p><p>A channel buffer (<code>buffer</code>) is essentially a set of options on a channel.
It always adds at least one cycle of latency (pipeline stage) to the
channel, but this is configurable.</p><p>This operation is inserted on an ESI dataflow edge. It must exist
previous to SystemVerilog emission but can be added in a lowering pass.</p><p>A <code>stages</code> attribute may be provided to specify a specific number of cycles
(pipeline stages) to use on this channel. Must be greater than 0.</p><p>A <code>name</code> attribute may be provided to assigned a name to a buffered
connection.</p><p>Example:</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-mlir data-lang=mlir><span class=line><span class=cl><span class=nv>%esiChan</span> <span class=p>=</span> hw<span class=p>.</span>instance <span class=s>&#34;sender&#34;</span> <span class=nf>@Sender</span> <span class=p>()</span> <span class=p>:</span> <span class=p>()</span> <span class=p>-&gt;</span> <span class=p>(!</span>esi<span class=p>.</span>channel<span class=p>&lt;</span><span class=k>i1</span><span class=p>&gt;)</span>
</span></span><span class=line><span class=cl><span class=c>// Allow automatic selection of options.
</span></span></span><span class=line><span class=cl><span class=c></span><span class=nv>%bufferedChan</span> <span class=p>=</span> esi<span class=p>.</span>buffer <span class=nv>%esiChan</span> <span class=p>:</span> <span class=k>i1</span>
</span></span><span class=line><span class=cl>hw<span class=p>.</span>instance <span class=s>&#34;recv&#34;</span> <span class=nf>@Reciever</span> <span class=p>(</span><span class=nv>%bufferedChan</span><span class=p>)</span> <span class=p>:</span> <span class=p>(!</span>esi<span class=p>.</span>channel<span class=p>&lt;</span><span class=k>i1</span><span class=p>&gt;)</span> <span class=p>-&gt;</span> <span class=p>()</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=c>// Alternatively, specify the number of stages.
</span></span></span><span class=line><span class=cl><span class=c></span><span class=nv>%fourStageBufferedChan</span> <span class=p>=</span> esi<span class=p>.</span>buffer <span class=nv>%esiChan</span> <span class=p>{</span> <span class=nl>stages =</span> <span class=m>4</span> <span class=p>}</span> <span class=p>:</span> <span class=k>i1</span>
</span></span></code></pre></div><p>Interfaces: NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>stages</code></td><td style=text-align:center>::mlir::IntegerAttr</td><td>64-bit signless integer attribute whose minimum value is 1</td></tr><tr><td style=text-align:center><code>name</code></td><td style=text-align:center>::mlir::StringAttr</td><td>string attribute</td></tr></tbody></table><h4 id=operands-2>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>clk</code></td><td>1-bit signless integer</td></tr><tr><td style=text-align:center><code>rstn</code></td><td>1-bit signless integer</td></tr><tr><td style=text-align:center><code>input</code></td><td></td></tr></tbody></table><h4 id=results-2>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>output</code></td><td></td></tr></tbody></table><h3 id=esicosim-circtesicosimendpoint><code>esi.cosim</code> (::circt::esi::CosimEndpoint)</h3><p>Co-simulation endpoint</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `esi.cosim` $clk `,` $rstn `,` $send `,` $endpointID attr-dict
              `:` qualified(type($send)) `-&gt;` qualified(type($recv))
</code></pre><p>A co-simulation endpoint is a connection from the simulation to some
outside process, usually a software application responsible for driving
the simulation (driver).</p><p>ESI uses a serialization protocol called Cap&rsquo;n Proto (capnp for short).
The advantage of capnp is the decoding overhead: for value types (ints,
structs, etc.) there is none! This stands in contrast to Protocol Buffers
and Bond as their messages contain metadata for each field which must be
interpreted.</p><p>The advantage of using a well-supported serialization protocol is
language support &ndash; driver applications can be written in any language
supported by the specific protocol.</p><h4 id=attributes-1>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>endpointID</code></td><td style=text-align:center>::mlir::IntegerAttr</td><td>64-bit signless integer attribute</td></tr></tbody></table><h4 id=operands-3>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>clk</code></td><td>1-bit signless integer</td></tr><tr><td style=text-align:center><code>rstn</code></td><td>1-bit signless integer</td></tr><tr><td style=text-align:center><code>send</code></td><td></td></tr></tbody></table><h4 id=results-3>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>recv</code></td><td></td></tr></tbody></table><h3 id=esinull-circtesinullsourceop><code>esi.null</code> (::circt::esi::NullSourceOp)</h3><p>An op which never produces messages.</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `esi.null` attr-dict `:` qualified(type($out))
</code></pre><p>Interfaces: NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=results-4>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>out</code></td><td></td></tr></tbody></table><h3 id=esistage-circtesipipelinestage><code>esi.stage</code> (::circt::esi::PipelineStage)</h3><p>An elastic buffer stage.</p><p>An individual elastic pipeline register. Generally lowered to from a
ChannelBuffer (&lsquo;buffer&rsquo;), though can be inserted anywhere to add an
additional pipeline stage. Adding individually could be useful for
late-pass latency balancing.</p><p>Interfaces: NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-4>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>clk</code></td><td>1-bit signless integer</td></tr><tr><td style=text-align:center><code>rstn</code></td><td>1-bit signless integer</td></tr><tr><td style=text-align:center><code>input</code></td><td></td></tr></tbody></table><h4 id=results-5>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>output</code></td><td></td></tr></tbody></table><h3 id=esiunwrapiface-circtesiunwrapsvinterface><code>esi.unwrap.iface</code> (::circt::esi::UnwrapSVInterface)</h3><p>Unwrap an SV interface from an ESI port</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `esi.unwrap.iface` $chanInput `into` $interfaceSource attr-dict `:` `(` qualified(type($chanInput)) `,` qualified(type($interfaceSource)) `)`
</code></pre><p>Unwrap an ESI channel into a SystemVerilog interface containing valid,
ready, and data signals.</p><h4 id=operands-5>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>chanInput</code></td><td></td></tr><tr><td style=text-align:center><code>interfaceSource</code></td><td>sv.interface</td></tr></tbody></table><h3 id=esiunwrapvr-circtesiunwrapvalidready><code>esi.unwrap.vr</code> (::circt::esi::UnwrapValidReady)</h3><p>Unwrap a value from an ESI port</p><p>Unwrapping a value allows operations on the contained value. Unwrap the
channel along with a ready signal that you generate. Result is the data
along with a valid signal.</p><p>Interfaces: NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-6>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>chanInput</code></td><td></td></tr><tr><td style=text-align:center><code>ready</code></td><td>1-bit signless integer</td></tr></tbody></table><h4 id=results-6>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>rawOutput</code></td><td>any type</td></tr><tr><td style=text-align:center><code>valid</code></td><td>1-bit signless integer</td></tr></tbody></table><h3 id=esiwrapiface-circtesiwrapsvinterface><code>esi.wrap.iface</code> (::circt::esi::WrapSVInterface)</h3><p>Wrap an SV interface into an ESI port</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `esi.wrap.iface` $interfaceSink attr-dict `:` qualified(type($interfaceSink)) `-&gt;` qualified(type($output))
</code></pre><p>Wrap a SystemVerilog interface into an ESI channel. Interface MUST look
like an interface produced by ESI meaning it MUST contain valid, ready,
and data signals. Any other signals will be discarded.</p><p>Interfaces: NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-7>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>interfaceSink</code></td><td>sv.interface</td></tr></tbody></table><h4 id=results-7>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>output</code></td><td></td></tr></tbody></table><h3 id=esiwrapvr-circtesiwrapvalidready><code>esi.wrap.vr</code> (::circt::esi::WrapValidReady)</h3><p>Wrap a value into an ESI port</p><p>Wrapping a value into an ESI port type allows modules to send values down
an ESI port. Wrap data with valid bit, result is the ESI channel and the
ready signal from the other end of the channel.</p><p>Interfaces: NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-8>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>rawInput</code></td><td>any type</td></tr><tr><td style=text-align:center><code>valid</code></td><td>1-bit signless integer</td></tr></tbody></table><h4 id=results-8>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>chanOutput</code></td><td></td></tr><tr><td style=text-align:center><code>ready</code></td><td>1-bit signless integer</td></tr></tbody></table><h2 id=type-definition>Type definition</h2><h3 id=channelport>ChannelPort</h3><p>An ESI-compatible channel port</p><p>Syntax:</p><pre tabindex=0><code>!esi.channel&lt;
  Type   # inner
&gt;
</code></pre><p>An ESI port kind which models a latency-insensitive, unidirectional,
point-to-point data stream. Channels are typed (like all of ESI). Said
type can be any MLIR type, but must be lowered to something a backend
knows how to output (i.e. something emitVerilog knows about).</p><p>Example:</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-mlir data-lang=mlir><span class=line><span class=cl>hw<span class=p>.</span>module<span class=p>.</span>extern <span class=nf>@Sender</span><span class=p>()</span> <span class=p>-&gt;</span> <span class=p>(</span><span class=nv>%x</span><span class=p>:</span> <span class=p>!</span>esi<span class=p>.</span>channel<span class=p>&lt;</span><span class=k>i1</span><span class=p>&gt;)</span>
</span></span><span class=line><span class=cl>hw<span class=p>.</span>module <span class=nf>@Reciever</span><span class=p>(</span><span class=nv>%a</span><span class=p>:</span> <span class=p>!</span>esi<span class=p>.</span>channel<span class=p>&lt;</span>hw<span class=p>.</span>array<span class=p>&lt;</span><span class=m>5x</span><span class=k>i16</span><span class=p>&gt;&gt;)</span> <span class=p>{</span> <span class=p>}</span>
</span></span></code></pre></div><h4 id=parameters>Parameters:</h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>inner</td><td style=text-align:center><code>Type</code></td><td></td></tr></tbody></table><h2>'esi' Dialect Docs</h2><ul><li><a href=https://circt.llvm.org/docs/Dialects/ESI/cosim/>ESI cosimulation model</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/types/>ESI data types and communication types</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/services/>ESI Global Services</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/software_api/>ESI Software APIs</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/notes/>Miscellaneous Notes</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/RationaleESI/>The Elastic Silicon Interconnect dialect</a></li></ul><div class=edit-meta><br></div><nav class=pagination><a class="nav nav-prev" href=https://circt.llvm.org/docs/Dialects/Comb/RationaleComb/ title="`comb` Dialect Rationale"><i class="fas fa-arrow-left" aria-hidden=true></i> Prev - `comb` Dialect Rationale</a>
<a class="nav nav-next" href=https://circt.llvm.org/docs/Dialects/ESI/cosim/ title="ESI cosimulation model">Next - ESI cosimulation model <i class="fas fa-arrow-right" aria-hidden=true></i></a></nav><footer><p class=powered>Powered by <a href=https://gohugo.io>Hugo</a>. Theme by <a href=https://themes.gohugo.io/hugo-theme-techdoc/>TechDoc</a>. Designed by <a href=https://github.com/thingsym/hugo-theme-techdoc>Thingsym</a>.</p></footer></main><div class=sidebar><nav class=slide-menu><ul><li><a href=https://circt.llvm.org/>Home</a></li><li><a href=https://circt.llvm.org/talks/>Talks and Related Publications</a></li><li><a href=https://circt.llvm.org/getting_started/>Getting Started</a></li><li class="parent has-sub-menu"><a href=https://circt.llvm.org/docs/>Code Documentation<span class="mark opened">-</span></a><ul class=sub-menu><li class=has-sub-menu><a href=https://circt.llvm.org/docs/CommandGuide/>CommandGuide<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/CommandGuide/handshake-runner/>handshake-runner</a></li></ul></li><li><a href=https://circt.llvm.org/docs/Charter/>CIRCT Charter</a></li><li class="parent has-sub-menu"><a href=https://circt.llvm.org/docs/Dialects/>Dialects<span class="mark opened">-</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Calyx/>'calyx' Dialect</a></li><li><a href=https://circt.llvm.org/docs/Dialects/CHIRRTL/>'chirrtl' Dialect</a></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/Comb/>'comb' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Comb/RationaleComb/>`comb` Dialect Rationale</a></li></ul></li><li class="active has-sub-menu"><a href=https://circt.llvm.org/docs/Dialects/ESI/>'esi' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/ESI/cosim/>ESI cosimulation model</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/types/>ESI data types and communication types</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/services/>ESI Global Services</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/software_api/>ESI Software APIs</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/notes/>Miscellaneous Notes</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/RationaleESI/>The Elastic Silicon Interconnect dialect</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/FIRRTL/>'firrtl' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/FIRRTL/FIRRTLAnnotations/>FIRRTL Annotations</a></li><li><a href=https://circt.llvm.org/docs/Dialects/FIRRTL/RationaleFIRRTL/>FIRRTL Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/FSM/>'fsm' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/FSM/RationaleFSM/>FSM Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/Handshake/>'handshake' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Handshake/RationaleHandshake/>Handshake Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/HW/>'hw' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/HW/RationaleHW/>HW Dialect Rationale</a></li></ul></li><li><a href=https://circt.llvm.org/docs/Dialects/LLHD/>'llhd' Dialect</a></li><li><a href=https://circt.llvm.org/docs/Dialects/Moore/>'moore' Dialect</a></li><li><a href=https://circt.llvm.org/docs/Dialects/MSFT/>'msft' Dialect</a></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/Seq/>'seq' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Seq/RationaleSeq/>Seq(uential) Dialect Rationale</a></li></ul></li><li><a href=https://circt.llvm.org/docs/Dialects/StaticLogic/>'staticlogic' Dialect</a></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/SV/>'sv' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/SV/RationaleSV/>SV Dialect Rationale</a></li></ul></li></ul></li><li><a href=https://circt.llvm.org/docs/GettingStarted/>Getting Started with the CIRCT Project</a></li><li><a href=https://circt.llvm.org/docs/Passes/>Passes</a></li><li><a href=https://circt.llvm.org/docs/PyCDE/>PyCDE</a></li><li><a href=https://circt.llvm.org/docs/Scheduling/>Static scheduling infrastructure</a></li><li><a href=https://circt.llvm.org/docs/RationaleSymbols/>Symbol and Inner Symbol Rationale</a></li><li><a href=https://circt.llvm.org/docs/PythonBindings/>Using the Python Bindings</a></li><li><a href=https://circt.llvm.org/docs/VerilogGeneration/>Verilog and SystemVerilog Generation</a></li></ul></li></ul></nav><div class=sidebar-footer></div></div></div><a href=# id=backtothetop-fixed class=backtothetop data-backtothetop-duration=600 data-backtothetop-easing=easeOutQuart data-backtothetop-fixed-fadein=1000 data-backtothetop-fixed-fadeout=1000 data-backtothetop-fixed-bottom=10 data-backtothetop-fixed-right=20><span class="fa-layers fa-fw"><i class="fas fa-circle"></i>
<i class="fas fa-arrow-circle-up"></i></span></a></div></body></html>