$date
	Wed Aug 14 12:24:08 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module a_tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module A1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#100
1!
1#
#200
0#
1!
1"
#300
0!
1#
#400
