[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2919789 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2919789 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2919789 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13067041 heartbeat IPC: 0.9855 cumulative IPC: 0.9855 (Simulation time: 00 hr 01 min 57 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22129186 heartbeat IPC: 1.103 cumulative IPC: 1.041 (Simulation time: 00 hr 03 min 07 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29955165 heartbeat IPC: 1.278 cumulative IPC: 1.11 (Simulation time: 00 hr 04 min 10 sec)
Simulation finished CPU 0 instructions: 40000001 cycles: 36057404 cumulative IPC: 1.109 (Simulation time: 00 hr 05 min 19 sec)
Simulation complete CPU 0 instructions: 40000001 cycles: 36057404 cumulative IPC: 1.109 (Simulation time: 00 hr 05 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.109 instructions: 40000001 cycles: 36057404
CPU 0 Branch Prediction Accuracy: 94.24% MPKI: 12.8 Average ROB Occupancy at Mispredict: 38.61
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 10.01
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331443 HIT:     329896 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331443 HIT:     329896 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 327.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875395 HIT:     831469 MISS:      43926 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711676 HIT:     679030 MISS:      32646 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43592 HIT:      35413 MISS:       8179 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116911 HIT:     116830 MISS:         81 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3216 HIT:        196 MISS:       3020 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 65.24 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4578301 HIT:    4164801 MISS:     413500 MSHR_MERGE:     106882
cpu0->cpu0_L1I LOAD         ACCESS:    4578301 HIT:    4164801 MISS:     413500 MSHR_MERGE:     106882
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.123 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14304528 HIT:   13692690 MISS:     611838 MSHR_MERGE:     159970
cpu0->cpu0_L1D LOAD         ACCESS:    7967818 HIT:    7474880 MISS:     492938 MSHR_MERGE:      87880
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6333245 HIT:    6217568 MISS:     115677 MSHR_MERGE:      72083
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3465 HIT:        242 MISS:       3223 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.81 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4013590 HIT:    3913795 MISS:      99795 MSHR_MERGE:      62725
cpu0->cpu0_ITLB LOAD         ACCESS:    4013590 HIT:    3913795 MISS:      99795 MSHR_MERGE:      62725
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.854 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13570873 HIT:   13193526 MISS:     377347 MSHR_MERGE:      82974
cpu0->cpu0_DTLB LOAD         ACCESS:   13570873 HIT:   13193526 MISS:     377347 MSHR_MERGE:      82974
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.62 cycles
cpu0->LLC TOTAL        ACCESS:      58117 HIT:      42208 MISS:      15909 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32646 HIT:      23663 MISS:       8983 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8179 HIT:       5432 MISS:       2747 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14272 HIT:      11513 MISS:       2759 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3020 HIT:       1600 MISS:       1420 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 139.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        661
  ROW_BUFFER_MISS:      12489
  AVG DBUS CONGESTED CYCLE: 16.57
Channel 0 WQ ROW_BUFFER_HIT:        407
  ROW_BUFFER_MISS:       2203
  FULL:          0
Channel 0 REFRESHES ISSUED:       3005
