<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>sintef.no</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_signal_operasjon_blokk_1_2</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset_h</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_h</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RESET_H.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET_H.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>signal_operasjon_blokk</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 18 14:38:39 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4db7f379</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4db7f379</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_signal_operasjon_blokk_1_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 18 20:20:03 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4db7f379</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>signal_operasjon_blokk</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 18 14:38:39 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:45b3c4e8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_signal_operasjon_blokk_1_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 18 20:20:03 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:45b3c4e8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>pluss_minus</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ANTALL_INN&apos;)) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>inn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.ANTALL_INN&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.BREDDE_INN&apos;))) - 1)">25</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.BREDDE_UT&apos;)) - 1)">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>inn_ny</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ut_ny</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>klokke</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset_h</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>FUNKSJON</spirit:name>
        <spirit:displayName>Funksjon</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FUNKSJON" spirit:minimum="0" spirit:maximum="2" spirit:rangeType="long">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>FORTEGN</spirit:name>
        <spirit:displayName>Fortegn</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FORTEGN" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ANTALL_INN</spirit:name>
        <spirit:displayName>Antall Inn</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ANTALL_INN">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BREDDE_INN</spirit:name>
        <spirit:displayName>Bredde Inn</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BREDDE_INN">13</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BREDDE_UT</spirit:name>
        <spirit:displayName>Bredde Ut</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BREDDE_UT">14</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/abe2/hdl/vhdl/signal_operasjon_blokk.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_signal_operasjon_blokk_1_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/abe2/hdl/vhdl/signal_operasjon_blokk.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_signal_operasjon_blokk_1_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>signal_operasjon_blokk</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_signal_operasjon_blokk_1_2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BREDDE_UT</spirit:name>
      <spirit:displayName>Bredde Ut</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BREDDE_UT" spirit:order="0.0">14</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BREDDE_INN</spirit:name>
      <spirit:displayName>Bredde Inn</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BREDDE_INN" spirit:order="0.0">13</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ANTALL_INN</spirit:name>
      <spirit:displayName>Antall Inn</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ANTALL_INN" spirit:order="0.0">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FORTEGN</spirit:name>
      <spirit:displayName>Fortegn</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FORTEGN" spirit:order="0.0">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FUNKSJON</spirit:name>
      <spirit:displayName>Funksjon</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FUNKSJON" spirit:order="0.0">0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>signal_operasjon_blokk</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="sintef.no::signal_operasjon_blokk:1.0_ARCHIVE_LOCATION">p:/KLJ/MIKROPRO/Xilinx/Edk_user_repository/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="sintef.no:sintef ip:signal_operasjon_blokk:1.0_ARCHIVE_LOCATION">p:/KLJ/MIKROPRO/Xilinx/Edk_user_repository/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="sintef.no:sintef:signal_operasjon_blokk:1.0_ARCHIVE_LOCATION">p:/KLJ/MIKROPRO/Xilinx/Edk_user_repository/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="sintef.no:user:signal_operasjon_blokk:1.0_ARCHIVE_LOCATION">p:/KLJ/MIKROPRO/Xilinx/Edk_user_repository/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fdeffec_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad2ff4c_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71df7a9c_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c599772_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5438da72_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dbf12b_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@294c99cc_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@324ad017_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0c68f_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73bb2ce6_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b27398d_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28369a6c_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a1ecad_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba4c1a9_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed3e4cd_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c30a736_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27592432_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a862e50_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a2fa1c4_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@144e6721_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fc14e68_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@602c8c4f_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ceb273_ARCHIVE_LOCATION">c:/Programming/SINTEF_IP/MyProcessorIPLib/pcores/signal_operasjon_blokk_v1_00_a</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.BREDDE_INN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.BREDDE_UT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.FORTEGN" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="34366135"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="589cc977"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e691ad2a"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ef4516a1"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="383309e5"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
