<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Call for Posters</title>
    <link rel="stylesheet" href="styles/call_for_poster.css">
</head>

<body>
    <header class="header">
        <nav class="navbar">
            <ul>
                <li><a href="index.html">Overview</a></li>
                <li><a href="schedule.html">Schedule</a></li>
                <li><a href="call_for_poster.html">Call for Posters</a></li>
            </ul>
        </nav>
        <div class="title-section">
            <h1>Call for Posters</h1>
        </div>
    </header>

    <main class="content">
        <section class="poster-details">
            <!-- <h4>Call for Posters</h4> -->
            <p>Our workshop welcomes poster submissions on topics related to agent-based approaches for chip design automation, including but not limited to:</p>
            <ul>
                <li>Agent-based frameworks for performance, power, and area (PPA) prediction;</li>
                <li>Agent-based design optimization across the EDA pipeline, including HLS, RTL/logic synthesis, and physical design;</li>
                <li>Agents for code generation, transformation, analysis, and reasoning in chip design workflows;</li>
                <li>Agents for digital logic (ASICs and FPGAs), analog, mixed-signal, and RF IC designs;</li>
                <li>Multi-agent system design and collaborative problem solving in chip design;</li>
                <li>Training or post-training of large foundation models for specialization in chip design;</li>
                <li>Human-agent interaction and feedback-driven learning for chip design automation;</li>
                <li>Autonomous test and verification using AI agents;</li>
                <li>Agent-based approaches for reliability, robustness, aging, and design technology co-optimization (DTCO);</li>
                <li>Benchmarks, datasets, environments, and evaluation protocols for agents in chip design automation;</li>
                <li>Other related topics.</li>
            </ul>
        </section>

        <section class="submission-guidelines">
            <h4>Submission Guidelines</h4>
            <ul>
                <li><strong>Formatting:</strong> The submission should be a 4-page pdf file following the <a href="https://media.neurips.cc/Conferences/NeurIPS2025/Styles.zip" target="_blank">NeurIPS 2025 template</a>. This submission should contain the title, authors (affiliations and email addresses), a short abstract, background introduction, and a summary of the proposed problem, methods, and main results. References are excluded from the page limit.</li>
                <li><strong>Originality:</strong> The submission is encouraged to be unpublished or recently accepted work due to the forward-looking nature of the workshop.</li>
                <li><strong>Poster presentation:</strong> All accepted submissions will be presented as posters on the workshop day.</li>
                <li><strong>Submission link:</strong> Please submit through the <a href="https://openreview.net/group?id=AI4EDA/2026/Workshop" target="_blank">OpenReview submission link</a>.</li>
                <li><strong>Submission deadline:</strong> February 11, 2026, 11:59 PM (AoE)</li>
                <li><strong>Notification date:</strong> February 15, 2026</li>
            </ul>
        </section>

        <section class="accepted-posters">
            <h4>Accepted Posters</h4>
            <ul>
                <li>"<strong>ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs</strong>," Chenhui Deng, Zhongzhi Yu, Guan-Ting Liu, Nathaniel Pinckney, Haoxing Ren</li>
                <li>"<strong>Agentic Multi-Turn Reinforcement Learning for Boosting Verilog Code Generation</strong>," Qiufeng Li, Weidong Cao</li>
                <li>"<strong>EDAForge: A Multi-Agent Orchestration Framework for Autonomous Analog Circuit Synthesis</strong>," Weimin Fu, Zining Wang, Jian Gao, Xuan Zhang, Xiaolong Guo</li>
                <li>"<strong>MACO: A Multi-Agent Framework for LLM-Driven Hardware/Software Co-Design</strong>," Zesong Jiang, Sriram Krishnamoorthy, Cheng Tan, Jeff Zhang</li>
                <li>"<strong>ASPEN: LLM-Guided E-Graph Rewriting for RTL Datapath Optimization</strong>," Niansong Zhang, Chenhui Deng, Johannes Maximilian Kuehn, Chia-Tung Ho, Cunxi Yu, Zhiru Zhang, Haoxing Ren</li>
                <li>"<strong>LLM4Cov: Execution-Aware Agent Learning for High-coverage Testbench Generation</strong>," Hejia Zhang, Zhongming Yu, Chia-Tung Ho, Haoxing Ren, Brucek Khailany, Jishen Zhao</li>
                <li>"<strong>VeriTrace: Human-Like Temporal Exploration Completes Agentic Action Space</strong>," Yu-Tung Liu, Cunxi Yu</li>
                <li>"<strong>ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design</strong>," zhongkai yu, Chenyang Zhou, Yichen Lin, Hejia Zhang, Haotian Ye, Junxia Cui, Zaifeng Pan, Jishen Zhao, Yufei Ding</li>
                <li>"<strong>GACO: Graph-Augmented Code Optimization for Automated HLS Design</strong>," Haocheng Xu, Phyo Pyae Moe Aung, Adam Han Wu, Sitao Huang</li>
                <li>"<strong>Influential Data Selection for LLM-based RTL Generation</strong>," Zhan Song, Cunxi Yu</li>
                <li>"<strong>FVRuleLearner: An SVA Generation Agent with Rule Learning via Operator-Level Reasoning Trees</strong>," Lily Jiaxin Wan, Chia-Tung Ho, Yunsheng Bai, Cunxi Yu, Deming Chen, Haoxing Ren</li>
                <li>"<strong>RAG-Enhanced Kernel-Based Heuristic Synthesis (RKHS): A Structured Methodology Using Large Language Models for Hardware Design</strong>," Shiva Ahir, Alex Doboli</li>
                <li>"<strong>Can an Actor-Critic LLM Framework Improve Analog Design Optimization?</strong>," Sounak Dutta, Sushil Panda, Fin Amin, Jonathan Rabe, Yuejiang Wen, Paul Franzon</li>
                <li>"<strong>AnuRAG: Empowering Analog Designers with White-Box RAG for Rapid Design Space Exploration</strong>," Vikas Kumar, Boris Murmann</li>
                <li>"<strong>NoTB: Oracle-Free Triage of LLM-Generated RTL via Cross-Variant Formal Equivalence</strong>," Elisavet Lydia Alvanaki, Je Yang, Luca Carloni</li>
                <li>"<strong>VerifEval: Comprehensive Evaluation of AI-Generated Hardware Verification with Simulation, Coverage, and Formal Checks</strong>," Tamzid Razzaque, Sulaiman Islam, Rohil Khare, Nabil Abdelaziz Ferhat Taleb</li>
                <li>"<strong>LACE: A Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension</strong>," Pingzhi Fu, Jiayin Qin, Fuqi Zhang, Yu Cao, Caiwen Ding, Yang Katie Zhao</li>
                <li>"<strong>HeaRT: A Hierarchical Circuit Reasoning Tree-Based Agentic Framework for AMS Design Optimization</strong>," Souradip Poddar, Chia-Tung Ho, Ziming Wei, Weidong Cao, Haoxing Ren, David Z. Pan</li>
                <li>"<strong>Stepping Stones Towards Agentic HLS Design</strong>," Stefan Abi-Karam, Callie Hao</li>
                <li>"<strong>Exploring AI-Driven approaches for scalable ASIC design and implementation</strong>," Vikas Gupta</li>
                <li>"<strong>Iceberg++: Scaling High-Quality Synthetic Data for HLS</strong>," Yang Zou, Zijian Ding, Yizhou Sun, Jason Cong</li>
                <li>"<strong>PRO-V-R1: Reasoning Enhanced Programming Agent for RTL Verification</strong>," Yujie Zhao, Zhijing Wu, Boqin Yuan, Zhongming Yu, Hejia Zhang, Wentao Ni, Chia-Tung Ho, Haoxing Ren, Jishen Zhao</li>
            </ul>
        </section>
    </main>
</body>

</html>
