
IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (4 3)  (250 530)  (250 530)  routing T_5_33.span4_vert_26 <X> T_5_33.lc_trk_g0_2
 (5 3)  (251 530)  (251 530)  routing T_5_33.span4_vert_26 <X> T_5_33.lc_trk_g0_2
 (6 3)  (252 530)  (252 530)  routing T_5_33.span4_vert_26 <X> T_5_33.lc_trk_g0_2
 (7 3)  (253 530)  (253 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_26 lc_trk_g0_2
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_2 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (4 3)  (304 530)  (304 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (5 3)  (305 530)  (305 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (7 3)  (307 530)  (307 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g0_2 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 8)  (292 536)  (292 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 8)  (346 536)  (346 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (346 537)  (346 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_10_33

 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_horz_r_2 <X> T_10_33.span4_horz_l_14


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (16 8)  (550 536)  (550 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 10)  (569 539)  (569 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_0 <X> T_16_33.wire_gbuf/in
 (6 9)  (834 537)  (834 537)  routing T_16_33.span12_vert_8 <X> T_16_33.lc_trk_g1_0
 (7 9)  (835 537)  (835 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_8 lc_trk_g1_0


IO_Tile_25_33

 (13 13)  (1341 541)  (1341 541)  routing T_25_33.span4_vert_19 <X> T_25_33.span4_horz_r_3
 (14 13)  (1342 541)  (1342 541)  routing T_25_33.span4_vert_19 <X> T_25_33.span4_horz_r_3


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_3 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_3 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (6 10)  (1420 539)  (1420 539)  routing T_27_33.span12_vert_19 <X> T_27_33.lc_trk_g1_3
 (7 10)  (1421 539)  (1421 539)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_19 lc_trk_g1_3
 (8 11)  (1422 538)  (1422 538)  routing T_27_33.span12_vert_19 <X> T_27_33.lc_trk_g1_3


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (5 6)  (1473 535)  (1473 535)  routing T_28_33.span4_horz_r_15 <X> T_28_33.lc_trk_g0_7
 (7 6)  (1475 535)  (1475 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (1476 535)  (1476 535)  routing T_28_33.span4_horz_r_15 <X> T_28_33.lc_trk_g0_7
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g0_7 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_7 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (4 2)  (1526 531)  (1526 531)  routing T_29_33.span4_vert_34 <X> T_29_33.lc_trk_g0_2
 (5 3)  (1527 530)  (1527 530)  routing T_29_33.span4_vert_34 <X> T_29_33.lc_trk_g0_2
 (6 3)  (1528 530)  (1528 530)  routing T_29_33.span4_vert_34 <X> T_29_33.lc_trk_g0_2
 (7 3)  (1529 530)  (1529 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_34 lc_trk_g0_2
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g0_2 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0



IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_4 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g1_4 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1634 540)  (1634 540)  routing T_31_33.span12_vert_4 <X> T_31_33.lc_trk_g1_4
 (4 13)  (1634 541)  (1634 541)  routing T_31_33.span12_vert_4 <X> T_31_33.lc_trk_g1_4
 (5 13)  (1635 541)  (1635 541)  routing T_31_33.span12_vert_4 <X> T_31_33.lc_trk_g1_4
 (7 13)  (1637 541)  (1637 541)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_4 lc_trk_g1_4
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0
 (3 4)  (129 500)  (129 500)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_h_r_0


LogicTile_4_31

 (3 0)  (183 496)  (183 496)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_v_b_0


LogicTile_5_31

 (13 2)  (247 498)  (247 498)  routing T_5_31.sp4_h_r_2 <X> T_5_31.sp4_v_t_39
 (12 3)  (246 499)  (246 499)  routing T_5_31.sp4_h_r_2 <X> T_5_31.sp4_v_t_39


LogicTile_6_31

 (3 0)  (291 496)  (291 496)  routing T_6_31.sp12_v_t_23 <X> T_6_31.sp12_v_b_0
 (19 14)  (307 510)  (307 510)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_v_t_23 <X> T_7_31.sp12_v_b_0


LogicTile_11_31

 (3 0)  (549 496)  (549 496)  routing T_11_31.sp12_v_t_23 <X> T_11_31.sp12_v_b_0


LogicTile_15_31

 (3 1)  (765 497)  (765 497)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_v_b_0
 (3 5)  (765 501)  (765 501)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_h_r_0
 (3 11)  (765 507)  (765 507)  routing T_15_31.sp12_v_b_1 <X> T_15_31.sp12_h_l_22
 (3 12)  (765 508)  (765 508)  routing T_15_31.sp12_v_b_1 <X> T_15_31.sp12_h_r_1
 (3 13)  (765 509)  (765 509)  routing T_15_31.sp12_v_b_1 <X> T_15_31.sp12_h_r_1


LogicTile_21_31

 (2 4)  (1092 500)  (1092 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_24_31

 (8 1)  (1260 497)  (1260 497)  routing T_24_31.sp4_h_l_42 <X> T_24_31.sp4_v_b_1
 (9 1)  (1261 497)  (1261 497)  routing T_24_31.sp4_h_l_42 <X> T_24_31.sp4_v_b_1
 (10 1)  (1262 497)  (1262 497)  routing T_24_31.sp4_h_l_42 <X> T_24_31.sp4_v_b_1


LogicTile_26_31

 (2 14)  (1350 510)  (1350 510)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_31

 (8 15)  (1518 511)  (1518 511)  routing T_29_31.sp4_h_l_47 <X> T_29_31.sp4_v_t_47


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_3 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g1_3 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (5 10)  (1731 506)  (1731 506)  routing T_33_31.span4_vert_b_11 <X> T_33_31.lc_trk_g1_3
 (7 10)  (1733 506)  (1733 506)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 506)  (1734 506)  routing T_33_31.span4_vert_b_11 <X> T_33_31.lc_trk_g1_3


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 482)  (0 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 5)  (75 485)  (75 485)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_h_r_0


RAM_Tile_8_30

 (3 1)  (399 481)  (399 481)  routing T_8_30.sp12_h_l_23 <X> T_8_30.sp12_v_b_0


LogicTile_10_30

 (3 1)  (495 481)  (495 481)  routing T_10_30.sp12_h_l_23 <X> T_10_30.sp12_v_b_0


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0


LogicTile_14_30

 (3 1)  (711 481)  (711 481)  routing T_14_30.sp12_h_l_23 <X> T_14_30.sp12_v_b_0


LogicTile_15_30

 (3 4)  (765 484)  (765 484)  routing T_15_30.sp12_v_b_0 <X> T_15_30.sp12_h_r_0
 (3 5)  (765 485)  (765 485)  routing T_15_30.sp12_v_b_0 <X> T_15_30.sp12_h_r_0
 (3 12)  (765 492)  (765 492)  routing T_15_30.sp12_v_b_1 <X> T_15_30.sp12_h_r_1
 (3 13)  (765 493)  (765 493)  routing T_15_30.sp12_v_b_1 <X> T_15_30.sp12_h_r_1


LogicTile_22_30

 (2 6)  (1146 486)  (1146 486)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


RAM_Tile_25_30

 (5 11)  (1311 491)  (1311 491)  routing T_25_30.sp4_h_l_43 <X> T_25_30.sp4_v_t_43


LogicTile_27_30

 (3 7)  (1405 487)  (1405 487)  routing T_27_30.sp12_h_l_23 <X> T_27_30.sp12_v_t_23


LogicTile_23_29

 (3 12)  (1201 476)  (1201 476)  routing T_23_29.sp12_v_b_1 <X> T_23_29.sp12_h_r_1
 (3 13)  (1201 477)  (1201 477)  routing T_23_29.sp12_v_b_1 <X> T_23_29.sp12_h_r_1


LogicTile_30_29

 (2 6)  (1566 470)  (1566 470)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_29

 (12 12)  (1738 476)  (1738 476)  routing T_33_29.span4_horz_43 <X> T_33_29.span4_vert_t_15


IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (6 2)  (11 434)  (11 434)  routing T_0_27.span4_horz_11 <X> T_0_27.lc_trk_g0_3
 (7 2)  (10 434)  (10 434)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_11 lc_trk_g0_3
 (8 2)  (9 434)  (9 434)  routing T_0_27.span4_horz_11 <X> T_0_27.lc_trk_g0_3
 (8 3)  (9 435)  (9 435)  routing T_0_27.span4_horz_11 <X> T_0_27.lc_trk_g0_3
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (4 6)  (13 438)  (13 438)  routing T_0_27.span4_horz_14 <X> T_0_27.lc_trk_g0_6
 (4 7)  (13 439)  (13 439)  routing T_0_27.span4_horz_14 <X> T_0_27.lc_trk_g0_6
 (6 7)  (11 439)  (11 439)  routing T_0_27.span4_horz_14 <X> T_0_27.lc_trk_g0_6
 (7 7)  (10 439)  (10 439)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_14 lc_trk_g0_6
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 442)  (7 442)  routing T_0_27.lc_trk_g0_6 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (10 11)  (7 443)  (7 443)  routing T_0_27.lc_trk_g0_6 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g0_3 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_3_27

 (5 6)  (131 438)  (131 438)  routing T_3_27.sp4_v_b_3 <X> T_3_27.sp4_h_l_38


LogicTile_4_27

 (3 1)  (183 433)  (183 433)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_v_b_0
 (11 15)  (191 447)  (191 447)  routing T_4_27.sp4_h_r_11 <X> T_4_27.sp4_h_l_46


RAM_Tile_8_27

 (13 15)  (409 447)  (409 447)  routing T_8_27.sp4_v_b_6 <X> T_8_27.sp4_h_l_46


LogicTile_24_27

 (8 5)  (1260 437)  (1260 437)  routing T_24_27.sp4_v_t_36 <X> T_24_27.sp4_v_b_4
 (10 5)  (1262 437)  (1262 437)  routing T_24_27.sp4_v_t_36 <X> T_24_27.sp4_v_b_4


LogicTile_23_26

 (14 6)  (1212 422)  (1212 422)  routing T_23_26.sp4_v_t_1 <X> T_23_26.lc_trk_g1_4
 (26 6)  (1224 422)  (1224 422)  routing T_23_26.lc_trk_g1_4 <X> T_23_26.wire_logic_cluster/lc_3/in_0
 (32 6)  (1230 422)  (1230 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 422)  (1231 422)  routing T_23_26.lc_trk_g3_1 <X> T_23_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 422)  (1232 422)  routing T_23_26.lc_trk_g3_1 <X> T_23_26.wire_logic_cluster/lc_3/in_3
 (40 6)  (1238 422)  (1238 422)  LC_3 Logic Functioning bit
 (42 6)  (1240 422)  (1240 422)  LC_3 Logic Functioning bit
 (51 6)  (1249 422)  (1249 422)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (1212 423)  (1212 423)  routing T_23_26.sp4_v_t_1 <X> T_23_26.lc_trk_g1_4
 (16 7)  (1214 423)  (1214 423)  routing T_23_26.sp4_v_t_1 <X> T_23_26.lc_trk_g1_4
 (17 7)  (1215 423)  (1215 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (27 7)  (1225 423)  (1225 423)  routing T_23_26.lc_trk_g1_4 <X> T_23_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 423)  (1227 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (41 7)  (1239 423)  (1239 423)  LC_3 Logic Functioning bit
 (43 7)  (1241 423)  (1241 423)  LC_3 Logic Functioning bit
 (17 12)  (1215 428)  (1215 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1


IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 401)  (0 401)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 408)  (1 408)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (3 5)  (75 405)  (75 405)  routing T_2_25.sp12_h_l_23 <X> T_2_25.sp12_h_r_0


LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (2 8)  (398 408)  (398 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25

 (4 4)  (550 404)  (550 404)  routing T_11_25.sp4_h_l_44 <X> T_11_25.sp4_v_b_3
 (6 4)  (552 404)  (552 404)  routing T_11_25.sp4_h_l_44 <X> T_11_25.sp4_v_b_3
 (5 5)  (551 405)  (551 405)  routing T_11_25.sp4_h_l_44 <X> T_11_25.sp4_v_b_3


LogicTile_12_25

 (3 1)  (603 401)  (603 401)  routing T_12_25.sp12_h_l_23 <X> T_12_25.sp12_v_b_0


LogicTile_13_25



LogicTile_14_25

 (3 1)  (711 401)  (711 401)  routing T_14_25.sp12_h_l_23 <X> T_14_25.sp12_v_b_0


LogicTile_15_25



LogicTile_16_25

 (3 6)  (819 406)  (819 406)  routing T_16_25.sp12_h_r_0 <X> T_16_25.sp12_v_t_23
 (3 7)  (819 407)  (819 407)  routing T_16_25.sp12_h_r_0 <X> T_16_25.sp12_v_t_23
 (32 8)  (848 408)  (848 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 408)  (849 408)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 408)  (850 408)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (40 8)  (856 408)  (856 408)  LC_4 Logic Functioning bit
 (41 8)  (857 408)  (857 408)  LC_4 Logic Functioning bit
 (42 8)  (858 408)  (858 408)  LC_4 Logic Functioning bit
 (43 8)  (859 408)  (859 408)  LC_4 Logic Functioning bit
 (47 8)  (863 408)  (863 408)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (40 9)  (856 409)  (856 409)  LC_4 Logic Functioning bit
 (41 9)  (857 409)  (857 409)  LC_4 Logic Functioning bit
 (42 9)  (858 409)  (858 409)  LC_4 Logic Functioning bit
 (43 9)  (859 409)  (859 409)  LC_4 Logic Functioning bit
 (16 13)  (832 413)  (832 413)  routing T_16_25.sp12_v_b_8 <X> T_16_25.lc_trk_g3_0
 (17 13)  (833 413)  (833 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0


LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24

 (19 10)  (361 394)  (361 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24

 (7 13)  (499 397)  (499 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_3_23

 (4 6)  (130 374)  (130 374)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_v_t_38
 (5 7)  (131 375)  (131 375)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_v_t_38


LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0


LogicTile_6_23

 (31 6)  (319 374)  (319 374)  routing T_6_23.lc_trk_g3_5 <X> T_6_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 374)  (320 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 374)  (321 374)  routing T_6_23.lc_trk_g3_5 <X> T_6_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 374)  (322 374)  routing T_6_23.lc_trk_g3_5 <X> T_6_23.wire_logic_cluster/lc_3/in_3
 (40 6)  (328 374)  (328 374)  LC_3 Logic Functioning bit
 (41 6)  (329 374)  (329 374)  LC_3 Logic Functioning bit
 (42 6)  (330 374)  (330 374)  LC_3 Logic Functioning bit
 (43 6)  (331 374)  (331 374)  LC_3 Logic Functioning bit
 (40 7)  (328 375)  (328 375)  LC_3 Logic Functioning bit
 (41 7)  (329 375)  (329 375)  LC_3 Logic Functioning bit
 (42 7)  (330 375)  (330 375)  LC_3 Logic Functioning bit
 (43 7)  (331 375)  (331 375)  LC_3 Logic Functioning bit
 (47 7)  (335 375)  (335 375)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (16 14)  (304 382)  (304 382)  routing T_6_23.sp12_v_b_21 <X> T_6_23.lc_trk_g3_5
 (17 14)  (305 382)  (305 382)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (18 15)  (306 383)  (306 383)  routing T_6_23.sp12_v_b_21 <X> T_6_23.lc_trk_g3_5


RAM_Tile_8_23

 (4 10)  (400 378)  (400 378)  routing T_8_23.sp4_v_b_10 <X> T_8_23.sp4_v_t_43
 (6 10)  (402 378)  (402 378)  routing T_8_23.sp4_v_b_10 <X> T_8_23.sp4_v_t_43


LogicTile_10_23

 (19 6)  (511 374)  (511 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_12_23

 (2 8)  (602 376)  (602 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_23

 (4 12)  (766 380)  (766 380)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_v_b_9
 (5 13)  (767 381)  (767 381)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_v_b_9


LogicTile_19_23

 (12 8)  (994 376)  (994 376)  routing T_19_23.sp4_v_b_8 <X> T_19_23.sp4_h_r_8
 (11 9)  (993 377)  (993 377)  routing T_19_23.sp4_v_b_8 <X> T_19_23.sp4_h_r_8


LogicTile_23_23

 (10 3)  (1208 371)  (1208 371)  routing T_23_23.sp4_h_l_45 <X> T_23_23.sp4_v_t_36


LogicTile_31_23

 (3 6)  (1621 374)  (1621 374)  routing T_31_23.sp12_v_b_0 <X> T_31_23.sp12_v_t_23


IO_Tile_0_22

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0



RAM_Tile_8_22

 (2 8)  (398 360)  (398 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_11_22

 (5 0)  (551 352)  (551 352)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_h_r_0
 (4 1)  (550 353)  (550 353)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_h_r_0


LogicTile_12_22

 (3 1)  (603 353)  (603 353)  routing T_12_22.sp12_h_l_23 <X> T_12_22.sp12_v_b_0


LogicTile_15_22

 (4 0)  (766 352)  (766 352)  routing T_15_22.sp4_h_l_37 <X> T_15_22.sp4_v_b_0
 (26 0)  (788 352)  (788 352)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (31 0)  (793 352)  (793 352)  routing T_15_22.lc_trk_g1_4 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 352)  (794 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 352)  (796 352)  routing T_15_22.lc_trk_g1_4 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 352)  (799 352)  LC_0 Logic Functioning bit
 (39 0)  (801 352)  (801 352)  LC_0 Logic Functioning bit
 (40 0)  (802 352)  (802 352)  LC_0 Logic Functioning bit
 (41 0)  (803 352)  (803 352)  LC_0 Logic Functioning bit
 (42 0)  (804 352)  (804 352)  LC_0 Logic Functioning bit
 (43 0)  (805 352)  (805 352)  LC_0 Logic Functioning bit
 (52 0)  (814 352)  (814 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (5 1)  (767 353)  (767 353)  routing T_15_22.sp4_h_l_37 <X> T_15_22.sp4_v_b_0
 (26 1)  (788 353)  (788 353)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 353)  (791 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (798 353)  (798 353)  LC_0 Logic Functioning bit
 (38 1)  (800 353)  (800 353)  LC_0 Logic Functioning bit
 (40 1)  (802 353)  (802 353)  LC_0 Logic Functioning bit
 (41 1)  (803 353)  (803 353)  LC_0 Logic Functioning bit
 (42 1)  (804 353)  (804 353)  LC_0 Logic Functioning bit
 (43 1)  (805 353)  (805 353)  LC_0 Logic Functioning bit
 (22 3)  (784 355)  (784 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (785 355)  (785 355)  routing T_15_22.sp4_v_b_22 <X> T_15_22.lc_trk_g0_6
 (24 3)  (786 355)  (786 355)  routing T_15_22.sp4_v_b_22 <X> T_15_22.lc_trk_g0_6
 (14 6)  (776 358)  (776 358)  routing T_15_22.sp4_v_t_1 <X> T_15_22.lc_trk_g1_4
 (14 7)  (776 359)  (776 359)  routing T_15_22.sp4_v_t_1 <X> T_15_22.lc_trk_g1_4
 (16 7)  (778 359)  (778 359)  routing T_15_22.sp4_v_t_1 <X> T_15_22.lc_trk_g1_4
 (17 7)  (779 359)  (779 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (4 8)  (766 360)  (766 360)  routing T_15_22.sp4_h_l_37 <X> T_15_22.sp4_v_b_6
 (6 8)  (768 360)  (768 360)  routing T_15_22.sp4_h_l_37 <X> T_15_22.sp4_v_b_6
 (5 9)  (767 361)  (767 361)  routing T_15_22.sp4_h_l_37 <X> T_15_22.sp4_v_b_6


LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0


LogicTile_6_21

 (3 14)  (291 350)  (291 350)  routing T_6_21.sp12_h_r_1 <X> T_6_21.sp12_v_t_22
 (3 15)  (291 351)  (291 351)  routing T_6_21.sp12_h_r_1 <X> T_6_21.sp12_v_t_22


LogicTile_7_21

 (4 5)  (346 341)  (346 341)  routing T_7_21.sp4_v_t_47 <X> T_7_21.sp4_h_r_3


LogicTile_11_21

 (16 0)  (562 336)  (562 336)  routing T_11_21.sp4_v_b_1 <X> T_11_21.lc_trk_g0_1
 (17 0)  (563 336)  (563 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (564 336)  (564 336)  routing T_11_21.sp4_v_b_1 <X> T_11_21.lc_trk_g0_1
 (0 2)  (546 338)  (546 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (1 2)  (547 338)  (547 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (573 338)  (573 338)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 338)  (575 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 338)  (578 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 338)  (579 338)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 338)  (580 338)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 338)  (582 338)  LC_1 Logic Functioning bit
 (37 2)  (583 338)  (583 338)  LC_1 Logic Functioning bit
 (38 2)  (584 338)  (584 338)  LC_1 Logic Functioning bit
 (39 2)  (585 338)  (585 338)  LC_1 Logic Functioning bit
 (40 2)  (586 338)  (586 338)  LC_1 Logic Functioning bit
 (41 2)  (587 338)  (587 338)  LC_1 Logic Functioning bit
 (42 2)  (588 338)  (588 338)  LC_1 Logic Functioning bit
 (43 2)  (589 338)  (589 338)  LC_1 Logic Functioning bit
 (45 2)  (591 338)  (591 338)  LC_1 Logic Functioning bit
 (47 2)  (593 338)  (593 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (29 3)  (575 339)  (575 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 339)  (576 339)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (36 3)  (582 339)  (582 339)  LC_1 Logic Functioning bit
 (38 3)  (584 339)  (584 339)  LC_1 Logic Functioning bit
 (40 3)  (586 339)  (586 339)  LC_1 Logic Functioning bit
 (41 3)  (587 339)  (587 339)  LC_1 Logic Functioning bit
 (42 3)  (588 339)  (588 339)  LC_1 Logic Functioning bit
 (43 3)  (589 339)  (589 339)  LC_1 Logic Functioning bit
 (44 3)  (590 339)  (590 339)  LC_1 Logic Functioning bit
 (0 4)  (546 340)  (546 340)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_7/cen
 (1 4)  (547 340)  (547 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (551 340)  (551 340)  routing T_11_21.sp4_v_t_38 <X> T_11_21.sp4_h_r_3
 (22 4)  (568 340)  (568 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (570 340)  (570 340)  routing T_11_21.bot_op_3 <X> T_11_21.lc_trk_g1_3
 (0 5)  (546 341)  (546 341)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_7/cen
 (1 5)  (547 341)  (547 341)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_7/cen
 (4 12)  (550 348)  (550 348)  routing T_11_21.sp4_h_l_38 <X> T_11_21.sp4_v_b_9
 (6 12)  (552 348)  (552 348)  routing T_11_21.sp4_h_l_38 <X> T_11_21.sp4_v_b_9
 (17 12)  (563 348)  (563 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (568 348)  (568 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 348)  (569 348)  routing T_11_21.sp4_v_t_30 <X> T_11_21.lc_trk_g3_3
 (24 12)  (570 348)  (570 348)  routing T_11_21.sp4_v_t_30 <X> T_11_21.lc_trk_g3_3
 (5 13)  (551 349)  (551 349)  routing T_11_21.sp4_h_l_38 <X> T_11_21.sp4_v_b_9
 (0 14)  (546 350)  (546 350)  routing T_11_21.glb_netwk_4 <X> T_11_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 350)  (547 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_21

 (14 0)  (614 336)  (614 336)  routing T_12_21.bnr_op_0 <X> T_12_21.lc_trk_g0_0
 (14 1)  (614 337)  (614 337)  routing T_12_21.bnr_op_0 <X> T_12_21.lc_trk_g0_0
 (17 1)  (617 337)  (617 337)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 2)  (601 338)  (601 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 338)  (615 338)  routing T_12_21.bot_op_5 <X> T_12_21.lc_trk_g0_5
 (17 2)  (617 338)  (617 338)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (2 8)  (602 344)  (602 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (25 10)  (625 346)  (625 346)  routing T_12_21.sp4_v_b_38 <X> T_12_21.lc_trk_g2_6
 (26 10)  (626 346)  (626 346)  routing T_12_21.lc_trk_g0_5 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 346)  (629 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 346)  (631 346)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 346)  (633 346)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 346)  (635 346)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.input_2_5
 (40 10)  (640 346)  (640 346)  LC_5 Logic Functioning bit
 (42 10)  (642 346)  (642 346)  LC_5 Logic Functioning bit
 (45 10)  (645 346)  (645 346)  LC_5 Logic Functioning bit
 (22 11)  (622 347)  (622 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (623 347)  (623 347)  routing T_12_21.sp4_v_b_38 <X> T_12_21.lc_trk_g2_6
 (25 11)  (625 347)  (625 347)  routing T_12_21.sp4_v_b_38 <X> T_12_21.lc_trk_g2_6
 (29 11)  (629 347)  (629 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 347)  (631 347)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 347)  (632 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (633 347)  (633 347)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.input_2_5
 (34 11)  (634 347)  (634 347)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.input_2_5
 (36 11)  (636 347)  (636 347)  LC_5 Logic Functioning bit
 (43 11)  (643 347)  (643 347)  LC_5 Logic Functioning bit
 (52 11)  (652 347)  (652 347)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (0 14)  (600 350)  (600 350)  routing T_12_21.glb_netwk_4 <X> T_12_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 350)  (601 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (614 351)  (614 351)  routing T_12_21.sp4_h_l_17 <X> T_12_21.lc_trk_g3_4
 (15 15)  (615 351)  (615 351)  routing T_12_21.sp4_h_l_17 <X> T_12_21.lc_trk_g3_4
 (16 15)  (616 351)  (616 351)  routing T_12_21.sp4_h_l_17 <X> T_12_21.lc_trk_g3_4
 (17 15)  (617 351)  (617 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_14_21

 (10 6)  (718 342)  (718 342)  routing T_14_21.sp4_v_b_11 <X> T_14_21.sp4_h_l_41
 (22 8)  (730 344)  (730 344)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (731 344)  (731 344)  routing T_14_21.sp12_v_b_19 <X> T_14_21.lc_trk_g2_3
 (21 9)  (729 345)  (729 345)  routing T_14_21.sp12_v_b_19 <X> T_14_21.lc_trk_g2_3
 (17 10)  (725 346)  (725 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (733 346)  (733 346)  routing T_14_21.sp4_h_r_38 <X> T_14_21.lc_trk_g2_6
 (22 11)  (730 347)  (730 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (731 347)  (731 347)  routing T_14_21.sp4_h_r_38 <X> T_14_21.lc_trk_g2_6
 (24 11)  (732 347)  (732 347)  routing T_14_21.sp4_h_r_38 <X> T_14_21.lc_trk_g2_6
 (22 14)  (730 350)  (730 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (734 350)  (734 350)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 350)  (736 350)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 350)  (738 350)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 350)  (739 350)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 350)  (741 350)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 350)  (742 350)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (38 14)  (746 350)  (746 350)  LC_7 Logic Functioning bit
 (39 14)  (747 350)  (747 350)  LC_7 Logic Functioning bit
 (42 14)  (750 350)  (750 350)  LC_7 Logic Functioning bit
 (43 14)  (751 350)  (751 350)  LC_7 Logic Functioning bit
 (47 14)  (755 350)  (755 350)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (28 15)  (736 351)  (736 351)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 351)  (737 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 351)  (738 351)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 351)  (739 351)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 351)  (740 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (741 351)  (741 351)  routing T_14_21.lc_trk_g2_3 <X> T_14_21.input_2_7
 (35 15)  (743 351)  (743 351)  routing T_14_21.lc_trk_g2_3 <X> T_14_21.input_2_7
 (39 15)  (747 351)  (747 351)  LC_7 Logic Functioning bit
 (42 15)  (750 351)  (750 351)  LC_7 Logic Functioning bit


LogicTile_15_21

 (15 0)  (777 336)  (777 336)  routing T_15_21.bot_op_1 <X> T_15_21.lc_trk_g0_1
 (17 0)  (779 336)  (779 336)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 336)  (792 336)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 336)  (793 336)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 336)  (795 336)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 336)  (796 336)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (41 0)  (803 336)  (803 336)  LC_0 Logic Functioning bit
 (43 0)  (805 336)  (805 336)  LC_0 Logic Functioning bit
 (22 1)  (784 337)  (784 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 337)  (786 337)  routing T_15_21.bot_op_2 <X> T_15_21.lc_trk_g0_2
 (30 1)  (792 337)  (792 337)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (41 1)  (803 337)  (803 337)  LC_0 Logic Functioning bit
 (43 1)  (805 337)  (805 337)  LC_0 Logic Functioning bit
 (22 2)  (784 338)  (784 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (785 338)  (785 338)  routing T_15_21.sp4_v_b_23 <X> T_15_21.lc_trk_g0_7
 (24 2)  (786 338)  (786 338)  routing T_15_21.sp4_v_b_23 <X> T_15_21.lc_trk_g0_7
 (32 2)  (794 338)  (794 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (799 338)  (799 338)  LC_1 Logic Functioning bit
 (39 2)  (801 338)  (801 338)  LC_1 Logic Functioning bit
 (40 2)  (802 338)  (802 338)  LC_1 Logic Functioning bit
 (41 2)  (803 338)  (803 338)  LC_1 Logic Functioning bit
 (42 2)  (804 338)  (804 338)  LC_1 Logic Functioning bit
 (43 2)  (805 338)  (805 338)  LC_1 Logic Functioning bit
 (52 2)  (814 338)  (814 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (29 3)  (791 339)  (791 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 339)  (793 339)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 339)  (798 339)  LC_1 Logic Functioning bit
 (38 3)  (800 339)  (800 339)  LC_1 Logic Functioning bit
 (40 3)  (802 339)  (802 339)  LC_1 Logic Functioning bit
 (41 3)  (803 339)  (803 339)  LC_1 Logic Functioning bit
 (42 3)  (804 339)  (804 339)  LC_1 Logic Functioning bit
 (43 3)  (805 339)  (805 339)  LC_1 Logic Functioning bit
 (4 4)  (766 340)  (766 340)  routing T_15_21.sp4_h_l_44 <X> T_15_21.sp4_v_b_3
 (6 4)  (768 340)  (768 340)  routing T_15_21.sp4_h_l_44 <X> T_15_21.sp4_v_b_3
 (5 5)  (767 341)  (767 341)  routing T_15_21.sp4_h_l_44 <X> T_15_21.sp4_v_b_3
 (4 12)  (766 348)  (766 348)  routing T_15_21.sp4_h_l_38 <X> T_15_21.sp4_v_b_9
 (6 12)  (768 348)  (768 348)  routing T_15_21.sp4_h_l_38 <X> T_15_21.sp4_v_b_9
 (5 13)  (767 349)  (767 349)  routing T_15_21.sp4_h_l_38 <X> T_15_21.sp4_v_b_9
 (14 15)  (776 351)  (776 351)  routing T_15_21.sp12_v_b_20 <X> T_15_21.lc_trk_g3_4
 (16 15)  (778 351)  (778 351)  routing T_15_21.sp12_v_b_20 <X> T_15_21.lc_trk_g3_4
 (17 15)  (779 351)  (779 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_23_21

 (3 9)  (1201 345)  (1201 345)  routing T_23_21.sp12_h_l_22 <X> T_23_21.sp12_v_b_1


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 322)  (0 322)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_4_20

 (19 10)  (199 330)  (199 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_6_20

 (2 12)  (290 332)  (290 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_9_20

 (13 12)  (451 332)  (451 332)  routing T_9_20.sp4_h_l_46 <X> T_9_20.sp4_v_b_11
 (12 13)  (450 333)  (450 333)  routing T_9_20.sp4_h_l_46 <X> T_9_20.sp4_v_b_11


LogicTile_10_20

 (3 1)  (495 321)  (495 321)  routing T_10_20.sp12_h_l_23 <X> T_10_20.sp12_v_b_0
 (13 13)  (505 333)  (505 333)  routing T_10_20.sp4_v_t_43 <X> T_10_20.sp4_h_r_11


LogicTile_11_20

 (14 2)  (560 322)  (560 322)  routing T_11_20.sp4_v_t_1 <X> T_11_20.lc_trk_g0_4
 (17 2)  (563 322)  (563 322)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (14 3)  (560 323)  (560 323)  routing T_11_20.sp4_v_t_1 <X> T_11_20.lc_trk_g0_4
 (16 3)  (562 323)  (562 323)  routing T_11_20.sp4_v_t_1 <X> T_11_20.lc_trk_g0_4
 (17 3)  (563 323)  (563 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (17 4)  (563 324)  (563 324)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (564 324)  (564 324)  routing T_11_20.bnr_op_1 <X> T_11_20.lc_trk_g1_1
 (21 4)  (567 324)  (567 324)  routing T_11_20.bnr_op_3 <X> T_11_20.lc_trk_g1_3
 (22 4)  (568 324)  (568 324)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (18 5)  (564 325)  (564 325)  routing T_11_20.bnr_op_1 <X> T_11_20.lc_trk_g1_1
 (21 5)  (567 325)  (567 325)  routing T_11_20.bnr_op_3 <X> T_11_20.lc_trk_g1_3
 (27 6)  (573 326)  (573 326)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 326)  (580 326)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (40 6)  (586 326)  (586 326)  LC_3 Logic Functioning bit
 (42 6)  (588 326)  (588 326)  LC_3 Logic Functioning bit
 (15 7)  (561 327)  (561 327)  routing T_11_20.bot_op_4 <X> T_11_20.lc_trk_g1_4
 (17 7)  (563 327)  (563 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (30 7)  (576 327)  (576 327)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (40 7)  (586 327)  (586 327)  LC_3 Logic Functioning bit
 (42 7)  (588 327)  (588 327)  LC_3 Logic Functioning bit
 (1 8)  (547 328)  (547 328)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (26 8)  (572 328)  (572 328)  routing T_11_20.lc_trk_g0_4 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 328)  (573 328)  routing T_11_20.lc_trk_g3_0 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 328)  (574 328)  routing T_11_20.lc_trk_g3_0 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 328)  (575 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 328)  (577 328)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 328)  (580 328)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 328)  (582 328)  LC_4 Logic Functioning bit
 (38 8)  (584 328)  (584 328)  LC_4 Logic Functioning bit
 (41 8)  (587 328)  (587 328)  LC_4 Logic Functioning bit
 (43 8)  (589 328)  (589 328)  LC_4 Logic Functioning bit
 (50 8)  (596 328)  (596 328)  Cascade bit: LH_LC04_inmux02_5

 (1 9)  (547 329)  (547 329)  routing T_11_20.glb_netwk_4 <X> T_11_20.glb2local_1
 (29 9)  (575 329)  (575 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 329)  (582 329)  LC_4 Logic Functioning bit
 (38 9)  (584 329)  (584 329)  LC_4 Logic Functioning bit
 (39 9)  (585 329)  (585 329)  LC_4 Logic Functioning bit
 (41 9)  (587 329)  (587 329)  LC_4 Logic Functioning bit
 (43 9)  (589 329)  (589 329)  LC_4 Logic Functioning bit
 (4 10)  (550 330)  (550 330)  routing T_11_20.sp4_v_b_10 <X> T_11_20.sp4_v_t_43
 (6 10)  (552 330)  (552 330)  routing T_11_20.sp4_v_b_10 <X> T_11_20.sp4_v_t_43
 (19 10)  (565 330)  (565 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (26 10)  (572 330)  (572 330)  routing T_11_20.lc_trk_g0_5 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (36 10)  (582 330)  (582 330)  LC_5 Logic Functioning bit
 (37 10)  (583 330)  (583 330)  LC_5 Logic Functioning bit
 (38 10)  (584 330)  (584 330)  LC_5 Logic Functioning bit
 (41 10)  (587 330)  (587 330)  LC_5 Logic Functioning bit
 (42 10)  (588 330)  (588 330)  LC_5 Logic Functioning bit
 (43 10)  (589 330)  (589 330)  LC_5 Logic Functioning bit
 (50 10)  (596 330)  (596 330)  Cascade bit: LH_LC05_inmux02_5

 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 331)  (582 331)  LC_5 Logic Functioning bit
 (37 11)  (583 331)  (583 331)  LC_5 Logic Functioning bit
 (39 11)  (585 331)  (585 331)  LC_5 Logic Functioning bit
 (40 11)  (586 331)  (586 331)  LC_5 Logic Functioning bit
 (42 11)  (588 331)  (588 331)  LC_5 Logic Functioning bit
 (43 11)  (589 331)  (589 331)  LC_5 Logic Functioning bit
 (48 11)  (594 331)  (594 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (560 332)  (560 332)  routing T_11_20.bnl_op_0 <X> T_11_20.lc_trk_g3_0
 (14 13)  (560 333)  (560 333)  routing T_11_20.bnl_op_0 <X> T_11_20.lc_trk_g3_0
 (17 13)  (563 333)  (563 333)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0


LogicTile_12_20

 (15 2)  (615 322)  (615 322)  routing T_12_20.top_op_5 <X> T_12_20.lc_trk_g0_5
 (17 2)  (617 322)  (617 322)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (15 3)  (615 323)  (615 323)  routing T_12_20.sp4_v_t_9 <X> T_12_20.lc_trk_g0_4
 (16 3)  (616 323)  (616 323)  routing T_12_20.sp4_v_t_9 <X> T_12_20.lc_trk_g0_4
 (17 3)  (617 323)  (617 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (618 323)  (618 323)  routing T_12_20.top_op_5 <X> T_12_20.lc_trk_g0_5
 (22 4)  (622 324)  (622 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (623 324)  (623 324)  routing T_12_20.sp4_h_r_3 <X> T_12_20.lc_trk_g1_3
 (24 4)  (624 324)  (624 324)  routing T_12_20.sp4_h_r_3 <X> T_12_20.lc_trk_g1_3
 (21 5)  (621 325)  (621 325)  routing T_12_20.sp4_h_r_3 <X> T_12_20.lc_trk_g1_3
 (4 6)  (604 326)  (604 326)  routing T_12_20.sp4_h_r_3 <X> T_12_20.sp4_v_t_38
 (5 7)  (605 327)  (605 327)  routing T_12_20.sp4_h_r_3 <X> T_12_20.sp4_v_t_38
 (22 7)  (622 327)  (622 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (623 327)  (623 327)  routing T_12_20.sp4_v_b_22 <X> T_12_20.lc_trk_g1_6
 (24 7)  (624 327)  (624 327)  routing T_12_20.sp4_v_b_22 <X> T_12_20.lc_trk_g1_6
 (21 8)  (621 328)  (621 328)  routing T_12_20.sp4_h_r_35 <X> T_12_20.lc_trk_g2_3
 (22 8)  (622 328)  (622 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (623 328)  (623 328)  routing T_12_20.sp4_h_r_35 <X> T_12_20.lc_trk_g2_3
 (24 8)  (624 328)  (624 328)  routing T_12_20.sp4_h_r_35 <X> T_12_20.lc_trk_g2_3
 (14 10)  (614 330)  (614 330)  routing T_12_20.sp12_v_t_3 <X> T_12_20.lc_trk_g2_4
 (26 10)  (626 330)  (626 330)  routing T_12_20.lc_trk_g0_5 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 330)  (630 330)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 330)  (634 330)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 330)  (635 330)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.input_2_5
 (37 10)  (637 330)  (637 330)  LC_5 Logic Functioning bit
 (38 10)  (638 330)  (638 330)  LC_5 Logic Functioning bit
 (39 10)  (639 330)  (639 330)  LC_5 Logic Functioning bit
 (40 10)  (640 330)  (640 330)  LC_5 Logic Functioning bit
 (42 10)  (642 330)  (642 330)  LC_5 Logic Functioning bit
 (14 11)  (614 331)  (614 331)  routing T_12_20.sp12_v_t_3 <X> T_12_20.lc_trk_g2_4
 (15 11)  (615 331)  (615 331)  routing T_12_20.sp12_v_t_3 <X> T_12_20.lc_trk_g2_4
 (17 11)  (617 331)  (617 331)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (29 11)  (629 331)  (629 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 331)  (631 331)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 331)  (632 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (634 331)  (634 331)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.input_2_5
 (35 11)  (635 331)  (635 331)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.input_2_5
 (37 11)  (637 331)  (637 331)  LC_5 Logic Functioning bit
 (38 11)  (638 331)  (638 331)  LC_5 Logic Functioning bit
 (39 11)  (639 331)  (639 331)  LC_5 Logic Functioning bit
 (41 11)  (641 331)  (641 331)  LC_5 Logic Functioning bit
 (43 11)  (643 331)  (643 331)  LC_5 Logic Functioning bit
 (22 12)  (622 332)  (622 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (623 332)  (623 332)  routing T_12_20.sp12_v_b_11 <X> T_12_20.lc_trk_g3_3
 (26 14)  (626 334)  (626 334)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 334)  (627 334)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 334)  (628 334)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 334)  (629 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 334)  (631 334)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 334)  (632 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 334)  (633 334)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 334)  (637 334)  LC_7 Logic Functioning bit
 (41 14)  (641 334)  (641 334)  LC_7 Logic Functioning bit
 (42 14)  (642 334)  (642 334)  LC_7 Logic Functioning bit
 (52 14)  (652 334)  (652 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (614 335)  (614 335)  routing T_12_20.sp12_v_b_20 <X> T_12_20.lc_trk_g3_4
 (16 15)  (616 335)  (616 335)  routing T_12_20.sp12_v_b_20 <X> T_12_20.lc_trk_g3_4
 (17 15)  (617 335)  (617 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (27 15)  (627 335)  (627 335)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 335)  (628 335)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 335)  (629 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 335)  (630 335)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 335)  (632 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (633 335)  (633 335)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.input_2_7
 (35 15)  (635 335)  (635 335)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.input_2_7
 (39 15)  (639 335)  (639 335)  LC_7 Logic Functioning bit
 (40 15)  (640 335)  (640 335)  LC_7 Logic Functioning bit


LogicTile_13_20

 (27 0)  (681 320)  (681 320)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 320)  (682 320)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 320)  (683 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 320)  (685 320)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 320)  (687 320)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 320)  (688 320)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 320)  (690 320)  LC_0 Logic Functioning bit
 (38 0)  (692 320)  (692 320)  LC_0 Logic Functioning bit
 (46 0)  (700 320)  (700 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (681 321)  (681 321)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 321)  (682 321)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 321)  (683 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 321)  (684 321)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (38 2)  (692 322)  (692 322)  LC_1 Logic Functioning bit
 (41 2)  (695 322)  (695 322)  LC_1 Logic Functioning bit
 (43 2)  (697 322)  (697 322)  LC_1 Logic Functioning bit
 (45 2)  (699 322)  (699 322)  LC_1 Logic Functioning bit
 (26 3)  (680 323)  (680 323)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 323)  (681 323)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 323)  (682 323)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (691 323)  (691 323)  LC_1 Logic Functioning bit
 (39 3)  (693 323)  (693 323)  LC_1 Logic Functioning bit
 (40 3)  (694 323)  (694 323)  LC_1 Logic Functioning bit
 (42 3)  (696 323)  (696 323)  LC_1 Logic Functioning bit
 (44 3)  (698 323)  (698 323)  LC_1 Logic Functioning bit
 (31 4)  (685 324)  (685 324)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 324)  (687 324)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 324)  (688 324)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (39 4)  (693 324)  (693 324)  LC_2 Logic Functioning bit
 (45 4)  (699 324)  (699 324)  LC_2 Logic Functioning bit
 (31 5)  (685 325)  (685 325)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (38 5)  (692 325)  (692 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (44 5)  (698 325)  (698 325)  LC_2 Logic Functioning bit
 (51 5)  (705 325)  (705 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 12)  (671 332)  (671 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 332)  (672 332)  routing T_13_20.wire_logic_cluster/lc_1/out <X> T_13_20.lc_trk_g3_1
 (25 12)  (679 332)  (679 332)  routing T_13_20.wire_logic_cluster/lc_2/out <X> T_13_20.lc_trk_g3_2
 (22 13)  (676 333)  (676 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (654 334)  (654 334)  routing T_13_20.glb_netwk_4 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 334)  (655 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 334)  (668 334)  routing T_13_20.rgt_op_4 <X> T_13_20.lc_trk_g3_4
 (25 14)  (679 334)  (679 334)  routing T_13_20.rgt_op_6 <X> T_13_20.lc_trk_g3_6
 (15 15)  (669 335)  (669 335)  routing T_13_20.rgt_op_4 <X> T_13_20.lc_trk_g3_4
 (17 15)  (671 335)  (671 335)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (676 335)  (676 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 335)  (678 335)  routing T_13_20.rgt_op_6 <X> T_13_20.lc_trk_g3_6


LogicTile_14_20

 (15 0)  (723 320)  (723 320)  routing T_14_20.lft_op_1 <X> T_14_20.lc_trk_g0_1
 (17 0)  (725 320)  (725 320)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 320)  (726 320)  routing T_14_20.lft_op_1 <X> T_14_20.lc_trk_g0_1
 (25 0)  (733 320)  (733 320)  routing T_14_20.lft_op_2 <X> T_14_20.lc_trk_g0_2
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 321)  (732 321)  routing T_14_20.lft_op_2 <X> T_14_20.lc_trk_g0_2
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 322)  (742 322)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 322)  (744 322)  LC_1 Logic Functioning bit
 (37 2)  (745 322)  (745 322)  LC_1 Logic Functioning bit
 (38 2)  (746 322)  (746 322)  LC_1 Logic Functioning bit
 (39 2)  (747 322)  (747 322)  LC_1 Logic Functioning bit
 (45 2)  (753 322)  (753 322)  LC_1 Logic Functioning bit
 (31 3)  (739 323)  (739 323)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 323)  (744 323)  LC_1 Logic Functioning bit
 (37 3)  (745 323)  (745 323)  LC_1 Logic Functioning bit
 (38 3)  (746 323)  (746 323)  LC_1 Logic Functioning bit
 (39 3)  (747 323)  (747 323)  LC_1 Logic Functioning bit
 (44 3)  (752 323)  (752 323)  LC_1 Logic Functioning bit
 (21 4)  (729 324)  (729 324)  routing T_14_20.wire_logic_cluster/lc_3/out <X> T_14_20.lc_trk_g1_3
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 324)  (741 324)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 324)  (744 324)  LC_2 Logic Functioning bit
 (37 4)  (745 324)  (745 324)  LC_2 Logic Functioning bit
 (38 4)  (746 324)  (746 324)  LC_2 Logic Functioning bit
 (39 4)  (747 324)  (747 324)  LC_2 Logic Functioning bit
 (45 4)  (753 324)  (753 324)  LC_2 Logic Functioning bit
 (36 5)  (744 325)  (744 325)  LC_2 Logic Functioning bit
 (37 5)  (745 325)  (745 325)  LC_2 Logic Functioning bit
 (38 5)  (746 325)  (746 325)  LC_2 Logic Functioning bit
 (39 5)  (747 325)  (747 325)  LC_2 Logic Functioning bit
 (44 5)  (752 325)  (752 325)  LC_2 Logic Functioning bit
 (26 6)  (734 326)  (734 326)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (36 6)  (744 326)  (744 326)  LC_3 Logic Functioning bit
 (38 6)  (746 326)  (746 326)  LC_3 Logic Functioning bit
 (41 6)  (749 326)  (749 326)  LC_3 Logic Functioning bit
 (43 6)  (751 326)  (751 326)  LC_3 Logic Functioning bit
 (45 6)  (753 326)  (753 326)  LC_3 Logic Functioning bit
 (27 7)  (735 327)  (735 327)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 327)  (736 327)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (745 327)  (745 327)  LC_3 Logic Functioning bit
 (39 7)  (747 327)  (747 327)  LC_3 Logic Functioning bit
 (40 7)  (748 327)  (748 327)  LC_3 Logic Functioning bit
 (42 7)  (750 327)  (750 327)  LC_3 Logic Functioning bit
 (44 7)  (752 327)  (752 327)  LC_3 Logic Functioning bit
 (48 7)  (756 327)  (756 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 8)  (725 328)  (725 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 328)  (726 328)  routing T_14_20.wire_logic_cluster/lc_1/out <X> T_14_20.lc_trk_g2_1
 (25 8)  (733 328)  (733 328)  routing T_14_20.wire_logic_cluster/lc_2/out <X> T_14_20.lc_trk_g2_2
 (27 8)  (735 328)  (735 328)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 328)  (736 328)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 328)  (741 328)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 328)  (744 328)  LC_4 Logic Functioning bit
 (38 8)  (746 328)  (746 328)  LC_4 Logic Functioning bit
 (22 9)  (730 329)  (730 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (734 329)  (734 329)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 329)  (736 329)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 329)  (738 329)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 330)  (742 330)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 330)  (745 330)  LC_5 Logic Functioning bit
 (50 10)  (758 330)  (758 330)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (737 331)  (737 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 331)  (738 331)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 331)  (739 331)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (26 12)  (734 332)  (734 332)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (36 12)  (744 332)  (744 332)  LC_6 Logic Functioning bit
 (38 12)  (746 332)  (746 332)  LC_6 Logic Functioning bit
 (41 12)  (749 332)  (749 332)  LC_6 Logic Functioning bit
 (43 12)  (751 332)  (751 332)  LC_6 Logic Functioning bit
 (45 12)  (753 332)  (753 332)  LC_6 Logic Functioning bit
 (26 13)  (734 333)  (734 333)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 333)  (736 333)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (745 333)  (745 333)  LC_6 Logic Functioning bit
 (39 13)  (747 333)  (747 333)  LC_6 Logic Functioning bit
 (40 13)  (748 333)  (748 333)  LC_6 Logic Functioning bit
 (42 13)  (750 333)  (750 333)  LC_6 Logic Functioning bit
 (44 13)  (752 333)  (752 333)  LC_6 Logic Functioning bit
 (0 14)  (708 334)  (708 334)  routing T_14_20.glb_netwk_4 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 334)  (709 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (733 334)  (733 334)  routing T_14_20.wire_logic_cluster/lc_6/out <X> T_14_20.lc_trk_g3_6
 (14 15)  (722 335)  (722 335)  routing T_14_20.sp4_r_v_b_44 <X> T_14_20.lc_trk_g3_4
 (17 15)  (725 335)  (725 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (730 335)  (730 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_20

 (21 0)  (783 320)  (783 320)  routing T_15_20.wire_logic_cluster/lc_3/out <X> T_15_20.lc_trk_g0_3
 (22 0)  (784 320)  (784 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (789 320)  (789 320)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 320)  (790 320)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 320)  (792 320)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 320)  (793 320)  routing T_15_20.lc_trk_g0_5 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (41 0)  (803 320)  (803 320)  LC_0 Logic Functioning bit
 (43 0)  (805 320)  (805 320)  LC_0 Logic Functioning bit
 (45 0)  (807 320)  (807 320)  LC_0 Logic Functioning bit
 (22 1)  (784 321)  (784 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (787 321)  (787 321)  routing T_15_20.sp4_r_v_b_33 <X> T_15_20.lc_trk_g0_2
 (26 1)  (788 321)  (788 321)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 321)  (792 321)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (40 1)  (802 321)  (802 321)  LC_0 Logic Functioning bit
 (41 1)  (803 321)  (803 321)  LC_0 Logic Functioning bit
 (42 1)  (804 321)  (804 321)  LC_0 Logic Functioning bit
 (43 1)  (805 321)  (805 321)  LC_0 Logic Functioning bit
 (53 1)  (815 321)  (815 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 322)  (777 322)  routing T_15_20.lft_op_5 <X> T_15_20.lc_trk_g0_5
 (17 2)  (779 322)  (779 322)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 322)  (780 322)  routing T_15_20.lft_op_5 <X> T_15_20.lc_trk_g0_5
 (26 2)  (788 322)  (788 322)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 322)  (790 322)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 322)  (792 322)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 322)  (795 322)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 322)  (796 322)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (37 2)  (799 322)  (799 322)  LC_1 Logic Functioning bit
 (38 2)  (800 322)  (800 322)  LC_1 Logic Functioning bit
 (39 2)  (801 322)  (801 322)  LC_1 Logic Functioning bit
 (41 2)  (803 322)  (803 322)  LC_1 Logic Functioning bit
 (43 2)  (805 322)  (805 322)  LC_1 Logic Functioning bit
 (45 2)  (807 322)  (807 322)  LC_1 Logic Functioning bit
 (22 3)  (784 323)  (784 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 323)  (786 323)  routing T_15_20.bot_op_6 <X> T_15_20.lc_trk_g0_6
 (26 3)  (788 323)  (788 323)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 323)  (789 323)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 323)  (790 323)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 323)  (792 323)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 323)  (794 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (796 323)  (796 323)  routing T_15_20.lc_trk_g1_0 <X> T_15_20.input_2_1
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (38 3)  (800 323)  (800 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (40 3)  (802 323)  (802 323)  LC_1 Logic Functioning bit
 (25 4)  (787 324)  (787 324)  routing T_15_20.wire_logic_cluster/lc_2/out <X> T_15_20.lc_trk_g1_2
 (26 4)  (788 324)  (788 324)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 324)  (789 324)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 324)  (795 324)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 324)  (797 324)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.input_2_2
 (41 4)  (803 324)  (803 324)  LC_2 Logic Functioning bit
 (42 4)  (804 324)  (804 324)  LC_2 Logic Functioning bit
 (43 4)  (805 324)  (805 324)  LC_2 Logic Functioning bit
 (45 4)  (807 324)  (807 324)  LC_2 Logic Functioning bit
 (14 5)  (776 325)  (776 325)  routing T_15_20.top_op_0 <X> T_15_20.lc_trk_g1_0
 (15 5)  (777 325)  (777 325)  routing T_15_20.top_op_0 <X> T_15_20.lc_trk_g1_0
 (17 5)  (779 325)  (779 325)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (784 325)  (784 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (788 325)  (788 325)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 325)  (792 325)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 325)  (794 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (795 325)  (795 325)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.input_2_2
 (34 5)  (796 325)  (796 325)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.input_2_2
 (35 5)  (797 325)  (797 325)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.input_2_2
 (38 5)  (800 325)  (800 325)  LC_2 Logic Functioning bit
 (40 5)  (802 325)  (802 325)  LC_2 Logic Functioning bit
 (41 5)  (803 325)  (803 325)  LC_2 Logic Functioning bit
 (42 5)  (804 325)  (804 325)  LC_2 Logic Functioning bit
 (43 5)  (805 325)  (805 325)  LC_2 Logic Functioning bit
 (51 5)  (813 325)  (813 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (783 326)  (783 326)  routing T_15_20.wire_logic_cluster/lc_7/out <X> T_15_20.lc_trk_g1_7
 (22 6)  (784 326)  (784 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (790 326)  (790 326)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 326)  (793 326)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (799 326)  (799 326)  LC_3 Logic Functioning bit
 (38 6)  (800 326)  (800 326)  LC_3 Logic Functioning bit
 (39 6)  (801 326)  (801 326)  LC_3 Logic Functioning bit
 (41 6)  (803 326)  (803 326)  LC_3 Logic Functioning bit
 (45 6)  (807 326)  (807 326)  LC_3 Logic Functioning bit
 (26 7)  (788 327)  (788 327)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 327)  (793 327)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 327)  (794 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (795 327)  (795 327)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.input_2_3
 (34 7)  (796 327)  (796 327)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.input_2_3
 (35 7)  (797 327)  (797 327)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.input_2_3
 (37 7)  (799 327)  (799 327)  LC_3 Logic Functioning bit
 (38 7)  (800 327)  (800 327)  LC_3 Logic Functioning bit
 (39 7)  (801 327)  (801 327)  LC_3 Logic Functioning bit
 (40 7)  (802 327)  (802 327)  LC_3 Logic Functioning bit
 (42 7)  (804 327)  (804 327)  LC_3 Logic Functioning bit
 (47 7)  (809 327)  (809 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (776 328)  (776 328)  routing T_15_20.sp4_h_r_40 <X> T_15_20.lc_trk_g2_0
 (17 8)  (779 328)  (779 328)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (780 328)  (780 328)  routing T_15_20.bnl_op_1 <X> T_15_20.lc_trk_g2_1
 (14 9)  (776 329)  (776 329)  routing T_15_20.sp4_h_r_40 <X> T_15_20.lc_trk_g2_0
 (15 9)  (777 329)  (777 329)  routing T_15_20.sp4_h_r_40 <X> T_15_20.lc_trk_g2_0
 (16 9)  (778 329)  (778 329)  routing T_15_20.sp4_h_r_40 <X> T_15_20.lc_trk_g2_0
 (17 9)  (779 329)  (779 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (780 329)  (780 329)  routing T_15_20.bnl_op_1 <X> T_15_20.lc_trk_g2_1
 (25 10)  (787 330)  (787 330)  routing T_15_20.sp4_v_b_30 <X> T_15_20.lc_trk_g2_6
 (22 11)  (784 331)  (784 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (785 331)  (785 331)  routing T_15_20.sp4_v_b_30 <X> T_15_20.lc_trk_g2_6
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 332)  (780 332)  routing T_15_20.wire_logic_cluster/lc_1/out <X> T_15_20.lc_trk_g3_1
 (22 13)  (784 333)  (784 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 333)  (785 333)  routing T_15_20.sp4_v_b_42 <X> T_15_20.lc_trk_g3_2
 (24 13)  (786 333)  (786 333)  routing T_15_20.sp4_v_b_42 <X> T_15_20.lc_trk_g3_2
 (0 14)  (762 334)  (762 334)  routing T_15_20.glb_netwk_4 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (783 334)  (783 334)  routing T_15_20.bnl_op_7 <X> T_15_20.lc_trk_g3_7
 (22 14)  (784 334)  (784 334)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (787 334)  (787 334)  routing T_15_20.bnl_op_6 <X> T_15_20.lc_trk_g3_6
 (26 14)  (788 334)  (788 334)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 334)  (790 334)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 334)  (791 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 334)  (792 334)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 334)  (793 334)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 334)  (796 334)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 334)  (799 334)  LC_7 Logic Functioning bit
 (38 14)  (800 334)  (800 334)  LC_7 Logic Functioning bit
 (39 14)  (801 334)  (801 334)  LC_7 Logic Functioning bit
 (41 14)  (803 334)  (803 334)  LC_7 Logic Functioning bit
 (45 14)  (807 334)  (807 334)  LC_7 Logic Functioning bit
 (51 14)  (813 334)  (813 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (21 15)  (783 335)  (783 335)  routing T_15_20.bnl_op_7 <X> T_15_20.lc_trk_g3_7
 (22 15)  (784 335)  (784 335)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (787 335)  (787 335)  routing T_15_20.bnl_op_6 <X> T_15_20.lc_trk_g3_6
 (26 15)  (788 335)  (788 335)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 335)  (789 335)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 335)  (790 335)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 335)  (792 335)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 335)  (793 335)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 335)  (794 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (796 335)  (796 335)  routing T_15_20.lc_trk_g1_0 <X> T_15_20.input_2_7
 (36 15)  (798 335)  (798 335)  LC_7 Logic Functioning bit
 (37 15)  (799 335)  (799 335)  LC_7 Logic Functioning bit
 (38 15)  (800 335)  (800 335)  LC_7 Logic Functioning bit
 (39 15)  (801 335)  (801 335)  LC_7 Logic Functioning bit
 (40 15)  (802 335)  (802 335)  LC_7 Logic Functioning bit
 (42 15)  (804 335)  (804 335)  LC_7 Logic Functioning bit


LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_6_19

 (3 4)  (291 308)  (291 308)  routing T_6_19.sp12_v_t_23 <X> T_6_19.sp12_h_r_0


LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_t_23 <X> T_7_19.sp12_h_r_0


RAM_Tile_8_19

 (8 15)  (404 319)  (404 319)  routing T_8_19.sp4_h_r_4 <X> T_8_19.sp4_v_t_47
 (9 15)  (405 319)  (405 319)  routing T_8_19.sp4_h_r_4 <X> T_8_19.sp4_v_t_47
 (10 15)  (406 319)  (406 319)  routing T_8_19.sp4_h_r_4 <X> T_8_19.sp4_v_t_47


LogicTile_10_19

 (2 0)  (494 304)  (494 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (31 0)  (523 304)  (523 304)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 304)  (528 304)  LC_0 Logic Functioning bit
 (37 0)  (529 304)  (529 304)  LC_0 Logic Functioning bit
 (38 0)  (530 304)  (530 304)  LC_0 Logic Functioning bit
 (39 0)  (531 304)  (531 304)  LC_0 Logic Functioning bit
 (45 0)  (537 304)  (537 304)  LC_0 Logic Functioning bit
 (31 1)  (523 305)  (523 305)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 305)  (528 305)  LC_0 Logic Functioning bit
 (37 1)  (529 305)  (529 305)  LC_0 Logic Functioning bit
 (38 1)  (530 305)  (530 305)  LC_0 Logic Functioning bit
 (39 1)  (531 305)  (531 305)  LC_0 Logic Functioning bit
 (46 1)  (538 305)  (538 305)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (492 306)  (492 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (1 2)  (493 306)  (493 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (514 306)  (514 306)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (516 306)  (516 306)  routing T_10_19.bot_op_7 <X> T_10_19.lc_trk_g0_7
 (21 6)  (513 310)  (513 310)  routing T_10_19.sp4_h_l_10 <X> T_10_19.lc_trk_g1_7
 (22 6)  (514 310)  (514 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (515 310)  (515 310)  routing T_10_19.sp4_h_l_10 <X> T_10_19.lc_trk_g1_7
 (24 6)  (516 310)  (516 310)  routing T_10_19.sp4_h_l_10 <X> T_10_19.lc_trk_g1_7
 (21 7)  (513 311)  (513 311)  routing T_10_19.sp4_h_l_10 <X> T_10_19.lc_trk_g1_7
 (25 10)  (517 314)  (517 314)  routing T_10_19.rgt_op_6 <X> T_10_19.lc_trk_g2_6
 (22 11)  (514 315)  (514 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (516 315)  (516 315)  routing T_10_19.rgt_op_6 <X> T_10_19.lc_trk_g2_6
 (26 12)  (518 316)  (518 316)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 316)  (519 316)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 316)  (520 316)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 316)  (521 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 316)  (522 316)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 316)  (523 316)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (527 316)  (527 316)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.input_2_6
 (36 12)  (528 316)  (528 316)  LC_6 Logic Functioning bit
 (37 12)  (529 316)  (529 316)  LC_6 Logic Functioning bit
 (38 12)  (530 316)  (530 316)  LC_6 Logic Functioning bit
 (39 12)  (531 316)  (531 316)  LC_6 Logic Functioning bit
 (43 12)  (535 316)  (535 316)  LC_6 Logic Functioning bit
 (45 12)  (537 316)  (537 316)  LC_6 Logic Functioning bit
 (46 12)  (538 316)  (538 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (26 13)  (518 317)  (518 317)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 317)  (520 317)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 317)  (521 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 317)  (522 317)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 317)  (523 317)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 317)  (524 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (526 317)  (526 317)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.input_2_6
 (35 13)  (527 317)  (527 317)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.input_2_6
 (36 13)  (528 317)  (528 317)  LC_6 Logic Functioning bit
 (37 13)  (529 317)  (529 317)  LC_6 Logic Functioning bit
 (38 13)  (530 317)  (530 317)  LC_6 Logic Functioning bit
 (39 13)  (531 317)  (531 317)  LC_6 Logic Functioning bit
 (41 13)  (533 317)  (533 317)  LC_6 Logic Functioning bit
 (43 13)  (535 317)  (535 317)  LC_6 Logic Functioning bit
 (44 13)  (536 317)  (536 317)  LC_6 Logic Functioning bit
 (0 14)  (492 318)  (492 318)  routing T_10_19.glb_netwk_4 <X> T_10_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 318)  (493 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (517 318)  (517 318)  routing T_10_19.wire_logic_cluster/lc_6/out <X> T_10_19.lc_trk_g3_6
 (22 15)  (514 319)  (514 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_11_19

 (3 0)  (549 304)  (549 304)  routing T_11_19.sp12_v_t_23 <X> T_11_19.sp12_v_b_0
 (22 0)  (568 304)  (568 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 304)  (570 304)  routing T_11_19.top_op_3 <X> T_11_19.lc_trk_g0_3
 (15 1)  (561 305)  (561 305)  routing T_11_19.bot_op_0 <X> T_11_19.lc_trk_g0_0
 (17 1)  (563 305)  (563 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (567 305)  (567 305)  routing T_11_19.top_op_3 <X> T_11_19.lc_trk_g0_3
 (0 2)  (546 306)  (546 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 306)  (560 306)  routing T_11_19.wire_logic_cluster/lc_4/out <X> T_11_19.lc_trk_g0_4
 (26 2)  (572 306)  (572 306)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 306)  (573 306)  routing T_11_19.lc_trk_g1_1 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 306)  (580 306)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 306)  (582 306)  LC_1 Logic Functioning bit
 (37 2)  (583 306)  (583 306)  LC_1 Logic Functioning bit
 (38 2)  (584 306)  (584 306)  LC_1 Logic Functioning bit
 (42 2)  (588 306)  (588 306)  LC_1 Logic Functioning bit
 (43 2)  (589 306)  (589 306)  LC_1 Logic Functioning bit
 (45 2)  (591 306)  (591 306)  LC_1 Logic Functioning bit
 (46 2)  (592 306)  (592 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (17 3)  (563 307)  (563 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (573 307)  (573 307)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 307)  (574 307)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 307)  (577 307)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 307)  (578 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (579 307)  (579 307)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.input_2_1
 (37 3)  (583 307)  (583 307)  LC_1 Logic Functioning bit
 (39 3)  (585 307)  (585 307)  LC_1 Logic Functioning bit
 (42 3)  (588 307)  (588 307)  LC_1 Logic Functioning bit
 (8 4)  (554 308)  (554 308)  routing T_11_19.sp4_v_b_10 <X> T_11_19.sp4_h_r_4
 (9 4)  (555 308)  (555 308)  routing T_11_19.sp4_v_b_10 <X> T_11_19.sp4_h_r_4
 (10 4)  (556 308)  (556 308)  routing T_11_19.sp4_v_b_10 <X> T_11_19.sp4_h_r_4
 (15 4)  (561 308)  (561 308)  routing T_11_19.sp4_h_r_9 <X> T_11_19.lc_trk_g1_1
 (16 4)  (562 308)  (562 308)  routing T_11_19.sp4_h_r_9 <X> T_11_19.lc_trk_g1_1
 (17 4)  (563 308)  (563 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (564 308)  (564 308)  routing T_11_19.sp4_h_r_9 <X> T_11_19.lc_trk_g1_1
 (22 4)  (568 308)  (568 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (570 308)  (570 308)  routing T_11_19.bot_op_3 <X> T_11_19.lc_trk_g1_3
 (15 6)  (561 310)  (561 310)  routing T_11_19.sp4_h_r_13 <X> T_11_19.lc_trk_g1_5
 (16 6)  (562 310)  (562 310)  routing T_11_19.sp4_h_r_13 <X> T_11_19.lc_trk_g1_5
 (17 6)  (563 310)  (563 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (564 310)  (564 310)  routing T_11_19.sp4_h_r_13 <X> T_11_19.lc_trk_g1_5
 (2 8)  (548 312)  (548 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 8)  (563 312)  (563 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 312)  (564 312)  routing T_11_19.wire_logic_cluster/lc_1/out <X> T_11_19.lc_trk_g2_1
 (25 8)  (571 312)  (571 312)  routing T_11_19.sp4_h_r_34 <X> T_11_19.lc_trk_g2_2
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 312)  (577 312)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 312)  (579 312)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 312)  (580 312)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 312)  (581 312)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.input_2_4
 (41 8)  (587 312)  (587 312)  LC_4 Logic Functioning bit
 (42 8)  (588 312)  (588 312)  LC_4 Logic Functioning bit
 (43 8)  (589 312)  (589 312)  LC_4 Logic Functioning bit
 (45 8)  (591 312)  (591 312)  LC_4 Logic Functioning bit
 (22 9)  (568 313)  (568 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (569 313)  (569 313)  routing T_11_19.sp4_h_r_34 <X> T_11_19.lc_trk_g2_2
 (24 9)  (570 313)  (570 313)  routing T_11_19.sp4_h_r_34 <X> T_11_19.lc_trk_g2_2
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 313)  (576 313)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 313)  (577 313)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 313)  (578 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (580 313)  (580 313)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.input_2_4
 (42 9)  (588 313)  (588 313)  LC_4 Logic Functioning bit
 (43 9)  (589 313)  (589 313)  LC_4 Logic Functioning bit
 (44 9)  (590 313)  (590 313)  LC_4 Logic Functioning bit
 (53 9)  (599 313)  (599 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (26 10)  (572 314)  (572 314)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 314)  (579 314)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (41 10)  (587 314)  (587 314)  LC_5 Logic Functioning bit
 (43 10)  (589 314)  (589 314)  LC_5 Logic Functioning bit
 (45 10)  (591 314)  (591 314)  LC_5 Logic Functioning bit
 (26 11)  (572 315)  (572 315)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 315)  (573 315)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 315)  (574 315)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 315)  (577 315)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (40 11)  (586 315)  (586 315)  LC_5 Logic Functioning bit
 (42 11)  (588 315)  (588 315)  LC_5 Logic Functioning bit
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 316)  (577 316)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 316)  (579 316)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 316)  (580 316)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 316)  (581 316)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.input_2_6
 (36 12)  (582 316)  (582 316)  LC_6 Logic Functioning bit
 (37 12)  (583 316)  (583 316)  LC_6 Logic Functioning bit
 (38 12)  (584 316)  (584 316)  LC_6 Logic Functioning bit
 (42 12)  (588 316)  (588 316)  LC_6 Logic Functioning bit
 (45 12)  (591 316)  (591 316)  LC_6 Logic Functioning bit
 (26 13)  (572 317)  (572 317)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 317)  (574 317)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 317)  (576 317)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 317)  (577 317)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 317)  (578 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (582 317)  (582 317)  LC_6 Logic Functioning bit
 (37 13)  (583 317)  (583 317)  LC_6 Logic Functioning bit
 (39 13)  (585 317)  (585 317)  LC_6 Logic Functioning bit
 (42 13)  (588 317)  (588 317)  LC_6 Logic Functioning bit
 (0 14)  (546 318)  (546 318)  routing T_11_19.glb_netwk_4 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 318)  (547 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 318)  (560 318)  routing T_11_19.rgt_op_4 <X> T_11_19.lc_trk_g3_4
 (25 14)  (571 318)  (571 318)  routing T_11_19.wire_logic_cluster/lc_6/out <X> T_11_19.lc_trk_g3_6
 (15 15)  (561 319)  (561 319)  routing T_11_19.rgt_op_4 <X> T_11_19.lc_trk_g3_4
 (17 15)  (563 319)  (563 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (568 319)  (568 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_12_19

 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 304)  (618 304)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g0_1
 (21 0)  (621 304)  (621 304)  routing T_12_19.wire_logic_cluster/lc_3/out <X> T_12_19.lc_trk_g0_3
 (22 0)  (622 304)  (622 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (621 306)  (621 306)  routing T_12_19.bnr_op_7 <X> T_12_19.lc_trk_g0_7
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (625 306)  (625 306)  routing T_12_19.bnr_op_6 <X> T_12_19.lc_trk_g0_6
 (26 2)  (626 306)  (626 306)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 306)  (630 306)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 306)  (633 306)  routing T_12_19.lc_trk_g2_0 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (37 2)  (637 306)  (637 306)  LC_1 Logic Functioning bit
 (38 2)  (638 306)  (638 306)  LC_1 Logic Functioning bit
 (42 2)  (642 306)  (642 306)  LC_1 Logic Functioning bit
 (43 2)  (643 306)  (643 306)  LC_1 Logic Functioning bit
 (45 2)  (645 306)  (645 306)  LC_1 Logic Functioning bit
 (21 3)  (621 307)  (621 307)  routing T_12_19.bnr_op_7 <X> T_12_19.lc_trk_g0_7
 (22 3)  (622 307)  (622 307)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (625 307)  (625 307)  routing T_12_19.bnr_op_6 <X> T_12_19.lc_trk_g0_6
 (26 3)  (626 307)  (626 307)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 307)  (630 307)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 307)  (632 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (636 307)  (636 307)  LC_1 Logic Functioning bit
 (42 3)  (642 307)  (642 307)  LC_1 Logic Functioning bit
 (43 3)  (643 307)  (643 307)  LC_1 Logic Functioning bit
 (15 4)  (615 308)  (615 308)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g1_1
 (16 4)  (616 308)  (616 308)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g1_1
 (17 4)  (617 308)  (617 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (618 308)  (618 308)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g1_1
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (623 308)  (623 308)  routing T_12_19.sp12_h_r_11 <X> T_12_19.lc_trk_g1_3
 (18 5)  (618 309)  (618 309)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g1_1
 (14 6)  (614 310)  (614 310)  routing T_12_19.wire_logic_cluster/lc_4/out <X> T_12_19.lc_trk_g1_4
 (25 6)  (625 310)  (625 310)  routing T_12_19.sp4_h_r_14 <X> T_12_19.lc_trk_g1_6
 (26 6)  (626 310)  (626 310)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 310)  (628 310)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 310)  (630 310)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (40 6)  (640 310)  (640 310)  LC_3 Logic Functioning bit
 (41 6)  (641 310)  (641 310)  LC_3 Logic Functioning bit
 (42 6)  (642 310)  (642 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (45 6)  (645 310)  (645 310)  LC_3 Logic Functioning bit
 (17 7)  (617 311)  (617 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (622 311)  (622 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (623 311)  (623 311)  routing T_12_19.sp4_h_r_14 <X> T_12_19.lc_trk_g1_6
 (24 7)  (624 311)  (624 311)  routing T_12_19.sp4_h_r_14 <X> T_12_19.lc_trk_g1_6
 (26 7)  (626 311)  (626 311)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 311)  (627 311)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 311)  (632 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 311)  (635 311)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.input_2_3
 (36 7)  (636 311)  (636 311)  LC_3 Logic Functioning bit
 (40 7)  (640 311)  (640 311)  LC_3 Logic Functioning bit
 (42 7)  (642 311)  (642 311)  LC_3 Logic Functioning bit
 (43 7)  (643 311)  (643 311)  LC_3 Logic Functioning bit
 (14 8)  (614 312)  (614 312)  routing T_12_19.rgt_op_0 <X> T_12_19.lc_trk_g2_0
 (15 8)  (615 312)  (615 312)  routing T_12_19.rgt_op_1 <X> T_12_19.lc_trk_g2_1
 (17 8)  (617 312)  (617 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (618 312)  (618 312)  routing T_12_19.rgt_op_1 <X> T_12_19.lc_trk_g2_1
 (27 8)  (627 312)  (627 312)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 312)  (630 312)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 312)  (631 312)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 312)  (633 312)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 312)  (636 312)  LC_4 Logic Functioning bit
 (37 8)  (637 312)  (637 312)  LC_4 Logic Functioning bit
 (38 8)  (638 312)  (638 312)  LC_4 Logic Functioning bit
 (39 8)  (639 312)  (639 312)  LC_4 Logic Functioning bit
 (41 8)  (641 312)  (641 312)  LC_4 Logic Functioning bit
 (43 8)  (643 312)  (643 312)  LC_4 Logic Functioning bit
 (45 8)  (645 312)  (645 312)  LC_4 Logic Functioning bit
 (15 9)  (615 313)  (615 313)  routing T_12_19.rgt_op_0 <X> T_12_19.lc_trk_g2_0
 (17 9)  (617 313)  (617 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (626 313)  (626 313)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 313)  (627 313)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 313)  (631 313)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 313)  (632 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (634 313)  (634 313)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.input_2_4
 (36 9)  (636 313)  (636 313)  LC_4 Logic Functioning bit
 (37 9)  (637 313)  (637 313)  LC_4 Logic Functioning bit
 (38 9)  (638 313)  (638 313)  LC_4 Logic Functioning bit
 (39 9)  (639 313)  (639 313)  LC_4 Logic Functioning bit
 (43 9)  (643 313)  (643 313)  LC_4 Logic Functioning bit
 (44 9)  (644 313)  (644 313)  LC_4 Logic Functioning bit
 (14 10)  (614 314)  (614 314)  routing T_12_19.rgt_op_4 <X> T_12_19.lc_trk_g2_4
 (21 10)  (621 314)  (621 314)  routing T_12_19.rgt_op_7 <X> T_12_19.lc_trk_g2_7
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 314)  (624 314)  routing T_12_19.rgt_op_7 <X> T_12_19.lc_trk_g2_7
 (25 10)  (625 314)  (625 314)  routing T_12_19.rgt_op_6 <X> T_12_19.lc_trk_g2_6
 (15 11)  (615 315)  (615 315)  routing T_12_19.rgt_op_4 <X> T_12_19.lc_trk_g2_4
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 315)  (624 315)  routing T_12_19.rgt_op_6 <X> T_12_19.lc_trk_g2_6
 (15 12)  (615 316)  (615 316)  routing T_12_19.tnr_op_1 <X> T_12_19.lc_trk_g3_1
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (621 316)  (621 316)  routing T_12_19.rgt_op_3 <X> T_12_19.lc_trk_g3_3
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 316)  (624 316)  routing T_12_19.rgt_op_3 <X> T_12_19.lc_trk_g3_3
 (25 12)  (625 316)  (625 316)  routing T_12_19.rgt_op_2 <X> T_12_19.lc_trk_g3_2
 (27 12)  (627 316)  (627 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 316)  (628 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 316)  (630 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 316)  (633 316)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 316)  (635 316)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.input_2_6
 (38 12)  (638 316)  (638 316)  LC_6 Logic Functioning bit
 (40 12)  (640 316)  (640 316)  LC_6 Logic Functioning bit
 (41 12)  (641 316)  (641 316)  LC_6 Logic Functioning bit
 (45 12)  (645 316)  (645 316)  LC_6 Logic Functioning bit
 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 317)  (624 317)  routing T_12_19.rgt_op_2 <X> T_12_19.lc_trk_g3_2
 (27 13)  (627 317)  (627 317)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 317)  (628 317)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 317)  (632 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (633 317)  (633 317)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.input_2_6
 (38 13)  (638 317)  (638 317)  LC_6 Logic Functioning bit
 (39 13)  (639 317)  (639 317)  LC_6 Logic Functioning bit
 (40 13)  (640 317)  (640 317)  LC_6 Logic Functioning bit
 (41 13)  (641 317)  (641 317)  LC_6 Logic Functioning bit
 (0 14)  (600 318)  (600 318)  routing T_12_19.glb_netwk_4 <X> T_12_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 318)  (601 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 318)  (614 318)  routing T_12_19.sp4_h_r_36 <X> T_12_19.lc_trk_g3_4
 (15 14)  (615 318)  (615 318)  routing T_12_19.sp4_h_r_45 <X> T_12_19.lc_trk_g3_5
 (16 14)  (616 318)  (616 318)  routing T_12_19.sp4_h_r_45 <X> T_12_19.lc_trk_g3_5
 (17 14)  (617 318)  (617 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (618 318)  (618 318)  routing T_12_19.sp4_h_r_45 <X> T_12_19.lc_trk_g3_5
 (27 14)  (627 318)  (627 318)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 318)  (628 318)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 318)  (630 318)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 318)  (631 318)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 318)  (633 318)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 318)  (635 318)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.input_2_7
 (37 14)  (637 318)  (637 318)  LC_7 Logic Functioning bit
 (41 14)  (641 318)  (641 318)  LC_7 Logic Functioning bit
 (42 14)  (642 318)  (642 318)  LC_7 Logic Functioning bit
 (43 14)  (643 318)  (643 318)  LC_7 Logic Functioning bit
 (45 14)  (645 318)  (645 318)  LC_7 Logic Functioning bit
 (15 15)  (615 319)  (615 319)  routing T_12_19.sp4_h_r_36 <X> T_12_19.lc_trk_g3_4
 (16 15)  (616 319)  (616 319)  routing T_12_19.sp4_h_r_36 <X> T_12_19.lc_trk_g3_4
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (618 319)  (618 319)  routing T_12_19.sp4_h_r_45 <X> T_12_19.lc_trk_g3_5
 (26 15)  (626 319)  (626 319)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 319)  (627 319)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 319)  (628 319)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 319)  (631 319)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 319)  (632 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (634 319)  (634 319)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.input_2_7
 (35 15)  (635 319)  (635 319)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.input_2_7
 (37 15)  (637 319)  (637 319)  LC_7 Logic Functioning bit
 (39 15)  (639 319)  (639 319)  LC_7 Logic Functioning bit
 (40 15)  (640 319)  (640 319)  LC_7 Logic Functioning bit
 (42 15)  (642 319)  (642 319)  LC_7 Logic Functioning bit
 (43 15)  (643 319)  (643 319)  LC_7 Logic Functioning bit
 (46 15)  (646 319)  (646 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_19

 (15 0)  (669 304)  (669 304)  routing T_13_19.top_op_1 <X> T_13_19.lc_trk_g0_1
 (17 0)  (671 304)  (671 304)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (27 0)  (681 304)  (681 304)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 304)  (684 304)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 304)  (685 304)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 304)  (687 304)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 304)  (688 304)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (18 1)  (672 305)  (672 305)  routing T_13_19.top_op_1 <X> T_13_19.lc_trk_g0_1
 (27 1)  (681 305)  (681 305)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (690 305)  (690 305)  LC_0 Logic Functioning bit
 (38 1)  (692 305)  (692 305)  LC_0 Logic Functioning bit
 (40 1)  (694 305)  (694 305)  LC_0 Logic Functioning bit
 (42 1)  (696 305)  (696 305)  LC_0 Logic Functioning bit
 (8 2)  (662 306)  (662 306)  routing T_13_19.sp4_v_t_36 <X> T_13_19.sp4_h_l_36
 (9 2)  (663 306)  (663 306)  routing T_13_19.sp4_v_t_36 <X> T_13_19.sp4_h_l_36
 (25 2)  (679 306)  (679 306)  routing T_13_19.lft_op_6 <X> T_13_19.lc_trk_g0_6
 (26 2)  (680 306)  (680 306)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 306)  (681 306)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 306)  (682 306)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 306)  (687 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (40 2)  (694 306)  (694 306)  LC_1 Logic Functioning bit
 (14 3)  (668 307)  (668 307)  routing T_13_19.sp12_h_r_20 <X> T_13_19.lc_trk_g0_4
 (16 3)  (670 307)  (670 307)  routing T_13_19.sp12_h_r_20 <X> T_13_19.lc_trk_g0_4
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 307)  (678 307)  routing T_13_19.lft_op_6 <X> T_13_19.lc_trk_g0_6
 (26 3)  (680 307)  (680 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 307)  (681 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 307)  (682 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 307)  (684 307)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 307)  (686 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (687 307)  (687 307)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.input_2_1
 (34 3)  (688 307)  (688 307)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.input_2_1
 (35 3)  (689 307)  (689 307)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.input_2_1
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (680 308)  (680 308)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (50 4)  (704 308)  (704 308)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (668 309)  (668 309)  routing T_13_19.top_op_0 <X> T_13_19.lc_trk_g1_0
 (15 5)  (669 309)  (669 309)  routing T_13_19.top_op_0 <X> T_13_19.lc_trk_g1_0
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (672 309)  (672 309)  routing T_13_19.sp4_r_v_b_25 <X> T_13_19.lc_trk_g1_1
 (22 5)  (676 309)  (676 309)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 309)  (678 309)  routing T_13_19.top_op_2 <X> T_13_19.lc_trk_g1_2
 (25 5)  (679 309)  (679 309)  routing T_13_19.top_op_2 <X> T_13_19.lc_trk_g1_2
 (26 5)  (680 309)  (680 309)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (42 5)  (696 309)  (696 309)  LC_2 Logic Functioning bit
 (14 6)  (668 310)  (668 310)  routing T_13_19.bnr_op_4 <X> T_13_19.lc_trk_g1_4
 (21 6)  (675 310)  (675 310)  routing T_13_19.lft_op_7 <X> T_13_19.lc_trk_g1_7
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 310)  (678 310)  routing T_13_19.lft_op_7 <X> T_13_19.lc_trk_g1_7
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (40 6)  (694 310)  (694 310)  LC_3 Logic Functioning bit
 (41 6)  (695 310)  (695 310)  LC_3 Logic Functioning bit
 (50 6)  (704 310)  (704 310)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (668 311)  (668 311)  routing T_13_19.bnr_op_4 <X> T_13_19.lc_trk_g1_4
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (26 7)  (680 311)  (680 311)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 311)  (682 311)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (38 7)  (692 311)  (692 311)  LC_3 Logic Functioning bit
 (40 7)  (694 311)  (694 311)  LC_3 Logic Functioning bit
 (41 7)  (695 311)  (695 311)  LC_3 Logic Functioning bit
 (14 8)  (668 312)  (668 312)  routing T_13_19.rgt_op_0 <X> T_13_19.lc_trk_g2_0
 (21 8)  (675 312)  (675 312)  routing T_13_19.sp4_v_t_22 <X> T_13_19.lc_trk_g2_3
 (22 8)  (676 312)  (676 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (677 312)  (677 312)  routing T_13_19.sp4_v_t_22 <X> T_13_19.lc_trk_g2_3
 (26 8)  (680 312)  (680 312)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 312)  (682 312)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 312)  (688 312)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 312)  (691 312)  LC_4 Logic Functioning bit
 (39 8)  (693 312)  (693 312)  LC_4 Logic Functioning bit
 (40 8)  (694 312)  (694 312)  LC_4 Logic Functioning bit
 (42 8)  (696 312)  (696 312)  LC_4 Logic Functioning bit
 (15 9)  (669 313)  (669 313)  routing T_13_19.rgt_op_0 <X> T_13_19.lc_trk_g2_0
 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (675 313)  (675 313)  routing T_13_19.sp4_v_t_22 <X> T_13_19.lc_trk_g2_3
 (26 9)  (680 313)  (680 313)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 313)  (684 313)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 313)  (686 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (687 313)  (687 313)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.input_2_4
 (34 9)  (688 313)  (688 313)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.input_2_4
 (35 9)  (689 313)  (689 313)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.input_2_4
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (41 9)  (695 313)  (695 313)  LC_4 Logic Functioning bit
 (43 9)  (697 313)  (697 313)  LC_4 Logic Functioning bit
 (12 10)  (666 314)  (666 314)  routing T_13_19.sp4_h_r_5 <X> T_13_19.sp4_h_l_45
 (21 10)  (675 314)  (675 314)  routing T_13_19.bnl_op_7 <X> T_13_19.lc_trk_g2_7
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (679 314)  (679 314)  routing T_13_19.bnl_op_6 <X> T_13_19.lc_trk_g2_6
 (26 10)  (680 314)  (680 314)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 314)  (682 314)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 314)  (684 314)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 314)  (687 314)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 314)  (688 314)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (46 10)  (700 314)  (700 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (13 11)  (667 315)  (667 315)  routing T_13_19.sp4_h_r_5 <X> T_13_19.sp4_h_l_45
 (21 11)  (675 315)  (675 315)  routing T_13_19.bnl_op_7 <X> T_13_19.lc_trk_g2_7
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (679 315)  (679 315)  routing T_13_19.bnl_op_6 <X> T_13_19.lc_trk_g2_6
 (26 11)  (680 315)  (680 315)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 315)  (682 315)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 315)  (684 315)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (11 12)  (665 316)  (665 316)  routing T_13_19.sp4_h_l_40 <X> T_13_19.sp4_v_b_11
 (13 12)  (667 316)  (667 316)  routing T_13_19.sp4_h_l_40 <X> T_13_19.sp4_v_b_11
 (15 12)  (669 316)  (669 316)  routing T_13_19.tnr_op_1 <X> T_13_19.lc_trk_g3_1
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (678 316)  (678 316)  routing T_13_19.tnr_op_3 <X> T_13_19.lc_trk_g3_3
 (27 12)  (681 316)  (681 316)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 316)  (682 316)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (40 12)  (694 316)  (694 316)  LC_6 Logic Functioning bit
 (42 12)  (696 316)  (696 316)  LC_6 Logic Functioning bit
 (47 12)  (701 316)  (701 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (12 13)  (666 317)  (666 317)  routing T_13_19.sp4_h_l_40 <X> T_13_19.sp4_v_b_11
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (678 317)  (678 317)  routing T_13_19.tnr_op_2 <X> T_13_19.lc_trk_g3_2
 (30 13)  (684 317)  (684 317)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (40 13)  (694 317)  (694 317)  LC_6 Logic Functioning bit
 (42 13)  (696 317)  (696 317)  LC_6 Logic Functioning bit
 (8 14)  (662 318)  (662 318)  routing T_13_19.sp4_h_r_2 <X> T_13_19.sp4_h_l_47
 (10 14)  (664 318)  (664 318)  routing T_13_19.sp4_h_r_2 <X> T_13_19.sp4_h_l_47
 (27 14)  (681 318)  (681 318)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 318)  (684 318)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 318)  (687 318)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (50 14)  (704 318)  (704 318)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (678 319)  (678 319)  routing T_13_19.tnr_op_6 <X> T_13_19.lc_trk_g3_6
 (30 15)  (684 319)  (684 319)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 319)  (690 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (15 0)  (723 304)  (723 304)  routing T_14_19.top_op_1 <X> T_14_19.lc_trk_g0_1
 (17 0)  (725 304)  (725 304)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (732 304)  (732 304)  routing T_14_19.top_op_3 <X> T_14_19.lc_trk_g0_3
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 304)  (741 304)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (46 0)  (754 304)  (754 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (726 305)  (726 305)  routing T_14_19.top_op_1 <X> T_14_19.lc_trk_g0_1
 (21 1)  (729 305)  (729 305)  routing T_14_19.top_op_3 <X> T_14_19.lc_trk_g0_3
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (733 305)  (733 305)  routing T_14_19.sp4_r_v_b_33 <X> T_14_19.lc_trk_g0_2
 (26 1)  (734 305)  (734 305)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 305)  (736 305)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (742 305)  (742 305)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.input_2_0
 (35 1)  (743 305)  (743 305)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.input_2_0
 (43 1)  (751 305)  (751 305)  LC_0 Logic Functioning bit
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (731 306)  (731 306)  routing T_14_19.sp4_h_r_7 <X> T_14_19.lc_trk_g0_7
 (24 2)  (732 306)  (732 306)  routing T_14_19.sp4_h_r_7 <X> T_14_19.lc_trk_g0_7
 (27 2)  (735 306)  (735 306)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 306)  (738 306)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 306)  (739 306)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (40 2)  (748 306)  (748 306)  LC_1 Logic Functioning bit
 (41 2)  (749 306)  (749 306)  LC_1 Logic Functioning bit
 (42 2)  (750 306)  (750 306)  LC_1 Logic Functioning bit
 (43 2)  (751 306)  (751 306)  LC_1 Logic Functioning bit
 (21 3)  (729 307)  (729 307)  routing T_14_19.sp4_h_r_7 <X> T_14_19.lc_trk_g0_7
 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 307)  (732 307)  routing T_14_19.top_op_6 <X> T_14_19.lc_trk_g0_6
 (25 3)  (733 307)  (733 307)  routing T_14_19.top_op_6 <X> T_14_19.lc_trk_g0_6
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 307)  (738 307)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (40 3)  (748 307)  (748 307)  LC_1 Logic Functioning bit
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (15 4)  (723 308)  (723 308)  routing T_14_19.lft_op_1 <X> T_14_19.lc_trk_g1_1
 (17 4)  (725 308)  (725 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 308)  (726 308)  routing T_14_19.lft_op_1 <X> T_14_19.lc_trk_g1_1
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 308)  (732 308)  routing T_14_19.top_op_3 <X> T_14_19.lc_trk_g1_3
 (28 4)  (736 308)  (736 308)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 308)  (738 308)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 308)  (739 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 308)  (743 308)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_2
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (43 4)  (751 308)  (751 308)  LC_2 Logic Functioning bit
 (47 4)  (755 308)  (755 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (21 5)  (729 309)  (729 309)  routing T_14_19.top_op_3 <X> T_14_19.lc_trk_g1_3
 (26 5)  (734 309)  (734 309)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 309)  (740 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (741 309)  (741 309)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_2
 (34 5)  (742 309)  (742 309)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_2
 (35 5)  (743 309)  (743 309)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_2
 (38 5)  (746 309)  (746 309)  LC_2 Logic Functioning bit
 (39 5)  (747 309)  (747 309)  LC_2 Logic Functioning bit
 (42 5)  (750 309)  (750 309)  LC_2 Logic Functioning bit
 (43 5)  (751 309)  (751 309)  LC_2 Logic Functioning bit
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (731 310)  (731 310)  routing T_14_19.sp12_h_r_23 <X> T_14_19.lc_trk_g1_7
 (25 6)  (733 310)  (733 310)  routing T_14_19.lft_op_6 <X> T_14_19.lc_trk_g1_6
 (26 6)  (734 310)  (734 310)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 310)  (741 310)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 310)  (743 310)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.input_2_3
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (39 6)  (747 310)  (747 310)  LC_3 Logic Functioning bit
 (43 6)  (751 310)  (751 310)  LC_3 Logic Functioning bit
 (51 6)  (759 310)  (759 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (21 7)  (729 311)  (729 311)  routing T_14_19.sp12_h_r_23 <X> T_14_19.lc_trk_g1_7
 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 311)  (732 311)  routing T_14_19.lft_op_6 <X> T_14_19.lc_trk_g1_6
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 311)  (738 311)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 311)  (739 311)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 311)  (740 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (741 311)  (741 311)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.input_2_3
 (35 7)  (743 311)  (743 311)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.input_2_3
 (38 7)  (746 311)  (746 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (8 8)  (716 312)  (716 312)  routing T_14_19.sp4_h_l_42 <X> T_14_19.sp4_h_r_7
 (14 8)  (722 312)  (722 312)  routing T_14_19.wire_logic_cluster/lc_0/out <X> T_14_19.lc_trk_g2_0
 (15 8)  (723 312)  (723 312)  routing T_14_19.tnl_op_1 <X> T_14_19.lc_trk_g2_1
 (17 8)  (725 312)  (725 312)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (17 9)  (725 313)  (725 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (726 313)  (726 313)  routing T_14_19.tnl_op_1 <X> T_14_19.lc_trk_g2_1
 (22 9)  (730 313)  (730 313)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 313)  (732 313)  routing T_14_19.tnl_op_2 <X> T_14_19.lc_trk_g2_2
 (25 9)  (733 313)  (733 313)  routing T_14_19.tnl_op_2 <X> T_14_19.lc_trk_g2_2
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (731 314)  (731 314)  routing T_14_19.sp12_v_b_23 <X> T_14_19.lc_trk_g2_7
 (25 10)  (733 314)  (733 314)  routing T_14_19.sp4_h_r_38 <X> T_14_19.lc_trk_g2_6
 (18 11)  (726 315)  (726 315)  routing T_14_19.sp4_r_v_b_37 <X> T_14_19.lc_trk_g2_5
 (21 11)  (729 315)  (729 315)  routing T_14_19.sp12_v_b_23 <X> T_14_19.lc_trk_g2_7
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (731 315)  (731 315)  routing T_14_19.sp4_h_r_38 <X> T_14_19.lc_trk_g2_6
 (24 11)  (732 315)  (732 315)  routing T_14_19.sp4_h_r_38 <X> T_14_19.lc_trk_g2_6
 (4 12)  (712 316)  (712 316)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_9
 (28 12)  (736 316)  (736 316)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 316)  (739 316)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 316)  (744 316)  LC_6 Logic Functioning bit
 (5 13)  (713 317)  (713 317)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_9
 (27 13)  (735 317)  (735 317)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 317)  (739 317)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 317)  (740 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (741 317)  (741 317)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.input_2_6
 (35 13)  (743 317)  (743 317)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.input_2_6
 (47 13)  (755 317)  (755 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (734 318)  (734 318)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 318)  (736 318)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 318)  (738 318)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 318)  (741 318)  routing T_14_19.lc_trk_g2_0 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 318)  (744 318)  LC_7 Logic Functioning bit
 (38 14)  (746 318)  (746 318)  LC_7 Logic Functioning bit
 (43 14)  (751 318)  (751 318)  LC_7 Logic Functioning bit
 (50 14)  (758 318)  (758 318)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (729 319)  (729 319)  routing T_14_19.sp4_r_v_b_47 <X> T_14_19.lc_trk_g3_7
 (26 15)  (734 319)  (734 319)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 319)  (735 319)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 319)  (738 319)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (37 15)  (745 319)  (745 319)  LC_7 Logic Functioning bit
 (42 15)  (750 319)  (750 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (21 2)  (783 306)  (783 306)  routing T_15_19.lft_op_7 <X> T_15_19.lc_trk_g0_7
 (22 2)  (784 306)  (784 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 306)  (786 306)  routing T_15_19.lft_op_7 <X> T_15_19.lc_trk_g0_7
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 4)  (788 308)  (788 308)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (31 4)  (793 308)  (793 308)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (37 4)  (799 308)  (799 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (39 4)  (801 308)  (801 308)  LC_2 Logic Functioning bit
 (41 4)  (803 308)  (803 308)  LC_2 Logic Functioning bit
 (43 4)  (805 308)  (805 308)  LC_2 Logic Functioning bit
 (14 5)  (776 309)  (776 309)  routing T_15_19.top_op_0 <X> T_15_19.lc_trk_g1_0
 (15 5)  (777 309)  (777 309)  routing T_15_19.top_op_0 <X> T_15_19.lc_trk_g1_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 309)  (793 309)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (39 5)  (801 309)  (801 309)  LC_2 Logic Functioning bit
 (40 5)  (802 309)  (802 309)  LC_2 Logic Functioning bit
 (42 5)  (804 309)  (804 309)  LC_2 Logic Functioning bit
 (1 6)  (763 310)  (763 310)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (763 311)  (763 311)  routing T_15_19.glb_netwk_4 <X> T_15_19.glb2local_0
 (5 8)  (767 312)  (767 312)  routing T_15_19.sp4_h_l_38 <X> T_15_19.sp4_h_r_6
 (4 9)  (766 313)  (766 313)  routing T_15_19.sp4_h_l_38 <X> T_15_19.sp4_h_r_6
 (15 10)  (777 314)  (777 314)  routing T_15_19.tnl_op_5 <X> T_15_19.lc_trk_g2_5
 (17 10)  (779 314)  (779 314)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (10 11)  (772 315)  (772 315)  routing T_15_19.sp4_h_l_39 <X> T_15_19.sp4_v_t_42
 (18 11)  (780 315)  (780 315)  routing T_15_19.tnl_op_5 <X> T_15_19.lc_trk_g2_5
 (27 12)  (789 316)  (789 316)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 316)  (793 316)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 316)  (795 316)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 316)  (798 316)  LC_6 Logic Functioning bit
 (38 12)  (800 316)  (800 316)  LC_6 Logic Functioning bit
 (36 13)  (798 317)  (798 317)  LC_6 Logic Functioning bit
 (38 13)  (800 317)  (800 317)  LC_6 Logic Functioning bit
 (3 14)  (765 318)  (765 318)  routing T_15_19.sp12_h_r_1 <X> T_15_19.sp12_v_t_22
 (3 15)  (765 319)  (765 319)  routing T_15_19.sp12_h_r_1 <X> T_15_19.sp12_v_t_22


LogicTile_16_19

 (21 0)  (837 304)  (837 304)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g0_3
 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (839 304)  (839 304)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g0_3
 (24 0)  (840 304)  (840 304)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g0_3
 (25 0)  (841 304)  (841 304)  routing T_16_19.lft_op_2 <X> T_16_19.lc_trk_g0_2
 (21 1)  (837 305)  (837 305)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g0_3
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 305)  (840 305)  routing T_16_19.lft_op_2 <X> T_16_19.lc_trk_g0_2
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (817 308)  (817 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (839 308)  (839 308)  routing T_16_19.sp12_h_r_11 <X> T_16_19.lc_trk_g1_3
 (1 5)  (817 309)  (817 309)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (14 8)  (830 312)  (830 312)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g2_0
 (14 9)  (830 313)  (830 313)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g2_0
 (15 9)  (831 313)  (831 313)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g2_0
 (16 9)  (832 313)  (832 313)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g2_0
 (17 9)  (833 313)  (833 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (28 10)  (844 314)  (844 314)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 314)  (850 314)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (38 10)  (854 314)  (854 314)  LC_5 Logic Functioning bit
 (45 10)  (861 314)  (861 314)  LC_5 Logic Functioning bit
 (47 10)  (863 314)  (863 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (842 315)  (842 315)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 315)  (847 315)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (44 11)  (860 315)  (860 315)  LC_5 Logic Functioning bit
 (0 14)  (816 318)  (816 318)  routing T_16_19.glb_netwk_4 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 318)  (817 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_19

 (12 2)  (886 306)  (886 306)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_h_l_39


LogicTile_19_19

 (11 10)  (993 314)  (993 314)  routing T_19_19.sp4_v_b_0 <X> T_19_19.sp4_v_t_45
 (13 10)  (995 314)  (995 314)  routing T_19_19.sp4_v_b_0 <X> T_19_19.sp4_v_t_45


LogicTile_20_19

 (3 1)  (1039 305)  (1039 305)  routing T_20_19.sp12_h_l_23 <X> T_20_19.sp12_v_b_0


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


RAM_Tile_8_18

 (3 4)  (399 292)  (399 292)  routing T_8_18.sp12_v_t_23 <X> T_8_18.sp12_h_r_0


LogicTile_10_18

 (3 1)  (495 289)  (495 289)  routing T_10_18.sp12_h_l_23 <X> T_10_18.sp12_v_b_0
 (0 2)  (492 290)  (492 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (1 2)  (493 290)  (493 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (2 12)  (494 300)  (494 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (0 14)  (492 302)  (492 302)  routing T_10_18.glb_netwk_4 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (507 302)  (507 302)  routing T_10_18.tnr_op_5 <X> T_10_18.lc_trk_g3_5
 (17 14)  (509 302)  (509 302)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (31 14)  (523 302)  (523 302)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 302)  (525 302)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 302)  (526 302)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 302)  (528 302)  LC_7 Logic Functioning bit
 (37 14)  (529 302)  (529 302)  LC_7 Logic Functioning bit
 (38 14)  (530 302)  (530 302)  LC_7 Logic Functioning bit
 (39 14)  (531 302)  (531 302)  LC_7 Logic Functioning bit
 (45 14)  (537 302)  (537 302)  LC_7 Logic Functioning bit
 (36 15)  (528 303)  (528 303)  LC_7 Logic Functioning bit
 (37 15)  (529 303)  (529 303)  LC_7 Logic Functioning bit
 (38 15)  (530 303)  (530 303)  LC_7 Logic Functioning bit
 (39 15)  (531 303)  (531 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 288)  (576 288)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 288)  (577 288)  routing T_11_18.lc_trk_g0_5 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (586 288)  (586 288)  LC_0 Logic Functioning bit
 (42 0)  (588 288)  (588 288)  LC_0 Logic Functioning bit
 (30 1)  (576 289)  (576 289)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (40 1)  (586 289)  (586 289)  LC_0 Logic Functioning bit
 (42 1)  (588 289)  (588 289)  LC_0 Logic Functioning bit
 (15 2)  (561 290)  (561 290)  routing T_11_18.top_op_5 <X> T_11_18.lc_trk_g0_5
 (17 2)  (563 290)  (563 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (567 290)  (567 290)  routing T_11_18.lft_op_7 <X> T_11_18.lc_trk_g0_7
 (22 2)  (568 290)  (568 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (570 290)  (570 290)  routing T_11_18.lft_op_7 <X> T_11_18.lc_trk_g0_7
 (18 3)  (564 291)  (564 291)  routing T_11_18.top_op_5 <X> T_11_18.lc_trk_g0_5
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (569 294)  (569 294)  routing T_11_18.sp4_v_b_23 <X> T_11_18.lc_trk_g1_7
 (24 6)  (570 294)  (570 294)  routing T_11_18.sp4_v_b_23 <X> T_11_18.lc_trk_g1_7
 (27 6)  (573 294)  (573 294)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 294)  (576 294)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 294)  (577 294)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 294)  (579 294)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (586 294)  (586 294)  LC_3 Logic Functioning bit
 (42 6)  (588 294)  (588 294)  LC_3 Logic Functioning bit
 (30 7)  (576 295)  (576 295)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (40 7)  (586 295)  (586 295)  LC_3 Logic Functioning bit
 (42 7)  (588 295)  (588 295)  LC_3 Logic Functioning bit
 (15 11)  (561 299)  (561 299)  routing T_11_18.sp4_v_t_33 <X> T_11_18.lc_trk_g2_4
 (16 11)  (562 299)  (562 299)  routing T_11_18.sp4_v_t_33 <X> T_11_18.lc_trk_g2_4
 (17 11)  (563 299)  (563 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4


LogicTile_12_18

 (2 0)  (602 288)  (602 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 290)  (628 290)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 290)  (630 290)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 290)  (634 290)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (41 2)  (641 290)  (641 290)  LC_1 Logic Functioning bit
 (43 2)  (643 290)  (643 290)  LC_1 Logic Functioning bit
 (45 2)  (645 290)  (645 290)  LC_1 Logic Functioning bit
 (53 2)  (653 290)  (653 290)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (41 3)  (641 291)  (641 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (618 292)  (618 292)  routing T_12_18.bnr_op_1 <X> T_12_18.lc_trk_g1_1
 (21 4)  (621 292)  (621 292)  routing T_12_18.wire_logic_cluster/lc_3/out <X> T_12_18.lc_trk_g1_3
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (18 5)  (618 293)  (618 293)  routing T_12_18.bnr_op_1 <X> T_12_18.lc_trk_g1_1
 (28 6)  (628 294)  (628 294)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 294)  (634 294)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (37 6)  (637 294)  (637 294)  LC_3 Logic Functioning bit
 (38 6)  (638 294)  (638 294)  LC_3 Logic Functioning bit
 (39 6)  (639 294)  (639 294)  LC_3 Logic Functioning bit
 (41 6)  (641 294)  (641 294)  LC_3 Logic Functioning bit
 (43 6)  (643 294)  (643 294)  LC_3 Logic Functioning bit
 (45 6)  (645 294)  (645 294)  LC_3 Logic Functioning bit
 (46 6)  (646 294)  (646 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (647 294)  (647 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 295)  (631 295)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (37 7)  (637 295)  (637 295)  LC_3 Logic Functioning bit
 (38 7)  (638 295)  (638 295)  LC_3 Logic Functioning bit
 (39 7)  (639 295)  (639 295)  LC_3 Logic Functioning bit
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (43 7)  (643 295)  (643 295)  LC_3 Logic Functioning bit
 (53 7)  (653 295)  (653 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (623 297)  (623 297)  routing T_12_18.sp4_h_l_15 <X> T_12_18.lc_trk_g2_2
 (24 9)  (624 297)  (624 297)  routing T_12_18.sp4_h_l_15 <X> T_12_18.lc_trk_g2_2
 (25 9)  (625 297)  (625 297)  routing T_12_18.sp4_h_l_15 <X> T_12_18.lc_trk_g2_2
 (21 10)  (621 298)  (621 298)  routing T_12_18.wire_logic_cluster/lc_7/out <X> T_12_18.lc_trk_g2_7
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (31 12)  (631 300)  (631 300)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 300)  (633 300)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (37 12)  (637 300)  (637 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (39 12)  (639 300)  (639 300)  LC_6 Logic Functioning bit
 (45 12)  (645 300)  (645 300)  LC_6 Logic Functioning bit
 (51 12)  (651 300)  (651 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (31 13)  (631 301)  (631 301)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (37 13)  (637 301)  (637 301)  LC_6 Logic Functioning bit
 (38 13)  (638 301)  (638 301)  LC_6 Logic Functioning bit
 (39 13)  (639 301)  (639 301)  LC_6 Logic Functioning bit
 (44 13)  (644 301)  (644 301)  LC_6 Logic Functioning bit
 (0 14)  (600 302)  (600 302)  routing T_12_18.glb_netwk_4 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (618 302)  (618 302)  routing T_12_18.bnl_op_5 <X> T_12_18.lc_trk_g3_5
 (26 14)  (626 302)  (626 302)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (36 14)  (636 302)  (636 302)  LC_7 Logic Functioning bit
 (38 14)  (638 302)  (638 302)  LC_7 Logic Functioning bit
 (41 14)  (641 302)  (641 302)  LC_7 Logic Functioning bit
 (43 14)  (643 302)  (643 302)  LC_7 Logic Functioning bit
 (45 14)  (645 302)  (645 302)  LC_7 Logic Functioning bit
 (51 14)  (651 302)  (651 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (618 303)  (618 303)  routing T_12_18.bnl_op_5 <X> T_12_18.lc_trk_g3_5
 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (626 303)  (626 303)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 303)  (627 303)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 303)  (628 303)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (637 303)  (637 303)  LC_7 Logic Functioning bit
 (39 15)  (639 303)  (639 303)  LC_7 Logic Functioning bit
 (40 15)  (640 303)  (640 303)  LC_7 Logic Functioning bit
 (42 15)  (642 303)  (642 303)  LC_7 Logic Functioning bit
 (44 15)  (644 303)  (644 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (16 0)  (670 288)  (670 288)  routing T_13_18.sp12_h_l_14 <X> T_13_18.lc_trk_g0_1
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (21 0)  (675 288)  (675 288)  routing T_13_18.bnr_op_3 <X> T_13_18.lc_trk_g0_3
 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (681 288)  (681 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 288)  (682 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 288)  (684 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 288)  (685 288)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (53 0)  (707 288)  (707 288)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (18 1)  (672 289)  (672 289)  routing T_13_18.sp12_h_l_14 <X> T_13_18.lc_trk_g0_1
 (21 1)  (675 289)  (675 289)  routing T_13_18.bnr_op_3 <X> T_13_18.lc_trk_g0_3
 (27 1)  (681 289)  (681 289)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 289)  (685 289)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 289)  (687 289)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.input_2_0
 (34 1)  (688 289)  (688 289)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.input_2_0
 (35 1)  (689 289)  (689 289)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.input_2_0
 (43 1)  (697 289)  (697 289)  LC_0 Logic Functioning bit
 (48 1)  (702 289)  (702 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (672 290)  (672 290)  routing T_13_18.bnr_op_5 <X> T_13_18.lc_trk_g0_5
 (22 2)  (676 290)  (676 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (678 290)  (678 290)  routing T_13_18.bot_op_7 <X> T_13_18.lc_trk_g0_7
 (25 2)  (679 290)  (679 290)  routing T_13_18.bnr_op_6 <X> T_13_18.lc_trk_g0_6
 (28 2)  (682 290)  (682 290)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 290)  (684 290)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (689 290)  (689 290)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.input_2_1
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (18 3)  (672 291)  (672 291)  routing T_13_18.bnr_op_5 <X> T_13_18.lc_trk_g0_5
 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (679 291)  (679 291)  routing T_13_18.bnr_op_6 <X> T_13_18.lc_trk_g0_6
 (26 3)  (680 291)  (680 291)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 291)  (684 291)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 291)  (685 291)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 291)  (686 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (38 3)  (692 291)  (692 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (40 3)  (694 291)  (694 291)  LC_1 Logic Functioning bit
 (41 3)  (695 291)  (695 291)  LC_1 Logic Functioning bit
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (43 3)  (697 291)  (697 291)  LC_1 Logic Functioning bit
 (15 4)  (669 292)  (669 292)  routing T_13_18.lft_op_1 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 292)  (672 292)  routing T_13_18.lft_op_1 <X> T_13_18.lc_trk_g1_1
 (21 4)  (675 292)  (675 292)  routing T_13_18.wire_logic_cluster/lc_3/out <X> T_13_18.lc_trk_g1_3
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 292)  (680 292)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 292)  (681 292)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (38 4)  (692 292)  (692 292)  LC_2 Logic Functioning bit
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 293)  (681 293)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 293)  (684 293)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 293)  (685 293)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (17 6)  (671 294)  (671 294)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (672 294)  (672 294)  routing T_13_18.bnr_op_5 <X> T_13_18.lc_trk_g1_5
 (21 6)  (675 294)  (675 294)  routing T_13_18.lft_op_7 <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 294)  (678 294)  routing T_13_18.lft_op_7 <X> T_13_18.lc_trk_g1_7
 (25 6)  (679 294)  (679 294)  routing T_13_18.lft_op_6 <X> T_13_18.lc_trk_g1_6
 (26 6)  (680 294)  (680 294)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 294)  (681 294)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 294)  (687 294)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (38 6)  (692 294)  (692 294)  LC_3 Logic Functioning bit
 (40 6)  (694 294)  (694 294)  LC_3 Logic Functioning bit
 (41 6)  (695 294)  (695 294)  LC_3 Logic Functioning bit
 (42 6)  (696 294)  (696 294)  LC_3 Logic Functioning bit
 (43 6)  (697 294)  (697 294)  LC_3 Logic Functioning bit
 (18 7)  (672 295)  (672 295)  routing T_13_18.bnr_op_5 <X> T_13_18.lc_trk_g1_5
 (22 7)  (676 295)  (676 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 295)  (678 295)  routing T_13_18.lft_op_6 <X> T_13_18.lc_trk_g1_6
 (26 7)  (680 295)  (680 295)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (37 7)  (691 295)  (691 295)  LC_3 Logic Functioning bit
 (38 7)  (692 295)  (692 295)  LC_3 Logic Functioning bit
 (39 7)  (693 295)  (693 295)  LC_3 Logic Functioning bit
 (40 7)  (694 295)  (694 295)  LC_3 Logic Functioning bit
 (41 7)  (695 295)  (695 295)  LC_3 Logic Functioning bit
 (42 7)  (696 295)  (696 295)  LC_3 Logic Functioning bit
 (43 7)  (697 295)  (697 295)  LC_3 Logic Functioning bit
 (14 8)  (668 296)  (668 296)  routing T_13_18.rgt_op_0 <X> T_13_18.lc_trk_g2_0
 (21 8)  (675 296)  (675 296)  routing T_13_18.bnl_op_3 <X> T_13_18.lc_trk_g2_3
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (680 296)  (680 296)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 296)  (682 296)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 296)  (684 296)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 296)  (688 296)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (40 8)  (694 296)  (694 296)  LC_4 Logic Functioning bit
 (41 8)  (695 296)  (695 296)  LC_4 Logic Functioning bit
 (43 8)  (697 296)  (697 296)  LC_4 Logic Functioning bit
 (50 8)  (704 296)  (704 296)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (669 297)  (669 297)  routing T_13_18.rgt_op_0 <X> T_13_18.lc_trk_g2_0
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (675 297)  (675 297)  routing T_13_18.bnl_op_3 <X> T_13_18.lc_trk_g2_3
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 297)  (690 297)  LC_4 Logic Functioning bit
 (38 9)  (692 297)  (692 297)  LC_4 Logic Functioning bit
 (41 9)  (695 297)  (695 297)  LC_4 Logic Functioning bit
 (43 9)  (697 297)  (697 297)  LC_4 Logic Functioning bit
 (14 10)  (668 298)  (668 298)  routing T_13_18.rgt_op_4 <X> T_13_18.lc_trk_g2_4
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 298)  (672 298)  routing T_13_18.wire_logic_cluster/lc_5/out <X> T_13_18.lc_trk_g2_5
 (22 10)  (676 298)  (676 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (679 298)  (679 298)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g2_6
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 298)  (682 298)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 298)  (687 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (37 10)  (691 298)  (691 298)  LC_5 Logic Functioning bit
 (39 10)  (693 298)  (693 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (43 10)  (697 298)  (697 298)  LC_5 Logic Functioning bit
 (15 11)  (669 299)  (669 299)  routing T_13_18.rgt_op_4 <X> T_13_18.lc_trk_g2_4
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 299)  (678 299)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g2_6
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 299)  (684 299)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 299)  (686 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (38 11)  (692 299)  (692 299)  LC_5 Logic Functioning bit
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (40 11)  (694 299)  (694 299)  LC_5 Logic Functioning bit
 (41 11)  (695 299)  (695 299)  LC_5 Logic Functioning bit
 (43 11)  (697 299)  (697 299)  LC_5 Logic Functioning bit
 (13 12)  (667 300)  (667 300)  routing T_13_18.sp4_h_l_46 <X> T_13_18.sp4_v_b_11
 (21 12)  (675 300)  (675 300)  routing T_13_18.sp4_h_r_35 <X> T_13_18.lc_trk_g3_3
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 300)  (677 300)  routing T_13_18.sp4_h_r_35 <X> T_13_18.lc_trk_g3_3
 (24 12)  (678 300)  (678 300)  routing T_13_18.sp4_h_r_35 <X> T_13_18.lc_trk_g3_3
 (25 12)  (679 300)  (679 300)  routing T_13_18.wire_logic_cluster/lc_2/out <X> T_13_18.lc_trk_g3_2
 (28 12)  (682 300)  (682 300)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 300)  (684 300)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 300)  (685 300)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 300)  (688 300)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (12 13)  (666 301)  (666 301)  routing T_13_18.sp4_h_l_46 <X> T_13_18.sp4_v_b_11
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (682 301)  (682 301)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 301)  (684 301)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 301)  (685 301)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (25 14)  (679 302)  (679 302)  routing T_13_18.sp4_h_r_38 <X> T_13_18.lc_trk_g3_6
 (28 14)  (682 302)  (682 302)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 302)  (684 302)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 302)  (689 302)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.input_2_7
 (40 14)  (694 302)  (694 302)  LC_7 Logic Functioning bit
 (15 15)  (669 303)  (669 303)  routing T_13_18.sp4_v_t_33 <X> T_13_18.lc_trk_g3_4
 (16 15)  (670 303)  (670 303)  routing T_13_18.sp4_v_t_33 <X> T_13_18.lc_trk_g3_4
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (677 303)  (677 303)  routing T_13_18.sp4_h_r_38 <X> T_13_18.lc_trk_g3_6
 (24 15)  (678 303)  (678 303)  routing T_13_18.sp4_h_r_38 <X> T_13_18.lc_trk_g3_6
 (26 15)  (680 303)  (680 303)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 303)  (684 303)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 303)  (685 303)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 303)  (686 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (687 303)  (687 303)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.input_2_7
 (34 15)  (688 303)  (688 303)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.input_2_7
 (35 15)  (689 303)  (689 303)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.input_2_7


LogicTile_14_18

 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 288)  (732 288)  routing T_14_18.bot_op_3 <X> T_14_18.lc_trk_g0_3
 (25 0)  (733 288)  (733 288)  routing T_14_18.bnr_op_2 <X> T_14_18.lc_trk_g0_2
 (26 0)  (734 288)  (734 288)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 288)  (735 288)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 288)  (738 288)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (743 288)  (743 288)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_0
 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (733 289)  (733 289)  routing T_14_18.bnr_op_2 <X> T_14_18.lc_trk_g0_2
 (27 1)  (735 289)  (735 289)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (741 289)  (741 289)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_0
 (35 1)  (743 289)  (743 289)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_0
 (41 1)  (749 289)  (749 289)  LC_0 Logic Functioning bit
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 290)  (722 290)  routing T_14_18.lft_op_4 <X> T_14_18.lc_trk_g0_4
 (17 2)  (725 290)  (725 290)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 290)  (739 290)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 290)  (742 290)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (41 2)  (749 290)  (749 290)  LC_1 Logic Functioning bit
 (13 3)  (721 291)  (721 291)  routing T_14_18.sp4_v_b_9 <X> T_14_18.sp4_h_l_39
 (15 3)  (723 291)  (723 291)  routing T_14_18.lft_op_4 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (734 291)  (734 291)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 291)  (738 291)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (743 291)  (743 291)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.input_2_1
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (27 4)  (735 292)  (735 292)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 292)  (742 292)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (50 4)  (758 292)  (758 292)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (730 293)  (730 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (731 293)  (731 293)  routing T_14_18.sp12_h_l_17 <X> T_14_18.lc_trk_g1_2
 (25 5)  (733 293)  (733 293)  routing T_14_18.sp12_h_l_17 <X> T_14_18.lc_trk_g1_2
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (5 6)  (713 294)  (713 294)  routing T_14_18.sp4_v_b_3 <X> T_14_18.sp4_h_l_38
 (14 6)  (722 294)  (722 294)  routing T_14_18.wire_logic_cluster/lc_4/out <X> T_14_18.lc_trk_g1_4
 (15 6)  (723 294)  (723 294)  routing T_14_18.bot_op_5 <X> T_14_18.lc_trk_g1_5
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (733 294)  (733 294)  routing T_14_18.bnr_op_6 <X> T_14_18.lc_trk_g1_6
 (26 6)  (734 294)  (734 294)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 294)  (739 294)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (43 6)  (751 294)  (751 294)  LC_3 Logic Functioning bit
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (733 295)  (733 295)  routing T_14_18.bnr_op_6 <X> T_14_18.lc_trk_g1_6
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 295)  (738 295)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 295)  (740 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (741 295)  (741 295)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.input_2_3
 (34 7)  (742 295)  (742 295)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.input_2_3
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (38 7)  (746 295)  (746 295)  LC_3 Logic Functioning bit
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (42 7)  (750 295)  (750 295)  LC_3 Logic Functioning bit
 (1 8)  (709 296)  (709 296)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (14 8)  (722 296)  (722 296)  routing T_14_18.rgt_op_0 <X> T_14_18.lc_trk_g2_0
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 296)  (738 296)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (39 8)  (747 296)  (747 296)  LC_4 Logic Functioning bit
 (45 8)  (753 296)  (753 296)  LC_4 Logic Functioning bit
 (50 8)  (758 296)  (758 296)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (759 296)  (759 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (1 9)  (709 297)  (709 297)  routing T_14_18.glb_netwk_4 <X> T_14_18.glb2local_1
 (15 9)  (723 297)  (723 297)  routing T_14_18.rgt_op_0 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 297)  (739 297)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (39 9)  (747 297)  (747 297)  LC_4 Logic Functioning bit
 (40 9)  (748 297)  (748 297)  LC_4 Logic Functioning bit
 (48 9)  (756 297)  (756 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (25 10)  (733 298)  (733 298)  routing T_14_18.wire_logic_cluster/lc_6/out <X> T_14_18.lc_trk_g2_6
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (40 10)  (748 298)  (748 298)  LC_5 Logic Functioning bit
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (42 10)  (750 298)  (750 298)  LC_5 Logic Functioning bit
 (43 10)  (751 298)  (751 298)  LC_5 Logic Functioning bit
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (40 11)  (748 299)  (748 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (14 12)  (722 300)  (722 300)  routing T_14_18.rgt_op_0 <X> T_14_18.lc_trk_g3_0
 (26 12)  (734 300)  (734 300)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (39 12)  (747 300)  (747 300)  LC_6 Logic Functioning bit
 (41 12)  (749 300)  (749 300)  LC_6 Logic Functioning bit
 (45 12)  (753 300)  (753 300)  LC_6 Logic Functioning bit
 (50 12)  (758 300)  (758 300)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (723 301)  (723 301)  routing T_14_18.rgt_op_0 <X> T_14_18.lc_trk_g3_0
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (733 301)  (733 301)  routing T_14_18.sp4_r_v_b_42 <X> T_14_18.lc_trk_g3_2
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 301)  (739 301)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (38 13)  (746 301)  (746 301)  LC_6 Logic Functioning bit
 (40 13)  (748 301)  (748 301)  LC_6 Logic Functioning bit
 (25 14)  (733 302)  (733 302)  routing T_14_18.rgt_op_6 <X> T_14_18.lc_trk_g3_6
 (26 14)  (734 302)  (734 302)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 302)  (736 302)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 302)  (738 302)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 302)  (739 302)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 302)  (742 302)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (38 14)  (746 302)  (746 302)  LC_7 Logic Functioning bit
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (732 303)  (732 303)  routing T_14_18.rgt_op_6 <X> T_14_18.lc_trk_g3_6
 (27 15)  (735 303)  (735 303)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 303)  (738 303)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 303)  (740 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (742 303)  (742 303)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.input_2_7
 (35 15)  (743 303)  (743 303)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.input_2_7


LogicTile_15_18

 (21 0)  (783 288)  (783 288)  routing T_15_18.wire_logic_cluster/lc_3/out <X> T_15_18.lc_trk_g0_3
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (788 288)  (788 288)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 288)  (793 288)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 288)  (795 288)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 288)  (798 288)  LC_0 Logic Functioning bit
 (37 0)  (799 288)  (799 288)  LC_0 Logic Functioning bit
 (38 0)  (800 288)  (800 288)  LC_0 Logic Functioning bit
 (39 0)  (801 288)  (801 288)  LC_0 Logic Functioning bit
 (41 0)  (803 288)  (803 288)  LC_0 Logic Functioning bit
 (43 0)  (805 288)  (805 288)  LC_0 Logic Functioning bit
 (26 1)  (788 289)  (788 289)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 289)  (790 289)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 289)  (792 289)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 289)  (793 289)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 289)  (798 289)  LC_0 Logic Functioning bit
 (37 1)  (799 289)  (799 289)  LC_0 Logic Functioning bit
 (38 1)  (800 289)  (800 289)  LC_0 Logic Functioning bit
 (39 1)  (801 289)  (801 289)  LC_0 Logic Functioning bit
 (40 1)  (802 289)  (802 289)  LC_0 Logic Functioning bit
 (41 1)  (803 289)  (803 289)  LC_0 Logic Functioning bit
 (42 1)  (804 289)  (804 289)  LC_0 Logic Functioning bit
 (43 1)  (805 289)  (805 289)  LC_0 Logic Functioning bit
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 290)  (776 290)  routing T_15_18.lft_op_4 <X> T_15_18.lc_trk_g0_4
 (27 2)  (789 290)  (789 290)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 290)  (792 290)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (38 2)  (800 290)  (800 290)  LC_1 Logic Functioning bit
 (15 3)  (777 291)  (777 291)  routing T_15_18.lft_op_4 <X> T_15_18.lc_trk_g0_4
 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (784 291)  (784 291)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (788 291)  (788 291)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 291)  (790 291)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 291)  (792 291)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 291)  (793 291)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (11 4)  (773 292)  (773 292)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_v_b_5
 (13 4)  (775 292)  (775 292)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_v_b_5
 (21 4)  (783 292)  (783 292)  routing T_15_18.wire_logic_cluster/lc_3/out <X> T_15_18.lc_trk_g1_3
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (788 292)  (788 292)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 292)  (796 292)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (39 4)  (801 292)  (801 292)  LC_2 Logic Functioning bit
 (42 4)  (804 292)  (804 292)  LC_2 Logic Functioning bit
 (45 4)  (807 292)  (807 292)  LC_2 Logic Functioning bit
 (50 4)  (812 292)  (812 292)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (774 293)  (774 293)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_v_b_5
 (26 5)  (788 293)  (788 293)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 293)  (793 293)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (38 5)  (800 293)  (800 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (14 6)  (776 294)  (776 294)  routing T_15_18.wire_logic_cluster/lc_4/out <X> T_15_18.lc_trk_g1_4
 (16 6)  (778 294)  (778 294)  routing T_15_18.sp12_h_l_18 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (786 294)  (786 294)  routing T_15_18.bot_op_7 <X> T_15_18.lc_trk_g1_7
 (25 6)  (787 294)  (787 294)  routing T_15_18.lft_op_6 <X> T_15_18.lc_trk_g1_6
 (27 6)  (789 294)  (789 294)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 294)  (792 294)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 294)  (793 294)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (41 6)  (803 294)  (803 294)  LC_3 Logic Functioning bit
 (42 6)  (804 294)  (804 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (17 7)  (779 295)  (779 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (780 295)  (780 295)  routing T_15_18.sp12_h_l_18 <X> T_15_18.lc_trk_g1_5
 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (786 295)  (786 295)  routing T_15_18.lft_op_6 <X> T_15_18.lc_trk_g1_6
 (26 7)  (788 295)  (788 295)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 295)  (790 295)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 295)  (792 295)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 295)  (794 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (797 295)  (797 295)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.input_2_3
 (42 7)  (804 295)  (804 295)  LC_3 Logic Functioning bit
 (43 7)  (805 295)  (805 295)  LC_3 Logic Functioning bit
 (21 8)  (783 296)  (783 296)  routing T_15_18.bnl_op_3 <X> T_15_18.lc_trk_g2_3
 (22 8)  (784 296)  (784 296)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (788 296)  (788 296)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 296)  (789 296)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 296)  (792 296)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 296)  (795 296)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 296)  (796 296)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 296)  (799 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (21 9)  (783 297)  (783 297)  routing T_15_18.bnl_op_3 <X> T_15_18.lc_trk_g2_3
 (26 9)  (788 297)  (788 297)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 297)  (793 297)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 297)  (794 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (795 297)  (795 297)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.input_2_4
 (34 9)  (796 297)  (796 297)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.input_2_4
 (38 9)  (800 297)  (800 297)  LC_4 Logic Functioning bit
 (41 9)  (803 297)  (803 297)  LC_4 Logic Functioning bit
 (43 9)  (805 297)  (805 297)  LC_4 Logic Functioning bit
 (1 10)  (763 298)  (763 298)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (780 298)  (780 298)  routing T_15_18.bnl_op_5 <X> T_15_18.lc_trk_g2_5
 (21 10)  (783 298)  (783 298)  routing T_15_18.bnl_op_7 <X> T_15_18.lc_trk_g2_7
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (787 298)  (787 298)  routing T_15_18.bnl_op_6 <X> T_15_18.lc_trk_g2_6
 (1 11)  (763 299)  (763 299)  routing T_15_18.glb_netwk_4 <X> T_15_18.glb2local_2
 (18 11)  (780 299)  (780 299)  routing T_15_18.bnl_op_5 <X> T_15_18.lc_trk_g2_5
 (21 11)  (783 299)  (783 299)  routing T_15_18.bnl_op_7 <X> T_15_18.lc_trk_g2_7
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (787 299)  (787 299)  routing T_15_18.bnl_op_6 <X> T_15_18.lc_trk_g2_6
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 300)  (780 300)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g3_1
 (25 12)  (787 300)  (787 300)  routing T_15_18.wire_logic_cluster/lc_2/out <X> T_15_18.lc_trk_g3_2
 (26 12)  (788 300)  (788 300)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 300)  (789 300)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 300)  (792 300)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 300)  (793 300)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 300)  (795 300)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 300)  (797 300)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.input_2_6
 (36 12)  (798 300)  (798 300)  LC_6 Logic Functioning bit
 (39 12)  (801 300)  (801 300)  LC_6 Logic Functioning bit
 (40 12)  (802 300)  (802 300)  LC_6 Logic Functioning bit
 (41 12)  (803 300)  (803 300)  LC_6 Logic Functioning bit
 (42 12)  (804 300)  (804 300)  LC_6 Logic Functioning bit
 (43 12)  (805 300)  (805 300)  LC_6 Logic Functioning bit
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 301)  (792 301)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 301)  (794 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (796 301)  (796 301)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.input_2_6
 (36 13)  (798 301)  (798 301)  LC_6 Logic Functioning bit
 (37 13)  (799 301)  (799 301)  LC_6 Logic Functioning bit
 (38 13)  (800 301)  (800 301)  LC_6 Logic Functioning bit
 (39 13)  (801 301)  (801 301)  LC_6 Logic Functioning bit
 (40 13)  (802 301)  (802 301)  LC_6 Logic Functioning bit
 (41 13)  (803 301)  (803 301)  LC_6 Logic Functioning bit
 (42 13)  (804 301)  (804 301)  LC_6 Logic Functioning bit
 (43 13)  (805 301)  (805 301)  LC_6 Logic Functioning bit
 (10 15)  (772 303)  (772 303)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_t_47


LogicTile_17_18

 (19 2)  (893 290)  (893 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_19_18

 (19 0)  (1001 288)  (1001 288)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (17 5)  (0 277)  (0 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (16 9)  (1 281)  (1 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (6 13)  (11 285)  (11 285)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_4 lc_trk_g1_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_4_17

 (3 1)  (183 273)  (183 273)  routing T_4_17.sp12_h_l_23 <X> T_4_17.sp12_v_b_0
 (8 6)  (188 278)  (188 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41
 (9 6)  (189 278)  (189 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41
 (10 6)  (190 278)  (190 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41


RAM_Tile_8_17

 (2 12)  (398 284)  (398 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_17

 (21 0)  (567 272)  (567 272)  routing T_11_17.bnr_op_3 <X> T_11_17.lc_trk_g0_3
 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (21 1)  (567 273)  (567 273)  routing T_11_17.bnr_op_3 <X> T_11_17.lc_trk_g0_3
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (567 274)  (567 274)  routing T_11_17.bnr_op_7 <X> T_11_17.lc_trk_g0_7
 (22 2)  (568 274)  (568 274)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (8 3)  (554 275)  (554 275)  routing T_11_17.sp4_h_r_1 <X> T_11_17.sp4_v_t_36
 (9 3)  (555 275)  (555 275)  routing T_11_17.sp4_h_r_1 <X> T_11_17.sp4_v_t_36
 (21 3)  (567 275)  (567 275)  routing T_11_17.bnr_op_7 <X> T_11_17.lc_trk_g0_7
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 275)  (570 275)  routing T_11_17.bot_op_6 <X> T_11_17.lc_trk_g0_6
 (11 4)  (557 276)  (557 276)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_v_b_5
 (13 4)  (559 276)  (559 276)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_v_b_5
 (15 4)  (561 276)  (561 276)  routing T_11_17.bot_op_1 <X> T_11_17.lc_trk_g1_1
 (17 4)  (563 276)  (563 276)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (12 5)  (558 277)  (558 277)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_v_b_5
 (27 10)  (573 282)  (573 282)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 282)  (577 282)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (581 282)  (581 282)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.input_2_5
 (36 10)  (582 282)  (582 282)  LC_5 Logic Functioning bit
 (37 10)  (583 282)  (583 282)  LC_5 Logic Functioning bit
 (39 10)  (585 282)  (585 282)  LC_5 Logic Functioning bit
 (40 10)  (586 282)  (586 282)  LC_5 Logic Functioning bit
 (41 10)  (587 282)  (587 282)  LC_5 Logic Functioning bit
 (42 10)  (588 282)  (588 282)  LC_5 Logic Functioning bit
 (43 10)  (589 282)  (589 282)  LC_5 Logic Functioning bit
 (45 10)  (591 282)  (591 282)  LC_5 Logic Functioning bit
 (26 11)  (572 283)  (572 283)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 283)  (577 283)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 283)  (578 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (581 283)  (581 283)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.input_2_5
 (36 11)  (582 283)  (582 283)  LC_5 Logic Functioning bit
 (37 11)  (583 283)  (583 283)  LC_5 Logic Functioning bit
 (39 11)  (585 283)  (585 283)  LC_5 Logic Functioning bit
 (40 11)  (586 283)  (586 283)  LC_5 Logic Functioning bit
 (42 11)  (588 283)  (588 283)  LC_5 Logic Functioning bit
 (43 11)  (589 283)  (589 283)  LC_5 Logic Functioning bit
 (5 12)  (551 284)  (551 284)  routing T_11_17.sp4_v_t_44 <X> T_11_17.sp4_h_r_9
 (9 12)  (555 284)  (555 284)  routing T_11_17.sp4_v_t_47 <X> T_11_17.sp4_h_r_10
 (0 14)  (546 286)  (546 286)  routing T_11_17.glb_netwk_4 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_17

 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 274)  (614 274)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g0_4
 (21 2)  (621 274)  (621 274)  routing T_12_17.sp4_h_l_10 <X> T_12_17.lc_trk_g0_7
 (22 2)  (622 274)  (622 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (623 274)  (623 274)  routing T_12_17.sp4_h_l_10 <X> T_12_17.lc_trk_g0_7
 (24 2)  (624 274)  (624 274)  routing T_12_17.sp4_h_l_10 <X> T_12_17.lc_trk_g0_7
 (26 2)  (626 274)  (626 274)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (40 2)  (640 274)  (640 274)  LC_1 Logic Functioning bit
 (14 3)  (614 275)  (614 275)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g0_4
 (15 3)  (615 275)  (615 275)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g0_4
 (16 3)  (616 275)  (616 275)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (621 275)  (621 275)  routing T_12_17.sp4_h_l_10 <X> T_12_17.lc_trk_g0_7
 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 275)  (630 275)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 275)  (631 275)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 275)  (632 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (634 275)  (634 275)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.input_2_1
 (35 3)  (635 275)  (635 275)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.input_2_1
 (21 4)  (621 276)  (621 276)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g1_3
 (22 4)  (622 276)  (622 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 276)  (628 276)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 276)  (631 276)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 276)  (634 276)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (38 4)  (638 276)  (638 276)  LC_2 Logic Functioning bit
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (43 4)  (643 276)  (643 276)  LC_2 Logic Functioning bit
 (50 4)  (650 276)  (650 276)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (622 277)  (622 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (623 277)  (623 277)  routing T_12_17.sp4_h_r_2 <X> T_12_17.lc_trk_g1_2
 (24 5)  (624 277)  (624 277)  routing T_12_17.sp4_h_r_2 <X> T_12_17.lc_trk_g1_2
 (25 5)  (625 277)  (625 277)  routing T_12_17.sp4_h_r_2 <X> T_12_17.lc_trk_g1_2
 (27 5)  (627 277)  (627 277)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 277)  (628 277)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (38 5)  (638 277)  (638 277)  LC_2 Logic Functioning bit
 (43 5)  (643 277)  (643 277)  LC_2 Logic Functioning bit
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 278)  (630 278)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 278)  (634 278)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 278)  (635 278)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.input_2_3
 (37 6)  (637 278)  (637 278)  LC_3 Logic Functioning bit
 (39 6)  (639 278)  (639 278)  LC_3 Logic Functioning bit
 (40 6)  (640 278)  (640 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (14 7)  (614 279)  (614 279)  routing T_12_17.sp4_h_r_4 <X> T_12_17.lc_trk_g1_4
 (15 7)  (615 279)  (615 279)  routing T_12_17.sp4_h_r_4 <X> T_12_17.lc_trk_g1_4
 (16 7)  (616 279)  (616 279)  routing T_12_17.sp4_h_r_4 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (622 279)  (622 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (623 279)  (623 279)  routing T_12_17.sp4_h_r_6 <X> T_12_17.lc_trk_g1_6
 (24 7)  (624 279)  (624 279)  routing T_12_17.sp4_h_r_6 <X> T_12_17.lc_trk_g1_6
 (25 7)  (625 279)  (625 279)  routing T_12_17.sp4_h_r_6 <X> T_12_17.lc_trk_g1_6
 (28 7)  (628 279)  (628 279)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 279)  (631 279)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 279)  (632 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (635 279)  (635 279)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.input_2_3
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (38 7)  (638 279)  (638 279)  LC_3 Logic Functioning bit
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (40 7)  (640 279)  (640 279)  LC_3 Logic Functioning bit
 (15 8)  (615 280)  (615 280)  routing T_12_17.rgt_op_1 <X> T_12_17.lc_trk_g2_1
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (618 280)  (618 280)  routing T_12_17.rgt_op_1 <X> T_12_17.lc_trk_g2_1
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (624 281)  (624 281)  routing T_12_17.tnr_op_2 <X> T_12_17.lc_trk_g2_2
 (15 12)  (615 284)  (615 284)  routing T_12_17.tnr_op_1 <X> T_12_17.lc_trk_g3_1
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (621 284)  (621 284)  routing T_12_17.sp4_h_r_35 <X> T_12_17.lc_trk_g3_3
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 284)  (623 284)  routing T_12_17.sp4_h_r_35 <X> T_12_17.lc_trk_g3_3
 (24 12)  (624 284)  (624 284)  routing T_12_17.sp4_h_r_35 <X> T_12_17.lc_trk_g3_3
 (15 13)  (615 285)  (615 285)  routing T_12_17.tnr_op_0 <X> T_12_17.lc_trk_g3_0
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (0 14)  (600 286)  (600 286)  routing T_12_17.glb_netwk_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_17

 (12 0)  (666 272)  (666 272)  routing T_13_17.sp4_v_t_39 <X> T_13_17.sp4_h_r_2
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 272)  (672 272)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g0_1
 (21 0)  (675 272)  (675 272)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (14 1)  (668 273)  (668 273)  routing T_13_17.top_op_0 <X> T_13_17.lc_trk_g0_0
 (15 1)  (669 273)  (669 273)  routing T_13_17.top_op_0 <X> T_13_17.lc_trk_g0_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 273)  (684 273)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 273)  (685 273)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 274)  (668 274)  routing T_13_17.sp4_h_l_1 <X> T_13_17.lc_trk_g0_4
 (28 2)  (682 274)  (682 274)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 274)  (688 274)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (38 2)  (692 274)  (692 274)  LC_1 Logic Functioning bit
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (42 2)  (696 274)  (696 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (45 2)  (699 274)  (699 274)  LC_1 Logic Functioning bit
 (50 2)  (704 274)  (704 274)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (669 275)  (669 275)  routing T_13_17.sp4_h_l_1 <X> T_13_17.lc_trk_g0_4
 (16 3)  (670 275)  (670 275)  routing T_13_17.sp4_h_l_1 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 275)  (684 275)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (39 3)  (693 275)  (693 275)  LC_1 Logic Functioning bit
 (42 3)  (696 275)  (696 275)  LC_1 Logic Functioning bit
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 276)  (678 276)  routing T_13_17.top_op_3 <X> T_13_17.lc_trk_g1_3
 (27 4)  (681 276)  (681 276)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 276)  (682 276)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 276)  (684 276)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 276)  (689 276)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.input_2_2
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (38 4)  (692 276)  (692 276)  LC_2 Logic Functioning bit
 (40 4)  (694 276)  (694 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (5 5)  (659 277)  (659 277)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_3
 (21 5)  (675 277)  (675 277)  routing T_13_17.top_op_3 <X> T_13_17.lc_trk_g1_3
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 277)  (678 277)  routing T_13_17.top_op_2 <X> T_13_17.lc_trk_g1_2
 (25 5)  (679 277)  (679 277)  routing T_13_17.top_op_2 <X> T_13_17.lc_trk_g1_2
 (26 5)  (680 277)  (680 277)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 277)  (686 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (687 277)  (687 277)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.input_2_2
 (34 5)  (688 277)  (688 277)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.input_2_2
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (37 5)  (691 277)  (691 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (39 5)  (693 277)  (693 277)  LC_2 Logic Functioning bit
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (41 5)  (695 277)  (695 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (43 5)  (697 277)  (697 277)  LC_2 Logic Functioning bit
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 278)  (672 278)  routing T_13_17.wire_logic_cluster/lc_5/out <X> T_13_17.lc_trk_g1_5
 (26 6)  (680 278)  (680 278)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 278)  (684 278)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 278)  (687 278)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 278)  (688 278)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 279)  (681 279)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 279)  (682 279)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 279)  (685 279)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (687 279)  (687 279)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.input_2_3
 (35 7)  (689 279)  (689 279)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.input_2_3
 (41 7)  (695 279)  (695 279)  LC_3 Logic Functioning bit
 (14 8)  (668 280)  (668 280)  routing T_13_17.sp4_h_r_40 <X> T_13_17.lc_trk_g2_0
 (15 8)  (669 280)  (669 280)  routing T_13_17.tnl_op_1 <X> T_13_17.lc_trk_g2_1
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (675 280)  (675 280)  routing T_13_17.rgt_op_3 <X> T_13_17.lc_trk_g2_3
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 280)  (678 280)  routing T_13_17.rgt_op_3 <X> T_13_17.lc_trk_g2_3
 (25 8)  (679 280)  (679 280)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g2_2
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 280)  (685 280)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (50 8)  (704 280)  (704 280)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (668 281)  (668 281)  routing T_13_17.sp4_h_r_40 <X> T_13_17.lc_trk_g2_0
 (15 9)  (669 281)  (669 281)  routing T_13_17.sp4_h_r_40 <X> T_13_17.lc_trk_g2_0
 (16 9)  (670 281)  (670 281)  routing T_13_17.sp4_h_r_40 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (672 281)  (672 281)  routing T_13_17.tnl_op_1 <X> T_13_17.lc_trk_g2_1
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 281)  (690 281)  LC_4 Logic Functioning bit
 (37 9)  (691 281)  (691 281)  LC_4 Logic Functioning bit
 (43 9)  (697 281)  (697 281)  LC_4 Logic Functioning bit
 (14 10)  (668 282)  (668 282)  routing T_13_17.wire_logic_cluster/lc_4/out <X> T_13_17.lc_trk_g2_4
 (21 10)  (675 282)  (675 282)  routing T_13_17.wire_logic_cluster/lc_7/out <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 282)  (682 282)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 282)  (684 282)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 282)  (687 282)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (41 10)  (695 282)  (695 282)  LC_5 Logic Functioning bit
 (42 10)  (696 282)  (696 282)  LC_5 Logic Functioning bit
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (678 283)  (678 283)  routing T_13_17.tnr_op_6 <X> T_13_17.lc_trk_g2_6
 (26 11)  (680 283)  (680 283)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 283)  (681 283)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 283)  (682 283)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 283)  (684 283)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 283)  (685 283)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 283)  (686 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (687 283)  (687 283)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.input_2_5
 (35 11)  (689 283)  (689 283)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.input_2_5
 (36 11)  (690 283)  (690 283)  LC_5 Logic Functioning bit
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (38 11)  (692 283)  (692 283)  LC_5 Logic Functioning bit
 (39 11)  (693 283)  (693 283)  LC_5 Logic Functioning bit
 (40 11)  (694 283)  (694 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (43 11)  (697 283)  (697 283)  LC_5 Logic Functioning bit
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (678 284)  (678 284)  routing T_13_17.tnl_op_3 <X> T_13_17.lc_trk_g3_3
 (28 12)  (682 284)  (682 284)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 284)  (685 284)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 284)  (687 284)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (41 12)  (695 284)  (695 284)  LC_6 Logic Functioning bit
 (50 12)  (704 284)  (704 284)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (675 285)  (675 285)  routing T_13_17.tnl_op_3 <X> T_13_17.lc_trk_g3_3
 (26 13)  (680 285)  (680 285)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 285)  (681 285)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 285)  (682 285)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 285)  (685 285)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (39 13)  (693 285)  (693 285)  LC_6 Logic Functioning bit
 (0 14)  (654 286)  (654 286)  routing T_13_17.glb_netwk_4 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (658 286)  (658 286)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_44
 (6 14)  (660 286)  (660 286)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_44
 (15 14)  (669 286)  (669 286)  routing T_13_17.rgt_op_5 <X> T_13_17.lc_trk_g3_5
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 286)  (672 286)  routing T_13_17.rgt_op_5 <X> T_13_17.lc_trk_g3_5
 (21 14)  (675 286)  (675 286)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g3_7
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 286)  (678 286)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g3_7
 (25 14)  (679 286)  (679 286)  routing T_13_17.rgt_op_6 <X> T_13_17.lc_trk_g3_6
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 286)  (682 286)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 286)  (685 286)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 286)  (687 286)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (41 14)  (695 286)  (695 286)  LC_7 Logic Functioning bit
 (43 14)  (697 286)  (697 286)  LC_7 Logic Functioning bit
 (45 14)  (699 286)  (699 286)  LC_7 Logic Functioning bit
 (50 14)  (704 286)  (704 286)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (659 287)  (659 287)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_44
 (15 15)  (669 287)  (669 287)  routing T_13_17.tnr_op_4 <X> T_13_17.lc_trk_g3_4
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (676 287)  (676 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 287)  (678 287)  routing T_13_17.rgt_op_6 <X> T_13_17.lc_trk_g3_6
 (26 15)  (680 287)  (680 287)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 287)  (682 287)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit
 (40 15)  (694 287)  (694 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (21 0)  (729 272)  (729 272)  routing T_14_17.wire_logic_cluster/lc_3/out <X> T_14_17.lc_trk_g0_3
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (734 272)  (734 272)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 272)  (735 272)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 272)  (741 272)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (37 0)  (745 272)  (745 272)  LC_0 Logic Functioning bit
 (38 0)  (746 272)  (746 272)  LC_0 Logic Functioning bit
 (39 0)  (747 272)  (747 272)  LC_0 Logic Functioning bit
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 273)  (732 273)  routing T_14_17.bot_op_2 <X> T_14_17.lc_trk_g0_2
 (26 1)  (734 273)  (734 273)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 273)  (735 273)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 273)  (738 273)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (36 1)  (744 273)  (744 273)  LC_0 Logic Functioning bit
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (38 1)  (746 273)  (746 273)  LC_0 Logic Functioning bit
 (39 1)  (747 273)  (747 273)  LC_0 Logic Functioning bit
 (41 1)  (749 273)  (749 273)  LC_0 Logic Functioning bit
 (43 1)  (751 273)  (751 273)  LC_0 Logic Functioning bit
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 274)  (723 274)  routing T_14_17.top_op_5 <X> T_14_17.lc_trk_g0_5
 (17 2)  (725 274)  (725 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 274)  (732 274)  routing T_14_17.top_op_7 <X> T_14_17.lc_trk_g0_7
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (38 2)  (746 274)  (746 274)  LC_1 Logic Functioning bit
 (42 2)  (750 274)  (750 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (50 2)  (758 274)  (758 274)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (716 275)  (716 275)  routing T_14_17.sp4_v_b_10 <X> T_14_17.sp4_v_t_36
 (10 3)  (718 275)  (718 275)  routing T_14_17.sp4_v_b_10 <X> T_14_17.sp4_v_t_36
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (726 275)  (726 275)  routing T_14_17.top_op_5 <X> T_14_17.lc_trk_g0_5
 (21 3)  (729 275)  (729 275)  routing T_14_17.top_op_7 <X> T_14_17.lc_trk_g0_7
 (26 3)  (734 275)  (734 275)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 275)  (736 275)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 275)  (738 275)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (38 3)  (746 275)  (746 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (42 3)  (750 275)  (750 275)  LC_1 Logic Functioning bit
 (43 3)  (751 275)  (751 275)  LC_1 Logic Functioning bit
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 276)  (738 276)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 277)  (732 277)  routing T_14_17.bot_op_2 <X> T_14_17.lc_trk_g1_2
 (30 5)  (738 277)  (738 277)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (41 5)  (749 277)  (749 277)  LC_2 Logic Functioning bit
 (43 5)  (751 277)  (751 277)  LC_2 Logic Functioning bit
 (48 5)  (756 277)  (756 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (1 6)  (709 278)  (709 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (12 6)  (720 278)  (720 278)  routing T_14_17.sp4_v_t_40 <X> T_14_17.sp4_h_l_40
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 278)  (726 278)  routing T_14_17.wire_logic_cluster/lc_5/out <X> T_14_17.lc_trk_g1_5
 (21 6)  (729 278)  (729 278)  routing T_14_17.sp4_h_l_2 <X> T_14_17.lc_trk_g1_7
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (731 278)  (731 278)  routing T_14_17.sp4_h_l_2 <X> T_14_17.lc_trk_g1_7
 (24 6)  (732 278)  (732 278)  routing T_14_17.sp4_h_l_2 <X> T_14_17.lc_trk_g1_7
 (27 6)  (735 278)  (735 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 278)  (736 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 278)  (738 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 278)  (739 278)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (45 6)  (753 278)  (753 278)  LC_3 Logic Functioning bit
 (1 7)  (709 279)  (709 279)  routing T_14_17.glb_netwk_4 <X> T_14_17.glb2local_0
 (11 7)  (719 279)  (719 279)  routing T_14_17.sp4_v_t_40 <X> T_14_17.sp4_h_l_40
 (14 7)  (722 279)  (722 279)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g1_4
 (15 7)  (723 279)  (723 279)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (734 279)  (734 279)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 279)  (748 279)  LC_3 Logic Functioning bit
 (41 7)  (749 279)  (749 279)  LC_3 Logic Functioning bit
 (42 7)  (750 279)  (750 279)  LC_3 Logic Functioning bit
 (43 7)  (751 279)  (751 279)  LC_3 Logic Functioning bit
 (48 7)  (756 279)  (756 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (723 280)  (723 280)  routing T_14_17.rgt_op_1 <X> T_14_17.lc_trk_g2_1
 (17 8)  (725 280)  (725 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (726 280)  (726 280)  routing T_14_17.rgt_op_1 <X> T_14_17.lc_trk_g2_1
 (21 8)  (729 280)  (729 280)  routing T_14_17.bnl_op_3 <X> T_14_17.lc_trk_g2_3
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (28 8)  (736 280)  (736 280)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (41 8)  (749 280)  (749 280)  LC_4 Logic Functioning bit
 (43 8)  (751 280)  (751 280)  LC_4 Logic Functioning bit
 (14 9)  (722 281)  (722 281)  routing T_14_17.tnl_op_0 <X> T_14_17.lc_trk_g2_0
 (15 9)  (723 281)  (723 281)  routing T_14_17.tnl_op_0 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (729 281)  (729 281)  routing T_14_17.bnl_op_3 <X> T_14_17.lc_trk_g2_3
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.tnr_op_2 <X> T_14_17.lc_trk_g2_2
 (28 9)  (736 281)  (736 281)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 281)  (738 281)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (25 10)  (733 282)  (733 282)  routing T_14_17.wire_logic_cluster/lc_6/out <X> T_14_17.lc_trk_g2_6
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 282)  (735 282)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 282)  (736 282)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 282)  (738 282)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 282)  (742 282)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 282)  (745 282)  LC_5 Logic Functioning bit
 (39 10)  (747 282)  (747 282)  LC_5 Logic Functioning bit
 (45 10)  (753 282)  (753 282)  LC_5 Logic Functioning bit
 (46 10)  (754 282)  (754 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (730 283)  (730 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (41 11)  (749 283)  (749 283)  LC_5 Logic Functioning bit
 (43 11)  (751 283)  (751 283)  LC_5 Logic Functioning bit
 (48 11)  (756 283)  (756 283)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (732 284)  (732 284)  routing T_14_17.tnr_op_3 <X> T_14_17.lc_trk_g3_3
 (26 12)  (734 284)  (734 284)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 284)  (738 284)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (45 12)  (753 284)  (753 284)  LC_6 Logic Functioning bit
 (46 12)  (754 284)  (754 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (759 284)  (759 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (723 285)  (723 285)  routing T_14_17.tnr_op_0 <X> T_14_17.lc_trk_g3_0
 (17 13)  (725 285)  (725 285)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (26 13)  (734 285)  (734 285)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 285)  (736 285)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (40 13)  (748 285)  (748 285)  LC_6 Logic Functioning bit
 (41 13)  (749 285)  (749 285)  LC_6 Logic Functioning bit
 (42 13)  (750 285)  (750 285)  LC_6 Logic Functioning bit
 (43 13)  (751 285)  (751 285)  LC_6 Logic Functioning bit
 (12 14)  (720 286)  (720 286)  routing T_14_17.sp4_v_t_40 <X> T_14_17.sp4_h_l_46
 (15 14)  (723 286)  (723 286)  routing T_14_17.rgt_op_5 <X> T_14_17.lc_trk_g3_5
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 286)  (726 286)  routing T_14_17.rgt_op_5 <X> T_14_17.lc_trk_g3_5
 (21 14)  (729 286)  (729 286)  routing T_14_17.rgt_op_7 <X> T_14_17.lc_trk_g3_7
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (732 286)  (732 286)  routing T_14_17.rgt_op_7 <X> T_14_17.lc_trk_g3_7
 (26 14)  (734 286)  (734 286)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 286)  (736 286)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 286)  (741 286)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 286)  (742 286)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 286)  (744 286)  LC_7 Logic Functioning bit
 (37 14)  (745 286)  (745 286)  LC_7 Logic Functioning bit
 (38 14)  (746 286)  (746 286)  LC_7 Logic Functioning bit
 (39 14)  (747 286)  (747 286)  LC_7 Logic Functioning bit
 (41 14)  (749 286)  (749 286)  LC_7 Logic Functioning bit
 (43 14)  (751 286)  (751 286)  LC_7 Logic Functioning bit
 (46 14)  (754 286)  (754 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (11 15)  (719 287)  (719 287)  routing T_14_17.sp4_v_t_40 <X> T_14_17.sp4_h_l_46
 (13 15)  (721 287)  (721 287)  routing T_14_17.sp4_v_t_40 <X> T_14_17.sp4_h_l_46
 (15 15)  (723 287)  (723 287)  routing T_14_17.tnr_op_4 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (19 15)  (727 287)  (727 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (27 15)  (735 287)  (735 287)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 287)  (736 287)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 287)  (738 287)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 287)  (739 287)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 287)  (744 287)  LC_7 Logic Functioning bit
 (37 15)  (745 287)  (745 287)  LC_7 Logic Functioning bit
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit
 (39 15)  (747 287)  (747 287)  LC_7 Logic Functioning bit
 (40 15)  (748 287)  (748 287)  LC_7 Logic Functioning bit
 (41 15)  (749 287)  (749 287)  LC_7 Logic Functioning bit
 (42 15)  (750 287)  (750 287)  LC_7 Logic Functioning bit
 (43 15)  (751 287)  (751 287)  LC_7 Logic Functioning bit
 (48 15)  (756 287)  (756 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_17

 (8 1)  (770 273)  (770 273)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_b_1
 (8 2)  (770 274)  (770 274)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_h_l_36
 (15 2)  (777 274)  (777 274)  routing T_15_17.lft_op_5 <X> T_15_17.lc_trk_g0_5
 (17 2)  (779 274)  (779 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 274)  (780 274)  routing T_15_17.lft_op_5 <X> T_15_17.lc_trk_g0_5
 (21 2)  (783 274)  (783 274)  routing T_15_17.lft_op_7 <X> T_15_17.lc_trk_g0_7
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 274)  (786 274)  routing T_15_17.lft_op_7 <X> T_15_17.lc_trk_g0_7
 (25 2)  (787 274)  (787 274)  routing T_15_17.lft_op_6 <X> T_15_17.lc_trk_g0_6
 (26 2)  (788 274)  (788 274)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 274)  (790 274)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 274)  (793 274)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 275)  (786 275)  routing T_15_17.lft_op_6 <X> T_15_17.lc_trk_g0_6
 (26 3)  (788 275)  (788 275)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 275)  (792 275)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 275)  (793 275)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (41 3)  (803 275)  (803 275)  LC_1 Logic Functioning bit
 (43 3)  (805 275)  (805 275)  LC_1 Logic Functioning bit
 (26 4)  (788 276)  (788 276)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 276)  (789 276)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 276)  (790 276)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 276)  (792 276)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 276)  (793 276)  routing T_15_17.lc_trk_g0_5 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (40 4)  (802 276)  (802 276)  LC_2 Logic Functioning bit
 (42 4)  (804 276)  (804 276)  LC_2 Logic Functioning bit
 (28 5)  (790 277)  (790 277)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 277)  (792 277)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (47 5)  (809 277)  (809 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (786 281)  (786 281)  routing T_15_17.tnl_op_2 <X> T_15_17.lc_trk_g2_2
 (25 9)  (787 281)  (787 281)  routing T_15_17.tnl_op_2 <X> T_15_17.lc_trk_g2_2
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 282)  (792 282)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 282)  (793 282)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 282)  (795 282)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (38 10)  (800 282)  (800 282)  LC_5 Logic Functioning bit
 (8 11)  (770 283)  (770 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (9 11)  (771 283)  (771 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (10 11)  (772 283)  (772 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (14 11)  (776 283)  (776 283)  routing T_15_17.tnl_op_4 <X> T_15_17.lc_trk_g2_4
 (15 11)  (777 283)  (777 283)  routing T_15_17.tnl_op_4 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (30 11)  (792 283)  (792 283)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (38 11)  (800 283)  (800 283)  LC_5 Logic Functioning bit
 (31 12)  (793 284)  (793 284)  routing T_15_17.lc_trk_g0_5 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 284)  (798 284)  LC_6 Logic Functioning bit
 (37 12)  (799 284)  (799 284)  LC_6 Logic Functioning bit
 (50 12)  (812 284)  (812 284)  Cascade bit: LH_LC06_inmux02_5

 (36 13)  (798 285)  (798 285)  LC_6 Logic Functioning bit
 (37 13)  (799 285)  (799 285)  LC_6 Logic Functioning bit
 (26 14)  (788 286)  (788 286)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (36 14)  (798 286)  (798 286)  LC_7 Logic Functioning bit
 (43 14)  (805 286)  (805 286)  LC_7 Logic Functioning bit
 (50 14)  (812 286)  (812 286)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (786 287)  (786 287)  routing T_15_17.tnl_op_6 <X> T_15_17.lc_trk_g3_6
 (25 15)  (787 287)  (787 287)  routing T_15_17.tnl_op_6 <X> T_15_17.lc_trk_g3_6
 (26 15)  (788 287)  (788 287)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 287)  (789 287)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 287)  (790 287)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (799 287)  (799 287)  LC_7 Logic Functioning bit
 (42 15)  (804 287)  (804 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (19 13)  (835 285)  (835 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23


IO_Tile_33_17

 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 1)  (0 257)  (0 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 268)  (13 268)  routing T_0_16.span12_horz_4 <X> T_0_16.lc_trk_g1_4
 (4 13)  (13 269)  (13 269)  routing T_0_16.span12_horz_4 <X> T_0_16.lc_trk_g1_4
 (5 13)  (12 269)  (12 269)  routing T_0_16.span12_horz_4 <X> T_0_16.lc_trk_g1_4
 (7 13)  (10 269)  (10 269)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_4 lc_trk_g1_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_6_16

 (2 4)  (290 260)  (290 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_9_16

 (8 1)  (446 257)  (446 257)  routing T_9_16.sp4_h_l_42 <X> T_9_16.sp4_v_b_1
 (9 1)  (447 257)  (447 257)  routing T_9_16.sp4_h_l_42 <X> T_9_16.sp4_v_b_1
 (10 1)  (448 257)  (448 257)  routing T_9_16.sp4_h_l_42 <X> T_9_16.sp4_v_b_1
 (9 9)  (447 265)  (447 265)  routing T_9_16.sp4_v_t_46 <X> T_9_16.sp4_v_b_7
 (10 9)  (448 265)  (448 265)  routing T_9_16.sp4_v_t_46 <X> T_9_16.sp4_v_b_7


LogicTile_10_16

 (3 2)  (495 258)  (495 258)  routing T_10_16.sp12_h_r_0 <X> T_10_16.sp12_h_l_23
 (3 3)  (495 259)  (495 259)  routing T_10_16.sp12_h_r_0 <X> T_10_16.sp12_h_l_23
 (14 6)  (506 262)  (506 262)  routing T_10_16.sp4_v_t_1 <X> T_10_16.lc_trk_g1_4
 (14 7)  (506 263)  (506 263)  routing T_10_16.sp4_v_t_1 <X> T_10_16.lc_trk_g1_4
 (16 7)  (508 263)  (508 263)  routing T_10_16.sp4_v_t_1 <X> T_10_16.lc_trk_g1_4
 (17 7)  (509 263)  (509 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (31 8)  (523 264)  (523 264)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 264)  (526 264)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (40 8)  (532 264)  (532 264)  LC_4 Logic Functioning bit
 (41 8)  (533 264)  (533 264)  LC_4 Logic Functioning bit
 (42 8)  (534 264)  (534 264)  LC_4 Logic Functioning bit
 (43 8)  (535 264)  (535 264)  LC_4 Logic Functioning bit
 (47 8)  (539 264)  (539 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (40 9)  (532 265)  (532 265)  LC_4 Logic Functioning bit
 (41 9)  (533 265)  (533 265)  LC_4 Logic Functioning bit
 (42 9)  (534 265)  (534 265)  LC_4 Logic Functioning bit
 (43 9)  (535 265)  (535 265)  LC_4 Logic Functioning bit


LogicTile_11_16

 (28 2)  (574 258)  (574 258)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 258)  (576 258)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 258)  (577 258)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 258)  (579 258)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 258)  (580 258)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (586 258)  (586 258)  LC_1 Logic Functioning bit
 (42 2)  (588 258)  (588 258)  LC_1 Logic Functioning bit
 (30 3)  (576 259)  (576 259)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (40 3)  (586 259)  (586 259)  LC_1 Logic Functioning bit
 (42 3)  (588 259)  (588 259)  LC_1 Logic Functioning bit
 (15 8)  (561 264)  (561 264)  routing T_11_16.rgt_op_1 <X> T_11_16.lc_trk_g2_1
 (17 8)  (563 264)  (563 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 264)  (564 264)  routing T_11_16.rgt_op_1 <X> T_11_16.lc_trk_g2_1
 (25 8)  (571 264)  (571 264)  routing T_11_16.rgt_op_2 <X> T_11_16.lc_trk_g2_2
 (22 9)  (568 265)  (568 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (570 265)  (570 265)  routing T_11_16.rgt_op_2 <X> T_11_16.lc_trk_g2_2
 (14 10)  (560 266)  (560 266)  routing T_11_16.rgt_op_4 <X> T_11_16.lc_trk_g2_4
 (25 10)  (571 266)  (571 266)  routing T_11_16.rgt_op_6 <X> T_11_16.lc_trk_g2_6
 (15 11)  (561 267)  (561 267)  routing T_11_16.rgt_op_4 <X> T_11_16.lc_trk_g2_4
 (17 11)  (563 267)  (563 267)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (568 267)  (568 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (570 267)  (570 267)  routing T_11_16.rgt_op_6 <X> T_11_16.lc_trk_g2_6
 (14 12)  (560 268)  (560 268)  routing T_11_16.rgt_op_0 <X> T_11_16.lc_trk_g3_0
 (28 12)  (574 268)  (574 268)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 268)  (579 268)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 268)  (580 268)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 268)  (581 268)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.input_2_6
 (37 12)  (583 268)  (583 268)  LC_6 Logic Functioning bit
 (38 12)  (584 268)  (584 268)  LC_6 Logic Functioning bit
 (39 12)  (585 268)  (585 268)  LC_6 Logic Functioning bit
 (40 12)  (586 268)  (586 268)  LC_6 Logic Functioning bit
 (41 12)  (587 268)  (587 268)  LC_6 Logic Functioning bit
 (42 12)  (588 268)  (588 268)  LC_6 Logic Functioning bit
 (15 13)  (561 269)  (561 269)  routing T_11_16.rgt_op_0 <X> T_11_16.lc_trk_g3_0
 (17 13)  (563 269)  (563 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (572 269)  (572 269)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 269)  (574 269)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 269)  (575 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (578 269)  (578 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (579 269)  (579 269)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.input_2_6
 (38 13)  (584 269)  (584 269)  LC_6 Logic Functioning bit
 (39 13)  (585 269)  (585 269)  LC_6 Logic Functioning bit
 (40 13)  (586 269)  (586 269)  LC_6 Logic Functioning bit
 (41 13)  (587 269)  (587 269)  LC_6 Logic Functioning bit
 (43 13)  (589 269)  (589 269)  LC_6 Logic Functioning bit
 (15 14)  (561 270)  (561 270)  routing T_11_16.rgt_op_5 <X> T_11_16.lc_trk_g3_5
 (17 14)  (563 270)  (563 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 270)  (564 270)  routing T_11_16.rgt_op_5 <X> T_11_16.lc_trk_g3_5


LogicTile_12_16

 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (37 0)  (637 256)  (637 256)  LC_0 Logic Functioning bit
 (38 0)  (638 256)  (638 256)  LC_0 Logic Functioning bit
 (39 0)  (639 256)  (639 256)  LC_0 Logic Functioning bit
 (44 0)  (644 256)  (644 256)  LC_0 Logic Functioning bit
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (40 1)  (640 257)  (640 257)  LC_0 Logic Functioning bit
 (41 1)  (641 257)  (641 257)  LC_0 Logic Functioning bit
 (42 1)  (642 257)  (642 257)  LC_0 Logic Functioning bit
 (43 1)  (643 257)  (643 257)  LC_0 Logic Functioning bit
 (45 1)  (645 257)  (645 257)  LC_0 Logic Functioning bit
 (50 1)  (650 257)  (650 257)  Carry_In_Mux bit 

 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_3 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 258)  (628 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (37 2)  (637 258)  (637 258)  LC_1 Logic Functioning bit
 (38 2)  (638 258)  (638 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (44 2)  (644 258)  (644 258)  LC_1 Logic Functioning bit
 (45 2)  (645 258)  (645 258)  LC_1 Logic Functioning bit
 (0 3)  (600 259)  (600 259)  routing T_12_16.glb_netwk_3 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (40 3)  (640 259)  (640 259)  LC_1 Logic Functioning bit
 (41 3)  (641 259)  (641 259)  LC_1 Logic Functioning bit
 (42 3)  (642 259)  (642 259)  LC_1 Logic Functioning bit
 (43 3)  (643 259)  (643 259)  LC_1 Logic Functioning bit
 (45 3)  (645 259)  (645 259)  LC_1 Logic Functioning bit
 (21 4)  (621 260)  (621 260)  routing T_12_16.wire_logic_cluster/lc_3/out <X> T_12_16.lc_trk_g1_3
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 260)  (625 260)  routing T_12_16.wire_logic_cluster/lc_2/out <X> T_12_16.lc_trk_g1_2
 (27 4)  (627 260)  (627 260)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (37 4)  (637 260)  (637 260)  LC_2 Logic Functioning bit
 (38 4)  (638 260)  (638 260)  LC_2 Logic Functioning bit
 (39 4)  (639 260)  (639 260)  LC_2 Logic Functioning bit
 (44 4)  (644 260)  (644 260)  LC_2 Logic Functioning bit
 (45 4)  (645 260)  (645 260)  LC_2 Logic Functioning bit
 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 261)  (630 261)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (40 5)  (640 261)  (640 261)  LC_2 Logic Functioning bit
 (41 5)  (641 261)  (641 261)  LC_2 Logic Functioning bit
 (42 5)  (642 261)  (642 261)  LC_2 Logic Functioning bit
 (43 5)  (643 261)  (643 261)  LC_2 Logic Functioning bit
 (45 5)  (645 261)  (645 261)  LC_2 Logic Functioning bit
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 262)  (618 262)  routing T_12_16.wire_logic_cluster/lc_5/out <X> T_12_16.lc_trk_g1_5
 (21 6)  (621 262)  (621 262)  routing T_12_16.wire_logic_cluster/lc_7/out <X> T_12_16.lc_trk_g1_7
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 262)  (625 262)  routing T_12_16.wire_logic_cluster/lc_6/out <X> T_12_16.lc_trk_g1_6
 (27 6)  (627 262)  (627 262)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (37 6)  (637 262)  (637 262)  LC_3 Logic Functioning bit
 (38 6)  (638 262)  (638 262)  LC_3 Logic Functioning bit
 (39 6)  (639 262)  (639 262)  LC_3 Logic Functioning bit
 (44 6)  (644 262)  (644 262)  LC_3 Logic Functioning bit
 (45 6)  (645 262)  (645 262)  LC_3 Logic Functioning bit
 (22 7)  (622 263)  (622 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 263)  (630 263)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (40 7)  (640 263)  (640 263)  LC_3 Logic Functioning bit
 (41 7)  (641 263)  (641 263)  LC_3 Logic Functioning bit
 (42 7)  (642 263)  (642 263)  LC_3 Logic Functioning bit
 (43 7)  (643 263)  (643 263)  LC_3 Logic Functioning bit
 (45 7)  (645 263)  (645 263)  LC_3 Logic Functioning bit
 (27 8)  (627 264)  (627 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 264)  (628 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 264)  (630 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (37 8)  (637 264)  (637 264)  LC_4 Logic Functioning bit
 (38 8)  (638 264)  (638 264)  LC_4 Logic Functioning bit
 (39 8)  (639 264)  (639 264)  LC_4 Logic Functioning bit
 (44 8)  (644 264)  (644 264)  LC_4 Logic Functioning bit
 (45 8)  (645 264)  (645 264)  LC_4 Logic Functioning bit
 (40 9)  (640 265)  (640 265)  LC_4 Logic Functioning bit
 (41 9)  (641 265)  (641 265)  LC_4 Logic Functioning bit
 (42 9)  (642 265)  (642 265)  LC_4 Logic Functioning bit
 (43 9)  (643 265)  (643 265)  LC_4 Logic Functioning bit
 (45 9)  (645 265)  (645 265)  LC_4 Logic Functioning bit
 (27 10)  (627 266)  (627 266)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 266)  (630 266)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (37 10)  (637 266)  (637 266)  LC_5 Logic Functioning bit
 (38 10)  (638 266)  (638 266)  LC_5 Logic Functioning bit
 (39 10)  (639 266)  (639 266)  LC_5 Logic Functioning bit
 (44 10)  (644 266)  (644 266)  LC_5 Logic Functioning bit
 (45 10)  (645 266)  (645 266)  LC_5 Logic Functioning bit
 (40 11)  (640 267)  (640 267)  LC_5 Logic Functioning bit
 (41 11)  (641 267)  (641 267)  LC_5 Logic Functioning bit
 (42 11)  (642 267)  (642 267)  LC_5 Logic Functioning bit
 (43 11)  (643 267)  (643 267)  LC_5 Logic Functioning bit
 (45 11)  (645 267)  (645 267)  LC_5 Logic Functioning bit
 (14 12)  (614 268)  (614 268)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g3_0
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 268)  (618 268)  routing T_12_16.wire_logic_cluster/lc_1/out <X> T_12_16.lc_trk_g3_1
 (27 12)  (627 268)  (627 268)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 268)  (630 268)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 268)  (636 268)  LC_6 Logic Functioning bit
 (37 12)  (637 268)  (637 268)  LC_6 Logic Functioning bit
 (38 12)  (638 268)  (638 268)  LC_6 Logic Functioning bit
 (39 12)  (639 268)  (639 268)  LC_6 Logic Functioning bit
 (44 12)  (644 268)  (644 268)  LC_6 Logic Functioning bit
 (45 12)  (645 268)  (645 268)  LC_6 Logic Functioning bit
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (630 269)  (630 269)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (40 13)  (640 269)  (640 269)  LC_6 Logic Functioning bit
 (41 13)  (641 269)  (641 269)  LC_6 Logic Functioning bit
 (42 13)  (642 269)  (642 269)  LC_6 Logic Functioning bit
 (43 13)  (643 269)  (643 269)  LC_6 Logic Functioning bit
 (45 13)  (645 269)  (645 269)  LC_6 Logic Functioning bit
 (0 14)  (600 270)  (600 270)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 270)  (614 270)  routing T_12_16.wire_logic_cluster/lc_4/out <X> T_12_16.lc_trk_g3_4
 (17 14)  (617 270)  (617 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (627 270)  (627 270)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 270)  (630 270)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (637 270)  (637 270)  LC_7 Logic Functioning bit
 (39 14)  (639 270)  (639 270)  LC_7 Logic Functioning bit
 (41 14)  (641 270)  (641 270)  LC_7 Logic Functioning bit
 (43 14)  (643 270)  (643 270)  LC_7 Logic Functioning bit
 (45 14)  (645 270)  (645 270)  LC_7 Logic Functioning bit
 (0 15)  (600 271)  (600 271)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 271)  (601 271)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (630 271)  (630 271)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (37 15)  (637 271)  (637 271)  LC_7 Logic Functioning bit
 (39 15)  (639 271)  (639 271)  LC_7 Logic Functioning bit
 (41 15)  (641 271)  (641 271)  LC_7 Logic Functioning bit
 (43 15)  (643 271)  (643 271)  LC_7 Logic Functioning bit
 (45 15)  (645 271)  (645 271)  LC_7 Logic Functioning bit


LogicTile_13_16

 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 256)  (684 256)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 256)  (685 256)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (38 0)  (692 256)  (692 256)  LC_0 Logic Functioning bit
 (26 1)  (680 257)  (680 257)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 257)  (685 257)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 257)  (687 257)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.input_2_0
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 258)  (671 258)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 258)  (672 258)  routing T_13_16.wire_logic_cluster/lc_5/out <X> T_13_16.lc_trk_g0_5
 (22 2)  (676 258)  (676 258)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 258)  (678 258)  routing T_13_16.top_op_7 <X> T_13_16.lc_trk_g0_7
 (25 2)  (679 258)  (679 258)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g0_6
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 258)  (684 258)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 258)  (687 258)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (38 2)  (692 258)  (692 258)  LC_1 Logic Functioning bit
 (41 2)  (695 258)  (695 258)  LC_1 Logic Functioning bit
 (42 2)  (696 258)  (696 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (50 2)  (704 258)  (704 258)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (675 259)  (675 259)  routing T_13_16.top_op_7 <X> T_13_16.lc_trk_g0_7
 (22 3)  (676 259)  (676 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 259)  (677 259)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g0_6
 (25 3)  (679 259)  (679 259)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g0_6
 (26 3)  (680 259)  (680 259)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 259)  (681 259)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 259)  (684 259)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 259)  (685 259)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (37 3)  (691 259)  (691 259)  LC_1 Logic Functioning bit
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (39 3)  (693 259)  (693 259)  LC_1 Logic Functioning bit
 (40 3)  (694 259)  (694 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (43 3)  (697 259)  (697 259)  LC_1 Logic Functioning bit
 (17 4)  (671 260)  (671 260)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (672 260)  (672 260)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g1_1
 (25 4)  (679 260)  (679 260)  routing T_13_16.wire_logic_cluster/lc_2/out <X> T_13_16.lc_trk_g1_2
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 260)  (684 260)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 260)  (688 260)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (37 4)  (691 260)  (691 260)  LC_2 Logic Functioning bit
 (39 4)  (693 260)  (693 260)  LC_2 Logic Functioning bit
 (40 4)  (694 260)  (694 260)  LC_2 Logic Functioning bit
 (45 4)  (699 260)  (699 260)  LC_2 Logic Functioning bit
 (48 4)  (702 260)  (702 260)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (704 260)  (704 260)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (676 261)  (676 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (681 261)  (681 261)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 261)  (682 261)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 261)  (685 261)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 261)  (690 261)  LC_2 Logic Functioning bit
 (37 5)  (691 261)  (691 261)  LC_2 Logic Functioning bit
 (21 6)  (675 262)  (675 262)  routing T_13_16.wire_logic_cluster/lc_7/out <X> T_13_16.lc_trk_g1_7
 (22 6)  (676 262)  (676 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (680 262)  (680 262)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 262)  (681 262)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 262)  (682 262)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 262)  (685 262)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 262)  (687 262)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 262)  (691 262)  LC_3 Logic Functioning bit
 (39 6)  (693 262)  (693 262)  LC_3 Logic Functioning bit
 (22 7)  (676 263)  (676 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 263)  (678 263)  routing T_13_16.top_op_6 <X> T_13_16.lc_trk_g1_6
 (25 7)  (679 263)  (679 263)  routing T_13_16.top_op_6 <X> T_13_16.lc_trk_g1_6
 (26 7)  (680 263)  (680 263)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 263)  (684 263)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 263)  (685 263)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (53 7)  (707 263)  (707 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (669 264)  (669 264)  routing T_13_16.tnr_op_1 <X> T_13_16.lc_trk_g2_1
 (17 8)  (671 264)  (671 264)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (27 8)  (681 264)  (681 264)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 264)  (682 264)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 264)  (684 264)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 264)  (687 264)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 264)  (688 264)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 264)  (690 264)  LC_4 Logic Functioning bit
 (37 8)  (691 264)  (691 264)  LC_4 Logic Functioning bit
 (50 8)  (704 264)  (704 264)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (668 265)  (668 265)  routing T_13_16.sp4_r_v_b_32 <X> T_13_16.lc_trk_g2_0
 (17 9)  (671 265)  (671 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (678 265)  (678 265)  routing T_13_16.tnr_op_2 <X> T_13_16.lc_trk_g2_2
 (28 9)  (682 265)  (682 265)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (691 265)  (691 265)  LC_4 Logic Functioning bit
 (15 10)  (669 266)  (669 266)  routing T_13_16.tnr_op_5 <X> T_13_16.lc_trk_g2_5
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 266)  (687 266)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (41 10)  (695 266)  (695 266)  LC_5 Logic Functioning bit
 (43 10)  (697 266)  (697 266)  LC_5 Logic Functioning bit
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (678 267)  (678 267)  routing T_13_16.tnr_op_6 <X> T_13_16.lc_trk_g2_6
 (26 11)  (680 267)  (680 267)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 267)  (681 267)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 267)  (684 267)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (15 12)  (669 268)  (669 268)  routing T_13_16.rgt_op_1 <X> T_13_16.lc_trk_g3_1
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (672 268)  (672 268)  routing T_13_16.rgt_op_1 <X> T_13_16.lc_trk_g3_1
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (677 268)  (677 268)  routing T_13_16.sp4_v_t_30 <X> T_13_16.lc_trk_g3_3
 (24 12)  (678 268)  (678 268)  routing T_13_16.sp4_v_t_30 <X> T_13_16.lc_trk_g3_3
 (15 13)  (669 269)  (669 269)  routing T_13_16.sp4_v_t_29 <X> T_13_16.lc_trk_g3_0
 (16 13)  (670 269)  (670 269)  routing T_13_16.sp4_v_t_29 <X> T_13_16.lc_trk_g3_0
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (676 269)  (676 269)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (678 269)  (678 269)  routing T_13_16.tnl_op_2 <X> T_13_16.lc_trk_g3_2
 (25 13)  (679 269)  (679 269)  routing T_13_16.tnl_op_2 <X> T_13_16.lc_trk_g3_2
 (26 14)  (680 270)  (680 270)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 270)  (681 270)  routing T_13_16.lc_trk_g1_1 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 270)  (688 270)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (38 14)  (692 270)  (692 270)  LC_7 Logic Functioning bit
 (39 14)  (693 270)  (693 270)  LC_7 Logic Functioning bit
 (40 14)  (694 270)  (694 270)  LC_7 Logic Functioning bit
 (45 14)  (699 270)  (699 270)  LC_7 Logic Functioning bit
 (14 15)  (668 271)  (668 271)  routing T_13_16.sp4_r_v_b_44 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 271)  (685 271)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 271)  (686 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (687 271)  (687 271)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.input_2_7
 (36 15)  (690 271)  (690 271)  LC_7 Logic Functioning bit
 (38 15)  (692 271)  (692 271)  LC_7 Logic Functioning bit
 (46 15)  (700 271)  (700 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_16

 (21 0)  (729 256)  (729 256)  routing T_14_16.lft_op_3 <X> T_14_16.lc_trk_g0_3
 (22 0)  (730 256)  (730 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 256)  (732 256)  routing T_14_16.lft_op_3 <X> T_14_16.lc_trk_g0_3
 (22 2)  (730 258)  (730 258)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 258)  (732 258)  routing T_14_16.top_op_7 <X> T_14_16.lc_trk_g0_7
 (26 2)  (734 258)  (734 258)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 258)  (735 258)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (37 2)  (745 258)  (745 258)  LC_1 Logic Functioning bit
 (38 2)  (746 258)  (746 258)  LC_1 Logic Functioning bit
 (41 2)  (749 258)  (749 258)  LC_1 Logic Functioning bit
 (42 2)  (750 258)  (750 258)  LC_1 Logic Functioning bit
 (43 2)  (751 258)  (751 258)  LC_1 Logic Functioning bit
 (21 3)  (729 259)  (729 259)  routing T_14_16.top_op_7 <X> T_14_16.lc_trk_g0_7
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 259)  (732 259)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g0_6
 (25 3)  (733 259)  (733 259)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g0_6
 (27 3)  (735 259)  (735 259)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 259)  (738 259)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 259)  (739 259)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 259)  (740 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (741 259)  (741 259)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.input_2_1
 (36 3)  (744 259)  (744 259)  LC_1 Logic Functioning bit
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (38 3)  (746 259)  (746 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (40 3)  (748 259)  (748 259)  LC_1 Logic Functioning bit
 (42 3)  (750 259)  (750 259)  LC_1 Logic Functioning bit
 (43 3)  (751 259)  (751 259)  LC_1 Logic Functioning bit
 (21 4)  (729 260)  (729 260)  routing T_14_16.wire_logic_cluster/lc_3/out <X> T_14_16.lc_trk_g1_3
 (22 4)  (730 260)  (730 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (734 260)  (734 260)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 260)  (736 260)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 260)  (739 260)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (28 5)  (736 261)  (736 261)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 261)  (739 261)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 261)  (740 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (741 261)  (741 261)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.input_2_2
 (35 5)  (743 261)  (743 261)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.input_2_2
 (42 5)  (750 261)  (750 261)  LC_2 Logic Functioning bit
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (31 6)  (739 262)  (739 262)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 262)  (742 262)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (42 6)  (750 262)  (750 262)  LC_3 Logic Functioning bit
 (43 6)  (751 262)  (751 262)  LC_3 Logic Functioning bit
 (50 6)  (758 262)  (758 262)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (722 263)  (722 263)  routing T_14_16.top_op_4 <X> T_14_16.lc_trk_g1_4
 (15 7)  (723 263)  (723 263)  routing T_14_16.top_op_4 <X> T_14_16.lc_trk_g1_4
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (726 263)  (726 263)  routing T_14_16.sp4_r_v_b_29 <X> T_14_16.lc_trk_g1_5
 (42 7)  (750 263)  (750 263)  LC_3 Logic Functioning bit
 (43 7)  (751 263)  (751 263)  LC_3 Logic Functioning bit
 (14 8)  (722 264)  (722 264)  routing T_14_16.sp4_v_t_21 <X> T_14_16.lc_trk_g2_0
 (15 8)  (723 264)  (723 264)  routing T_14_16.tnr_op_1 <X> T_14_16.lc_trk_g2_1
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (19 8)  (727 264)  (727 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (21 8)  (729 264)  (729 264)  routing T_14_16.sp4_v_t_22 <X> T_14_16.lc_trk_g2_3
 (22 8)  (730 264)  (730 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (731 264)  (731 264)  routing T_14_16.sp4_v_t_22 <X> T_14_16.lc_trk_g2_3
 (26 8)  (734 264)  (734 264)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 264)  (735 264)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 264)  (743 264)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.input_2_4
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (38 8)  (746 264)  (746 264)  LC_4 Logic Functioning bit
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (14 9)  (722 265)  (722 265)  routing T_14_16.sp4_v_t_21 <X> T_14_16.lc_trk_g2_0
 (16 9)  (724 265)  (724 265)  routing T_14_16.sp4_v_t_21 <X> T_14_16.lc_trk_g2_0
 (17 9)  (725 265)  (725 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (729 265)  (729 265)  routing T_14_16.sp4_v_t_22 <X> T_14_16.lc_trk_g2_3
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (732 265)  (732 265)  routing T_14_16.tnr_op_2 <X> T_14_16.lc_trk_g2_2
 (26 9)  (734 265)  (734 265)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 265)  (738 265)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 265)  (740 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (742 265)  (742 265)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.input_2_4
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (39 9)  (747 265)  (747 265)  LC_4 Logic Functioning bit
 (41 9)  (749 265)  (749 265)  LC_4 Logic Functioning bit
 (43 9)  (751 265)  (751 265)  LC_4 Logic Functioning bit
 (27 10)  (735 266)  (735 266)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 266)  (736 266)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 266)  (741 266)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (37 10)  (745 266)  (745 266)  LC_5 Logic Functioning bit
 (38 10)  (746 266)  (746 266)  LC_5 Logic Functioning bit
 (42 10)  (750 266)  (750 266)  LC_5 Logic Functioning bit
 (43 10)  (751 266)  (751 266)  LC_5 Logic Functioning bit
 (50 10)  (758 266)  (758 266)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (734 267)  (734 267)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (37 11)  (745 267)  (745 267)  LC_5 Logic Functioning bit
 (42 11)  (750 267)  (750 267)  LC_5 Logic Functioning bit
 (43 11)  (751 267)  (751 267)  LC_5 Logic Functioning bit
 (15 12)  (723 268)  (723 268)  routing T_14_16.sp4_v_t_28 <X> T_14_16.lc_trk_g3_1
 (16 12)  (724 268)  (724 268)  routing T_14_16.sp4_v_t_28 <X> T_14_16.lc_trk_g3_1
 (17 12)  (725 268)  (725 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (733 268)  (733 268)  routing T_14_16.wire_logic_cluster/lc_2/out <X> T_14_16.lc_trk_g3_2
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_16_16

 (4 12)  (820 268)  (820 268)  routing T_16_16.sp4_h_l_38 <X> T_16_16.sp4_v_b_9
 (6 12)  (822 268)  (822 268)  routing T_16_16.sp4_h_l_38 <X> T_16_16.sp4_v_b_9
 (5 13)  (821 269)  (821 269)  routing T_16_16.sp4_h_l_38 <X> T_16_16.sp4_v_b_9


LogicTile_4_15

 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0


LogicTile_6_15

 (19 15)  (307 255)  (307 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_15

 (8 12)  (350 252)  (350 252)  routing T_7_15.sp4_v_b_4 <X> T_7_15.sp4_h_r_10
 (9 12)  (351 252)  (351 252)  routing T_7_15.sp4_v_b_4 <X> T_7_15.sp4_h_r_10
 (10 12)  (352 252)  (352 252)  routing T_7_15.sp4_v_b_4 <X> T_7_15.sp4_h_r_10


LogicTile_9_15

 (4 12)  (442 252)  (442 252)  routing T_9_15.sp4_h_l_38 <X> T_9_15.sp4_v_b_9
 (6 12)  (444 252)  (444 252)  routing T_9_15.sp4_h_l_38 <X> T_9_15.sp4_v_b_9
 (5 13)  (443 253)  (443 253)  routing T_9_15.sp4_h_l_38 <X> T_9_15.sp4_v_b_9


LogicTile_10_15

 (8 1)  (500 241)  (500 241)  routing T_10_15.sp4_h_r_1 <X> T_10_15.sp4_v_b_1


LogicTile_11_15

 (8 15)  (554 255)  (554 255)  routing T_11_15.sp4_h_l_47 <X> T_11_15.sp4_v_t_47


LogicTile_12_15

 (3 8)  (603 248)  (603 248)  routing T_12_15.sp12_v_t_22 <X> T_12_15.sp12_v_b_1
 (6 8)  (606 248)  (606 248)  routing T_12_15.sp4_h_r_1 <X> T_12_15.sp4_v_b_6


LogicTile_13_15

 (15 0)  (669 240)  (669 240)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g0_1
 (17 0)  (671 240)  (671 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (680 240)  (680 240)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 240)  (681 240)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 240)  (685 240)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (18 1)  (672 241)  (672 241)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g0_1
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 241)  (678 241)  routing T_13_15.top_op_2 <X> T_13_15.lc_trk_g0_2
 (25 1)  (679 241)  (679 241)  routing T_13_15.top_op_2 <X> T_13_15.lc_trk_g0_2
 (26 1)  (680 241)  (680 241)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 241)  (684 241)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 241)  (685 241)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 241)  (689 241)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.input_2_0
 (41 1)  (695 241)  (695 241)  LC_0 Logic Functioning bit
 (51 1)  (705 241)  (705 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (676 242)  (676 242)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 242)  (678 242)  routing T_13_15.top_op_7 <X> T_13_15.lc_trk_g0_7
 (21 3)  (675 243)  (675 243)  routing T_13_15.top_op_7 <X> T_13_15.lc_trk_g0_7
 (15 4)  (669 244)  (669 244)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g1_1
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 244)  (682 244)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (40 4)  (694 244)  (694 244)  LC_2 Logic Functioning bit
 (43 4)  (697 244)  (697 244)  LC_2 Logic Functioning bit
 (45 4)  (699 244)  (699 244)  LC_2 Logic Functioning bit
 (46 4)  (700 244)  (700 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (702 244)  (702 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (18 5)  (672 245)  (672 245)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g1_1
 (26 5)  (680 245)  (680 245)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 245)  (681 245)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 245)  (682 245)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 245)  (686 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (688 245)  (688 245)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.input_2_2
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (41 5)  (695 245)  (695 245)  LC_2 Logic Functioning bit
 (43 5)  (697 245)  (697 245)  LC_2 Logic Functioning bit
 (47 5)  (701 245)  (701 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (705 245)  (705 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (706 245)  (706 245)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (14 7)  (668 247)  (668 247)  routing T_13_15.top_op_4 <X> T_13_15.lc_trk_g1_4
 (15 7)  (669 247)  (669 247)  routing T_13_15.top_op_4 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (25 10)  (679 250)  (679 250)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g2_6
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (678 252)  (678 252)  routing T_13_15.tnr_op_3 <X> T_13_15.lc_trk_g3_3
 (25 12)  (679 252)  (679 252)  routing T_13_15.wire_logic_cluster/lc_2/out <X> T_13_15.lc_trk_g3_2
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (35 12)  (689 252)  (689 252)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.input_2_6
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (37 12)  (691 252)  (691 252)  LC_6 Logic Functioning bit
 (39 12)  (693 252)  (693 252)  LC_6 Logic Functioning bit
 (40 12)  (694 252)  (694 252)  LC_6 Logic Functioning bit
 (42 12)  (696 252)  (696 252)  LC_6 Logic Functioning bit
 (43 12)  (697 252)  (697 252)  LC_6 Logic Functioning bit
 (45 12)  (699 252)  (699 252)  LC_6 Logic Functioning bit
 (51 12)  (705 252)  (705 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (681 253)  (681 253)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 253)  (682 253)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 253)  (686 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 253)  (687 253)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.input_2_6
 (35 13)  (689 253)  (689 253)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.input_2_6
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (43 13)  (697 253)  (697 253)  LC_6 Logic Functioning bit
 (46 13)  (700 253)  (700 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (702 253)  (702 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (669 254)  (669 254)  routing T_13_15.tnr_op_5 <X> T_13_15.lc_trk_g3_5
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5


LogicTile_14_15

 (25 0)  (733 240)  (733 240)  routing T_14_15.lft_op_2 <X> T_14_15.lc_trk_g0_2
 (26 0)  (734 240)  (734 240)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 240)  (741 240)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (40 0)  (748 240)  (748 240)  LC_0 Logic Functioning bit
 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 241)  (732 241)  routing T_14_15.lft_op_2 <X> T_14_15.lc_trk_g0_2
 (26 1)  (734 241)  (734 241)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 241)  (738 241)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 241)  (739 241)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (743 241)  (743 241)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.input_2_0
 (40 1)  (748 241)  (748 241)  LC_0 Logic Functioning bit
 (41 1)  (749 241)  (749 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (43 1)  (751 241)  (751 241)  LC_0 Logic Functioning bit
 (25 2)  (733 242)  (733 242)  routing T_14_15.lft_op_6 <X> T_14_15.lc_trk_g0_6
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 243)  (732 243)  routing T_14_15.lft_op_6 <X> T_14_15.lc_trk_g0_6
 (19 6)  (727 246)  (727 246)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (22 10)  (730 250)  (730 250)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (732 250)  (732 250)  routing T_14_15.tnl_op_7 <X> T_14_15.lc_trk_g2_7
 (21 11)  (729 251)  (729 251)  routing T_14_15.tnl_op_7 <X> T_14_15.lc_trk_g2_7
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (732 253)  (732 253)  routing T_14_15.tnl_op_2 <X> T_14_15.lc_trk_g3_2
 (25 13)  (733 253)  (733 253)  routing T_14_15.tnl_op_2 <X> T_14_15.lc_trk_g3_2


LogicTile_16_15

 (4 12)  (820 252)  (820 252)  routing T_16_15.sp4_h_l_44 <X> T_16_15.sp4_v_b_9
 (5 13)  (821 253)  (821 253)  routing T_16_15.sp4_h_l_44 <X> T_16_15.sp4_v_b_9


LogicTile_7_14

 (19 4)  (361 228)  (361 228)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_9_14

 (22 0)  (460 224)  (460 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (461 224)  (461 224)  routing T_9_14.sp4_h_r_3 <X> T_9_14.lc_trk_g0_3
 (24 0)  (462 224)  (462 224)  routing T_9_14.sp4_h_r_3 <X> T_9_14.lc_trk_g0_3
 (29 0)  (467 224)  (467 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 224)  (468 224)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 224)  (470 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (473 224)  (473 224)  routing T_9_14.lc_trk_g0_4 <X> T_9_14.input_2_0
 (36 0)  (474 224)  (474 224)  LC_0 Logic Functioning bit
 (37 0)  (475 224)  (475 224)  LC_0 Logic Functioning bit
 (41 0)  (479 224)  (479 224)  LC_0 Logic Functioning bit
 (43 0)  (481 224)  (481 224)  LC_0 Logic Functioning bit
 (45 0)  (483 224)  (483 224)  LC_0 Logic Functioning bit
 (51 0)  (489 224)  (489 224)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (21 1)  (459 225)  (459 225)  routing T_9_14.sp4_h_r_3 <X> T_9_14.lc_trk_g0_3
 (27 1)  (465 225)  (465 225)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 225)  (466 225)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 225)  (467 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 225)  (468 225)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 225)  (469 225)  routing T_9_14.lc_trk_g0_3 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 225)  (470 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (474 225)  (474 225)  LC_0 Logic Functioning bit
 (37 1)  (475 225)  (475 225)  LC_0 Logic Functioning bit
 (0 2)  (438 226)  (438 226)  routing T_9_14.glb_netwk_6 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (1 2)  (439 226)  (439 226)  routing T_9_14.glb_netwk_6 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (2 2)  (440 226)  (440 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (460 226)  (460 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (461 226)  (461 226)  routing T_9_14.sp4_h_r_7 <X> T_9_14.lc_trk_g0_7
 (24 2)  (462 226)  (462 226)  routing T_9_14.sp4_h_r_7 <X> T_9_14.lc_trk_g0_7
 (15 3)  (453 227)  (453 227)  routing T_9_14.sp4_v_t_9 <X> T_9_14.lc_trk_g0_4
 (16 3)  (454 227)  (454 227)  routing T_9_14.sp4_v_t_9 <X> T_9_14.lc_trk_g0_4
 (17 3)  (455 227)  (455 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (459 227)  (459 227)  routing T_9_14.sp4_h_r_7 <X> T_9_14.lc_trk_g0_7
 (0 4)  (438 228)  (438 228)  routing T_9_14.lc_trk_g3_3 <X> T_9_14.wire_logic_cluster/lc_7/cen
 (1 4)  (439 228)  (439 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (438 229)  (438 229)  routing T_9_14.lc_trk_g3_3 <X> T_9_14.wire_logic_cluster/lc_7/cen
 (1 5)  (439 229)  (439 229)  routing T_9_14.lc_trk_g3_3 <X> T_9_14.wire_logic_cluster/lc_7/cen
 (21 6)  (459 230)  (459 230)  routing T_9_14.sp4_v_b_15 <X> T_9_14.lc_trk_g1_7
 (22 6)  (460 230)  (460 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (461 230)  (461 230)  routing T_9_14.sp4_v_b_15 <X> T_9_14.lc_trk_g1_7
 (27 6)  (465 230)  (465 230)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 230)  (467 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 230)  (468 230)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 230)  (469 230)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 230)  (470 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 230)  (471 230)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 230)  (472 230)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 230)  (473 230)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.input_2_3
 (36 6)  (474 230)  (474 230)  LC_3 Logic Functioning bit
 (38 6)  (476 230)  (476 230)  LC_3 Logic Functioning bit
 (45 6)  (483 230)  (483 230)  LC_3 Logic Functioning bit
 (47 6)  (485 230)  (485 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (21 7)  (459 231)  (459 231)  routing T_9_14.sp4_v_b_15 <X> T_9_14.lc_trk_g1_7
 (26 7)  (464 231)  (464 231)  routing T_9_14.lc_trk_g0_3 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 231)  (467 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 231)  (468 231)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 231)  (469 231)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 231)  (470 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (473 231)  (473 231)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.input_2_3
 (36 7)  (474 231)  (474 231)  LC_3 Logic Functioning bit
 (37 7)  (475 231)  (475 231)  LC_3 Logic Functioning bit
 (39 7)  (477 231)  (477 231)  LC_3 Logic Functioning bit
 (43 7)  (481 231)  (481 231)  LC_3 Logic Functioning bit
 (16 12)  (454 236)  (454 236)  routing T_9_14.sp4_v_t_12 <X> T_9_14.lc_trk_g3_1
 (17 12)  (455 236)  (455 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (456 236)  (456 236)  routing T_9_14.sp4_v_t_12 <X> T_9_14.lc_trk_g3_1
 (21 12)  (459 236)  (459 236)  routing T_9_14.sp4_h_r_43 <X> T_9_14.lc_trk_g3_3
 (22 12)  (460 236)  (460 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (461 236)  (461 236)  routing T_9_14.sp4_h_r_43 <X> T_9_14.lc_trk_g3_3
 (24 12)  (462 236)  (462 236)  routing T_9_14.sp4_h_r_43 <X> T_9_14.lc_trk_g3_3
 (21 13)  (459 237)  (459 237)  routing T_9_14.sp4_h_r_43 <X> T_9_14.lc_trk_g3_3
 (0 14)  (438 238)  (438 238)  routing T_9_14.glb_netwk_4 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 238)  (439 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (459 238)  (459 238)  routing T_9_14.sp4_v_t_18 <X> T_9_14.lc_trk_g3_7
 (22 14)  (460 238)  (460 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (461 238)  (461 238)  routing T_9_14.sp4_v_t_18 <X> T_9_14.lc_trk_g3_7


LogicTile_10_14

 (3 0)  (495 224)  (495 224)  routing T_10_14.sp12_h_r_0 <X> T_10_14.sp12_v_b_0
 (3 1)  (495 225)  (495 225)  routing T_10_14.sp12_h_r_0 <X> T_10_14.sp12_v_b_0
 (22 1)  (514 225)  (514 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (517 225)  (517 225)  routing T_10_14.sp4_r_v_b_33 <X> T_10_14.lc_trk_g0_2
 (0 2)  (492 226)  (492 226)  routing T_10_14.glb_netwk_6 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (1 2)  (493 226)  (493 226)  routing T_10_14.glb_netwk_6 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (493 228)  (493 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (514 228)  (514 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (515 228)  (515 228)  routing T_10_14.sp4_h_r_3 <X> T_10_14.lc_trk_g1_3
 (24 4)  (516 228)  (516 228)  routing T_10_14.sp4_h_r_3 <X> T_10_14.lc_trk_g1_3
 (25 4)  (517 228)  (517 228)  routing T_10_14.sp4_h_l_7 <X> T_10_14.lc_trk_g1_2
 (0 5)  (492 229)  (492 229)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (1 5)  (493 229)  (493 229)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (5 5)  (497 229)  (497 229)  routing T_10_14.sp4_h_r_3 <X> T_10_14.sp4_v_b_3
 (21 5)  (513 229)  (513 229)  routing T_10_14.sp4_h_r_3 <X> T_10_14.lc_trk_g1_3
 (22 5)  (514 229)  (514 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (515 229)  (515 229)  routing T_10_14.sp4_h_l_7 <X> T_10_14.lc_trk_g1_2
 (24 5)  (516 229)  (516 229)  routing T_10_14.sp4_h_l_7 <X> T_10_14.lc_trk_g1_2
 (25 5)  (517 229)  (517 229)  routing T_10_14.sp4_h_l_7 <X> T_10_14.lc_trk_g1_2
 (25 6)  (517 230)  (517 230)  routing T_10_14.sp4_h_r_14 <X> T_10_14.lc_trk_g1_6
 (22 7)  (514 231)  (514 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (515 231)  (515 231)  routing T_10_14.sp4_h_r_14 <X> T_10_14.lc_trk_g1_6
 (24 7)  (516 231)  (516 231)  routing T_10_14.sp4_h_r_14 <X> T_10_14.lc_trk_g1_6
 (4 8)  (496 232)  (496 232)  routing T_10_14.sp4_h_l_43 <X> T_10_14.sp4_v_b_6
 (27 8)  (519 232)  (519 232)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 232)  (521 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 232)  (522 232)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 232)  (524 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 232)  (526 232)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 232)  (527 232)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.input_2_4
 (36 8)  (528 232)  (528 232)  LC_4 Logic Functioning bit
 (43 8)  (535 232)  (535 232)  LC_4 Logic Functioning bit
 (45 8)  (537 232)  (537 232)  LC_4 Logic Functioning bit
 (47 8)  (539 232)  (539 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (5 9)  (497 233)  (497 233)  routing T_10_14.sp4_h_l_43 <X> T_10_14.sp4_v_b_6
 (26 9)  (518 233)  (518 233)  routing T_10_14.lc_trk_g0_2 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 233)  (521 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 233)  (522 233)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 233)  (523 233)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 233)  (524 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (525 233)  (525 233)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.input_2_4
 (36 9)  (528 233)  (528 233)  LC_4 Logic Functioning bit
 (37 9)  (529 233)  (529 233)  LC_4 Logic Functioning bit
 (39 9)  (531 233)  (531 233)  LC_4 Logic Functioning bit
 (43 9)  (535 233)  (535 233)  LC_4 Logic Functioning bit
 (5 10)  (497 234)  (497 234)  routing T_10_14.sp4_h_r_3 <X> T_10_14.sp4_h_l_43
 (4 11)  (496 235)  (496 235)  routing T_10_14.sp4_h_r_3 <X> T_10_14.sp4_h_l_43
 (16 11)  (508 235)  (508 235)  routing T_10_14.sp12_v_b_12 <X> T_10_14.lc_trk_g2_4
 (17 11)  (509 235)  (509 235)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (0 14)  (492 238)  (492 238)  routing T_10_14.glb_netwk_4 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 238)  (493 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_14

 (17 2)  (617 226)  (617 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (618 227)  (618 227)  routing T_12_14.sp4_r_v_b_29 <X> T_12_14.lc_trk_g0_5
 (22 9)  (622 233)  (622 233)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (624 233)  (624 233)  routing T_12_14.tnr_op_2 <X> T_12_14.lc_trk_g2_2
 (26 10)  (626 234)  (626 234)  routing T_12_14.lc_trk_g0_5 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 234)  (628 234)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 234)  (630 234)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 234)  (633 234)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (22 11)  (622 235)  (622 235)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (624 235)  (624 235)  routing T_12_14.tnr_op_6 <X> T_12_14.lc_trk_g2_6
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 235)  (630 235)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 235)  (631 235)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 235)  (637 235)  LC_5 Logic Functioning bit
 (39 11)  (639 235)  (639 235)  LC_5 Logic Functioning bit


LogicTile_13_14

 (25 0)  (679 224)  (679 224)  routing T_13_14.sp4_v_b_10 <X> T_13_14.lc_trk_g0_2
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (677 225)  (677 225)  routing T_13_14.sp4_v_b_10 <X> T_13_14.lc_trk_g0_2
 (25 1)  (679 225)  (679 225)  routing T_13_14.sp4_v_b_10 <X> T_13_14.lc_trk_g0_2
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 226)  (669 226)  routing T_13_14.lft_op_5 <X> T_13_14.lc_trk_g0_5
 (17 2)  (671 226)  (671 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 226)  (672 226)  routing T_13_14.lft_op_5 <X> T_13_14.lc_trk_g0_5
 (1 4)  (655 228)  (655 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (655 229)  (655 229)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (5 6)  (659 230)  (659 230)  routing T_13_14.sp4_v_t_44 <X> T_13_14.sp4_h_l_38
 (4 7)  (658 231)  (658 231)  routing T_13_14.sp4_v_t_44 <X> T_13_14.sp4_h_l_38
 (6 7)  (660 231)  (660 231)  routing T_13_14.sp4_v_t_44 <X> T_13_14.sp4_h_l_38
 (22 7)  (676 231)  (676 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 231)  (678 231)  routing T_13_14.top_op_6 <X> T_13_14.lc_trk_g1_6
 (25 7)  (679 231)  (679 231)  routing T_13_14.top_op_6 <X> T_13_14.lc_trk_g1_6
 (9 9)  (663 233)  (663 233)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_v_b_7
 (10 9)  (664 233)  (664 233)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_v_b_7
 (8 10)  (662 234)  (662 234)  routing T_13_14.sp4_v_t_36 <X> T_13_14.sp4_h_l_42
 (9 10)  (663 234)  (663 234)  routing T_13_14.sp4_v_t_36 <X> T_13_14.sp4_h_l_42
 (10 10)  (664 234)  (664 234)  routing T_13_14.sp4_v_t_36 <X> T_13_14.sp4_h_l_42
 (14 10)  (668 234)  (668 234)  routing T_13_14.sp4_v_t_17 <X> T_13_14.lc_trk_g2_4
 (26 10)  (680 234)  (680 234)  routing T_13_14.lc_trk_g0_5 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 234)  (681 234)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 234)  (682 234)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 234)  (684 234)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 234)  (685 234)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 234)  (687 234)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 234)  (689 234)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.input_2_5
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (38 10)  (692 234)  (692 234)  LC_5 Logic Functioning bit
 (40 10)  (694 234)  (694 234)  LC_5 Logic Functioning bit
 (41 10)  (695 234)  (695 234)  LC_5 Logic Functioning bit
 (43 10)  (697 234)  (697 234)  LC_5 Logic Functioning bit
 (45 10)  (699 234)  (699 234)  LC_5 Logic Functioning bit
 (48 10)  (702 234)  (702 234)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (16 11)  (670 235)  (670 235)  routing T_13_14.sp4_v_t_17 <X> T_13_14.lc_trk_g2_4
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 235)  (686 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (688 235)  (688 235)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.input_2_5
 (35 11)  (689 235)  (689 235)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.input_2_5
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (37 11)  (691 235)  (691 235)  LC_5 Logic Functioning bit
 (39 11)  (693 235)  (693 235)  LC_5 Logic Functioning bit
 (40 11)  (694 235)  (694 235)  LC_5 Logic Functioning bit
 (41 11)  (695 235)  (695 235)  LC_5 Logic Functioning bit
 (42 11)  (696 235)  (696 235)  LC_5 Logic Functioning bit
 (43 11)  (697 235)  (697 235)  LC_5 Logic Functioning bit
 (10 13)  (664 237)  (664 237)  routing T_13_14.sp4_h_r_5 <X> T_13_14.sp4_v_b_10
 (0 14)  (654 238)  (654 238)  routing T_13_14.glb_netwk_4 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 238)  (655 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (672 239)  (672 239)  routing T_13_14.sp4_r_v_b_45 <X> T_13_14.lc_trk_g3_5


LogicTile_14_14

 (26 0)  (734 224)  (734 224)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 224)  (742 224)  routing T_14_14.lc_trk_g1_0 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (37 0)  (745 224)  (745 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (41 0)  (749 224)  (749 224)  LC_0 Logic Functioning bit
 (43 0)  (751 224)  (751 224)  LC_0 Logic Functioning bit
 (46 0)  (754 224)  (754 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (760 224)  (760 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (37 1)  (745 225)  (745 225)  LC_0 Logic Functioning bit
 (38 1)  (746 225)  (746 225)  LC_0 Logic Functioning bit
 (39 1)  (747 225)  (747 225)  LC_0 Logic Functioning bit
 (40 1)  (748 225)  (748 225)  LC_0 Logic Functioning bit
 (42 1)  (750 225)  (750 225)  LC_0 Logic Functioning bit
 (46 1)  (754 225)  (754 225)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (14 5)  (722 229)  (722 229)  routing T_14_14.top_op_0 <X> T_14_14.lc_trk_g1_0
 (15 5)  (723 229)  (723 229)  routing T_14_14.top_op_0 <X> T_14_14.lc_trk_g1_0
 (17 5)  (725 229)  (725 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (1 6)  (709 230)  (709 230)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (5 6)  (713 230)  (713 230)  routing T_14_14.sp4_h_r_0 <X> T_14_14.sp4_h_l_38
 (1 7)  (709 231)  (709 231)  routing T_14_14.glb_netwk_4 <X> T_14_14.glb2local_0
 (4 7)  (712 231)  (712 231)  routing T_14_14.sp4_h_r_0 <X> T_14_14.sp4_h_l_38
 (3 9)  (711 233)  (711 233)  routing T_14_14.sp12_h_l_22 <X> T_14_14.sp12_v_b_1


LogicTile_16_14

 (3 9)  (819 233)  (819 233)  routing T_16_14.sp12_h_l_22 <X> T_16_14.sp12_v_b_1


LogicTile_10_13

 (9 3)  (501 211)  (501 211)  routing T_10_13.sp4_v_b_1 <X> T_10_13.sp4_v_t_36


LogicTile_11_13

 (13 4)  (559 212)  (559 212)  routing T_11_13.sp4_v_t_40 <X> T_11_13.sp4_v_b_5


LogicTile_12_13

 (14 3)  (614 211)  (614 211)  routing T_12_13.sp4_r_v_b_28 <X> T_12_13.lc_trk_g0_4
 (17 3)  (617 211)  (617 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 10)  (622 218)  (622 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (626 218)  (626 218)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 218)  (628 218)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 218)  (630 218)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 218)  (631 218)  routing T_12_13.lc_trk_g0_4 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (14 11)  (614 219)  (614 219)  routing T_12_13.sp4_r_v_b_36 <X> T_12_13.lc_trk_g2_4
 (17 11)  (617 219)  (617 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (626 219)  (626 219)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 219)  (628 219)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 219)  (629 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (637 219)  (637 219)  LC_5 Logic Functioning bit
 (39 11)  (639 219)  (639 219)  LC_5 Logic Functioning bit


LogicTile_13_13

 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (654 212)  (654 212)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 4)  (655 212)  (655 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (654 213)  (654 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 5)  (655 213)  (655 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (22 5)  (676 213)  (676 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (677 213)  (677 213)  routing T_13_13.sp4_v_b_18 <X> T_13_13.lc_trk_g1_2
 (24 5)  (678 213)  (678 213)  routing T_13_13.sp4_v_b_18 <X> T_13_13.lc_trk_g1_2
 (15 6)  (669 214)  (669 214)  routing T_13_13.lft_op_5 <X> T_13_13.lc_trk_g1_5
 (17 6)  (671 214)  (671 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 214)  (672 214)  routing T_13_13.lft_op_5 <X> T_13_13.lc_trk_g1_5
 (15 8)  (669 216)  (669 216)  routing T_13_13.sp4_v_t_28 <X> T_13_13.lc_trk_g2_1
 (16 8)  (670 216)  (670 216)  routing T_13_13.sp4_v_t_28 <X> T_13_13.lc_trk_g2_1
 (17 8)  (671 216)  (671 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (14 10)  (668 218)  (668 218)  routing T_13_13.sp4_v_b_36 <X> T_13_13.lc_trk_g2_4
 (14 11)  (668 219)  (668 219)  routing T_13_13.sp4_v_b_36 <X> T_13_13.lc_trk_g2_4
 (16 11)  (670 219)  (670 219)  routing T_13_13.sp4_v_b_36 <X> T_13_13.lc_trk_g2_4
 (17 11)  (671 219)  (671 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (680 220)  (680 220)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 220)  (681 220)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 220)  (687 220)  routing T_13_13.lc_trk_g2_1 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 220)  (689 220)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.input_2_6
 (36 12)  (690 220)  (690 220)  LC_6 Logic Functioning bit
 (38 12)  (692 220)  (692 220)  LC_6 Logic Functioning bit
 (40 12)  (694 220)  (694 220)  LC_6 Logic Functioning bit
 (41 12)  (695 220)  (695 220)  LC_6 Logic Functioning bit
 (43 12)  (697 220)  (697 220)  LC_6 Logic Functioning bit
 (45 12)  (699 220)  (699 220)  LC_6 Logic Functioning bit
 (52 12)  (706 220)  (706 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (675 221)  (675 221)  routing T_13_13.sp4_r_v_b_43 <X> T_13_13.lc_trk_g3_3
 (27 13)  (681 221)  (681 221)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 221)  (684 221)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 221)  (686 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (687 221)  (687 221)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.input_2_6
 (36 13)  (690 221)  (690 221)  LC_6 Logic Functioning bit
 (37 13)  (691 221)  (691 221)  LC_6 Logic Functioning bit
 (39 13)  (693 221)  (693 221)  LC_6 Logic Functioning bit
 (40 13)  (694 221)  (694 221)  LC_6 Logic Functioning bit
 (41 13)  (695 221)  (695 221)  LC_6 Logic Functioning bit
 (42 13)  (696 221)  (696 221)  LC_6 Logic Functioning bit
 (43 13)  (697 221)  (697 221)  LC_6 Logic Functioning bit
 (0 14)  (654 222)  (654 222)  routing T_13_13.glb_netwk_4 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 222)  (655 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 193)  (0 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0


RAM_Tile_8_12

 (2 8)  (398 200)  (398 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_12

 (2 0)  (494 192)  (494 192)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (0 2)  (492 194)  (492 194)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (1 2)  (493 194)  (493 194)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 2)  (494 194)  (494 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 194)  (506 194)  routing T_10_12.sp4_h_l_1 <X> T_10_12.lc_trk_g0_4
 (15 3)  (507 195)  (507 195)  routing T_10_12.sp4_h_l_1 <X> T_10_12.lc_trk_g0_4
 (16 3)  (508 195)  (508 195)  routing T_10_12.sp4_h_l_1 <X> T_10_12.lc_trk_g0_4
 (17 3)  (509 195)  (509 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (0 4)  (492 196)  (492 196)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (1 4)  (493 196)  (493 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (492 197)  (492 197)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (1 5)  (493 197)  (493 197)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (14 10)  (506 202)  (506 202)  routing T_10_12.sp4_v_b_36 <X> T_10_12.lc_trk_g2_4
 (22 10)  (514 202)  (514 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (14 11)  (506 203)  (506 203)  routing T_10_12.sp4_v_b_36 <X> T_10_12.lc_trk_g2_4
 (16 11)  (508 203)  (508 203)  routing T_10_12.sp4_v_b_36 <X> T_10_12.lc_trk_g2_4
 (17 11)  (509 203)  (509 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (513 203)  (513 203)  routing T_10_12.sp4_r_v_b_39 <X> T_10_12.lc_trk_g2_7
 (21 12)  (513 204)  (513 204)  routing T_10_12.sp4_v_t_14 <X> T_10_12.lc_trk_g3_3
 (22 12)  (514 204)  (514 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (515 204)  (515 204)  routing T_10_12.sp4_v_t_14 <X> T_10_12.lc_trk_g3_3
 (0 14)  (492 206)  (492 206)  routing T_10_12.glb_netwk_4 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 206)  (493 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (518 206)  (518 206)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 206)  (521 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 206)  (522 206)  routing T_10_12.lc_trk_g0_4 <X> T_10_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 206)  (523 206)  routing T_10_12.lc_trk_g2_4 <X> T_10_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 206)  (524 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 206)  (525 206)  routing T_10_12.lc_trk_g2_4 <X> T_10_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 206)  (527 206)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.input_2_7
 (36 14)  (528 206)  (528 206)  LC_7 Logic Functioning bit
 (43 14)  (535 206)  (535 206)  LC_7 Logic Functioning bit
 (45 14)  (537 206)  (537 206)  LC_7 Logic Functioning bit
 (47 14)  (539 206)  (539 206)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (16 15)  (508 207)  (508 207)  routing T_10_12.sp12_v_b_12 <X> T_10_12.lc_trk_g3_4
 (17 15)  (509 207)  (509 207)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (26 15)  (518 207)  (518 207)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 207)  (520 207)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 207)  (521 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (524 207)  (524 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (525 207)  (525 207)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.input_2_7
 (34 15)  (526 207)  (526 207)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.input_2_7
 (36 15)  (528 207)  (528 207)  LC_7 Logic Functioning bit
 (37 15)  (529 207)  (529 207)  LC_7 Logic Functioning bit
 (39 15)  (531 207)  (531 207)  LC_7 Logic Functioning bit
 (43 15)  (535 207)  (535 207)  LC_7 Logic Functioning bit


LogicTile_11_12

 (5 15)  (551 207)  (551 207)  routing T_11_12.sp4_h_l_44 <X> T_11_12.sp4_v_t_44


LogicTile_12_12

 (8 12)  (608 204)  (608 204)  routing T_12_12.sp4_v_b_4 <X> T_12_12.sp4_h_r_10
 (9 12)  (609 204)  (609 204)  routing T_12_12.sp4_v_b_4 <X> T_12_12.sp4_h_r_10
 (10 12)  (610 204)  (610 204)  routing T_12_12.sp4_v_b_4 <X> T_12_12.sp4_h_r_10


LogicTile_13_12

 (9 0)  (663 192)  (663 192)  routing T_13_12.sp4_v_t_36 <X> T_13_12.sp4_h_r_1
 (8 2)  (662 194)  (662 194)  routing T_13_12.sp4_v_t_36 <X> T_13_12.sp4_h_l_36
 (9 2)  (663 194)  (663 194)  routing T_13_12.sp4_v_t_36 <X> T_13_12.sp4_h_l_36
 (9 4)  (663 196)  (663 196)  routing T_13_12.sp4_v_t_41 <X> T_13_12.sp4_h_r_4
 (12 7)  (666 199)  (666 199)  routing T_13_12.sp4_h_l_40 <X> T_13_12.sp4_v_t_40


LogicTile_14_12

 (25 0)  (733 192)  (733 192)  routing T_14_12.sp4_v_b_10 <X> T_14_12.lc_trk_g0_2
 (22 1)  (730 193)  (730 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (731 193)  (731 193)  routing T_14_12.sp4_v_b_10 <X> T_14_12.lc_trk_g0_2
 (25 1)  (733 193)  (733 193)  routing T_14_12.sp4_v_b_10 <X> T_14_12.lc_trk_g0_2
 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (1 2)  (709 194)  (709 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 194)  (722 194)  routing T_14_12.sp4_h_l_1 <X> T_14_12.lc_trk_g0_4
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 194)  (738 194)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 194)  (741 194)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (45 2)  (753 194)  (753 194)  LC_1 Logic Functioning bit
 (52 2)  (760 194)  (760 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (15 3)  (723 195)  (723 195)  routing T_14_12.sp4_h_l_1 <X> T_14_12.lc_trk_g0_4
 (16 3)  (724 195)  (724 195)  routing T_14_12.sp4_h_l_1 <X> T_14_12.lc_trk_g0_4
 (17 3)  (725 195)  (725 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (734 195)  (734 195)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 195)  (735 195)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 195)  (736 195)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 195)  (737 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (745 195)  (745 195)  LC_1 Logic Functioning bit
 (39 3)  (747 195)  (747 195)  LC_1 Logic Functioning bit
 (1 4)  (709 196)  (709 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (709 197)  (709 197)  routing T_14_12.lc_trk_g0_2 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (4 8)  (712 200)  (712 200)  routing T_14_12.sp4_v_t_43 <X> T_14_12.sp4_v_b_6
 (5 8)  (713 200)  (713 200)  routing T_14_12.sp4_v_t_43 <X> T_14_12.sp4_h_r_6
 (15 9)  (723 201)  (723 201)  routing T_14_12.sp4_v_t_29 <X> T_14_12.lc_trk_g2_0
 (16 9)  (724 201)  (724 201)  routing T_14_12.sp4_v_t_29 <X> T_14_12.lc_trk_g2_0
 (17 9)  (725 201)  (725 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (25 12)  (733 204)  (733 204)  routing T_14_12.sp4_h_r_34 <X> T_14_12.lc_trk_g3_2
 (22 13)  (730 205)  (730 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (731 205)  (731 205)  routing T_14_12.sp4_h_r_34 <X> T_14_12.lc_trk_g3_2
 (24 13)  (732 205)  (732 205)  routing T_14_12.sp4_h_r_34 <X> T_14_12.lc_trk_g3_2
 (0 14)  (708 206)  (708 206)  routing T_14_12.glb_netwk_4 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 206)  (709 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_12

 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (790 194)  (790 194)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 194)  (792 194)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 194)  (793 194)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 194)  (795 194)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 194)  (797 194)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.input_2_1
 (45 2)  (807 194)  (807 194)  LC_1 Logic Functioning bit
 (47 2)  (809 194)  (809 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (28 3)  (790 195)  (790 195)  routing T_15_12.lc_trk_g2_1 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 195)  (791 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 195)  (793 195)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 195)  (794 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (795 195)  (795 195)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.input_2_1
 (34 3)  (796 195)  (796 195)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.input_2_1
 (41 3)  (803 195)  (803 195)  LC_1 Logic Functioning bit
 (1 4)  (763 196)  (763 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (783 196)  (783 196)  routing T_15_12.sp4_h_r_19 <X> T_15_12.lc_trk_g1_3
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (785 196)  (785 196)  routing T_15_12.sp4_h_r_19 <X> T_15_12.lc_trk_g1_3
 (24 4)  (786 196)  (786 196)  routing T_15_12.sp4_h_r_19 <X> T_15_12.lc_trk_g1_3
 (0 5)  (762 197)  (762 197)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (1 5)  (763 197)  (763 197)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (21 5)  (783 197)  (783 197)  routing T_15_12.sp4_h_r_19 <X> T_15_12.lc_trk_g1_3
 (15 8)  (777 200)  (777 200)  routing T_15_12.sp4_h_r_25 <X> T_15_12.lc_trk_g2_1
 (16 8)  (778 200)  (778 200)  routing T_15_12.sp4_h_r_25 <X> T_15_12.lc_trk_g2_1
 (17 8)  (779 200)  (779 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (780 201)  (780 201)  routing T_15_12.sp4_h_r_25 <X> T_15_12.lc_trk_g2_1
 (25 10)  (787 202)  (787 202)  routing T_15_12.sp4_h_r_38 <X> T_15_12.lc_trk_g2_6
 (14 11)  (776 203)  (776 203)  routing T_15_12.sp4_h_l_17 <X> T_15_12.lc_trk_g2_4
 (15 11)  (777 203)  (777 203)  routing T_15_12.sp4_h_l_17 <X> T_15_12.lc_trk_g2_4
 (16 11)  (778 203)  (778 203)  routing T_15_12.sp4_h_l_17 <X> T_15_12.lc_trk_g2_4
 (17 11)  (779 203)  (779 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (784 203)  (784 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (785 203)  (785 203)  routing T_15_12.sp4_h_r_38 <X> T_15_12.lc_trk_g2_6
 (24 11)  (786 203)  (786 203)  routing T_15_12.sp4_h_r_38 <X> T_15_12.lc_trk_g2_6
 (0 14)  (762 206)  (762 206)  routing T_15_12.glb_netwk_4 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (776 207)  (776 207)  routing T_15_12.sp4_r_v_b_44 <X> T_15_12.lc_trk_g3_4
 (17 15)  (779 207)  (779 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_16_12

 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (1 2)  (817 194)  (817 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 6)  (821 198)  (821 198)  routing T_16_12.sp4_v_t_44 <X> T_16_12.sp4_h_l_38
 (4 7)  (820 199)  (820 199)  routing T_16_12.sp4_v_t_44 <X> T_16_12.sp4_h_l_38
 (6 7)  (822 199)  (822 199)  routing T_16_12.sp4_v_t_44 <X> T_16_12.sp4_h_l_38
 (15 8)  (831 200)  (831 200)  routing T_16_12.sp4_h_r_41 <X> T_16_12.lc_trk_g2_1
 (16 8)  (832 200)  (832 200)  routing T_16_12.sp4_h_r_41 <X> T_16_12.lc_trk_g2_1
 (17 8)  (833 200)  (833 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 200)  (834 200)  routing T_16_12.sp4_h_r_41 <X> T_16_12.lc_trk_g2_1
 (18 9)  (834 201)  (834 201)  routing T_16_12.sp4_h_r_41 <X> T_16_12.lc_trk_g2_1
 (4 12)  (820 204)  (820 204)  routing T_16_12.sp4_v_t_44 <X> T_16_12.sp4_v_b_9
 (32 12)  (848 204)  (848 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 204)  (849 204)  routing T_16_12.lc_trk_g2_1 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 204)  (852 204)  LC_6 Logic Functioning bit
 (37 12)  (853 204)  (853 204)  LC_6 Logic Functioning bit
 (38 12)  (854 204)  (854 204)  LC_6 Logic Functioning bit
 (39 12)  (855 204)  (855 204)  LC_6 Logic Functioning bit
 (45 12)  (861 204)  (861 204)  LC_6 Logic Functioning bit
 (52 12)  (868 204)  (868 204)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (36 13)  (852 205)  (852 205)  LC_6 Logic Functioning bit
 (37 13)  (853 205)  (853 205)  LC_6 Logic Functioning bit
 (38 13)  (854 205)  (854 205)  LC_6 Logic Functioning bit
 (39 13)  (855 205)  (855 205)  LC_6 Logic Functioning bit
 (44 13)  (860 205)  (860 205)  LC_6 Logic Functioning bit
 (0 14)  (816 206)  (816 206)  routing T_16_12.glb_netwk_4 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 206)  (817 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_12

 (8 9)  (882 201)  (882 201)  routing T_17_12.sp4_h_l_36 <X> T_17_12.sp4_v_b_7
 (9 9)  (883 201)  (883 201)  routing T_17_12.sp4_h_l_36 <X> T_17_12.sp4_v_b_7
 (10 9)  (884 201)  (884 201)  routing T_17_12.sp4_h_l_36 <X> T_17_12.sp4_v_b_7


LogicTile_19_12

 (3 13)  (985 205)  (985 205)  routing T_19_12.sp12_h_l_22 <X> T_19_12.sp12_h_r_1


LogicTile_21_12

 (2 14)  (1092 206)  (1092 206)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_24_12

 (8 13)  (1260 205)  (1260 205)  routing T_24_12.sp4_h_l_47 <X> T_24_12.sp4_v_b_10
 (9 13)  (1261 205)  (1261 205)  routing T_24_12.sp4_h_l_47 <X> T_24_12.sp4_v_b_10


LogicTile_31_12

 (3 9)  (1621 201)  (1621 201)  routing T_31_12.sp12_h_l_22 <X> T_31_12.sp12_v_b_1


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 177)  (0 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 185)  (1 185)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_6_11

 (2 8)  (290 184)  (290 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_7_11

 (3 4)  (345 180)  (345 180)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0
 (3 5)  (345 181)  (345 181)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0


RAM_Tile_8_11

 (2 8)  (398 184)  (398 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_9_11

 (11 2)  (449 178)  (449 178)  routing T_9_11.sp4_h_l_44 <X> T_9_11.sp4_v_t_39


LogicTile_10_11

 (0 2)  (492 178)  (492 178)  routing T_10_11.glb_netwk_6 <X> T_10_11.wire_logic_cluster/lc_7/clk
 (1 2)  (493 178)  (493 178)  routing T_10_11.glb_netwk_6 <X> T_10_11.wire_logic_cluster/lc_7/clk
 (2 2)  (494 178)  (494 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (509 178)  (509 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (510 179)  (510 179)  routing T_10_11.sp4_r_v_b_29 <X> T_10_11.lc_trk_g0_5
 (0 4)  (492 180)  (492 180)  routing T_10_11.lc_trk_g3_3 <X> T_10_11.wire_logic_cluster/lc_7/cen
 (1 4)  (493 180)  (493 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (507 180)  (507 180)  routing T_10_11.sp4_h_l_4 <X> T_10_11.lc_trk_g1_1
 (16 4)  (508 180)  (508 180)  routing T_10_11.sp4_h_l_4 <X> T_10_11.lc_trk_g1_1
 (17 4)  (509 180)  (509 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (510 180)  (510 180)  routing T_10_11.sp4_h_l_4 <X> T_10_11.lc_trk_g1_1
 (0 5)  (492 181)  (492 181)  routing T_10_11.lc_trk_g3_3 <X> T_10_11.wire_logic_cluster/lc_7/cen
 (1 5)  (493 181)  (493 181)  routing T_10_11.lc_trk_g3_3 <X> T_10_11.wire_logic_cluster/lc_7/cen
 (14 5)  (506 181)  (506 181)  routing T_10_11.sp4_r_v_b_24 <X> T_10_11.lc_trk_g1_0
 (17 5)  (509 181)  (509 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (510 181)  (510 181)  routing T_10_11.sp4_h_l_4 <X> T_10_11.lc_trk_g1_1
 (22 8)  (514 184)  (514 184)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (515 184)  (515 184)  routing T_10_11.sp12_v_b_11 <X> T_10_11.lc_trk_g2_3
 (14 9)  (506 185)  (506 185)  routing T_10_11.sp4_h_r_24 <X> T_10_11.lc_trk_g2_0
 (15 9)  (507 185)  (507 185)  routing T_10_11.sp4_h_r_24 <X> T_10_11.lc_trk_g2_0
 (16 9)  (508 185)  (508 185)  routing T_10_11.sp4_h_r_24 <X> T_10_11.lc_trk_g2_0
 (17 9)  (509 185)  (509 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 10)  (514 186)  (514 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (518 186)  (518 186)  routing T_10_11.lc_trk_g0_5 <X> T_10_11.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 186)  (520 186)  routing T_10_11.lc_trk_g2_0 <X> T_10_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 186)  (521 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 186)  (524 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 186)  (526 186)  routing T_10_11.lc_trk_g1_1 <X> T_10_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 186)  (527 186)  routing T_10_11.lc_trk_g2_7 <X> T_10_11.input_2_5
 (36 10)  (528 186)  (528 186)  LC_5 Logic Functioning bit
 (37 10)  (529 186)  (529 186)  LC_5 Logic Functioning bit
 (38 10)  (530 186)  (530 186)  LC_5 Logic Functioning bit
 (41 10)  (533 186)  (533 186)  LC_5 Logic Functioning bit
 (43 10)  (535 186)  (535 186)  LC_5 Logic Functioning bit
 (45 10)  (537 186)  (537 186)  LC_5 Logic Functioning bit
 (52 10)  (544 186)  (544 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (21 11)  (513 187)  (513 187)  routing T_10_11.sp4_r_v_b_39 <X> T_10_11.lc_trk_g2_7
 (29 11)  (521 187)  (521 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 187)  (524 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (525 187)  (525 187)  routing T_10_11.lc_trk_g2_7 <X> T_10_11.input_2_5
 (35 11)  (527 187)  (527 187)  routing T_10_11.lc_trk_g2_7 <X> T_10_11.input_2_5
 (37 11)  (529 187)  (529 187)  LC_5 Logic Functioning bit
 (22 12)  (514 188)  (514 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (515 188)  (515 188)  routing T_10_11.sp4_v_t_30 <X> T_10_11.lc_trk_g3_3
 (24 12)  (516 188)  (516 188)  routing T_10_11.sp4_v_t_30 <X> T_10_11.lc_trk_g3_3
 (28 12)  (520 188)  (520 188)  routing T_10_11.lc_trk_g2_3 <X> T_10_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 188)  (521 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 188)  (524 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 188)  (526 188)  routing T_10_11.lc_trk_g1_0 <X> T_10_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 188)  (528 188)  LC_6 Logic Functioning bit
 (37 12)  (529 188)  (529 188)  LC_6 Logic Functioning bit
 (38 12)  (530 188)  (530 188)  LC_6 Logic Functioning bit
 (41 12)  (533 188)  (533 188)  LC_6 Logic Functioning bit
 (43 12)  (535 188)  (535 188)  LC_6 Logic Functioning bit
 (45 12)  (537 188)  (537 188)  LC_6 Logic Functioning bit
 (52 12)  (544 188)  (544 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (28 13)  (520 189)  (520 189)  routing T_10_11.lc_trk_g2_0 <X> T_10_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 189)  (521 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 189)  (522 189)  routing T_10_11.lc_trk_g2_3 <X> T_10_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 189)  (524 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (526 189)  (526 189)  routing T_10_11.lc_trk_g1_1 <X> T_10_11.input_2_6
 (36 13)  (528 189)  (528 189)  LC_6 Logic Functioning bit
 (0 14)  (492 190)  (492 190)  routing T_10_11.glb_netwk_4 <X> T_10_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 190)  (493 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_11_11

 (11 2)  (557 178)  (557 178)  routing T_11_11.sp4_h_l_44 <X> T_11_11.sp4_v_t_39


LogicTile_12_11

 (5 0)  (605 176)  (605 176)  routing T_12_11.sp4_v_b_6 <X> T_12_11.sp4_h_r_0
 (4 1)  (604 177)  (604 177)  routing T_12_11.sp4_v_b_6 <X> T_12_11.sp4_h_r_0
 (6 1)  (606 177)  (606 177)  routing T_12_11.sp4_v_b_6 <X> T_12_11.sp4_h_r_0
 (5 2)  (605 178)  (605 178)  routing T_12_11.sp4_v_t_43 <X> T_12_11.sp4_h_l_37
 (4 3)  (604 179)  (604 179)  routing T_12_11.sp4_v_t_43 <X> T_12_11.sp4_h_l_37
 (6 3)  (606 179)  (606 179)  routing T_12_11.sp4_v_t_43 <X> T_12_11.sp4_h_l_37
 (19 4)  (619 180)  (619 180)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (5 8)  (605 184)  (605 184)  routing T_12_11.sp4_v_t_43 <X> T_12_11.sp4_h_r_6


LogicTile_13_11

 (8 6)  (662 182)  (662 182)  routing T_13_11.sp4_v_t_41 <X> T_13_11.sp4_h_l_41
 (9 6)  (663 182)  (663 182)  routing T_13_11.sp4_v_t_41 <X> T_13_11.sp4_h_l_41
 (4 13)  (658 189)  (658 189)  routing T_13_11.sp4_v_t_41 <X> T_13_11.sp4_h_r_9


LogicTile_14_11

 (0 2)  (708 178)  (708 178)  routing T_14_11.glb_netwk_6 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (1 2)  (709 178)  (709 178)  routing T_14_11.glb_netwk_6 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (709 180)  (709 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (730 180)  (730 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 180)  (731 180)  routing T_14_11.sp4_v_b_19 <X> T_14_11.lc_trk_g1_3
 (24 4)  (732 180)  (732 180)  routing T_14_11.sp4_v_b_19 <X> T_14_11.lc_trk_g1_3
 (0 5)  (708 181)  (708 181)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_7/cen
 (1 5)  (709 181)  (709 181)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_7/cen
 (14 6)  (722 182)  (722 182)  routing T_14_11.sp4_h_l_9 <X> T_14_11.lc_trk_g1_4
 (14 7)  (722 183)  (722 183)  routing T_14_11.sp4_h_l_9 <X> T_14_11.lc_trk_g1_4
 (15 7)  (723 183)  (723 183)  routing T_14_11.sp4_h_l_9 <X> T_14_11.lc_trk_g1_4
 (16 7)  (724 183)  (724 183)  routing T_14_11.sp4_h_l_9 <X> T_14_11.lc_trk_g1_4
 (17 7)  (725 183)  (725 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (14 9)  (722 185)  (722 185)  routing T_14_11.sp4_h_r_24 <X> T_14_11.lc_trk_g2_0
 (15 9)  (723 185)  (723 185)  routing T_14_11.sp4_h_r_24 <X> T_14_11.lc_trk_g2_0
 (16 9)  (724 185)  (724 185)  routing T_14_11.sp4_h_r_24 <X> T_14_11.lc_trk_g2_0
 (17 9)  (725 185)  (725 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (19 10)  (727 186)  (727 186)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (27 12)  (735 188)  (735 188)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 188)  (736 188)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 188)  (737 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 188)  (738 188)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 188)  (739 188)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 188)  (742 188)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (45 12)  (753 188)  (753 188)  LC_6 Logic Functioning bit
 (52 12)  (760 188)  (760 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (28 13)  (736 189)  (736 189)  routing T_14_11.lc_trk_g2_0 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 189)  (737 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 189)  (738 189)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (37 13)  (745 189)  (745 189)  LC_6 Logic Functioning bit
 (39 13)  (747 189)  (747 189)  LC_6 Logic Functioning bit
 (0 14)  (708 190)  (708 190)  routing T_14_11.glb_netwk_4 <X> T_14_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 190)  (709 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (730 191)  (730 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (731 191)  (731 191)  routing T_14_11.sp4_h_r_30 <X> T_14_11.lc_trk_g3_6
 (24 15)  (732 191)  (732 191)  routing T_14_11.sp4_h_r_30 <X> T_14_11.lc_trk_g3_6
 (25 15)  (733 191)  (733 191)  routing T_14_11.sp4_h_r_30 <X> T_14_11.lc_trk_g3_6


LogicTile_15_11

 (32 0)  (794 176)  (794 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 176)  (795 176)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 176)  (798 176)  LC_0 Logic Functioning bit
 (37 0)  (799 176)  (799 176)  LC_0 Logic Functioning bit
 (38 0)  (800 176)  (800 176)  LC_0 Logic Functioning bit
 (39 0)  (801 176)  (801 176)  LC_0 Logic Functioning bit
 (45 0)  (807 176)  (807 176)  LC_0 Logic Functioning bit
 (52 0)  (814 176)  (814 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (798 177)  (798 177)  LC_0 Logic Functioning bit
 (37 1)  (799 177)  (799 177)  LC_0 Logic Functioning bit
 (38 1)  (800 177)  (800 177)  LC_0 Logic Functioning bit
 (39 1)  (801 177)  (801 177)  LC_0 Logic Functioning bit
 (44 1)  (806 177)  (806 177)  LC_0 Logic Functioning bit
 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (1 2)  (763 178)  (763 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 8)  (777 184)  (777 184)  routing T_15_11.sp4_h_r_33 <X> T_15_11.lc_trk_g2_1
 (16 8)  (778 184)  (778 184)  routing T_15_11.sp4_h_r_33 <X> T_15_11.lc_trk_g2_1
 (17 8)  (779 184)  (779 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 184)  (780 184)  routing T_15_11.sp4_h_r_33 <X> T_15_11.lc_trk_g2_1
 (0 14)  (762 190)  (762 190)  routing T_15_11.glb_netwk_4 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 190)  (763 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_11

 (32 0)  (848 176)  (848 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 176)  (849 176)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 176)  (850 176)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 176)  (852 176)  LC_0 Logic Functioning bit
 (37 0)  (853 176)  (853 176)  LC_0 Logic Functioning bit
 (38 0)  (854 176)  (854 176)  LC_0 Logic Functioning bit
 (39 0)  (855 176)  (855 176)  LC_0 Logic Functioning bit
 (45 0)  (861 176)  (861 176)  LC_0 Logic Functioning bit
 (47 0)  (863 176)  (863 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (847 177)  (847 177)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 177)  (852 177)  LC_0 Logic Functioning bit
 (37 1)  (853 177)  (853 177)  LC_0 Logic Functioning bit
 (38 1)  (854 177)  (854 177)  LC_0 Logic Functioning bit
 (39 1)  (855 177)  (855 177)  LC_0 Logic Functioning bit
 (44 1)  (860 177)  (860 177)  LC_0 Logic Functioning bit
 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (1 2)  (817 178)  (817 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 13)  (838 189)  (838 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (816 190)  (816 190)  routing T_16_11.glb_netwk_4 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 190)  (817 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_11

 (3 5)  (985 181)  (985 181)  routing T_19_11.sp12_h_l_23 <X> T_19_11.sp12_h_r_0


LogicTile_22_11

 (2 12)  (1146 188)  (1146 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_25_11

 (11 4)  (1317 180)  (1317 180)  routing T_25_11.sp4_h_l_46 <X> T_25_11.sp4_v_b_5
 (13 4)  (1319 180)  (1319 180)  routing T_25_11.sp4_h_l_46 <X> T_25_11.sp4_v_b_5
 (12 5)  (1318 181)  (1318 181)  routing T_25_11.sp4_h_l_46 <X> T_25_11.sp4_v_b_5


LogicTile_31_11

 (3 7)  (1621 183)  (1621 183)  routing T_31_11.sp12_h_l_23 <X> T_31_11.sp12_v_t_23


LogicTile_11_10

 (13 2)  (559 162)  (559 162)  routing T_11_10.sp4_v_b_2 <X> T_11_10.sp4_v_t_39


LogicTile_12_10

 (19 6)  (619 166)  (619 166)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_13_10

 (13 2)  (667 162)  (667 162)  routing T_13_10.sp4_v_b_2 <X> T_13_10.sp4_v_t_39


LogicTile_14_10

 (3 12)  (711 172)  (711 172)  routing T_14_10.sp12_v_t_22 <X> T_14_10.sp12_h_r_1


LogicTile_26_10

 (3 9)  (1351 169)  (1351 169)  routing T_26_10.sp12_h_l_22 <X> T_26_10.sp12_v_b_1


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit
 (4 15)  (1730 175)  (1730 175)  routing T_33_10.span4_vert_b_6 <X> T_33_10.lc_trk_g1_6
 (5 15)  (1731 175)  (1731 175)  routing T_33_10.span4_vert_b_6 <X> T_33_10.lc_trk_g1_6
 (7 15)  (1733 175)  (1733 175)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9

 (7 13)  (445 157)  (445 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (445 159)  (445 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_9

 (8 3)  (500 147)  (500 147)  routing T_10_9.sp4_h_r_7 <X> T_10_9.sp4_v_t_36
 (9 3)  (501 147)  (501 147)  routing T_10_9.sp4_h_r_7 <X> T_10_9.sp4_v_t_36
 (10 3)  (502 147)  (502 147)  routing T_10_9.sp4_h_r_7 <X> T_10_9.sp4_v_t_36
 (7 13)  (499 157)  (499 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (4 2)  (550 146)  (550 146)  routing T_11_9.sp4_v_b_4 <X> T_11_9.sp4_v_t_37
 (6 2)  (552 146)  (552 146)  routing T_11_9.sp4_v_b_4 <X> T_11_9.sp4_v_t_37
 (2 4)  (548 148)  (548 148)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_12_9

 (7 10)  (607 154)  (607 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_13_9

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (3 12)  (711 156)  (711 156)  routing T_14_9.sp12_v_t_22 <X> T_14_9.sp12_h_r_1
 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (3 3)  (877 147)  (877 147)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_h_l_23
 (3 6)  (877 150)  (877 150)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_v_t_23


LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9

 (2 10)  (1200 154)  (1200 154)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (3 12)  (1201 156)  (1201 156)  routing T_23_9.sp12_v_t_22 <X> T_23_9.sp12_h_r_1


LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9

 (12 12)  (1360 156)  (1360 156)  routing T_26_9.sp4_h_l_45 <X> T_26_9.sp4_h_r_11
 (13 13)  (1361 157)  (1361 157)  routing T_26_9.sp4_h_l_45 <X> T_26_9.sp4_h_r_11


LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9

 (2 6)  (1566 150)  (1566 150)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (8 8)  (1572 152)  (1572 152)  routing T_30_9.sp4_h_l_46 <X> T_30_9.sp4_h_r_7
 (10 8)  (1574 152)  (1574 152)  routing T_30_9.sp4_h_l_46 <X> T_30_9.sp4_h_r_7


LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (13 3)  (1739 147)  (1739 147)  routing T_33_9.span4_horz_31 <X> T_33_9.span4_vert_b_1
 (13 13)  (1739 157)  (1739 157)  routing T_33_9.span4_horz_43 <X> T_33_9.span4_vert_b_3


IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8

 (7 15)  (295 143)  (295 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_8



RAM_Tile_8_8

 (6 12)  (402 140)  (402 140)  routing T_8_8.sp4_h_r_4 <X> T_8_8.sp4_v_b_9


LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8

 (9 6)  (609 134)  (609 134)  routing T_12_8.sp4_h_r_1 <X> T_12_8.sp4_h_l_41
 (10 6)  (610 134)  (610 134)  routing T_12_8.sp4_h_r_1 <X> T_12_8.sp4_h_l_41


LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8

 (32 0)  (848 128)  (848 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 128)  (850 128)  routing T_16_8.lc_trk_g1_2 <X> T_16_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 128)  (852 128)  LC_0 Logic Functioning bit
 (37 0)  (853 128)  (853 128)  LC_0 Logic Functioning bit
 (38 0)  (854 128)  (854 128)  LC_0 Logic Functioning bit
 (39 0)  (855 128)  (855 128)  LC_0 Logic Functioning bit
 (45 0)  (861 128)  (861 128)  LC_0 Logic Functioning bit
 (47 0)  (863 128)  (863 128)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (13 1)  (829 129)  (829 129)  routing T_16_8.sp4_v_t_44 <X> T_16_8.sp4_h_r_2
 (31 1)  (847 129)  (847 129)  routing T_16_8.lc_trk_g1_2 <X> T_16_8.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 129)  (852 129)  LC_0 Logic Functioning bit
 (37 1)  (853 129)  (853 129)  LC_0 Logic Functioning bit
 (38 1)  (854 129)  (854 129)  LC_0 Logic Functioning bit
 (39 1)  (855 129)  (855 129)  LC_0 Logic Functioning bit
 (44 1)  (860 129)  (860 129)  LC_0 Logic Functioning bit
 (0 2)  (816 130)  (816 130)  routing T_16_8.glb_netwk_6 <X> T_16_8.wire_logic_cluster/lc_7/clk
 (1 2)  (817 130)  (817 130)  routing T_16_8.glb_netwk_6 <X> T_16_8.wire_logic_cluster/lc_7/clk
 (2 2)  (818 130)  (818 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (824 130)  (824 130)  routing T_16_8.sp4_h_r_5 <X> T_16_8.sp4_h_l_36
 (10 2)  (826 130)  (826 130)  routing T_16_8.sp4_h_r_5 <X> T_16_8.sp4_h_l_36
 (22 5)  (838 133)  (838 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (839 133)  (839 133)  routing T_16_8.sp4_h_r_2 <X> T_16_8.lc_trk_g1_2
 (24 5)  (840 133)  (840 133)  routing T_16_8.sp4_h_r_2 <X> T_16_8.lc_trk_g1_2
 (25 5)  (841 133)  (841 133)  routing T_16_8.sp4_h_r_2 <X> T_16_8.lc_trk_g1_2
 (7 13)  (823 141)  (823 141)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (816 142)  (816 142)  routing T_16_8.glb_netwk_4 <X> T_16_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 142)  (817 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (823 143)  (823 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_8

 (36 0)  (910 128)  (910 128)  LC_0 Logic Functioning bit
 (37 0)  (911 128)  (911 128)  LC_0 Logic Functioning bit
 (38 0)  (912 128)  (912 128)  LC_0 Logic Functioning bit
 (39 0)  (913 128)  (913 128)  LC_0 Logic Functioning bit
 (40 0)  (914 128)  (914 128)  LC_0 Logic Functioning bit
 (41 0)  (915 128)  (915 128)  LC_0 Logic Functioning bit
 (42 0)  (916 128)  (916 128)  LC_0 Logic Functioning bit
 (43 0)  (917 128)  (917 128)  LC_0 Logic Functioning bit
 (46 0)  (920 128)  (920 128)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (921 128)  (921 128)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (910 129)  (910 129)  LC_0 Logic Functioning bit
 (37 1)  (911 129)  (911 129)  LC_0 Logic Functioning bit
 (38 1)  (912 129)  (912 129)  LC_0 Logic Functioning bit
 (39 1)  (913 129)  (913 129)  LC_0 Logic Functioning bit
 (40 1)  (914 129)  (914 129)  LC_0 Logic Functioning bit
 (41 1)  (915 129)  (915 129)  LC_0 Logic Functioning bit
 (42 1)  (916 129)  (916 129)  LC_0 Logic Functioning bit
 (43 1)  (917 129)  (917 129)  LC_0 Logic Functioning bit


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8

 (11 12)  (1047 140)  (1047 140)  routing T_20_8.sp4_h_l_40 <X> T_20_8.sp4_v_b_11
 (13 12)  (1049 140)  (1049 140)  routing T_20_8.sp4_h_l_40 <X> T_20_8.sp4_v_b_11
 (12 13)  (1048 141)  (1048 141)  routing T_20_8.sp4_h_l_40 <X> T_20_8.sp4_v_b_11


LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8

 (3 1)  (1255 129)  (1255 129)  routing T_24_8.sp12_h_l_23 <X> T_24_8.sp12_v_b_0
 (9 13)  (1261 141)  (1261 141)  routing T_24_8.sp4_v_t_47 <X> T_24_8.sp4_v_b_10


RAM_Tile_25_8

 (3 5)  (1309 133)  (1309 133)  routing T_25_8.sp12_h_l_23 <X> T_25_8.sp12_h_r_0


LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8

 (2 4)  (1620 132)  (1620 132)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_32_8



IO_Tile_33_8

 (13 3)  (1739 131)  (1739 131)  routing T_33_8.span4_horz_31 <X> T_33_8.span4_vert_b_1


LogicTile_4_7

 (5 1)  (185 113)  (185 113)  routing T_4_7.sp4_h_r_0 <X> T_4_7.sp4_v_b_0


LogicTile_6_7

 (17 3)  (305 115)  (305 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (288 118)  (288 118)  routing T_6_7.glb_netwk_6 <X> T_6_7.glb2local_0
 (1 6)  (289 118)  (289 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (289 119)  (289 119)  routing T_6_7.glb_netwk_6 <X> T_6_7.glb2local_0
 (26 8)  (314 120)  (314 120)  routing T_6_7.lc_trk_g0_4 <X> T_6_7.wire_logic_cluster/lc_4/in_0
 (37 8)  (325 120)  (325 120)  LC_4 Logic Functioning bit
 (39 8)  (327 120)  (327 120)  LC_4 Logic Functioning bit
 (40 8)  (328 120)  (328 120)  LC_4 Logic Functioning bit
 (42 8)  (330 120)  (330 120)  LC_4 Logic Functioning bit
 (46 8)  (334 120)  (334 120)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (317 121)  (317 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (324 121)  (324 121)  LC_4 Logic Functioning bit
 (38 9)  (326 121)  (326 121)  LC_4 Logic Functioning bit
 (41 9)  (329 121)  (329 121)  LC_4 Logic Functioning bit
 (43 9)  (331 121)  (331 121)  LC_4 Logic Functioning bit


LogicTile_7_7

 (3 4)  (345 116)  (345 116)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_h_r_0
 (3 5)  (345 117)  (345 117)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_h_r_0
 (3 6)  (345 118)  (345 118)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_v_t_23


LogicTile_11_7

 (3 4)  (549 116)  (549 116)  routing T_11_7.sp12_v_t_23 <X> T_11_7.sp12_h_r_0


LogicTile_12_7

 (21 0)  (621 112)  (621 112)  routing T_12_7.sp12_h_r_3 <X> T_12_7.lc_trk_g0_3
 (22 0)  (622 112)  (622 112)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (624 112)  (624 112)  routing T_12_7.sp12_h_r_3 <X> T_12_7.lc_trk_g0_3
 (21 1)  (621 113)  (621 113)  routing T_12_7.sp12_h_r_3 <X> T_12_7.lc_trk_g0_3
 (22 4)  (622 116)  (622 116)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (623 116)  (623 116)  routing T_12_7.sp12_h_r_11 <X> T_12_7.lc_trk_g1_3
 (32 12)  (632 124)  (632 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 124)  (636 124)  LC_6 Logic Functioning bit
 (38 12)  (638 124)  (638 124)  LC_6 Logic Functioning bit
 (26 13)  (626 125)  (626 125)  routing T_12_7.lc_trk_g1_3 <X> T_12_7.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 125)  (627 125)  routing T_12_7.lc_trk_g1_3 <X> T_12_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 125)  (629 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 125)  (631 125)  routing T_12_7.lc_trk_g0_3 <X> T_12_7.wire_logic_cluster/lc_6/in_3
 (37 13)  (637 125)  (637 125)  LC_6 Logic Functioning bit
 (39 13)  (639 125)  (639 125)  LC_6 Logic Functioning bit
 (48 13)  (648 125)  (648 125)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_13_7

 (3 4)  (657 116)  (657 116)  routing T_13_7.sp12_v_t_23 <X> T_13_7.sp12_h_r_0


LogicTile_15_7

 (3 4)  (765 116)  (765 116)  routing T_15_7.sp12_v_t_23 <X> T_15_7.sp12_h_r_0


LogicTile_19_7

 (3 7)  (985 119)  (985 119)  routing T_19_7.sp12_h_l_23 <X> T_19_7.sp12_v_t_23


LogicTile_20_7

 (3 4)  (1039 116)  (1039 116)  routing T_20_7.sp12_v_t_23 <X> T_20_7.sp12_h_r_0


RAM_Tile_25_7

 (9 1)  (1315 113)  (1315 113)  routing T_25_7.sp4_v_t_40 <X> T_25_7.sp4_v_b_1
 (10 1)  (1316 113)  (1316 113)  routing T_25_7.sp4_v_t_40 <X> T_25_7.sp4_v_b_1
 (3 5)  (1309 117)  (1309 117)  routing T_25_7.sp12_h_l_23 <X> T_25_7.sp12_h_r_0


LogicTile_27_7

 (3 1)  (1405 113)  (1405 113)  routing T_27_7.sp12_h_l_23 <X> T_27_7.sp12_v_b_0


LogicTile_28_7

 (2 8)  (1458 120)  (1458 120)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_31_7

 (5 0)  (1623 112)  (1623 112)  routing T_31_7.sp4_h_l_44 <X> T_31_7.sp4_h_r_0
 (4 1)  (1622 113)  (1622 113)  routing T_31_7.sp4_h_l_44 <X> T_31_7.sp4_h_r_0
 (2 4)  (1620 116)  (1620 116)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_7

 (13 3)  (1739 115)  (1739 115)  routing T_33_7.span4_horz_31 <X> T_33_7.span4_vert_b_1
 (11 6)  (1737 118)  (1737 118)  routing T_33_7.span4_horz_13 <X> T_33_7.span4_vert_t_14
 (12 6)  (1738 118)  (1738 118)  routing T_33_7.span4_horz_13 <X> T_33_7.span4_vert_t_14


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 97)  (0 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 104)  (1 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 5)  (75 101)  (75 101)  routing T_2_6.sp12_h_l_23 <X> T_2_6.sp12_h_r_0


RAM_Tile_8_6

 (2 8)  (398 104)  (398 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_6

 (2 8)  (494 104)  (494 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_11_6

 (11 2)  (557 98)  (557 98)  routing T_11_6.sp4_h_l_44 <X> T_11_6.sp4_v_t_39


LogicTile_13_6

 (11 2)  (665 98)  (665 98)  routing T_13_6.sp4_h_l_44 <X> T_13_6.sp4_v_t_39


LogicTile_16_6

 (3 4)  (819 100)  (819 100)  routing T_16_6.sp12_v_t_23 <X> T_16_6.sp12_h_r_0


LogicTile_28_6

 (3 1)  (1459 97)  (1459 97)  routing T_28_6.sp12_h_l_23 <X> T_28_6.sp12_v_b_0


LogicTile_31_6

 (19 7)  (1637 103)  (1637 103)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_33_6

 (5 0)  (1731 96)  (1731 96)  routing T_33_6.span4_vert_b_9 <X> T_33_6.lc_trk_g0_1
 (7 0)  (1733 96)  (1733 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 96)  (1734 96)  routing T_33_6.span4_vert_b_9 <X> T_33_6.lc_trk_g0_1
 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 108)  (1731 108)  routing T_33_6.span4_vert_b_13 <X> T_33_6.lc_trk_g1_5
 (7 12)  (1733 108)  (1733 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 108)  (1734 108)  routing T_33_6.span4_vert_b_13 <X> T_33_6.lc_trk_g1_5
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 89)  (1 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_4_5

 (3 4)  (183 84)  (183 84)  routing T_4_5.sp12_v_t_23 <X> T_4_5.sp12_h_r_0


RAM_Tile_8_5

 (2 12)  (398 92)  (398 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_10_5

 (2 4)  (494 84)  (494 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 4)  (495 84)  (495 84)  routing T_10_5.sp12_v_t_23 <X> T_10_5.sp12_h_r_0


LogicTile_11_5

 (10 7)  (556 87)  (556 87)  routing T_11_5.sp4_h_l_46 <X> T_11_5.sp4_v_t_41


LogicTile_12_5

 (3 7)  (603 87)  (603 87)  routing T_12_5.sp12_h_l_23 <X> T_12_5.sp12_v_t_23


LogicTile_13_5

 (8 9)  (662 89)  (662 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7
 (9 9)  (663 89)  (663 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7


LogicTile_14_5

 (3 4)  (711 84)  (711 84)  routing T_14_5.sp12_v_t_23 <X> T_14_5.sp12_h_r_0


LogicTile_22_5

 (3 5)  (1147 85)  (1147 85)  routing T_22_5.sp12_h_l_23 <X> T_22_5.sp12_h_r_0


LogicTile_26_5

 (3 5)  (1351 85)  (1351 85)  routing T_26_5.sp12_h_l_23 <X> T_26_5.sp12_h_r_0


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g0_4 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (4 5)  (1730 85)  (1730 85)  routing T_33_5.span12_horz_20 <X> T_33_5.lc_trk_g0_4
 (6 5)  (1732 85)  (1732 85)  routing T_33_5.span12_horz_20 <X> T_33_5.lc_trk_g0_4
 (7 5)  (1733 85)  (1733 85)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_20 lc_trk_g0_4
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (6 13)  (1732 93)  (1732 93)  routing T_33_5.span12_horz_12 <X> T_33_5.lc_trk_g1_4
 (7 13)  (1733 93)  (1733 93)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_12 lc_trk_g1_4
 (14 13)  (1740 93)  (1740 93)  routing T_33_5.span4_vert_t_15 <X> T_33_5.span4_vert_b_3
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 65)  (0 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 73)  (1 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


RAM_Tile_8_4

 (11 4)  (407 68)  (407 68)  routing T_8_4.sp4_v_t_44 <X> T_8_4.sp4_v_b_5
 (13 4)  (409 68)  (409 68)  routing T_8_4.sp4_v_t_44 <X> T_8_4.sp4_v_b_5


LogicTile_10_4

 (3 7)  (495 71)  (495 71)  routing T_10_4.sp12_h_l_23 <X> T_10_4.sp12_v_t_23
 (3 12)  (495 76)  (495 76)  routing T_10_4.sp12_v_t_22 <X> T_10_4.sp12_h_r_1


LogicTile_12_4

 (8 5)  (608 69)  (608 69)  routing T_12_4.sp4_v_t_36 <X> T_12_4.sp4_v_b_4
 (10 5)  (610 69)  (610 69)  routing T_12_4.sp4_v_t_36 <X> T_12_4.sp4_v_b_4
 (3 7)  (603 71)  (603 71)  routing T_12_4.sp12_h_l_23 <X> T_12_4.sp12_v_t_23


LogicTile_20_4

 (11 0)  (1047 64)  (1047 64)  routing T_20_4.sp4_v_t_46 <X> T_20_4.sp4_v_b_2
 (12 1)  (1048 65)  (1048 65)  routing T_20_4.sp4_v_t_46 <X> T_20_4.sp4_v_b_2


LogicTile_22_4

 (3 13)  (1147 77)  (1147 77)  routing T_22_4.sp12_h_l_22 <X> T_22_4.sp12_h_r_1


LogicTile_24_4

 (8 1)  (1260 65)  (1260 65)  routing T_24_4.sp4_v_t_47 <X> T_24_4.sp4_v_b_1
 (10 1)  (1262 65)  (1262 65)  routing T_24_4.sp4_v_t_47 <X> T_24_4.sp4_v_b_1


LogicTile_26_4

 (19 7)  (1367 71)  (1367 71)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_27_4

 (19 2)  (1421 66)  (1421 66)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (6 4)  (1732 68)  (1732 68)  routing T_33_4.span12_horz_21 <X> T_33_4.lc_trk_g0_5
 (7 4)  (1733 68)  (1733 68)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_21 lc_trk_g0_5
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (8 5)  (1734 69)  (1734 69)  routing T_33_4.span12_horz_21 <X> T_33_4.lc_trk_g0_5
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_5 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 76)  (1731 76)  routing T_33_4.span4_vert_b_13 <X> T_33_4.lc_trk_g1_5
 (7 12)  (1733 76)  (1733 76)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 76)  (1734 76)  routing T_33_4.span4_vert_b_13 <X> T_33_4.lc_trk_g1_5
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


LogicTile_4_3

 (6 4)  (186 52)  (186 52)  routing T_4_3.sp4_v_t_37 <X> T_4_3.sp4_v_b_3
 (5 5)  (185 53)  (185 53)  routing T_4_3.sp4_v_t_37 <X> T_4_3.sp4_v_b_3


LogicTile_12_3

 (3 8)  (603 56)  (603 56)  routing T_12_3.sp12_v_t_22 <X> T_12_3.sp12_v_b_1


RAM_Tile_25_3

 (8 5)  (1314 53)  (1314 53)  routing T_25_3.sp4_v_t_36 <X> T_25_3.sp4_v_b_4
 (10 5)  (1316 53)  (1316 53)  routing T_25_3.sp4_v_t_36 <X> T_25_3.sp4_v_b_4


LogicTile_31_3

 (9 8)  (1627 56)  (1627 56)  routing T_31_3.sp4_v_t_42 <X> T_31_3.sp4_h_r_7


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_2 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (5 11)  (1731 59)  (1731 59)  routing T_33_3.span4_horz_18 <X> T_33_3.lc_trk_g1_2
 (6 11)  (1732 59)  (1732 59)  routing T_33_3.span4_horz_18 <X> T_33_3.lc_trk_g1_2
 (7 11)  (1733 59)  (1733 59)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_18 lc_trk_g1_2
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g1_2 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


LogicTile_9_2

 (3 4)  (441 36)  (441 36)  routing T_9_2.sp12_v_t_23 <X> T_9_2.sp12_h_r_0


LogicTile_10_2

 (3 4)  (495 36)  (495 36)  routing T_10_2.sp12_v_t_23 <X> T_10_2.sp12_h_r_0


LogicTile_12_2

 (19 15)  (619 47)  (619 47)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_2

 (3 12)  (711 44)  (711 44)  routing T_14_2.sp12_v_t_22 <X> T_14_2.sp12_h_r_1


LogicTile_15_2

 (4 12)  (766 44)  (766 44)  routing T_15_2.sp4_h_l_38 <X> T_15_2.sp4_v_b_9
 (6 12)  (768 44)  (768 44)  routing T_15_2.sp4_h_l_38 <X> T_15_2.sp4_v_b_9
 (5 13)  (767 45)  (767 45)  routing T_15_2.sp4_h_l_38 <X> T_15_2.sp4_v_b_9


LogicTile_16_2

 (3 8)  (819 40)  (819 40)  routing T_16_2.sp12_v_t_22 <X> T_16_2.sp12_v_b_1


LogicTile_19_2

 (2 12)  (984 44)  (984 44)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_22_2

 (11 4)  (1155 36)  (1155 36)  routing T_22_2.sp4_h_l_46 <X> T_22_2.sp4_v_b_5
 (13 4)  (1157 36)  (1157 36)  routing T_22_2.sp4_h_l_46 <X> T_22_2.sp4_v_b_5
 (12 5)  (1156 37)  (1156 37)  routing T_22_2.sp4_h_l_46 <X> T_22_2.sp4_v_b_5


LogicTile_26_2

 (3 13)  (1351 45)  (1351 45)  routing T_26_2.sp12_h_l_22 <X> T_26_2.sp12_h_r_1


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (6 4)  (1732 36)  (1732 36)  routing T_33_2.span12_horz_13 <X> T_33_2.lc_trk_g0_5
 (7 4)  (1733 36)  (1733 36)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_13 lc_trk_g0_5
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g0_5 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (5 14)  (1731 46)  (1731 46)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g1_7
 (7 14)  (1733 46)  (1733 46)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 46)  (1734 46)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g1_7
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


LogicTile_13_1

 (4 4)  (658 20)  (658 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3
 (6 4)  (660 20)  (660 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3


LogicTile_26_1

 (9 8)  (1357 24)  (1357 24)  routing T_26_1.sp4_v_t_42 <X> T_26_1.sp4_h_r_7


LogicTile_27_1

 (10 8)  (1412 24)  (1412 24)  routing T_27_1.sp4_v_t_39 <X> T_27_1.sp4_h_r_7


LogicTile_30_1

 (4 5)  (1568 21)  (1568 21)  routing T_30_1.sp4_h_l_42 <X> T_30_1.sp4_h_r_3
 (6 5)  (1570 21)  (1570 21)  routing T_30_1.sp4_h_l_42 <X> T_30_1.sp4_h_r_3


LogicTile_31_1

 (8 8)  (1626 24)  (1626 24)  routing T_31_1.sp4_h_l_42 <X> T_31_1.sp4_h_r_7


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (5 2)  (1731 18)  (1731 18)  routing T_33_1.span4_horz_27 <X> T_33_1.lc_trk_g0_3
 (6 2)  (1732 18)  (1732 18)  routing T_33_1.span4_horz_27 <X> T_33_1.lc_trk_g0_3
 (7 2)  (1733 18)  (1733 18)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_27 lc_trk_g0_3
 (5 3)  (1731 19)  (1731 19)  routing T_33_1.span4_horz_18 <X> T_33_1.lc_trk_g0_2
 (6 3)  (1732 19)  (1732 19)  routing T_33_1.span4_horz_18 <X> T_33_1.lc_trk_g0_2
 (7 3)  (1733 19)  (1733 19)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_18 lc_trk_g0_2
 (8 3)  (1734 19)  (1734 19)  routing T_33_1.span4_horz_27 <X> T_33_1.lc_trk_g0_3
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g0_2 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_3 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (5 2)  (197 12)  (197 12)  routing T_4_0.span4_vert_27 <X> T_4_0.lc_trk_g0_3
 (6 2)  (198 12)  (198 12)  routing T_4_0.span4_vert_27 <X> T_4_0.lc_trk_g0_3
 (7 2)  (199 12)  (199 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (8 3)  (200 13)  (200 13)  routing T_4_0.span4_vert_27 <X> T_4_0.lc_trk_g0_3
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g0_3 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (16 8)  (346 7)  (346 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (347 6)  (347 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (4 0)  (412 15)  (412 15)  routing T_8_0.span4_vert_40 <X> T_8_0.lc_trk_g0_0
 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (4 1)  (412 14)  (412 14)  routing T_8_0.span4_vert_40 <X> T_8_0.lc_trk_g0_0
 (5 1)  (413 14)  (413 14)  routing T_8_0.span4_vert_40 <X> T_8_0.lc_trk_g0_0
 (6 1)  (414 14)  (414 14)  routing T_8_0.span4_vert_40 <X> T_8_0.lc_trk_g0_0
 (7 1)  (415 14)  (415 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (5 4)  (617 11)  (617 11)  routing T_12_0.span12_vert_5 <X> T_12_0.lc_trk_g0_5
 (7 4)  (619 11)  (619 11)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_5 lc_trk_g0_5
 (8 4)  (620 11)  (620 11)  routing T_12_0.span12_vert_5 <X> T_12_0.lc_trk_g0_5
 (12 4)  (634 11)  (634 11)  routing T_12_0.lc_trk_g1_1 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (8 5)  (620 10)  (620 10)  routing T_12_0.span12_vert_5 <X> T_12_0.lc_trk_g0_5
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (5 8)  (617 7)  (617 7)  routing T_12_0.span4_vert_41 <X> T_12_0.lc_trk_g1_1
 (6 8)  (618 7)  (618 7)  routing T_12_0.span4_vert_41 <X> T_12_0.lc_trk_g1_1
 (7 8)  (619 7)  (619 7)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_41 lc_trk_g1_1
 (8 8)  (620 7)  (620 7)  routing T_12_0.span4_vert_41 <X> T_12_0.lc_trk_g1_1
 (8 9)  (620 6)  (620 6)  routing T_12_0.span4_vert_41 <X> T_12_0.lc_trk_g1_1
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g0_5 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (6 2)  (672 12)  (672 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (7 2)  (673 12)  (673 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (674 12)  (674 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g0_3 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (12 10)  (796 4)  (796 4)  routing T_15_0.lc_trk_g1_4 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (797 4)  (797 4)  routing T_15_0.lc_trk_g1_4 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (779 2)  (779 2)  routing T_15_0.span4_vert_20 <X> T_15_0.lc_trk_g1_4
 (6 13)  (780 2)  (780 2)  routing T_15_0.span4_vert_20 <X> T_15_0.lc_trk_g1_4
 (7 13)  (781 2)  (781 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_20 lc_trk_g1_4
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (4 2)  (832 12)  (832 12)  routing T_16_0.span12_vert_2 <X> T_16_0.lc_trk_g0_2
 (4 3)  (832 13)  (832 13)  routing T_16_0.span12_vert_2 <X> T_16_0.lc_trk_g0_2
 (5 3)  (833 13)  (833 13)  routing T_16_0.span12_vert_2 <X> T_16_0.lc_trk_g0_2
 (7 3)  (835 13)  (835 13)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_2 lc_trk_g0_2
 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g0_2 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (17 5)  (879 10)  (879 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3



IO_Tile_20_0

 (14 4)  (1072 11)  (1072 11)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (5 6)  (1053 8)  (1053 8)  routing T_20_0.span4_vert_39 <X> T_20_0.lc_trk_g0_7
 (6 6)  (1054 8)  (1054 8)  routing T_20_0.span4_vert_39 <X> T_20_0.lc_trk_g0_7
 (7 6)  (1055 8)  (1055 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_39 lc_trk_g0_7
 (8 6)  (1056 8)  (1056 8)  routing T_20_0.span4_vert_39 <X> T_20_0.lc_trk_g0_7


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 9)  (1161 6)  (1161 6)  routing T_22_0.span4_vert_16 <X> T_22_0.lc_trk_g1_0
 (6 9)  (1162 6)  (1162 6)  routing T_22_0.span4_vert_16 <X> T_22_0.lc_trk_g1_0
 (7 9)  (1163 6)  (1163 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0
 (12 10)  (1178 4)  (1178 4)  routing T_22_0.lc_trk_g1_0 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (4 4)  (1268 11)  (1268 11)  routing T_24_0.span4_vert_36 <X> T_24_0.lc_trk_g0_4
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g0_4 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (5 5)  (1269 10)  (1269 10)  routing T_24_0.span4_vert_36 <X> T_24_0.lc_trk_g0_4
 (6 5)  (1270 10)  (1270 10)  routing T_24_0.span4_vert_36 <X> T_24_0.lc_trk_g0_4
 (7 5)  (1271 10)  (1271 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_36 lc_trk_g0_4
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (6 6)  (1270 8)  (1270 8)  routing T_24_0.span12_vert_15 <X> T_24_0.lc_trk_g0_7
 (7 6)  (1271 8)  (1271 8)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (13 10)  (1287 4)  (1287 4)  routing T_24_0.lc_trk_g0_7 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (12 11)  (1286 5)  (1286 5)  routing T_24_0.lc_trk_g0_7 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (13 4)  (1341 11)  (1341 11)  routing T_25_0.lc_trk_g0_4 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (4 5)  (1322 10)  (1322 10)  routing T_25_0.span4_vert_28 <X> T_25_0.lc_trk_g0_4
 (5 5)  (1323 10)  (1323 10)  routing T_25_0.span4_vert_28 <X> T_25_0.lc_trk_g0_4
 (6 5)  (1324 10)  (1324 10)  routing T_25_0.span4_vert_28 <X> T_25_0.lc_trk_g0_4
 (7 5)  (1325 10)  (1325 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_28 lc_trk_g0_4
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (12 4)  (1490 11)  (1490 11)  routing T_28_0.lc_trk_g1_3 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (12 5)  (1490 10)  (1490 10)  routing T_28_0.lc_trk_g1_3 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (6 10)  (1474 4)  (1474 4)  routing T_28_0.span12_vert_11 <X> T_28_0.lc_trk_g1_3
 (7 10)  (1475 4)  (1475 4)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_11 lc_trk_g1_3

