Reading resource constraints from BULB_resources/r/2Alu2Mul

Available resources:
RES00:		Cmp, Mem, Add, Shift, Sub, Or, Other, And, 
RES01:		Cmp, Mem, Add, Shift, Sub, Or, Other, And, 
RES02:		Div, Mul, 
RES03:		Div, Mul, 

Available operations:
Mem:		RES00, RES01, 
Add:		RES00, RES01, 
Sub:		RES00, RES01, 
Mul:		RES02, RES03, 
Div:		RES02, RES03, 
Shift:		RES00, RES01, 
And:		RES00, RES01, 
Or:		RES00, RES01, 
Cmp:		RES00, RES01, 
Other:		RES00, RES01, 
Slack:		
A:		
B:		

PARSING INPUT GRAPH: graphs/XTEAEngine-setKey-70-169.dot
DOING ASAP SCHEDULE
Found schedule of length 9 with 27 nodes

n14--95:ISUB : [0:0]
n1--116:IADD : [0:0]
n26--73:IFGE : [0:0]
n19--77:DMA_LOAD(ref) : [0:1]
n8--98:DMA_LOAD(ref) : [0:1]
n12--83:DMA_LOAD(ref) : [0:1]
n22--88:IAND : [0:0]
n24--165:IADD : [1:1]
n0--122:IFGE : [1:1]
n15--137:IAND : [1:1]
n5--144:ISUB : [1:1]
n23--110:IUSHR : [1:1]
n13--112:IAND : [2:2]
n3--89:DMA_LOAD : [2:3]
n17--159:IUSHR : [2:2]
n21--138:DMA_LOAD : [2:3]
n16--161:IAND : [3:3]
n11--113:DMA_LOAD : [3:4]
n2--90:IADD : [4:4]
n6--162:DMA_LOAD : [4:5]
n20--139:IADD : [4:4]
n25--140:DMA_STORE : [5:6]
n18--91:DMA_STORE : [5:6]
n9--114:IADD : [5:5]
n4--163:IADD : [6:6]
n7--115:DMA_STORE : [6:7]
n10--164:DMA_STORE : [7:8]

FINISHED ASAP SCHEDULE

DOING LAZY ALAP SCHEDULE
Found schedule of length 38 with 27 nodes

n14--95:ISUB : [0:0]
n5--144:ISUB : [1:1]
n17--159:IUSHR : [2:2]
n12--83:DMA_LOAD(ref) : [3:4]
n23--110:IUSHR : [5:5]
n13--112:IAND : [6:6]
n16--161:IAND : [7:7]
n15--137:IAND : [8:8]
n22--88:IAND : [9:9]
n3--89:DMA_LOAD : [10:11]
n6--162:DMA_LOAD : [12:13]
n21--138:DMA_LOAD : [14:15]
n11--113:DMA_LOAD : [16:17]
n19--77:DMA_LOAD(ref) : [18:19]
n8--98:DMA_LOAD(ref) : [20:21]
n1--116:IADD : [22:22]
n2--90:IADD : [23:23]
n4--163:IADD : [24:24]
n9--114:IADD : [25:25]
n20--139:IADD : [26:26]
n25--140:DMA_STORE : [27:28]
n18--91:DMA_STORE : [29:30]
n7--115:DMA_STORE : [31:32]
n10--164:DMA_STORE : [33:34]
n24--165:IADD : [35:35]
n0--122:IFGE : [36:36]
n26--73:IFGE : [37:37]

FINISHED ALAP SCHEDULE

DOING NORMAL ALAP SCHEDULE
Found schedule of length 9 with 27 nodes

n14--95:ISUB : [0:0]
n5--144:ISUB : [1:1]
n17--159:IUSHR : [2:2]
n12--83:DMA_LOAD(ref) : [2:3]
n23--110:IUSHR : [2:2]
n13--112:IAND : [3:3]
n16--161:IAND : [3:3]
n15--137:IAND : [3:3]
n22--88:IAND : [3:3]
n3--89:DMA_LOAD : [4:5]
n6--162:DMA_LOAD : [4:5]
n21--138:DMA_LOAD : [4:5]
n11--113:DMA_LOAD : [4:5]
n19--77:DMA_LOAD(ref) : [5:6]
n8--98:DMA_LOAD(ref) : [5:6]
n1--116:IADD : [6:6]
n2--90:IADD : [6:6]
n4--163:IADD : [6:6]
n9--114:IADD : [6:6]
n20--139:IADD : [6:6]
n25--140:DMA_STORE : [7:8]
n18--91:DMA_STORE : [7:8]
n7--115:DMA_STORE : [7:8]
n10--164:DMA_STORE : [7:8]
n24--165:IADD : [8:8]
n0--122:IFGE : [8:8]
n26--73:IFGE : [8:8]

FINISHED ALAP SCHEDULE


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparing schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 21 inspected nodes
20 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 25 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 21 inspected nodes
20 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 27 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 21 inspected nodes
20 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 25 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 29 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 21 inspected nodes
20 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 25 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 33 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 20 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n1--116:IADD : [2:2]
n17--159:IUSHR : [2:2]
n16--161:IAND : [3:3]
n23--110:IUSHR : [3:3]
n13--112:IAND : [4:4]
n15--137:IAND : [4:4]
n19--77:DMA_LOAD(ref) : [5:6]
n22--88:IAND : [5:5]
n3--89:DMA_LOAD : [6:7]
n6--162:DMA_LOAD : [7:8]
n8--98:DMA_LOAD(ref) : [8:9]
n21--138:DMA_LOAD : [9:10]
n11--113:DMA_LOAD : [10:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n24--165:IADD : [13:13]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n0--122:IFGE : [14:14]
n26--73:IFGE : [15:15]
n18--91:DMA_STORE : [16:17]
n7--115:DMA_STORE : [16:17]
n10--164:DMA_STORE : [18:19]

Found schedule of length 19 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n17--159:IUSHR : [2:2]
n23--110:IUSHR : [2:2]
n13--112:IAND : [3:3]
n16--161:IAND : [3:3]
n15--137:IAND : [4:4]
n22--88:IAND : [4:4]
n3--89:DMA_LOAD : [5:6]
n6--162:DMA_LOAD : [5:6]
n21--138:DMA_LOAD : [7:8]
n11--113:DMA_LOAD : [7:8]
n19--77:DMA_LOAD(ref) : [9:10]
n8--98:DMA_LOAD(ref) : [9:10]
n1--116:IADD : [11:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n18--91:DMA_STORE : [13:14]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n24--165:IADD : [15:15]
n0--122:IFGE : [16:16]
n26--73:IFGE : [16:16]
n7--115:DMA_STORE : [17:18]
n10--164:DMA_STORE : [17:18]


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 21 inspected nodes
20 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 25 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 30 inspected nodes
40 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 3 times
Best latency found: 19
Initial best latency: 20
6 out of 27 DFG nodes could be skipped to find best schedule
It took 56 milliseconds to converge
Scheduling took 61 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 20 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n1--116:IADD : [2:2]
n17--159:IUSHR : [2:2]
n16--161:IAND : [3:3]
n23--110:IUSHR : [3:3]
n13--112:IAND : [4:4]
n15--137:IAND : [4:4]
n19--77:DMA_LOAD(ref) : [5:6]
n22--88:IAND : [5:5]
n3--89:DMA_LOAD : [6:7]
n6--162:DMA_LOAD : [7:8]
n8--98:DMA_LOAD(ref) : [8:9]
n21--138:DMA_LOAD : [9:10]
n11--113:DMA_LOAD : [10:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n24--165:IADD : [13:13]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n0--122:IFGE : [14:14]
n26--73:IFGE : [15:15]
n18--91:DMA_STORE : [16:17]
n7--115:DMA_STORE : [16:17]
n10--164:DMA_STORE : [18:19]

Found schedule of length 19 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n17--159:IUSHR : [2:2]
n23--110:IUSHR : [2:2]
n13--112:IAND : [3:3]
n16--161:IAND : [3:3]
n15--137:IAND : [4:4]
n22--88:IAND : [4:4]
n3--89:DMA_LOAD : [5:6]
n6--162:DMA_LOAD : [5:6]
n21--138:DMA_LOAD : [7:8]
n11--113:DMA_LOAD : [7:8]
n19--77:DMA_LOAD(ref) : [9:10]
n8--98:DMA_LOAD(ref) : [9:10]
n1--116:IADD : [11:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n18--91:DMA_STORE : [13:14]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n24--165:IADD : [15:15]
n0--122:IFGE : [16:16]
n26--73:IFGE : [16:16]
n7--115:DMA_STORE : [17:18]
n10--164:DMA_STORE : [17:18]


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 21 inspected nodes
20 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 25 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 36 inspected nodes
51 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 19
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 153 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 21 inspected nodes
20 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 25 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 29 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 21 inspected nodes
20 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 25 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 15 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 21 inspected nodes
20 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 27 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 29 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 21 inspected nodes
20 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 27 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 33 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 20 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n1--116:IADD : [2:2]
n17--159:IUSHR : [2:2]
n16--161:IAND : [3:3]
n23--110:IUSHR : [3:3]
n13--112:IAND : [4:4]
n15--137:IAND : [4:4]
n19--77:DMA_LOAD(ref) : [5:6]
n22--88:IAND : [5:5]
n3--89:DMA_LOAD : [6:7]
n6--162:DMA_LOAD : [7:8]
n8--98:DMA_LOAD(ref) : [8:9]
n21--138:DMA_LOAD : [9:10]
n11--113:DMA_LOAD : [10:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n24--165:IADD : [13:13]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n0--122:IFGE : [14:14]
n26--73:IFGE : [15:15]
n18--91:DMA_STORE : [16:17]
n7--115:DMA_STORE : [16:17]
n10--164:DMA_STORE : [18:19]

Found schedule of length 19 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n17--159:IUSHR : [2:2]
n23--110:IUSHR : [2:2]
n13--112:IAND : [3:3]
n16--161:IAND : [3:3]
n15--137:IAND : [4:4]
n22--88:IAND : [4:4]
n3--89:DMA_LOAD : [5:6]
n6--162:DMA_LOAD : [5:6]
n21--138:DMA_LOAD : [7:8]
n11--113:DMA_LOAD : [7:8]
n19--77:DMA_LOAD(ref) : [9:10]
n8--98:DMA_LOAD(ref) : [9:10]
n1--116:IADD : [11:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n18--91:DMA_STORE : [13:14]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n24--165:IADD : [15:15]
n0--122:IFGE : [16:16]
n26--73:IFGE : [16:16]
n7--115:DMA_STORE : [17:18]
n10--164:DMA_STORE : [17:18]


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 21 inspected nodes
20 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 27 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 30 inspected nodes
40 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 3 times
Best latency found: 19
Initial best latency: 20
6 out of 27 DFG nodes could be skipped to find best schedule
It took 56 milliseconds to converge
Scheduling took 61 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 20 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n1--116:IADD : [2:2]
n17--159:IUSHR : [2:2]
n16--161:IAND : [3:3]
n23--110:IUSHR : [3:3]
n13--112:IAND : [4:4]
n15--137:IAND : [4:4]
n19--77:DMA_LOAD(ref) : [5:6]
n22--88:IAND : [5:5]
n3--89:DMA_LOAD : [6:7]
n6--162:DMA_LOAD : [7:8]
n8--98:DMA_LOAD(ref) : [8:9]
n21--138:DMA_LOAD : [9:10]
n11--113:DMA_LOAD : [10:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n24--165:IADD : [13:13]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n0--122:IFGE : [14:14]
n26--73:IFGE : [15:15]
n18--91:DMA_STORE : [16:17]
n7--115:DMA_STORE : [16:17]
n10--164:DMA_STORE : [18:19]

Found schedule of length 19 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n17--159:IUSHR : [2:2]
n23--110:IUSHR : [2:2]
n13--112:IAND : [3:3]
n16--161:IAND : [3:3]
n15--137:IAND : [4:4]
n22--88:IAND : [4:4]
n3--89:DMA_LOAD : [5:6]
n6--162:DMA_LOAD : [5:6]
n21--138:DMA_LOAD : [7:8]
n11--113:DMA_LOAD : [7:8]
n19--77:DMA_LOAD(ref) : [9:10]
n8--98:DMA_LOAD(ref) : [9:10]
n1--116:IADD : [11:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n18--91:DMA_STORE : [13:14]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n24--165:IADD : [15:15]
n0--122:IFGE : [16:16]
n26--73:IFGE : [16:16]
n7--115:DMA_STORE : [17:18]
n10--164:DMA_STORE : [17:18]


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 21 inspected nodes
20 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 27 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 36 inspected nodes
51 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 19
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 153 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 21 inspected nodes
20 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 27 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 29 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 21 inspected nodes
20 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 27 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 15 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 29 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 33 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 20 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n1--116:IADD : [2:2]
n17--159:IUSHR : [2:2]
n16--161:IAND : [3:3]
n23--110:IUSHR : [3:3]
n13--112:IAND : [4:4]
n15--137:IAND : [4:4]
n19--77:DMA_LOAD(ref) : [5:6]
n22--88:IAND : [5:5]
n3--89:DMA_LOAD : [6:7]
n6--162:DMA_LOAD : [7:8]
n8--98:DMA_LOAD(ref) : [8:9]
n21--138:DMA_LOAD : [9:10]
n11--113:DMA_LOAD : [10:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n24--165:IADD : [13:13]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n0--122:IFGE : [14:14]
n26--73:IFGE : [15:15]
n18--91:DMA_STORE : [16:17]
n7--115:DMA_STORE : [16:17]
n10--164:DMA_STORE : [18:19]

Found schedule of length 19 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n17--159:IUSHR : [2:2]
n23--110:IUSHR : [2:2]
n13--112:IAND : [3:3]
n16--161:IAND : [3:3]
n15--137:IAND : [4:4]
n22--88:IAND : [4:4]
n3--89:DMA_LOAD : [5:6]
n6--162:DMA_LOAD : [5:6]
n21--138:DMA_LOAD : [7:8]
n11--113:DMA_LOAD : [7:8]
n19--77:DMA_LOAD(ref) : [9:10]
n8--98:DMA_LOAD(ref) : [9:10]
n1--116:IADD : [11:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n18--91:DMA_STORE : [13:14]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n24--165:IADD : [15:15]
n0--122:IFGE : [16:16]
n26--73:IFGE : [16:16]
n7--115:DMA_STORE : [17:18]
n10--164:DMA_STORE : [17:18]


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 29 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 30 inspected nodes
40 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 3 times
Best latency found: 19
Initial best latency: 20
6 out of 27 DFG nodes could be skipped to find best schedule
It took 56 milliseconds to converge
Scheduling took 61 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 20 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n1--116:IADD : [2:2]
n17--159:IUSHR : [2:2]
n16--161:IAND : [3:3]
n23--110:IUSHR : [3:3]
n13--112:IAND : [4:4]
n15--137:IAND : [4:4]
n19--77:DMA_LOAD(ref) : [5:6]
n22--88:IAND : [5:5]
n3--89:DMA_LOAD : [6:7]
n6--162:DMA_LOAD : [7:8]
n8--98:DMA_LOAD(ref) : [8:9]
n21--138:DMA_LOAD : [9:10]
n11--113:DMA_LOAD : [10:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n24--165:IADD : [13:13]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n0--122:IFGE : [14:14]
n26--73:IFGE : [15:15]
n18--91:DMA_STORE : [16:17]
n7--115:DMA_STORE : [16:17]
n10--164:DMA_STORE : [18:19]

Found schedule of length 19 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n17--159:IUSHR : [2:2]
n23--110:IUSHR : [2:2]
n13--112:IAND : [3:3]
n16--161:IAND : [3:3]
n15--137:IAND : [4:4]
n22--88:IAND : [4:4]
n3--89:DMA_LOAD : [5:6]
n6--162:DMA_LOAD : [5:6]
n21--138:DMA_LOAD : [7:8]
n11--113:DMA_LOAD : [7:8]
n19--77:DMA_LOAD(ref) : [9:10]
n8--98:DMA_LOAD(ref) : [9:10]
n1--116:IADD : [11:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n18--91:DMA_STORE : [13:14]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n24--165:IADD : [15:15]
n0--122:IFGE : [16:16]
n26--73:IFGE : [16:16]
n7--115:DMA_STORE : [17:18]
n10--164:DMA_STORE : [17:18]


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 29 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 36 inspected nodes
51 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 19
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 153 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 29 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 29 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 29 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 15 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 20 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n1--116:IADD : [2:2]
n17--159:IUSHR : [2:2]
n16--161:IAND : [3:3]
n23--110:IUSHR : [3:3]
n13--112:IAND : [4:4]
n15--137:IAND : [4:4]
n19--77:DMA_LOAD(ref) : [5:6]
n22--88:IAND : [5:5]
n3--89:DMA_LOAD : [6:7]
n6--162:DMA_LOAD : [7:8]
n8--98:DMA_LOAD(ref) : [8:9]
n21--138:DMA_LOAD : [9:10]
n11--113:DMA_LOAD : [10:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n24--165:IADD : [13:13]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n0--122:IFGE : [14:14]
n26--73:IFGE : [15:15]
n18--91:DMA_STORE : [16:17]
n7--115:DMA_STORE : [16:17]
n10--164:DMA_STORE : [18:19]

Found schedule of length 19 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n17--159:IUSHR : [2:2]
n23--110:IUSHR : [2:2]
n13--112:IAND : [3:3]
n16--161:IAND : [3:3]
n15--137:IAND : [4:4]
n22--88:IAND : [4:4]
n3--89:DMA_LOAD : [5:6]
n6--162:DMA_LOAD : [5:6]
n21--138:DMA_LOAD : [7:8]
n11--113:DMA_LOAD : [7:8]
n19--77:DMA_LOAD(ref) : [9:10]
n8--98:DMA_LOAD(ref) : [9:10]
n1--116:IADD : [11:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n18--91:DMA_STORE : [13:14]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n24--165:IADD : [15:15]
n0--122:IFGE : [16:16]
n26--73:IFGE : [16:16]
n7--115:DMA_STORE : [17:18]
n10--164:DMA_STORE : [17:18]


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 33 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 30 inspected nodes
40 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 3 times
Best latency found: 19
Initial best latency: 20
6 out of 27 DFG nodes could be skipped to find best schedule
It took 56 milliseconds to converge
Scheduling took 61 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 20 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n1--116:IADD : [2:2]
n17--159:IUSHR : [2:2]
n16--161:IAND : [3:3]
n23--110:IUSHR : [3:3]
n13--112:IAND : [4:4]
n15--137:IAND : [4:4]
n19--77:DMA_LOAD(ref) : [5:6]
n22--88:IAND : [5:5]
n3--89:DMA_LOAD : [6:7]
n6--162:DMA_LOAD : [7:8]
n8--98:DMA_LOAD(ref) : [8:9]
n21--138:DMA_LOAD : [9:10]
n11--113:DMA_LOAD : [10:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n24--165:IADD : [13:13]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n0--122:IFGE : [14:14]
n26--73:IFGE : [15:15]
n18--91:DMA_STORE : [16:17]
n7--115:DMA_STORE : [16:17]
n10--164:DMA_STORE : [18:19]

Found schedule of length 19 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n17--159:IUSHR : [2:2]
n23--110:IUSHR : [2:2]
n13--112:IAND : [3:3]
n16--161:IAND : [3:3]
n15--137:IAND : [4:4]
n22--88:IAND : [4:4]
n3--89:DMA_LOAD : [5:6]
n6--162:DMA_LOAD : [5:6]
n21--138:DMA_LOAD : [7:8]
n11--113:DMA_LOAD : [7:8]
n19--77:DMA_LOAD(ref) : [9:10]
n8--98:DMA_LOAD(ref) : [9:10]
n1--116:IADD : [11:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n18--91:DMA_STORE : [13:14]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n24--165:IADD : [15:15]
n0--122:IFGE : [16:16]
n26--73:IFGE : [16:16]
n7--115:DMA_STORE : [17:18]
n10--164:DMA_STORE : [17:18]


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 33 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 36 inspected nodes
51 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 19
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 153 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 33 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 29 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 33 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 15 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 30 inspected nodes
40 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 3 times
Best latency found: 19
Initial best latency: 20
6 out of 27 DFG nodes could be skipped to find best schedule
It took 56 milliseconds to converge
Scheduling took 61 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 36 inspected nodes
51 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 19
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 153 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 19 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n17--159:IUSHR : [2:2]
n23--110:IUSHR : [2:2]
n13--112:IAND : [3:3]
n16--161:IAND : [3:3]
n15--137:IAND : [4:4]
n22--88:IAND : [4:4]
n3--89:DMA_LOAD : [5:6]
n6--162:DMA_LOAD : [5:6]
n21--138:DMA_LOAD : [7:8]
n11--113:DMA_LOAD : [7:8]
n19--77:DMA_LOAD(ref) : [9:10]
n8--98:DMA_LOAD(ref) : [9:10]
n1--116:IADD : [11:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n18--91:DMA_STORE : [13:14]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n24--165:IADD : [15:15]
n0--122:IFGE : [16:16]
n26--73:IFGE : [16:16]
n7--115:DMA_STORE : [17:18]
n10--164:DMA_STORE : [17:18]

Found schedule of length 20 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n1--116:IADD : [2:2]
n17--159:IUSHR : [2:2]
n16--161:IAND : [3:3]
n23--110:IUSHR : [3:3]
n13--112:IAND : [4:4]
n15--137:IAND : [4:4]
n19--77:DMA_LOAD(ref) : [5:6]
n22--88:IAND : [5:5]
n3--89:DMA_LOAD : [6:7]
n6--162:DMA_LOAD : [7:8]
n8--98:DMA_LOAD(ref) : [8:9]
n21--138:DMA_LOAD : [9:10]
n11--113:DMA_LOAD : [10:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n24--165:IADD : [13:13]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n0--122:IFGE : [14:14]
n26--73:IFGE : [15:15]
n18--91:DMA_STORE : [16:17]
n7--115:DMA_STORE : [16:17]
n10--164:DMA_STORE : [18:19]


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 30 inspected nodes
40 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 3 times
Best latency found: 19
Initial best latency: 20
6 out of 27 DFG nodes could be skipped to find best schedule
It took 56 milliseconds to converge
Scheduling took 61 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 29 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 19 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n17--159:IUSHR : [2:2]
n23--110:IUSHR : [2:2]
n13--112:IAND : [3:3]
n16--161:IAND : [3:3]
n15--137:IAND : [4:4]
n22--88:IAND : [4:4]
n3--89:DMA_LOAD : [5:6]
n6--162:DMA_LOAD : [5:6]
n21--138:DMA_LOAD : [7:8]
n11--113:DMA_LOAD : [7:8]
n19--77:DMA_LOAD(ref) : [9:10]
n8--98:DMA_LOAD(ref) : [9:10]
n1--116:IADD : [11:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n18--91:DMA_STORE : [13:14]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n24--165:IADD : [15:15]
n0--122:IFGE : [16:16]
n26--73:IFGE : [16:16]
n7--115:DMA_STORE : [17:18]
n10--164:DMA_STORE : [17:18]

Found schedule of length 20 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n1--116:IADD : [2:2]
n17--159:IUSHR : [2:2]
n16--161:IAND : [3:3]
n23--110:IUSHR : [3:3]
n13--112:IAND : [4:4]
n15--137:IAND : [4:4]
n19--77:DMA_LOAD(ref) : [5:6]
n22--88:IAND : [5:5]
n3--89:DMA_LOAD : [6:7]
n6--162:DMA_LOAD : [7:8]
n8--98:DMA_LOAD(ref) : [8:9]
n21--138:DMA_LOAD : [9:10]
n11--113:DMA_LOAD : [10:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n24--165:IADD : [13:13]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n0--122:IFGE : [14:14]
n26--73:IFGE : [15:15]
n18--91:DMA_STORE : [16:17]
n7--115:DMA_STORE : [16:17]
n10--164:DMA_STORE : [18:19]


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 30 inspected nodes
40 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 3 times
Best latency found: 19
Initial best latency: 20
6 out of 27 DFG nodes could be skipped to find best schedule
It took 56 milliseconds to converge
Scheduling took 61 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 15 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 19 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n17--159:IUSHR : [2:2]
n23--110:IUSHR : [2:2]
n13--112:IAND : [3:3]
n16--161:IAND : [3:3]
n15--137:IAND : [4:4]
n22--88:IAND : [4:4]
n3--89:DMA_LOAD : [5:6]
n6--162:DMA_LOAD : [5:6]
n21--138:DMA_LOAD : [7:8]
n11--113:DMA_LOAD : [7:8]
n19--77:DMA_LOAD(ref) : [9:10]
n8--98:DMA_LOAD(ref) : [9:10]
n1--116:IADD : [11:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n18--91:DMA_STORE : [13:14]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n24--165:IADD : [15:15]
n0--122:IFGE : [16:16]
n26--73:IFGE : [16:16]
n7--115:DMA_STORE : [17:18]
n10--164:DMA_STORE : [17:18]

Found schedule of length 20 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n1--116:IADD : [2:2]
n17--159:IUSHR : [2:2]
n16--161:IAND : [3:3]
n23--110:IUSHR : [3:3]
n13--112:IAND : [4:4]
n15--137:IAND : [4:4]
n19--77:DMA_LOAD(ref) : [5:6]
n22--88:IAND : [5:5]
n3--89:DMA_LOAD : [6:7]
n6--162:DMA_LOAD : [7:8]
n8--98:DMA_LOAD(ref) : [8:9]
n21--138:DMA_LOAD : [9:10]
n11--113:DMA_LOAD : [10:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n24--165:IADD : [13:13]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n0--122:IFGE : [14:14]
n26--73:IFGE : [15:15]
n18--91:DMA_STORE : [16:17]
n7--115:DMA_STORE : [16:17]
n10--164:DMA_STORE : [18:19]


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 36 inspected nodes
51 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 19
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 153 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 29 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 19 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n17--159:IUSHR : [2:2]
n23--110:IUSHR : [2:2]
n13--112:IAND : [3:3]
n16--161:IAND : [3:3]
n15--137:IAND : [4:4]
n22--88:IAND : [4:4]
n3--89:DMA_LOAD : [5:6]
n6--162:DMA_LOAD : [5:6]
n21--138:DMA_LOAD : [7:8]
n11--113:DMA_LOAD : [7:8]
n19--77:DMA_LOAD(ref) : [9:10]
n8--98:DMA_LOAD(ref) : [9:10]
n1--116:IADD : [11:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n18--91:DMA_STORE : [13:14]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n24--165:IADD : [15:15]
n0--122:IFGE : [16:16]
n26--73:IFGE : [16:16]
n7--115:DMA_STORE : [17:18]
n10--164:DMA_STORE : [17:18]

Found schedule of length 20 with 27 nodes

n14--95:ISUB : [0:0]
n12--83:DMA_LOAD(ref) : [0:1]
n5--144:ISUB : [1:1]
n1--116:IADD : [2:2]
n17--159:IUSHR : [2:2]
n16--161:IAND : [3:3]
n23--110:IUSHR : [3:3]
n13--112:IAND : [4:4]
n15--137:IAND : [4:4]
n19--77:DMA_LOAD(ref) : [5:6]
n22--88:IAND : [5:5]
n3--89:DMA_LOAD : [6:7]
n6--162:DMA_LOAD : [7:8]
n8--98:DMA_LOAD(ref) : [8:9]
n21--138:DMA_LOAD : [9:10]
n11--113:DMA_LOAD : [10:11]
n2--90:IADD : [11:11]
n4--163:IADD : [12:12]
n9--114:IADD : [12:12]
n24--165:IADD : [13:13]
n20--139:IADD : [13:13]
n25--140:DMA_STORE : [14:15]
n0--122:IFGE : [14:14]
n26--73:IFGE : [15:15]
n18--91:DMA_STORE : [16:17]
n7--115:DMA_STORE : [16:17]
n10--164:DMA_STORE : [18:19]


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 36 inspected nodes
51 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 19
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 153 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 15 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 29 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 15 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%




%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 21 inspected nodes
20 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 25 milliseconds

Print BULB tree: 
l_bound: 19, u_bound: 20; investigated partial schedule: {}; 
└── l_bound: 19, u_bound: 20; investigated n14--95:ISUB in [0:0]; investigated partial schedule: {0=[n14--95:ISUB]}; 
    └── l_bound: 19, u_bound: 20; investigated n5--144:ISUB in [1:1]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB]}; 
        └── l_bound: 19, u_bound: 20; investigated n17--159:IUSHR in [2:2]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB], 2=[n17--159:IUSHR]}; 
            ├── l_bound: 19, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n12--83:DMA_LOAD(ref)]}; 
            │   ├── l_bound: 19, u_bound: 20; investigated n23--110:IUSHR in [1:1]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n12--83:DMA_LOAD(ref)]}; 
            │   │   └── l_bound: 19, u_bound: 20; investigated n13--112:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n13--112:IAND, n12--83:DMA_LOAD(ref)]}; 
            │   │       └── l_bound: 19, u_bound: 20; investigated n16--161:IAND in [4:4]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n13--112:IAND, n12--83:DMA_LOAD(ref)], 4=[n16--161:IAND]}; 
            │   │           └── l_bound: 19, u_bound: 20; investigated n15--137:IAND in [4:4]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n13--112:IAND, n12--83:DMA_LOAD(ref)], 4=[n16--161:IAND, n15--137:IAND]}; 
            │   │               ├── l_bound: 19, u_bound: 20; investigated n22--88:IAND in [5:5]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n13--112:IAND, n12--83:DMA_LOAD(ref)], 4=[n16--161:IAND, n15--137:IAND], 5=[n22--88:IAND]}; 
            │   │               ├── l_bound: 19, u_bound: 20; investigated n22--88:IAND in [0:0]; investigated partial schedule: {0=[n14--95:ISUB, n22--88:IAND], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n13--112:IAND, n12--83:DMA_LOAD(ref)], 4=[n16--161:IAND, n15--137:IAND]}; 
            │   │               │   └── l_bound: 19, u_bound: 20; investigated n3--89:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n14--95:ISUB, n22--88:IAND], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n13--112:IAND, n12--83:DMA_LOAD(ref)], 4=[n16--161:IAND, n15--137:IAND], 5=[n3--89:DMA_LOAD], 6=[n3--89:DMA_LOAD]}; 
            │   └── l_bound: 19, u_bound: 20; investigated n23--110:IUSHR in [3:3]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n12--83:DMA_LOAD(ref), n23--110:IUSHR]}; 
            ├── l_bound: 19, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR]}; 
            │   └── l_bound: 19, u_bound: 20; investigated n23--110:IUSHR in [2:2]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR]}; 
            │       └── l_bound: 19, u_bound: 20; investigated n13--112:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND]}; 
            │           └── l_bound: 19, u_bound: 20; investigated n16--161:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND]}; 
            │               ├── l_bound: 19, u_bound: 20; investigated n15--137:IAND in [4:4]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND]}; 
            │               │   ├── l_bound: 19, u_bound: 20; investigated n22--88:IAND in [4:4]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND]}; 
            └── l_bound: 19, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)]}; 
                ├── l_bound: 19, u_bound: 20; investigated n23--110:IUSHR in [3:3]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n23--110:IUSHR]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 21 inspected nodes
20 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 27 milliseconds

Print BULB tree: 
l_bound: 9, u_bound: 20; investigated partial schedule: {}; 
└── l_bound: 9, u_bound: 20; investigated n14--95:ISUB in [0:0]; investigated partial schedule: {0=[n14--95:ISUB]}; 
    └── l_bound: 9, u_bound: 20; investigated n5--144:ISUB in [1:1]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB]}; 
        └── l_bound: 9, u_bound: 20; investigated n17--159:IUSHR in [2:2]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB], 2=[n17--159:IUSHR]}; 
            ├── l_bound: 9, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR]}; 
            │   ├── l_bound: 9, u_bound: 20; investigated n23--110:IUSHR in [2:2]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR]}; 
            │   │   └── l_bound: 9, u_bound: 20; investigated n13--112:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND]}; 
            │   │       └── l_bound: 9, u_bound: 20; investigated n16--161:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND]}; 
            │   │           ├── l_bound: 10, u_bound: 20; investigated n15--137:IAND in [4:4]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND]}; 
            │   │           │   ├── l_bound: 10, u_bound: 20; investigated n22--88:IAND in [4:4]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND]}; 
            ├── l_bound: 9, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n12--83:DMA_LOAD(ref)]}; 
            │   ├── l_bound: 10, u_bound: 20; investigated n23--110:IUSHR in [3:3]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n12--83:DMA_LOAD(ref), n23--110:IUSHR]}; 
            │   ├── l_bound: 9, u_bound: 20; investigated n23--110:IUSHR in [1:1]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n12--83:DMA_LOAD(ref)]}; 
            │   │   └── l_bound: 9, u_bound: 20; investigated n13--112:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n13--112:IAND, n12--83:DMA_LOAD(ref)]}; 
            │   │       ├── l_bound: 10, u_bound: 20; investigated n16--161:IAND in [4:4]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n13--112:IAND, n12--83:DMA_LOAD(ref)], 4=[n16--161:IAND]}; 
            │   │       │   ├── l_bound: 10, u_bound: 20; investigated n15--137:IAND in [4:4]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n13--112:IAND, n12--83:DMA_LOAD(ref)], 4=[n16--161:IAND, n15--137:IAND]}; 
            │   │       │   │   ├── l_bound: 11, u_bound: 20; investigated n22--88:IAND in [5:5]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n13--112:IAND, n12--83:DMA_LOAD(ref)], 4=[n16--161:IAND, n15--137:IAND], 5=[n22--88:IAND]}; 
            │   │       │   │   ├── l_bound: 10, u_bound: 20; investigated n22--88:IAND in [0:0]; investigated partial schedule: {0=[n14--95:ISUB, n22--88:IAND], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n13--112:IAND, n12--83:DMA_LOAD(ref)], 4=[n16--161:IAND, n15--137:IAND]}; 
            │   │       │   │   │   ├── l_bound: 10, u_bound: 20; investigated n3--89:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n14--95:ISUB, n22--88:IAND], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n13--112:IAND, n12--83:DMA_LOAD(ref)], 4=[n16--161:IAND, n15--137:IAND], 5=[n3--89:DMA_LOAD], 6=[n3--89:DMA_LOAD]}; 
            └── l_bound: 9, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)]}; 
                ├── l_bound: 10, u_bound: 20; investigated n23--110:IUSHR in [3:3]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n23--110:IUSHR]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 29 milliseconds

Print BULB tree: 
l_bound: 9, u_bound: 20; investigated partial schedule: {}; 
└── l_bound: 9, u_bound: 20; investigated n14--95:ISUB in [0:0]; investigated partial schedule: {0=[n14--95:ISUB]}; 
    └── l_bound: 9, u_bound: 20; investigated n5--144:ISUB in [1:1]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB]}; 
        └── l_bound: 9, u_bound: 20; investigated n17--159:IUSHR in [2:2]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB], 2=[n17--159:IUSHR]}; 
            ├── l_bound: 9, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n12--83:DMA_LOAD(ref)]}; 
            │   └── l_bound: 9, u_bound: 20; investigated n23--110:IUSHR in [1:1]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n12--83:DMA_LOAD(ref)]}; 
            │       ├── l_bound: 9, u_bound: 20; investigated n13--112:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n13--112:IAND, n12--83:DMA_LOAD(ref)]}; 
            ├── l_bound: 9, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)]}; 
            └── l_bound: 9, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR]}; 
                ├── l_bound: 9, u_bound: 20; investigated n23--110:IUSHR in [2:2]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR]}; 
                │   └── l_bound: 9, u_bound: 20; investigated n13--112:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND]}; 
                │       └── l_bound: 9, u_bound: 20; investigated n16--161:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 33 milliseconds

Print BULB tree: 
l_bound: 9, u_bound: 20; investigated partial schedule: {}; 
└── l_bound: 9, u_bound: 20; investigated n14--95:ISUB in [0:0]; investigated partial schedule: {0=[n14--95:ISUB]}; 
    └── l_bound: 9, u_bound: 20; investigated n5--144:ISUB in [1:1]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB]}; 
        └── l_bound: 9, u_bound: 20; investigated n17--159:IUSHR in [2:2]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB], 2=[n17--159:IUSHR]}; 
            ├── l_bound: 9, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR]}; 
            │   └── l_bound: 9, u_bound: 20; investigated n23--110:IUSHR in [2:2]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR]}; 
            │       └── l_bound: 9, u_bound: 20; investigated n13--112:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND]}; 
            │           └── l_bound: 9, u_bound: 20; investigated n16--161:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND]}; 
            ├── l_bound: 9, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)]}; 
            └── l_bound: 9, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n12--83:DMA_LOAD(ref)]}; 
                └── l_bound: 9, u_bound: 20; investigated n23--110:IUSHR in [1:1]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n12--83:DMA_LOAD(ref)]}; 
                    ├── l_bound: 9, u_bound: 20; investigated n13--112:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n13--112:IAND, n12--83:DMA_LOAD(ref)]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 30 inspected nodes
40 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 3 times
Best latency found: 19
Initial best latency: 20
6 out of 27 DFG nodes could be skipped to find best schedule
It took 56 milliseconds to converge
Scheduling took 61 milliseconds

Print BULB tree: 
l_bound: 19, u_bound: 20; investigated partial schedule: {}; 
└── l_bound: 19, u_bound: 20; investigated n14--95:ISUB in [0:0]; investigated partial schedule: {0=[n14--95:ISUB]}; 
    └── l_bound: 19, u_bound: 20; investigated n5--144:ISUB in [1:1]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB]}; 
        └── l_bound: 19, u_bound: 20; investigated n17--159:IUSHR in [2:2]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB], 2=[n17--159:IUSHR]}; 
            ├── l_bound: 19, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)]}; 
            ├── l_bound: 19, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n12--83:DMA_LOAD(ref)]}; 
            └── l_bound: 19, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR]}; 
                ├── l_bound: 19, u_bound: 20; investigated n23--110:IUSHR in [2:2]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR]}; 
                │   └── l_bound: 19, u_bound: 20; investigated n13--112:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND]}; 
                │       └── l_bound: 19, u_bound: 20; investigated n16--161:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND]}; 
                │           ├── l_bound: 19, u_bound: 20; investigated n15--137:IAND in [4:4]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND]}; 
                │           │   └── l_bound: 19, u_bound: 20; investigated n22--88:IAND in [4:4]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND]}; 
                │           │       ├── l_bound: 19, u_bound: 20; investigated n3--89:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 6=[n3--89:DMA_LOAD], 7=[n3--89:DMA_LOAD]}; 
                │           │       ├── l_bound: 19, u_bound: 20; investigated n3--89:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD], 6=[n3--89:DMA_LOAD]}; 
                │           │       │   └── l_bound: 19, u_bound: 20; investigated n6--162:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD]}; 
                │           │       │       ├── l_bound: 19, u_bound: 20; investigated n21--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD], 8=[n21--138:DMA_LOAD]}; 
                │           │       │       │   ├── l_bound: 19, u_bound: 20; investigated n11--113:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD]}; 
                │           │       │       │   │   └── l_bound: 19, u_bound: 20; investigated n19--77:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref)]}; 
                │           │       │       │   │       ├── l_bound: 19, u_bound: 20; investigated n8--98:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)]}; 
                │           │       │       │   │       │   ├── l_bound: 19, u_bound: 20; investigated n1--116:IADD in [11:11]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD]}; 
                │           │       │       │   │       │   │   └── l_bound: 19, u_bound: 20; investigated n2--90:IADD in [11:11]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD]}; 
                │           │       │       │   │       │   │       ├── l_bound: 19, u_bound: 20; investigated n4--163:IADD in [12:12]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD]}; 
                │           │       │       │   │       │   │       │   ├── l_bound: 19, u_bound: 20; investigated n9--114:IADD in [12:12]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD, n9--114:IADD]}; 
                │           │       │       │   │       │   │       │   │   ├── l_bound: 19, u_bound: 20; investigated n20--139:IADD in [13:13]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD, n9--114:IADD], 13=[n20--139:IADD]}; 
                │           │       │       │   │       │   │       │   │   │   ├── l_bound: 19, u_bound: 20; investigated n25--140:DMA_STORE in [14:15]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD, n9--114:IADD], 13=[n20--139:IADD], 14=[n25--140:DMA_STORE], 15=[n25--140:DMA_STORE]}; 
                │           │       │       │   │       │   │       │   │   │   │   ├── l_bound: 19, u_bound: 19; investigated n18--91:DMA_STORE in [14:15]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD, n9--114:IADD], 13=[n20--139:IADD], 14=[n25--140:DMA_STORE, n18--91:DMA_STORE], 15=[n25--140:DMA_STORE, n18--91:DMA_STORE]}; 
                │           │       │       │   │       │   │       │   │   │   │   ├── l_bound: 19, u_bound: 19; investigated n18--91:DMA_STORE in [13:14]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD, n9--114:IADD], 13=[n18--91:DMA_STORE, n20--139:IADD], 14=[n25--140:DMA_STORE, n18--91:DMA_STORE], 15=[n25--140:DMA_STORE]}; 
                │           │       │       │   │       │   │       │   │   │   ├── l_bound: 19, u_bound: 19; investigated n25--140:DMA_STORE in [15:16]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD, n9--114:IADD], 13=[n20--139:IADD], 15=[n25--140:DMA_STORE], 16=[n25--140:DMA_STORE]}; 
                │           │       │       │   │       │   │       │   │   │   └── l_bound: 19, u_bound: 21; investigated n25--140:DMA_STORE in [16:17]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD, n9--114:IADD], 13=[n20--139:IADD], 16=[n25--140:DMA_STORE], 17=[n25--140:DMA_STORE]}; 
                │           │       └── l_bound: 19, u_bound: 20; investigated n3--89:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 7=[n3--89:DMA_LOAD], 8=[n3--89:DMA_LOAD]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 36 inspected nodes
51 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 19
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 153 milliseconds

Print BULB tree: 
l_bound: 9, u_bound: 20; investigated partial schedule: {}; 
└── l_bound: 9, u_bound: 20; investigated n14--95:ISUB in [0:0]; investigated partial schedule: {0=[n14--95:ISUB]}; 
    └── l_bound: 9, u_bound: 20; investigated n5--144:ISUB in [1:1]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB]}; 
        └── l_bound: 9, u_bound: 20; investigated n17--159:IUSHR in [2:2]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB], 2=[n17--159:IUSHR]}; 
            ├── l_bound: 9, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n12--83:DMA_LOAD(ref)]}; 
            ├── l_bound: 9, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)]}; 
            └── l_bound: 9, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR]}; 
                └── l_bound: 9, u_bound: 20; investigated n23--110:IUSHR in [2:2]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR]}; 
                    └── l_bound: 9, u_bound: 20; investigated n13--112:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND]}; 
                        └── l_bound: 9, u_bound: 20; investigated n16--161:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND]}; 
                            ├── l_bound: 10, u_bound: 20; investigated n15--137:IAND in [4:4]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND]}; 
                            │   └── l_bound: 10, u_bound: 20; investigated n22--88:IAND in [4:4]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND]}; 
                            │       ├── l_bound: 10, u_bound: 20; investigated n3--89:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 6=[n3--89:DMA_LOAD], 7=[n3--89:DMA_LOAD]}; 
                            │       ├── l_bound: 10, u_bound: 20; investigated n3--89:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 7=[n3--89:DMA_LOAD], 8=[n3--89:DMA_LOAD]}; 
                            │       └── l_bound: 10, u_bound: 20; investigated n3--89:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD], 6=[n3--89:DMA_LOAD]}; 
                            │           ├── l_bound: 10, u_bound: 20; investigated n6--162:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD]}; 
                            │           │   ├── l_bound: 10, u_bound: 20; investigated n21--138:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD], 8=[n21--138:DMA_LOAD]}; 
                            │           │   │   └── l_bound: 12, u_bound: 20; investigated n11--113:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD]}; 
                            │           │   │       ├── l_bound: 13, u_bound: 20; investigated n19--77:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref)]}; 
                            │           │   │       │   ├── l_bound: 13, u_bound: 20; investigated n8--98:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)]}; 
                            │           │   │       │   │   ├── l_bound: 14, u_bound: 20; investigated n1--116:IADD in [11:11]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD]}; 
                            │           │   │       │   │   │   └── l_bound: 14, u_bound: 20; investigated n2--90:IADD in [11:11]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD]}; 
                            │           │   │       │   │   │       ├── l_bound: 15, u_bound: 20; investigated n4--163:IADD in [12:12]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD]}; 
                            │           │   │       │   │   │       │   ├── l_bound: 15, u_bound: 20; investigated n9--114:IADD in [12:12]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD, n9--114:IADD]}; 
                            │           │   │       │   │   │       │   │   ├── l_bound: 16, u_bound: 20; investigated n20--139:IADD in [13:13]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD, n9--114:IADD], 13=[n20--139:IADD]}; 
                            │           │   │       │   │   │       │   │   │   ├── l_bound: 16, u_bound: 20; investigated n25--140:DMA_STORE in [14:15]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD, n9--114:IADD], 13=[n20--139:IADD], 14=[n25--140:DMA_STORE], 15=[n25--140:DMA_STORE]}; 
                            │           │   │       │   │   │       │   │   │   │   ├── l_bound: 16, u_bound: 19; investigated n18--91:DMA_STORE in [13:14]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD, n9--114:IADD], 13=[n18--91:DMA_STORE, n20--139:IADD], 14=[n25--140:DMA_STORE, n18--91:DMA_STORE], 15=[n25--140:DMA_STORE]}; 
                            │           │   │       │   │   │       │   │   │   │   │   ├── l_bound: 17, u_bound: 20; investigated n7--115:DMA_STORE in [15:16]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD, n9--114:IADD], 13=[n18--91:DMA_STORE, n20--139:IADD], 14=[n25--140:DMA_STORE, n18--91:DMA_STORE], 15=[n25--140:DMA_STORE, n7--115:DMA_STORE], 16=[n7--115:DMA_STORE]}; 
                            │           │   │       │   │   │       │   │   │   │   └── l_bound: 16, u_bound: 19; investigated n18--91:DMA_STORE in [14:15]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD, n9--114:IADD], 13=[n20--139:IADD], 14=[n25--140:DMA_STORE, n18--91:DMA_STORE], 15=[n25--140:DMA_STORE, n18--91:DMA_STORE]}; 
                            │           │   │       │   │   │       │   │   │   │       └── l_bound: 18, u_bound: 20; investigated n7--115:DMA_STORE in [16:17]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD, n9--114:IADD], 13=[n20--139:IADD], 14=[n25--140:DMA_STORE, n18--91:DMA_STORE], 15=[n25--140:DMA_STORE, n18--91:DMA_STORE], 16=[n7--115:DMA_STORE], 17=[n7--115:DMA_STORE]}; 
                            │           │   │       │   │   │       │   │   │   ├── l_bound: 18, u_bound: 21; investigated n25--140:DMA_STORE in [16:17]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD, n9--114:IADD], 13=[n20--139:IADD], 16=[n25--140:DMA_STORE], 17=[n25--140:DMA_STORE]}; 
                            │           │   │       │   │   │       │   │   │   └── l_bound: 17, u_bound: 19; investigated n25--140:DMA_STORE in [15:16]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD, n9--114:IADD], 13=[n20--139:IADD], 15=[n25--140:DMA_STORE], 16=[n25--140:DMA_STORE]}; 
                            │           │   │       │   │   │       │   │   │       ├── l_bound: 17, u_bound: 19; investigated n18--91:DMA_STORE in [13:14]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD, n9--114:IADD], 13=[n18--91:DMA_STORE, n20--139:IADD], 14=[n18--91:DMA_STORE], 15=[n25--140:DMA_STORE], 16=[n25--140:DMA_STORE]}; 
                            │           │   │       │   │   │       │   │   │       │   ├── l_bound: 17, u_bound: 20; investigated n7--115:DMA_STORE in [15:16]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD, n9--114:IADD], 13=[n18--91:DMA_STORE, n20--139:IADD], 14=[n18--91:DMA_STORE], 15=[n25--140:DMA_STORE, n7--115:DMA_STORE], 16=[n25--140:DMA_STORE, n7--115:DMA_STORE]}; 
                            │           │   │       │   │   │       │   │   │       └── l_bound: 17, u_bound: 19; investigated n18--91:DMA_STORE in [14:15]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD, n9--114:IADD], 13=[n20--139:IADD], 14=[n18--91:DMA_STORE], 15=[n25--140:DMA_STORE, n18--91:DMA_STORE], 16=[n25--140:DMA_STORE]}; 
                            │           │   │       │   │   │       │   │   │           ├── l_bound: 18, u_bound: 20; investigated n7--115:DMA_STORE in [16:17]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND], 4=[n15--137:IAND, n22--88:IAND], 5=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 6=[n3--89:DMA_LOAD, n6--162:DMA_LOAD], 7=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 8=[n21--138:DMA_LOAD, n11--113:DMA_LOAD], 9=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 10=[n19--77:DMA_LOAD(ref), n8--98:DMA_LOAD(ref)], 11=[n1--116:IADD, n2--90:IADD], 12=[n4--163:IADD, n9--114:IADD], 13=[n20--139:IADD], 14=[n18--91:DMA_STORE], 15=[n25--140:DMA_STORE, n18--91:DMA_STORE], 16=[n25--140:DMA_STORE, n7--115:DMA_STORE], 17=[n7--115:DMA_STORE]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 29 milliseconds

Print BULB tree: 
l_bound: 19, u_bound: 20; investigated partial schedule: {}; 
└── l_bound: 19, u_bound: 20; investigated n14--95:ISUB in [0:0]; investigated partial schedule: {0=[n14--95:ISUB]}; 
    └── l_bound: 19, u_bound: 20; investigated n5--144:ISUB in [1:1]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB]}; 
        └── l_bound: 19, u_bound: 20; investigated n17--159:IUSHR in [2:2]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB], 2=[n17--159:IUSHR]}; 
            ├── l_bound: 19, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR]}; 
            │   ├── l_bound: 19, u_bound: 20; investigated n23--110:IUSHR in [2:2]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR]}; 
            │   │   └── l_bound: 19, u_bound: 20; investigated n13--112:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND]}; 
            │   │       └── l_bound: 19, u_bound: 20; investigated n16--161:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND]}; 
            ├── l_bound: 19, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n12--83:DMA_LOAD(ref)]}; 
            │   └── l_bound: 19, u_bound: 20; investigated n23--110:IUSHR in [1:1]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n12--83:DMA_LOAD(ref)]}; 
            │       └── l_bound: 19, u_bound: 20; investigated n13--112:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n13--112:IAND, n12--83:DMA_LOAD(ref)]}; 
            └── l_bound: 19, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 12 inspected nodes
9 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 20
Initial best latency: 20
0 out of 27 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 15 milliseconds

Print BULB tree: 
l_bound: 19, u_bound: 20; investigated partial schedule: {}; 
└── l_bound: 19, u_bound: 20; investigated n14--95:ISUB in [0:0]; investigated partial schedule: {0=[n14--95:ISUB]}; 
    └── l_bound: 19, u_bound: 20; investigated n5--144:ISUB in [1:1]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB]}; 
        └── l_bound: 19, u_bound: 20; investigated n17--159:IUSHR in [2:2]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB], 2=[n17--159:IUSHR]}; 
            ├── l_bound: 19, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR]}; 
            │   ├── l_bound: 19, u_bound: 20; investigated n23--110:IUSHR in [2:2]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR]}; 
            │   │   └── l_bound: 19, u_bound: 20; investigated n13--112:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND]}; 
            │   │       └── l_bound: 19, u_bound: 20; investigated n16--161:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB, n12--83:DMA_LOAD(ref)], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n23--110:IUSHR], 3=[n13--112:IAND, n16--161:IAND]}; 
            ├── l_bound: 19, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n12--83:DMA_LOAD(ref)]}; 
            │   ├── l_bound: 19, u_bound: 20; investigated n23--110:IUSHR in [1:1]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n12--83:DMA_LOAD(ref)]}; 
            │   │   └── l_bound: 19, u_bound: 20; investigated n13--112:IAND in [3:3]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n23--110:IUSHR], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)], 3=[n13--112:IAND, n12--83:DMA_LOAD(ref)]}; 
            └── l_bound: 19, u_bound: 20; investigated n12--83:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {0=[n14--95:ISUB], 1=[n5--144:ISUB, n12--83:DMA_LOAD(ref)], 2=[n17--159:IUSHR, n12--83:DMA_LOAD(ref)]}; 

