Pipelined delay with valid signal