Question Name,Question,Option A,Option B,Option C,Option D,Answer,Explanation
Question 1,1. The ______ format is usually used to store data.,a) BCD,b) Decimal,c) Hexadecimal,d) Octal,a,Explanation: The data usually used by computers have to be stored and represented in a particular format for ease of use. 
Question 2,2. The 8-bit encoding format used to store data in a computer is ______,a) ASCII,b) EBCDIC,c) ANCI,d) USCII,b,Explanation: The data to be stored in the computers have to be encoded in a particular way so as to provide secure processing of the data. 
Question 3,3. A source program is usually in _______,a) Assembly language,b) Machine level language,c) High-level language,d) Natural language,c,Explanation: The program written and before being compiled or assembled is called as a source program.
Question 4,4. Which memory device is generally made of semiconductors?,a) RAM,b) Hard-disk,c) Floppy disk,d) Cd disk,a,Explanation: Memory devices are usually made of semiconductors for faster manipulation of the contents.
Question 5,"5. The small extremely fast, RAMÕs are called as _______",a) Cache,b) Heaps,c) Accumulators,d) Stacks,a,Explanation: These small and fast memory devices are compared to RAM because they optimize the performance of the system and they only keep files which are required by the current process in them 
Question 6,6. The ALU makes use of _______ to store the intermediate results.,a) Accumulators,b) Registers,c) Heap,d) Stack,a,"Explanation: The ALU is the computational center of the CPU. It performs all the mathematical and logical operations. In order to perform better, it uses some internal memory spaces to store immediate results."
Question 7,7. The control unit controls other units by generating ____,a) Control signals,b) Timing signals,c) Transfer signals,d) Command Signals,b,"Explanation: This unit is used to control and coordinate between the various parts and components of the CPU."
Question 8,"8. ______ are numbers and encoded characters, generally used as operands.",a) Input,b) Data,c) Information,d) Stored Values,b,Explanation: None. 
Question 9,9. The Input devices can send information to the processor.,a) When the SIN status flag is set,b) When the data arrives regardless of the SIN flag,c) Neither of the cases,d) Either of the cases,a,Explanation: The input devices use buffers to store the data received and when the buffer has some data it sends it to the processor. 
Question 10,10. ______ bus structure is usually used to connect I/O devices.,a) Single bus,b) Multiple bus,c) Star bus,d) Rambus,a,"Explanation: BUS is a bunch of wires which carry address, control signals and data. It is used to connect various components of the computer."
Question 11,11. The I/O interface required to connect the I/O device to the bus consists of ______,a) Address decoder and registers,b) Control circuits,"c) Address decoder, registers and Control circuits",d) Only Control circuits,c,Explanation: The I/O devices are connected to the CPU via BUS and to interact with the BUS they have an interface.
Question 12,12. To reduce the memory access time we generally make use of  ______,a) Heaps,b) Higher capacity RAMÕs,c) SDRAMÕs,d) CacheÕs,d,Explanation: The time required to access a part of the memory for data retrieval. 
Question 13,13. ______ is generally used to increase the apparent size of physical memory.,a) Secondary memory,b) Virtual memory,c) Hard-disk,d) Disks,b,Explanation: Virtual memory is like an extension to the existing memory.
Question 14,14. MFC stands for ___________,a) Memory Format Caches,b) Memory Function Complete,c) Memory Find Command,d) Mass Format Command,b,Explanation: This is a system command enabled when a memory function is completed by a process.
Question 15,15. The time delay between two successive initiation of memory operation _______,a) Memory access time,b) Memory search time,c) Memory cycle time,d) Instruction delay,c,Explanation: The time is taken to finish one task and to start another.
Question 16,1. The decoded instruction is stored in ______,a) IR,b) PC,c) Registers,d) MDR,a,"Explanation: The instruction after obtained from the PC, is decoded and operands are fetched and stored in the IR. "
Question 17,"2. The instruction -> Add LOCA, R0 does _______",a) Adds the value of LOCA to R0 and stores in the temp register,b) Adds the value of R0 to the address of LOCA,c) Adds the values of both LOCA and R0 and stores it in R0,d) Adds the value of LOCA with a value in accumulator and stores it in R0,c,Explanation: None. 
Question 18,3. Which registers can interact with the secondary storage?,a) MAR,b) PC,c) IR,d) R0,a,Explanation: MAR can interact with secondary storage in order to fetch data from it.
Question 19,4. During the execution of a program which gets initialized first?,a) MDR,b) IR,c) PC,d) MAR,c,Explanation: For the execution of a process first the instruction is placed in the PC. 
Question 20,5. Which of the register/s of the processor is/are connected to Memory Bus?,a) PC,b) MAR,c) IR,d) Both PC and MAR,b,Explanation: MAR is connected to the memory BUS in order to access the memory 
Question 21,6. ISP stands for _________,a) Instruction Set Processor,b) Information Standard Processing,c) Interchange Standard Protocol,d) Interrupt Service Procedure,a,Explanation: None. 
Question 22,7. The internal Components of the processor are connected by _______,a) Processor intra-connectivity circuitry,b) Processor bus,c) Memory bus,d) Rambus,b,Explanation: The processor BUS is used to connect the various parts in order to provide a direct connection to the CPU.  
Question 23,8. ______ is used to choose between incrementing the PC or performing ALU operations.,a) Conditional codes,b) Multiplexer,c) Control unit,d) None of the mentioned,b,Explanation: The multiplexer circuit is used to choose between the two as it can give different results based on the input. 
Question 24,"9. The registers, ALU and the interconnection between them are collectively called as _____",a) process route,b) information trail,c) information path,d) data path,d,Explanation: The Operational and processing part of the CPU are collectively called as a data path. 
Question 25,10. _______ is used to store data in registers.,a) D flip flop,b) JK flip flop,c) RS flip flop,d) None of the mentioned,a,Explanation: None. 
Question 26,1. The main virtue for using single Bus structure is ____________,a) Fast data transfers,b) Cost effective connectivity and speed,c) Cost effective connectivity and ease of attaching peripheral devices,d) None of the mentioned,c,Explanation: By using a single BUS structure we can minimize the amount of hardware (wire) required and thereby reducing the cost.
Question 27,2. ______ are used to overcome the difference in data transfer speeds of various devices.,a) Speed enhancing circuitory,b) Bridge circuits,c) Multiple Buses,d) Buffer registers,d,"Explanation: By using Buffer registers, the processor sends the data to the I/O device at the processor speed and the data gets stored in the buffer. After that the data gets sent to or from the buffer to the devices at the device speed."
Question 28,3. To extend the connectivity of the processor bus we use ________,a) PCI bus,b) SCSI bus,c) Controllers,d) Multiple bus,a,Explanation: PCI BUS is used to connect other peripheral devices which require a direct connection with the processor.
Question 29,4. IBM developed a bus standard for their line of computers ÔPC ATÕ called _____,a) IB bus,b) M-bus,c) ISA,d) None of the mentioned,c,Explanation: None.
Question 30,5. The bus used to connect the monitor to the CPU is ______,a) PCI bus,b) SCSI bus,c) Memory bus,d) Rambus,b,Explanation: SCSI BUS is usually used to connect the video devices to the processor.
Question 31,6. ANSI stands for __________,a) American National Standards Institute,b) American National Standard Interface,c) American Network Standard Interfacing,d) American Network Security Interrupt,a,Explanation: None.
Question 32,7. _____ register Connected to the Processor bus is a single-way transfer capable.,a) PC,b) IR,c) Temp,d) Z,d,Explanation: The Z register is a special register which can interact with the processor BUS only.
Question 33,"8. In multiple Bus organisation, the registers are collectively placed and referred as ______",a) Set registers,b) Register file,c) Register Block,d) Map registers,b,Explanation: None.
Question 34,9. The main advantage of multiple bus organisation over a single bus is _____,a) Reduction in the number of cycles for execution,b) Increase in size of the registers,c) Better Connectivity,d) None of the mentioned,a,Explanation: None. 
Question 35,10. The ISA standard Buses are used to connect ___________,a) RAM and processor,b) GPU and processor,c) Harddisk and Processor,d) CD/DVD drives and Processor,c,Explanation: None.
Question 36,"1. During the execution of the instructions, a copy of the instructions is placed in the ______",a) Register,b) RAM,c) System heap,d) Cache,d,Explanation: None.
Question 37,2. Two processors A and B have clock frequencies of 700 Mhz and 900 Mhz respectively.  Suppose A can execute an instruction with an average of 3 steps and B can execute with an average of 5 steps. For the execution of the same instruction which processor is faster?,a) A,b) B,c) Both take the same time,d) Insufficient information,a,Explanation: The performance of a system can be found out using the Basic performance formula.
Question 38,3. A processor performing fetch or decoding of different instruction during the execution of another instruction is called ______,a) Super-scaling,b) Pipe-lining,c) Parallel Computation,d) None of the mentioned,b,"Explanation: Pipe-lining is the process of improving the performance of the system by processing different instructions at the same time, with only one instruction performing one specific operation."
Question 39,"4. For a given FINITE number of instructions to be executed, which architecture of the processor provides for a faster execution?",a) ISA,b) ANSA,c) Super-scalar,d) All of the mentioned,c,"Explanation: In super-scalar architecture, the instructions are set in groups and theyÕre decoded and executed together reducing the amount of time required to process them."
Question 40,5. The clock rate of the processor can be improved by _________,a) Improving the IC technology of the logic circuits,b) Reducing the amount of processing done in one step,c) By using the overclocking method,d) All of the mentioned,d,Explanation: The clock rate(frequency of the processor) is the hardware dependent quantity it is fixed for a given processor.
Question 41,6. An optimizing Compiler does _________,a) Better compilation of the given piece of code,b) Takes advantage of the type of processor and reduces its process time,c) Does better memory management,d) none of the mentioned,b,Explanation: An optimizing compiler is a compiler designed for the specific purpose of increasing the operation speed of the processor by reducing the time taken to compile the program instructions.
Question 42,7. The ultimate goal of a compiler is to ________,a) Reduce the clock cycles for a programming task,b) Reduce the size of the object code,c) Be versatile,d) Be able to detect even the smallest of errors,a,Explanation: None.
Question 43,8. SPEC stands for _______,a) Standard Performance Evaluation Code,b) System Processing Enhancing Code,c) System Performance Evaluation Corporation,d) Standard Processing Enhancement Corporation,c,Explanation: SPEC is a corporation started to standardize the evaluation method of a systemÕs performance.
Question 44,"9. As of 2000, the reference system to find the performance of a system is _____",a) Ultra SPARC 10,b) SUN SPARC,c) SUN II,d) None of the mentioned,a,"Explanation: In SPEC system of measuring a systemÕs performance, a system is used as a reference against which other systems are compared and performance is determined."
Question 45,"10. When Performing a looping operation, the instruction gets stored in the ______",a) Registers,b) Cache,c) System Heap,d) System stack,b,Explanation: When a looping or branching operation is carried out the offset value is stored in the cache along with the data. 
Question 46,11. The average number of steps taken to execute the set of instructions can be made to be less than one by following _______,a) ISA,b) Pipe-lining,c) Super-scaling,d) Sequential,c,"Explanation: The number of steps required to execute a given set of instructions is sufficiently reduced by using super-scaling. In this method, a set of instructions are grouped together and are processed."
Question 47,"12. If a processor clock is rated as 1250 million cycles per second, then its clock period is ________",a) 1.9 * 10-10 sec,b) 1.6 * 10-9 sec,c) 1.25 * 10-10 sec,d) 8 * 10-10 sec,d,Explanation: None.
Question 48,"13. If the instruction, Add R1, R2, R3 is executed in a system which is pipe-lined, then the value of S is (Where S is a term of the Basic performance equation)",a) 3,b) ~2,c) ~1,d) 6,c,Explanation: S is the number of steps required to execute the instructions.
Question 49,14. CISC stands for _______,a) Complete Instruction Sequential Compilation,b) Computer Integrated Sequential Compiler,c) Complex Instruction Set Computer,d) Complex Instruction Sequential Compilation,c,Explanation: CISC is a type of system architecture where complex instructions are grouped together and executed to improve the system performance.
Question 50,"15. As of 2000, the reference system to find the SPEC rating are built with _____ Processor.",a) Intel Atom SParc 300Mhz,b) Ultra SPARC -IIi 300MHZ,c) Amd Neutrino series,d) ASUS A series 450 Mhz,b,Explanation: None.
Question 51,"1. The instruction, Add #45,R1 does _______",a) Adds the value of 45 to the address of R1 and stores 45 in that address,b) Adds 45 to the value of R1 and stores it in R1,c) Finds the memory location 45 and adds that content to that of R1,d) None of the mentioned,b,Explanation: The instruction is using immediate addressing mode hence the value is stored in the location 45 is added. 
Question 52,"2. In the case of, Zero-address instruction method the operands are stored in _____",a) Registers,b) Accumulators,c) Push down stack,d) Cache,c,"Explanation: In this case, the operands are implicitly loaded onto the ALU. "
Question 53,"3. Add #45, when this instruction is executed the following happen/s _______",a) The processor raises an error and requests for one more operand,b) The value stored in memory location 45 is retrieved and one more operand is requested,c) The value 45 gets added to the value on the stack and is pushed onto the stack,d) None of the mentioned,b,Explanation: None.  
Question 54,4. The addressing mode which makes use of in-direction pointers is ______,a) Indirect addressing mode,b) Index addressing mode,c) Relative addressing mode,d) Offset addressing mode,a,"Explanation: In this addressing mode, the value of the register serves as another memory location and hence we use pointers to get the data.  "
Question 55,"5. In the following indexed addressing mode instruction, MOV 5(R1),LOC the effective address is ______",a) EA = 5+R1,b) EA = R1,c) EA = [R1].,d) EA = 5+[R1].,d,Explanation: This instruction is in Base with offset addressing mode.    
Question 56,"6. The addressing mode/s, which uses the PC instead of a general purpose register is  ______",a) Indexed with offset,b) Relative,c) direct,d) both Indexed with offset and direct,b,"Explanation: In this, the contents of the PC are directly incremented. "
Question 57,"7. When we use auto increment or auto decrements, which of the following is/are true?","1) In both, the address is used to retrieve the operand and then the address gets altered","2) In auto increment, the operand is retrieved first and then the address altered",3) Both of them can be used on general purpose registers as well as memory locations,"a) 1, 2, 3",d,"Explanation: In the case of, auto increment the increment is done afterward and in auto decrement the decrement is done first.  "
Question 58,"8. The addressing mode, where you directly specify the operand value is _______",a) Immediate,b) Direct,c) Definite,d) Relative,a,Explanation: None. 
Question 59,"9. The effective address of the following instruction is MUL 5(R1,R2).",a) 5+R1+R2,b) 5+(R1*R2),c) 5+[R1]+[R2].,d) 5*([R1]+[R2]),c,Explanation: The addressing mode used is base with offset and index. 
Question 60,10. _____ addressing mode is most suitable to change the normal sequence of execution of instructions.,a) Relative,b) Indirect,c) Index with Offset,d) Immediate,a,Explanation: The relative addressing mode is used for this since it directly updates the PC.
Question 61,1. Which method/s of representation of numbers occupies a large amount of memory than others?,a) Sign-magnitude,b) 1Õs complement,c) 2Õs complement,d) 1Õs & 2Õs compliment,a,Explanation: It takes more memory as one bit used up to store the sign. 
Question 62,2. Which representation is most efficient to perform arithmetic operations on the numbers?,a) Sign-magnitude,b) 1Õs complement,c) 2ÕS complement,d) None of the mentioned,c,Explanation: The twoÕs complement form is more suitable to perform arithmetic operations as there is no need to involve the sign of the number into consideration.  
Question 63,3. Which method of representation has two representations for Ô0Õ?,a) Sign-magnitude,b) 1Õs complement,c) 2Õs complement,d) None of the mentioned,a,Explanation: One is positive and one for negative. 
Question 64,4. When we perform subtraction on -7 and 1 the answer in 2Õs complement form is _________,a) 1010,b) 1110,c) 0110,d) 1000,d,Explanation: First the 2Õs complement is found and that is added to the number and the overflow is ignored. 
Question 65,5. When we perform subtraction on -7 and -5 the answer in 2Õs complement form is ________,a) 11110,b) 1110,c) 1010,d) 0010,b,Explanation: First the 2Õs complement is found and that is added to the number and the overflow is ignored.  
Question 66,"6. When we subtract -3 from 2 , the answer in 2Õs complement form is _________",a) 0001,b) 1101,c) 0101,d) 1001,c,Explanation: First the 2Õs complement is found and that is added to the number and the overflow is ignored.  
Question 67,7. The processor keeps track of the results of its operations using a flags called ________,a) Conditional code flags,b) Test output flags,c) Type flags,d) None of the mentioned,a,Explanation: These flags are used to indicate if there is an overflow or carry or zero result occurrence.
Question 68,8. The register used to store the flags is called as _________,a) Flag register,b) Status register,c) Test register,d) Log register,b,Explanation: The status register stores the condition codes of the system.  
Question 69,"9. The Flag ÔVÕ is set to 1 indicates that,",a) The operation is valid,b) The operation is validated,c) The operation has resulted in an overflow,d) None of the mentioned,c,Explanation: This is used to check the overflow occurs in the operation. 
Question 70,"10. In some pipelined systems, a different instruction is used to add to numbers which can affect the flags upon execution. That instruction is _______",a) AddSetCC,b) AddCC,c) Add++,d) SumSetCC,a,Explanation: By using this instruction the condition flags wonÕt be affected at all. 
Question 71,11. The most efficient method followed by computers to multiply two unsigned numbers is _______,a) Booth algorithm,b) Bit pair recording of multipliers,c) Restoring algorithm,d) Non restoring algorithm,b,Explanation: None. 
Question 72,"12. For the addition of large integers, most of the systems make use of ______",a) Fast adders,b) Full adders,c) Carry look-ahead adders,d) None of the mentioned,c,Explanation: In this method the carries for each step are generated first. 
Question 73,"13. In a normal n-bit adder, to find out if an overflow as occurred we make use of ________",a) And gate,b) Nand gate,c) Nor gate,d) Xor gate,d,Explanation: None. 
Question 74,14. In the implementation of a Multiplier circuit in the system we make use of _______,a) Counter,b) Flip flop,c) Shift register,d) Push down stack,c,Explanation: The shift registers are used to store the multiplied answer.  
Question 75,15. When 1101 is used to divide 100010010 the remainder is ______,a) 101,b) 11,c) 0,d) 1,d,Explanation: None. 
Question 76,1. The smallest entity of memory is called _______,a) Cell,b) Block,c) Instance,d) Unit,a,Explanation: Each data is made up of a number of units. 
Question 77,2. The collection of the above mentioned entities where data is stored is called ______,a) Block,b) Set,c) Word,d) Byte,c,Explanation: Each readable part of data is called as blocks. 
Question 78,3. An 24 bit address generates an address space of ______ locations.,a) 1024,b) 4096,c) 248,"d) 16,777,216",d,Explanation: The number of addressable locations in the system is called as address space.  
Question 79,"4. If a system is 64 bit machine, then the length of each word will be _______",a) 4 bytes,b) 8 bytes,c) 16 bytes,d) 12 bytes,b,"Explanation: A 64 bit system means, that at a time 64 bit instruction can be executed. "
Question 80,5. The type of memory assignment used in Intel processors is _____,a) Little Endian,b) Big Endian,c) Medium Endian,d) None of the mentioned,a,Explanation: The method of address allocation to data to be stored is called as memory assignment. 
Question 81,"6. When using the Big Endian assignment to store a number, the sign bit of the number is stored in _____",a) The higher order byte of the word,b) The lower order byte of the word,c) CanÕt say,d) None of the mentioned,a,Explanation: None. 
Question 82,7. To get the physical address from the logical address generated by CPU we use ____,a) MAR,b) MMU,c) Overlays,d) TLB,b,"Explanation: Memory Management Unit, is used to add the offset to the logical address generated by the CPU to get the physical address.  "
Question 83,8. _____ method is used to map logical addresses of variable length onto physical memory.,a) Paging,b) Overlays,c) Segmentation,d) Paging with segmentation,c,Explanation: Segmentation is a process in which memory is divided into groups of variable length called segments.   
Question 84,9. During the transfer of data between the processor and memory we use  ______,a) Cache,b) TLB,c) Buffers,d) Registers,d,Explanation: None. 
Question 85,10. Physical memory is divided into sets of finite size called as ______,a) Frames,b) Pages,c) Blocks,d) Vectors,a,Explanation: None. 
Question 86,"1. Add #%01011101,R1 , when this instruction is executed then _________",a) The binary addition between the operands takes place,b) The Numerical value represented by the binary value is added to the value of R1,"c) The addition doesnÕt take place, whereas this is similar to a MOV instruction",d) None of the mentioned,a,Explanation: This performs operations in binary mode directly. 
Question 87,2. If we want to perform memory or arithmetic operations on data in Hexa-decimal mode then we use ___ symbol before the operand.,a) ~,b) !,c) $,d) *,c,Explanation: None. 
Question 88,3. When generating physical addresses from a logical address the offset is stored in _____,a) Translation look-aside buffer,b) Relocation register,c) Page table,d) Shift register,b,Explanation: In the MMU the relocation register stores the offset address. 
Question 89,4. The technique used to store programs larger than the memory is ______,a) Overlays,b) Extension registers,c) Buffers,d) Both Extension registers and Buffers,a,"Explanation: In this, only a part of the program getting executed is stored on the memory and later swapped in for the other part. "
Question 90,5. The unit which acts as an intermediate agent between memory and backing store to reduce process time is _____,a) TLBÕs,b) Registers,c) Page tables,d) Cache,d,Explanation: The cacheÕs help in data transfers by storing most recently used memory pages.
Question 91,"6. The Load instruction does the following operation/s,",a) Loads the contents of a disc onto a memory location,b) Loads the contents of a location onto the accumulators,c) Load the contents of the PCB onto the register,d) None of the mentioned,b,Explanation: The load instruction is basically used to load the contents of a memory location onto a register.  
Question 92,7. Complete the following analogy:- Registers are to RAMÕs as CacheÕs are to _____,a) System stacks,b) Overlays,c) Page Table,d) TLB,d,Explanation: None. 
Question 93,8. The BOOT sector files of the system are stored in _____,a) Harddisk,b) ROM,c) RAM,d) Fast solid state chips in the motherboard,b,Explanation: The files which are required for the starting up of a system are stored on the ROM. 
Question 94,9. The transfer of large chunks of data with the involvement of the processor is done by _______,a) DMA controller,b) Arbitrator,c) User system programs,d) None of the mentioned,a,Explanation: This mode of transfer involves the transfer of a large block of data from the memory.  
Question 95,10. Which of the following technique/s used to effectively utilize main memory?,a) Address binding,b) Dynamic linking,c) Dynamic loading,d) Both  Dynamic linking and loading,c,Explanation: In this method only when the routine is required is loaded and hence saves memory.  
Question 96,1. RTN stands for ___________,a) Register Transfer Notation,b) Register Transmission Notation,c) Regular Transmission Notation,d) Regular Transfer Notation,a,Explanation: This is the way of writing the assembly language code with the help of register notations. 
Question 97,"2. The instruction, Add Loc,R1 in RTN is _______",a) AddSetCC Loc+R1,b) R1=Loc+R1,c) Not possible to write in RTN,d) R1<-[Loc]+[R1].,d,Explanation: None. 
Question 98,3. Can you perform addition on three operands simultaneously in ALN using Add instruction?,a) Yes,"b) Not possible using Add, weÕve to use AddSetCC",c) Not permitted,d) None of the mentioned,c,Explanation: You cannot perform addition on three operands simultaneously because the third operand is where the result is stored.  
Question 99,"4. The instruction, Add R1,R2,R3 in RTN is _______",a) R3=R1+R2+R3,b) R3<-[R1]+[R2]+[R3].,c) R3=[R1]+[R2].,d) R3<-[R1]+[R2].,d,Explanation: In RTN the first operand is the destination and the second operand is the source. 
Question 100,"5. In a system, which has 32 registers the register id is ____ long.",a) 16 bit,b) 8 bits,c) 5 bits,d) 6 bits,c,Explanation: The ID is the name tag given to each of the registers and used to identify them. 
Question 101,6. The two phases of executing an instruction are __________,a) Instruction decoding and storage,b) Instruction fetch and instruction execution,c) Instruction execution and storage,d) Instruction fetch and Instruction processing,b,"Explanation: First, the instructions are fetched and decoded and then theyÕre executed and stored. "
Question 102,7. The Instruction fetch phase ends with _________,a) Placing the data from the address in MAR into MDR,b) Placing the address of the data into MAR,c) Completing the execution of the data and placing its storage address into MAR,d) Decoding the data in MDR and placing it in IR,d,Explanation: The fetch ends with the instruction getting decoded and being placed in the IR and the PC getting incremented. 
Question 103,8. While using the iterative construct (Branching) in execution ____ instruction is used to check the condition.,a) TestAndSet,b) Branch,c) TestCondn,d) None of the mentioned,b,Explanation: Branch instruction is used to check the test condition and to perform the memory jump with help of offset. 
Question 104,"9. When using Branching, the usual sequencing of the PC is altered. A new instruction is loaded which is called as ______",a) Branch target,b) Loop target,c) Forward target,d) Jump instruction,a,Explanation: None. 
Question 105,10. The condition flag Z is set to 1 to indicate _______,a) The operation has resulted in an error,b) The operation requires an interrupt call,c) The result is zero,d) There is no empty register available,c,Explanation: This condition flag is used to check if the arithmetic operation yields a zero output. 
Question 106,1. ____ converts the programs written in assembly language into machine instructions.,a) Machine compiler,b) Interpreter,c) Assembler,d) Converter,c,Explanation: An assembler is a software used to convert the programs into machine instructions. 
Question 107,2. The instructions like MOV or ADD are called as ______,a) OP-Code,b) Operators,c) Commands,d) None of the mentioned,a,Explanation: This OP Ð codes tell the system what operation to perform on the operands. 
Question 108,"3. The alternate way of writing the instruction, ADD #5,R1 is ______","a) ADD [5],[R1];","b) ADDI 5,R1;","c) ADDIME 5,[R1];",d) There is no other way,b,"Explanation: The ADDI instruction, means the addition is in immediate addressing mode."
Question 109,4. Instructions which wonÕt appear in the object program are called as _____,a) Redundant instructions,b) Exceptions,c) Comments,d) Assembler Directives,d,Explanation: The directives help the program in getting compiled and hence wont be there in the object code.  
Question 110,"5. The assembler directive EQU, when used in the instruction: Sum EQU 200 does ________",a) Finds the first occurrence of Sum and assigns value 200 to it,b) Replaces every occurrence of Sum with 200,c) Re-assigns the address of Sum by adding 200 to its original address,d) Assigns 200 bytes of memory starting the location of Sum,b,Explanation: This basically is used to replace the variable with a constant value. 
Question 111,6. The purpose of the ORIGIN directive is __________,"a) To indicate the starting position in memory, where the program block is to be stored",b) To indicate the starting of the computation code,c) To indicate the purpose of the code,d) To list the locations of all the registers used,a,Explanation: This does the function similar to the main statement.  
Question 112,7. The directive used to perform initialization before the execution of the code is ______,a) Reserve,b) Store,c) Dataword,d) EQU,c,Explanation: None. 
Question 113,8. _____ directive is used to specify and assign the memory required for the block of code.,a) Allocate,b) Assign,c) Set,d) Reserve,d,Explanation: This instruction is used to allocate a block of memory and to store the object code of the program there.
Question 114,9. _____ directive specifies the end of execution of a program.,a) End,b) Return,c) Stop,d) Terminate,b,Explanation: This instruction directive is used to terminate the program execution. 
Question 115,10. The last statement of the source program should be _______,a) Stop,b) Return,c) OP,d) End,d,Explanation: This enables the processor to load some other process. 
Question 116,11. When dealing with the branching code the assembler ___________,a) Replaces the target with its address,b) Does not replace until the test condition is satisfied,c) Finds the Branch offset and replaces the Branch target with it,d) Replaces the target with the value specified by the DATAWORD directive,c,"Explanation: When the assembler comes across the branch code, it immediately finds the branch offset and replaces it with it. "
Question 117,12. The assembler stores all the names and their corresponding values in ______,a) Special purpose Register,b) Symbol Table,c) Value map Set,d) None of the mentioned,b,Explanation: The table where the assembler stores the variable names along with their corresponding memory locations and values.  
Question 118,13. The assembler stores the object code in  ______,a) Main memory,b) Cache,c) RAM,d) Magnetic disk,d,"Explanation: After compiling the object code, the assembler stores it in the magnetic disk and waits for further execution. "
Question 119,14. The utility program used to bring the object code into memory for execution is ______,a) Loader,b) Fetcher,c) Extractor,d) Linker,a,Explanation: The program which is used to load the program into memory. 
Question 120,15. To overcome the problems of the assembler in dealing with branching code we use _____,a) Interpreter,b) Debugger,c) Op-Assembler,d) Two-pass assembler,d,Explanation: This creates entries into the symbol table first and then creates the object code. 
Question 121,1. The return address of the Sub-routine is pointed to by _______,a) IR,b) PC,c) MAR,d) Special memory registers,b,Explanation: The return address from the subroutine is pointed to by the PC.
Question 122,"2. The location to return to, from the subroutine is stored in _______",a) TLB,b) PC,c) MAR,d) Link registers,d,Explanation: The registers store the return address of the routine and is pointed to by the PC.  
Question 123,"3. Subroutine nesting means,",a) Having multiple subroutines in a program,b) Using a linking nest statement to put many subroutines under the same name,c) Having one routine call the other,d) None of the mentioned,c,Explanation: None. 
Question 124,4. The order in which the return addresses are generated and used is _________,a) LIFO,b) FIFO,c) Random,d) Highest priority,a,Explanation: That is the routine called first is returned first. 
Question 125,5. In case of nested subroutines the return addresses are stored in __________,a) System heap,b) Special memory buffers,c) Processor stack,d) Registers,c,"Explanation: In this case, there will be more number of return addresses it is stored on the processor stack.  "
Question 126,6. The appropriate return addresses are obtained with the help of ____ in case of nested routines.,a) MAR,b) MDR,c) Buffers,d) Stack-pointers,d,Explanation: The pointers are used to point to the location on the stack where the address is stored. 
Question 127,7. When parameters are being passed on to the subroutines they are stored in ________,a) Registers,b) Memory locations,c) Processor stacks,d) All of the mentioned,d,"Explanation: In the case of, parameter passing the data can be stored on any of the storage space.  "
Question 128,8. The most efficient way of handling parameter passing is by using ______,a) General purpose registers,b) Stacks,c) Memory locations,d) None of the mentioned,a,Explanation: By using general purpose registers for the parameter passing we make the process more efficient.  
Question 129,9. The most Flexible way of logging the return addresses of the subroutines is by using _______,a) Registers,b) Stacks,c) Memory locations,d) None of the mentioned,b,Explanation: The stacks are used as Logs for return addresses of the subroutines.   
Question 130,10. The wrong statement/s regarding interrupts and subroutines among the following is/are ______,i) The sub-routine and interrupts have a return statement,ii) Both of them alter the content of the PC,iii) Both are software oriented,iv)  Both can be initiated by the user,d,Explanation: None. 
Question 131,1. The private work space dedicated to a subroutine is called as ________,a) System heap,b) Reserve,c) Stack frame,d) Allocation,c,Explanation: This work space is where the intermediate values of the subroutines are stored. 
Question 132,2. If the subroutine exceeds the private space allocated to it then the values are pushed onto _________,a) Stack,b) System heap,c) Reserve Space,d) Stack frame,a,Explanation: If the allocated work space is exceeded then the data is pushed onto the system stack. 
Question 133,3. ______ pointer is used to point to parameters passed or local parameters of the subroutine.,a) Stack pointer,b) Frame pointer,c) Parameter register,d) Log register,b,Explanation: This pointer is used to track the current position of the stack being used. 
Question 134,4. The reserved memory or private space of the subroutine gets deallocated when _______,a) The stop instruction is executed by the routine,b) The pointer reaches the end of the space,c) When the routineÕs return statement is executed,d) None of the mentioned,c,Explanation: The work space allocated to a subroutine gets deallocated when the routine is completed. 
Question 135,5. The private space gets allocated to each subroutine when _________,a) The first statement of the routine is executed,b) When the context switch takes place,c) When the routine gets called,d) When the Allocate instruction is executed,c,"Explanation: When the call statement is executed, simultaneously space also gets allocated.  "
Question 136,6. _____ the most suitable data structure used to store the return addresses in the case of nested subroutines.,a) Heap,b) Stack,c) Queue,d) List,b,Explanation: None. 
Question 137,"7. In case of nested subroutines, the stack top is always _________",a) The saved contents of the called sub routine,b) The saved contents of the calling sub routine,c) The return addresses of the called sub routine,d) None of the mentioned,a,Explanation: None.  
Question 138,8. The stack frame for each subroutine is present in ______,a) Main memory,b) System Heap,c) Processor Stack,d) None of the mentioned,c,Explanation: The memory for the work space is allocated from the processor stack. 
Question 139,9. The data structure suitable for scheduling processes is _______,a) List,b) Heap,c) Queue,d) Stack,c,Explanation: The Queue data structure is generally used for scheduling as it is two directional. 
Question 140,10. The sub-routine service procedure is similar to that of the interrupt service routine in ________,a) Method of context switch,b) Returning,c) Process execution,d) Method of context switch & Process execution,d,"Explanation: The  Subroutine service procedure is the same as the interrupt service routine in all aspects, except the fact that interrupt might not be related to the process being executed."
Question 141,1. In memory-mapped I/O ____________,a) The I/O devices and the memory share the same address space,b) The I/O devices have a separate address space,c) The memory and I/O devices have an associated address space,d) A part of the memory is specifically set aside for the I/O operation,a,Explanation: Its the different modes of accessing the i/o devices.
Question 142,2. The usual BUS structure used to connect the I/O devices is ___________,a) Star BUS structure,b) Multiple BUS structure,c) Single BUS structure,d) Node to Node BUS structure,c,"Explanation: BUS is a collection of address, control and data lines used to connect the various devices of the computer."
Question 143,4. The advantage of I/O mapped devices to memory mapped is ___________,a) The former offers faster transfer of data,b) The devices connected using I/O mapping have a bigger buffer space,c) The devices have to deal with fewer address lines,d) No advantage as such,c,Explanation: Since the I/O mapped devices have a separate address space the address lines are limited by the amount of the space allocated.
Question 144,5. The system is notified of a read or write operation by ___________,a) Appending an extra bit of the address,b) Enabling the read or write bits of the devices,c) Raising an appropriate interrupt signal,d) Sending a special signal along the BUS,d,Explanation: It is necessary for the processor to send a signal intimating the request as either read or write.
Question 145,6. To overcome the lag in the operating speeds of the I/O device and the processor we use ___________,a) BUffer spaces,b) Status flags,c) Interrupt signals,d) Exceptions,b,"Explanation: The processor operating is much faster than that of the I/O devices, so by using the status flags the processor need not wait till the I/O operation is done. It can continue with its work until the status flag is set."
Question 146,7. The method of accessing the I/O devices by repeatedly checking the status flags is ___________,a) Program-controlled I/O,b) Memory-mapped I/O,c) I/O mapped,d) None of the mentioned,a,"Explanation: In this method, the processor constantly checks the status flags, and when it finds that the flag is set it performs the appropriate operation."
Question 147,8. The method of synchronising the processor with the I/O device in which the device sends a signal when it is ready is,a) Exceptions,b) Signal handling,c) Interrupts,d) DMA,c,"Explanation: This is a method of accessing the I/O devices which gives the complete power to the devices, enabling them to intimate the processor when theyÕre ready for transfer."
Question 148,9. The method which offers higher speeds of I/O transfers is ___________,a) Interrupts,b) Memory mapping,c) Program-controlled I/O,d) DMA,d,Explanation: In DMA the I/O devices are directly allowed to interact with the memory without the intervention of the processor and the transfers take place in the form of blocks increasing the speed of operation.
Question 149,10. The process wherein the processor constantly checks the status flags is called as,a) Polling,b) Inspection,c) Reviewing,d) Echoing,a,Explanation: None.
Question 150,1. The interrupt-request line is a part of the,a) Data line,b) Control line,c) Address line,d) None of the mentioned,b,Explanation: The Interrupt-request line is a control line along which the device is allowed to send the interrupt signal.
Question 151,2. The return address from the interrupt-service routine is stored on the,a) System heap,b) Processor register,c) Processor stack,d) Memory,c,Explanation: The Processor after servicing the interrupts as to load the address of the previous process and this address is stored in the stack.
Question 152,3. The signal sent to the device from the processor to the device after receiving an interrupt is,a) Interrupt-acknowledge,b) Return signal,c) Service signal,d) Permission signal,a,Explanation: The Processor upon receiving the interrupt should let the device know that its request is received.
Question 153,4. When the process is returned after an interrupt service ______ should be loaded again.,i) Register contents,ii) Condition codes,iii) Stack contents,iv) Return addresses,d,Explanation: None.
Question 154,5. The time between the receiver of an interrupt and its service is ______,a) Interrupt delay,b) Interrupt latency,c) Cycle time,d) Switching time,b,Explanation: The delay in servicing of an interrupt happens due to the time is taken for contact switch to take place.
Question 155,6. Interrupts form an important part of _____ systems.,a) Batch processing,b) Multitasking,c) Real-time processing,d) Multi-user,c,Explanation: This forms an important part of the Real time system since if a process arrives with greater priority then it raises an interrupt and the other process is stopped and the interrupt will be serviced.
Question 156,8. ______ type circuits are generally used for interrupt service lines,i) open-collector,ii) open-drain,iii) XOR,iv) XNOR,a,Explanation: None 
Question 157,9. The resistor which is attached to the service line is called _____,a) Push-down resistor,b) Pull-up resistor,c) Break down resistor,d) Line resistor,b,Explanation: This resistor is used to pull up the voltage of the interrupt service line.
Question 158,10. An interrupt that can be temporarily ignored is,a) Vectored interrupt,b) Non-maskable interrupt,c) Maskable interrupt,d) High priority interrupt,c,Explanation: The maskable interrupts are usually low priority interrupts which can be ignored if a higher priority process is being executed.
Question 159,11. The 8085 microprocessor responds to the presence of an interrupt,a) As soon as the trap pin becomes ÔLOWÕ,b) By checking the trap pin for ÔhighÕ status at the end of each instruction fetch,c) By checking the trap pin for ÔhighÕ status at the end of execution of each instruction,d) By checking the trap pin for ÔhighÕ status at regular intervals,c,Explanation: The 8085 microprocessor are designed to complete the execution of the current instruction and then to service the interrupts.
Question 160,12. CPU as two modes privileged and non-privileged. In order to change the mode from privileged to non-privileged,a) A hardware interrupt is needed,b) A software interrupt is needed,c) Either hardware or software interrupt is needed,d) A non-privileged instruction (which does not generate an interrupt)is needed,b,"Explanation: A software interrupt by some program which needs some CPU service, at that time the two modes can be interchanged."
Question 161,13. Which interrupt is unmaskable?,a) RST 5.5,b) RST 7.5,c) TRAP,d) Both RST 5.5 and 7.5,c,Explanation: The trap is a non-maskable interrupt as it deals with the ongoing process in the processor. The trap is initiated by the process being executed due to lack of data required for its completion. Hence trap is unmaskable.
Question 162,14. From amongst the following given scenarios determine the right one to justify interrupt mode of data transfer,i) Bulk transfer of several kilo-byte,ii) Moderately large data transfer of more than 1kb,iii) Short events like mouse action,iv) Keyboard inputs,d,Explanation: None.
Question 163,15. How can the processor ignore other interrupts when it is servicing one,a) By turning off the interrupt request line,b) By disabling the devices from sending the interrupts,c) BY using edge-triggered request lines,d) All of the mentioned,d,Explanation: None.
Question 164,"1. When dealing with multiple devices interrupts, which mechanism is easy to implement?",a) Polling method,b) Vectored interrupts,c) Interrupt nesting,d) None of the mentioned,a,"Explanation: In this method, the processor checks the IRQ bits of all the devices, whichever is enabled first that device is serviced."
Question 165,2. The interrupt servicing mechanism in which the requesting device identifies itself to the processor to be serviced is ___________,a) Polling,b) Vectored interrupts,c) Interrupt nesting,d) Simultaneous requesting,b,Explanation: None.
Question 166,"3. In vectored interrupts, how does the device identify itself to the processor?",a) By sending its device id,b) By sending the machine code for the interrupt service routine,c) By sending the starting address of the service routine,d) None of the mentioned,c,Explanation: By sending the starting address of the routine the device ids the routine required and thereby identifying itself.
Question 167,4. The code sent by the device in vectored interrupt is _____ long.,a) upto 16 bits,b) upto 32 bits,c) upto 24 bits,d) 4-8 bits,d,Explanation: None.
Question 168,5. The starting address sent by the device in vectored interrupt is called as __________,a) Location id,b) Interrupt vector,c) Service location,d) Service id,b,Explanation: None.
Question 169,6. The processor indicates to the devices that it is ready to receive interrupts ________,a) By enabling the interrupt request line,b) By enabling the IRQ bits,c) By activating the interrupt acknowledge line,d) None of the mentioned,c,Explanation: When the processor activates the acknowledge line the devices send their interrupts to the processor.
Question 170,7. We describe a protocol of input device communication below:,i) Each device has a distinct address.,ii) The BUS controller scans each device in a sequence of increasing address value to determine if the entity wishes to communicate,iii) The device ready to communicate leaves its data in the I/O register,iv) The data is picked up and the controller moves to the step a,d,"Explanation: In polling, the processor checks each of the devices if they wish to perform data transfer and if they do it performs the particular operation."
Question 171,8. Which one of the following is true with regard to a CPU having a single interrupt request line and single interrupt grant line?,i) Neither vectored nor multiple interrupting devices is possible.,ii) Vectored interrupts is not possible but multiple interrupting devices is possible.,iii) Vectored interrupts is possible and multiple interrupting devices is not possible.,iv) Both vectored and multiple interrupting devices are possible.,a,Explanation: None.
Question 172,9. Which table handle stores the addresses of the interrupt handling sub-routines?,a) Interrupt-vector table,b) Vector table,c) Symbol link table,d) None of the mentioned,a,Explanation: None.
Question 173,10. _________ method is used to establish priority by serially connecting all devices that request an interrupt.,a) Vectored-interrupting,b) Daisy chain,c) Priority,d) Polling,b,"Explanation: In the Daisy chain mechanism, all the devices are connected using a single request line and theyÕre serviced based on the interrupting deviceÕs priority."
Question 174,11. In daisy chaining device 0 will pass the signal only if it has _______,a) Interrupt request,b) No interrupt request,c) Both No interrupt and Interrupt request,d) None of the mentioned,b,"Explanation: In daisy chaining since there is only one request line and only one acknowledge line, the acknowledge signal passes from device to device until the one with the interrupt is found."
Question 175,12. ______ interrupt method uses register whose bits are set separately by interrupt signal for each device.,a) Parallel priority interrupt,b) Serial priority interrupt,c) Daisy chaining,d) None of the mentioned,a,Explanation: None.
Question 176,13. ____ register is used for the purpose of controlling the status of each interrupt request in parallel priority interrupt.,a) Mass,b) Mark,c) Make,d) Mask,d,Explanation: None.
Question 177,14. The added output of the bits of the interrupt register and the mask register is set as an input of:,a) Priority decoder,b) Priority encoder,c) Process id encoder,d) Multiplexer,b,"Explanation: In a parallel priority system, the priority of the device is obtained by adding the contents of the interrupt register and the mask register."
Question 178,15. Interrupts initiated by an instruction is called as _______,a) Internal,b) External,c) Hardware,d) Software,b,Explanation: None.
Question 179,1. If during the execution of an instruction an exception is raised then,a) The instruction is executed and the exception is handled,b) The instruction is halted and the exception is handled,c) The processor completes the execution and saves the data and then handle the exception,d) None of the mentioned,b,"Explanation: Since the interrupt was raised during the execution of the instruction, the instruction cannot be executed and the exception is served immediately."
Question 180,2. _____ is/are types of exceptions.,a) Trap,b) Interrupt,c) System calls,d) All of the mentioned,d,Explanation: None.
Question 181,3. The program used to find out errors is called,a) Debugger,b) Compiler,c) Assembler,d) Scanner,a,Explanation: Debugger is a program used to detect and correct errors in the program.
Question 182,4. The two facilities provided by the debugger is,a) Trace points,b) Break points,c) Compile,d) Both Trace and Break points,d,Explanation: The debugger provides us with the two facilities to improve the checking of errors.
Question 183,5. In trace mode of operation is ________,a) The program is interrupted after each detection,b) The program will not be stopped and the errors are sorted out after the complete program is scanned,"c) There is no effect on the program, i.e the program is executed without rectification of errors",d) The program is halted only at specific points,a,"Explanation: In trace mode, the program is checked line by line and if errors are detected then exceptions are raised right away."
Question 184,6. In Breakpoint mode of operation,a) The program is interrupted after each detection,b) The program will not be stopped and the errors are sorted out after the complete program is scanned,"c) There is no effect on the program, i.e the program is executed without rectification of errors",d) The program is halted only at specific points,d,Explanation: The Breakpoint mode of operation allows the program to be halted at only specific locations.
Question 185,7. The different modes of operation of a computer are,a) User and System mode,b) User and Supervisor mode,c) Supervisor and Trace mode,"d) Supervisor, User and Trace mode",b,Explanation: The user programs are in the user mode and the system crucial programs are in the supervisor mode.
Question 186,8. The instructions which can be run only supervisor mode are,a) Non-privileged instructions,b) System instructions,c) Privileged instructions,d) Exception instructions,c,"Explanation: These instructions are those which can are crucial for the systemÕs performance and hence cannot be adultered by user programs, so is run only in supervisor mode."
Question 187,9. A privilege exception is raised,a) When a process tries to change the mode of the system,b) When a process tries to change the priority level of the other processes,c) When a process tries to access the memory allocated to other users,d) All of the mentioned,d,Explanation: None.
Question 188,10. How is a privilege exception dealt with?,a) The program is halted and the system switches into supervisor mode and restarts the program execution,b) The Program is stopped and removed from the queue,c) The system switches the mode and starts the execution of a new process,d) The system switches mode and runs the debugger,a,Explanation: None.
Question 189,1. The DMA differs from the interrupt mode by,a) The involvement of the processor for the operation,b) The method of accessing the I/O devices,c) The amount of data transfer possible,d) None of the mentioned,d,Explanation: DMA is an approach of performing data transfers in bulk between memory and the external device without the intervention of the processor.
Question 190,2. The DMA transfers are performed by a control circuit called as,a) Device interface,b) DMA controller,c) Data controller,d) Overlooker,b,Explanation: The Controller performs the functions that would normally be carried out by the processor.
Question 191,"3. In DMA transfers, the required signals and addresses are given by the",a) Processor,b) Device drivers,c) DMA controllers,d) The program itself,c,Explanation: The DMA controller acts as a processor for DMA transfers and overlooks the entire process.
Question 192,"4. After the completion of the DMA transfer, the processor is notified by",a) Acknowledge signal,b) Interrupt signal,c) WMFC signal,d) None of the mentioned,b,Explanation: The controller raises an interrupt signal to notify the processor that the transfer was complete.
Question 193,5. The DMA controller has _______ registers,a) 4,b) 2,c) 3,d) 1,c,"Explanation: The Controller uses the registers to store the starting address, word count and the status of the operation."
Question 194,6. When the R/W bit of the status register of the DMA controller is set to 1.,a) Read operation is performed,b) Write operation is performed,c) Read & Write operation is performed,d) None of the mentioned,a,Explanation: None.
Question 195,7. The controller is connected to the ____,a) Processor BUS,b) System BUS,c) External BUS,d) None of the mentioned,b,Explanation: The controller is directly connected to the system BUS to provide faster transfer of data.
Question 196,9. The technique whereby the DMA controller steals the access cycles of the processor to operate is called,a) Fast conning,b) Memory Con,c) Cycle stealing,d) Memory stealing,c,Explanation: The controller takes over the processorÕs access cycles and performs memory operations.
Question 197,10. The technique where the controller is given complete access to main memory is,a) Cycle stealing,b) Memory stealing,c) Memory Con,d) Burst mode,d,Explanation: The controller is given full control of the memory access cycles and can transfer blocks at a faster rate.
Question 198,11. The controller uses _____ to help with the transfers when handling network interfaces.,a) Input Buffer storage,b) Signal enhancers,c) Bridge circuits,d) All of the mentioned,a,Explanation: The controller stores the data to transfer in the buffer and then transfers it.
Question 199,12. To overcome the conflict over the possession of the BUS we use ______,a) Optimizers,b) BUS arbitrators,c) Multiple BUS structure,d) None of the mentioned,b,Explanation: The BUS arbitrator is used to overcome the contention over the BUS possession.
Question 200,13. The registers of the controller are ______,a) 64 bits,b) 24 bits,c) 32 bits,d) 16 bits,c,Explanation: None.
Question 201,14. When the process requests for a DMA transfer,a) Then the process is temporarily suspended,b) The process continues execution,c) Another process gets executed,d) process is temporarily suspended & Another process gets executed,d,"Explanation: The process requesting the transfer is paused and the operation is performed, meanwhile another process is run on the processor."
Question 202,15. The DMA transfer is initiated by _____,a) Processor,b) The process being executed,c) I/O devices,d) OS,c,Explanation: The transfer can only be initiated by an instruction of a program being executed.
Question 203,1. To resolve the clash over the access of the system BUS we use ______,a) Multiple BUS,b) BUS arbitrator,c) Priority access,d) None of the mentioned,b,Explanation: The BUS arbitrator is used to allow a device to access the BUS based on certain parameters.
Question 204,2. The device which is allowed to initiate data transfers on the BUS at any time is called _____,a) BUS master,b) Processor,c) BUS arbitrator,d) Controller,a,Explanation: The device which is currently accessing the BUS is called as the BUS master.
Question 205,3. ______ BUS arbitration approach uses the involvement of the processor,a) Centralised arbitration,b) Distributed arbitration,c) Random arbitration,d) All of the mentioned,a,"Explanation: In this approach, the processor takes into account the various parameters and assigns the BUS to that device."
Question 206,4. The circuit used for the request line is a _________,a) Open-collector,b) EX-OR circuit,c) Open-drain,d) Nand circuit,c,Explanation: None.
Question 207,5. The Centralised BUS arbitration is similar to ______ interrupt circuit,a) Priority,b) Parallel,c) Single,d) Daisy chain,d,Explanation: None.
Question 208,"6. When the processor receives the request from a device, it responds by sending _____",a) Acknowledge signal,b) BUS grant signal,c) Response signal,d) None of the mentioned,b,Explanation: The Grant signal is passed from one device to the other until the device that has requested is found.
Question 209,7. In Centralised Arbitration ______ is/are is the BUS master,a) Processor,b) DMA controller,c) Device,d) Both Processor and DMA controller,d,Explanation: The BUS master is the one that decides which will get the BUS.
Question 210,8. Once the BUS is granted to a device ___________,a) It activates the BUS busy line,b) Performs the required operation,c) Raises an interrupt,d) All of the mentioned,a,Explanation: The BUS busy activated indicates that the BUS is already allocated to a device and is being used.
Question 211,9. The BUS busy line is made of ________,a) Open-drain circuit,b) Open-collector circuit,c) EX-Or circuit,d) Nor circuit,b,Explanation: None.
Question 212,10. After the device completes its operation _____ assumes the control of the BUS.,a) Another device,b) Processor,c) Controller,d) None of the mentioned,b,Explanation: After the device completes the operation it releases the BUS and the processor takes over it.
Question 213,11. The BUS busy line is used,a) To indicate the processor is busy,b) To indicate that the BUS master is busy,c) To indicate the BUS is already allocated,d) None of the mentioned,c,Explanation: None.
Question 214,12. Distributed arbitration makes use of ______,a) BUS master,b) Processor,c) Arbitrator,d) 4-bit ID,d,Explanation: The device uses a 4bit ID number and based on this the BUS is allocated.
Question 215,"13. In Distributed arbitration, the device requesting the BUS ______",a) Asserts the Start arbitration signal,b) Sends an interrupt signal,c) Sends an acknowledge signal,d) None of the mentioned,a,Explanation: None.
Question 216,14. How is a device selected in Distributed arbitration?,a) By NANDing the signals passed on all the 4 lines,b) By ANDing the signals passed on all the 4 lines,c) By ORing the signals passed on all the 4 lines,d) None of the mentioned,c,Explanation: The OR output of all the 4 lines is obtained and the device with the larger value is assigned the BUS.
Question 217,"15. If two devices A and B contesting for the BUS have IDÕs 5 and 6 respectively, which device gets the BUS based on the Distributed arbitration",a) Device A,b) Device B,c) Insufficient information,d) None of the mentioned,b,Explanation: The device IdÕs of both the devices are passed on the lines and since the value of B is greater after the Or operation it gets the BUS.
Question 218,1. The primary function of the BUS is,a) To connect the various devices to the cpu,b) To provide a path for communication between the processor and other devices,c) To facilitate data transfer between various devices,d) All of the mentioned,a,Explanation: The BUS is used to allow the passage of commands and data between cpu and devices.
Question 219,2. The classification of BUSes into synchronous and asynchronous is based on,a) The devices connected to them,b) The type of data transfer,c) The Timing of data transfers,d) None of the mentioned,c,Explanation: The BUS is classified into different types for the convenience of use and depending on the device.
Question 220,3. The device which starts data transfer is called,a) Master,b) Transactor,c) Distributor,d) Initiator,d,Explanation: The device which starts the data transfer is called an initiator.
Question 221,4. The device which interacts with the initiator is,a) Slave,b) Master,c) Responder,d) Friend,a,Explanation: The device which receives the commands from the initiator for data transfer.
Question 222,"5. In synchronous BUS, the devices get the timing signals from",a) Timing generator in the device,b) A common clock line,c) Timing signals are not used at all,d) None of the mentioned,b,Explanation: The devices receive their timing signals from the clock line of the BUS.
Question 223,6. The delays caused in the switching of the timing signals is due to,a) Memory access time,b) WMFC,c) Propagation delay,d) Processor delay,c,Explanation: The time taken for the signal to reach the BUS from the device or the circuit accounts for this delay.
Question 224,7. The time for which the data is to be on the BUS is affected by,a) Propagation delay of the circuit,b) Setup time of the device,c) Memory access time,d) Propagation delay of the circuit & Setup time of the device,d,Explanation: The time for which the data is held is larger than the time taken for propagation delay and setup time.
Question 225,9. Which is fed into the BUS first by the initiator..??,a) Data,b) Address,c) Commands or controls,"d) Address, Commands or controls",d,Explanation: None.
Question 226,10. _____________ signal is used as an acknowledgement signal by the slave in Multiple cycle transfers.,a) Ack signal,b) Slave ready signal,c) Master ready signal,d) Slave received signal,b,Explanation: The slave once it receives the commands and address from the master strobes the ready line indicating to the master that the commands are received.
Question 227,"1. The master indicates that the address is loaded onto the BUS, by activating _____ signal.",a) MSYN,b) SSYN,c) WMFC,d) INTR,a,Explanation: The signal activated by the master in the asynchronous mode of transmission is used to intimate the slave the required data is on the BUS.
Question 228,3. The MSYN signal is initiated,a) Soon after the address and commands are loaded,b) Soon after the decoding of the address,c) After the slave gets the commands,d) None of the mentioned,b,Explanation: This signal is activated by the master to tell the slave that the required commands are on the BUS.
Question 229,4. In IBMÕs S360/370 systems _____ lines are used to select the I/O devices.,a) SCAN in and out,b) Connect,c) Search,d) Peripheral,a,Explanation: The signal is used to scan and connect to input or output devices.
Question 230,5. The meter in and out lines are used for,a) Monitoring the usage of devices,b) Monitoring the amount of data transferred,c) Measure the CPU usage,d) None of the mentioned,a,Explanation: The line is used to monitor the usage of the device for a process.
Question 231,6. MRDC stands for _______,a) Memory Read Enable,b) Memory Ready Command,c) Memory Re-direct Command,d) None of the mentioned,b,Explanation: The command is used to initiate a read from memory operation.
Question 232,"7. The BUS that allows I/O, memory and Processor to coexist is _______",a) Attributed BUS,b) Processor BUS,c) Backplane BUS,d) External BUS,c,Explanation: None.
Question 233,8. The transmission on the asynchronous BUS is also called _____,a) Switch mode transmission,b) Variable transfer,c) Bulk transfer,d) Hand-Shake transmission,d,Explanation: The asynchronous transmission is termed as Hand-Shake transfer because the master intimates the slave after each step of the transfer.
Question 234,1. ______ serves as an intermediary between the device and the BUSes.,a) Interface circuits,b) Device drivers,c) Buffers,d) None of the mentioned,a,Explanation: The interface circuits act as a hardware interface between the device and the software side.
Question 235,"2. The side of the interface circuits, that has the data path and the control signals to transfer data between interface and device is _____",a) BUS side,b) Port side,c) Hardwell side,d) Software side,b,Explanation: This side connects the device to the motherboard.
Question 236,3. The interface circuits,a) Helps in installing of the software driver for the device,b) Houses the buffer that helps in data transfer,c) Helps in the decoding of the address on the address BUs,d) None of the mentioned,c,Explanation: Once the address is put on the BUS the interface circuit decodes the address and uses the buffer space to transfer data.
Question 237,5. The parallel mode of communication is not suitable for long devices because of ______,a) Timing skew,b) Memory access delay,c) Latency,d) None of the mentioned,a,Explanation: None.
Question 238,7. The status flags required for data transfer is present in _____,a) Device,b) Device driver,c) Interface circuit,d) None of the mentioned,c,Explanation: The circuit holds the flags which are required for data transfers.
Question 239,8. User programmable terminals that combine VDT hardware with built-in microprocessor is _____,a) KIPs,b) Pc,c) Mainframe,d) Intelligent terminals,d,Explanation: None.
Question 240,9. Which most popular input device is used today for interactive processing and for the one line entry of data for batch processing?,a) Mouse,b) Magnetic disk,c) Visual display terminal,d) Card punch,a,Explanation: In batch processing systems the processes are grouped into batches and theyÕre executed in batches.
Question 241,10. The use of spooler programs or _______ Hardware allows PC operators to do the processing work at the same time a printing operation is in progress.,a) Registers,b) Memory,c) Buffer,d) CPU,c,Explanation: When the processor is busy with the process the data to be printed is stored in the buffer.
Question 242,1. ______ is used as an intermediate to extend the processor BUS.,a) Bridge,b) Router,c) Connector,d) Gateway,a,Explanation: The bridge circuit is basically used to extend the processor BUS to connect devices.
Question 243,2. ________ is an extension of the processor BUS.,a) SCSI BUS,b) USB,c) PCI BUS,d) None of the mentioned,c,"Explanation: The PCI BUS is used as an extension of the processor BUS and devices connected to it, is like connected to the Processor itself."
Question 244,3. ISA stands for,a) International American Standard,b) Industry Standard Architecture,c) International Standard Architecture,d) None of the mentioned,b,Explanation: The ISA is an architectural standard developed by IBM for its PCÕs.
Question 245,4. ANSI stands for,a) American National Standards Institute,b) Architectural National Standards Institute,c) Asian National Standards Institute,d) None of the mentioned,a,Explanation: The ANSI is one of the standard architecture used by companies in designing the systems.
Question 246,5. The video devices are connected to ______ BUS.,a) PCI,b) USB,c) HDMI,d) SCSI,d,Explanation: The SCSI BUS is used to connect the video devices to a processor by providing a parallel BUS.
Question 247,6. SCSI stands for ___________,a) Signal Computer System Interface,b) Small Computer System Interface,c) Small Coding System Interface,d) Signal Coding System Interface,b,Explanation: The SCSI BUS is used to connect disks and video controllers.
Question 248,7. ISO stands for __________,a) International Standards Organisation,b) International Software Organisation,c) Industrial Standards Organisation,d) Industrial Software Organisation,a,"Explanation: The ISO is yet another architectural standard, used to design systems."
Question 249,8. The system developed by IBM with ISA architecture is ______,a) SPARC,b) SUN-SPARC,c) PC-AT,d) None of the mentioned,c,Explanation: None.
Question 250,9. IDE disk is connected to the PCI BUS using ______ interface.,a) ISA,b) ISO,c) ANSI,d) IEEE,a,Explanation: None.
Question 251,10. IDE stands for _________,a) Integrated Device Electronics,b) International Device Encoding,c) Industrial Decoder Electronics,d) International Decoder Encoder,a,Explanation: The IDE interface is used to connect the hard disk to the processor in most of the Pentium processors.
Question 252,1. The _____ circuit enables the generation of the ASCII code when the key is pressed.,a) Generator,b) Debouncing,c) Encoder,d) Logger,c,Explanation: The signal generated upon the pressing of a button is encoded by the encoder circuit into the corresponding ASCII value.
Question 253,"2. To overcome multiple signals being generated upon a single press of the button, we make use of ______",a) Generator circuit,b) Debouncing circuit,c) Multiplexer,d) XOR circuit,b,"Explanation: When the button is pressed, the contact surfaces bounce and hence it might lead to the generation of multiple signals. In order to overcome this, we use Debouncing circuits."
Question 254,3. The best mode of connection between devices which need to send or receive large amounts of data over a short distance is _____,a) BUS,b) Serial port,c) Parallel port,d) Isochronous port,c,"Explanation: The parallel port transfers around 8 to 16 bits of data simultaneously over the lines, hence increasing transfer rates."
Question 255,4. The output of the encoder circuit is/are ______,a) ASCII code,b) ASCII code and the valid signal,c) Encoded signal,d) None of the mentioned,b,Explanation: The encoder outputs the ASCII value along with the valid signal which indicates that a key was pressed.
Question 256,5. The disadvantage of using a parallel mode of communication is ______,a) It is costly,b) Leads to erroneous data transfer,c) Security of data,d) All of the mentioned,a,Explanation: The parallel mode of data transfer is costly as it involves data being sent over parallel lines.
Question 257,"6. In a 32 bit processor, the A0 bit of the address line is connected to _____ of the parallel port interface.",a) Valid bit,b) Idle bit,c) Interrupt enable bit,d) Status or data register,d,Explanation: None.
Question 258,7. The Status flag circuit is implemented using _____,a) RS flip flop,b) D flip flop,c) JK flip flop,d) Xor circuit,b,"Explanation: The circuit is implemented using the edge triggered D flip flop, that is triggered on the rising edge of the valid signal."
Question 259,"8. In the output interface of the parallel port, along with the valid signal ______ is also sent.",a) Data,b) Idle signal,c) Interrupt,d) Acknowledge signal,b,Explanation: The idle signal is used to check if the device is idle and ready to receive data.
Question 260,9. DDR stands for __________,a) Data Direction Register,b) Data Decoding Register,c) Data Decoding Rate,d) None of the mentioned,a,Explanation: This register is used to control the flow of data from the DATAOUT register.
Question 261,"10. In a general 8-bit parallel interface, the INTR line is connected to _______",a) Status and Control unit,b) DDR,c) Register select,d) None of the mentioned,a,Explanation: None.
Question 262,"1. The mode of transmission of data, where one bit is sent for each clock cycle is ______",a) Asynchronous,b) Parallel,c) Serial,d) Isochronous,d,"Explanation: In the isochronous mode of transmission, each bit of the data is sent per each cycle."
Question 263,2. The transformation between the Parallel and serial ports is done with the help of ______,a) Flip flops,b) Logic circuits,c) Shift registers,d) None of the mentioned,c,Explanation: The Shift registers are used to output the data in the desired format based on the need.
Question 264,3. The serial port is used to connect basically _____ and processor.,a) I/O devices,b) Speakers,c) Printer,d) Monitor,a,Explanation: The serial port is used to connect the keyboard and other devices which input or output one bit at a time.
Question 265,4. The double buffer is used for _________,a) Enabling retrieval of multiple bits of input,b) Combining the input and output operations,c) Extending the buffer capacity,d) None of the mentioned,a,Explanation: None.
Question 266,5. ______ to increase the flexibility of the serial ports.,a) The wires used for ports is changed,b) The ports are made to allow different clock signals for input and output,c) The drivers are modified,d) All of the mentioned,b,Explanation: The ports are made more flexible by enabling the input or output of different clock signals for different devices.
Question 267,6. UART stands for ________,a) Universal Asynchronous Relay Transmission,b) Universal Accumulator Register Transfer,c) Universal Asynchronous Receiver Transmitter,d) None of the mentioned,c,Explanation: The UART is a standard developed for designing serial ports.
Question 268,7. The key feature of UART is _________,a) Its architectural design,b) Its simple implementation,c) Its general purpose usage,d) Its enhancement of connecting low speed devices,d,Explanation: None.
Question 269,8. The data transfer in UART is done in ______,a) Asynchronous start stop format,b) Synchronous start stop format,c) Isochronous format,d) EBDIC format,a,Explanation: This basically means that the data transfer is done in asynchronous mode.
Question 270,9. The standard used in serial ports to facilitate communication is _____,a) RS-246,b) RS-LNK,c) RS-232-C,d) Both RS-246 and RS-LNK,c,Explanation: This is a standard which acts as a protocol for message communication involving serial ports.
Question 271,"10. In a serial port interface, the INTR line is connected to _____",a) Status register,b) Shift register,c) Chip select,d) None of the mentioned,a,Explanation: None.
Question 272,1. The PCI follows a set of standards primarily used in _____ PCÕs.,a) Intel,b) Motorola,c) IBM,d) SUN,c,Explanation: The PCI BUS has a closer resemblance to IBM architecture.
Question 273,2. The ______ is the BUS used in Macintosh PCÕs.,a) NuBUS,b) EISA,c) PCI,d) None of the mentioned,a,Explanation: The NuBUS is an extension of the processor BUS in Macintosh PCÕs.
Question 274,3. The key feature of the PCI BUS is _________,a) Low cost connectivity,b) Plug and Play capability,c) Expansion of Bandwidth,d) None of the mentioned,b,Explanation: The PCI BUS was the first to introduce plug and play interface for I/O devices.
Question 275,4. PCI stands for _______,a) Peripheral Component Interconnect,b) Peripheral Computer Internet,c) Processor Computer Interconnect,d) Processor Cable Interconnect,a,Explanation: The PCI BUS is used as an extension for the processor BUS.
Question 276,5. The PCI BUS supports _____ address space/s.,a) I/O,b) Memory,c) Configuration,d) All of the mentioned,d,Explanation: The PCI BUS is mainly built to provide a wide range of connectivity for devices.
Question 277,6. ______ address space gives the PCI its plug and plays capability.,a) Configuration,b) I/O,c) Memory,d) All of the mentioned,a,Explanation: The configuration address space is used to store the details of the connected device.
Question 278,7. _____ provides a separate physical connection to the memory.,a) PCI BUS,b) PCI interface,c) PCI bridge,d) Switch circuit,c,Explanation: The PCI bridge is a circuit that acts as a bridge between the BUS and the memory.
Question 279,9. The master is also called as _____ in PCI terminology.,a) Initiator,b) Commander,c) Chief,d) Starter,a,Explanation: The Master is also called as an initiator in PCI terminology as it is the one that initiates a data transfer.
Question 280,10. Signals whose names end in ____ are asserted in the low voltage state.,a) $,b) #,c) *,d) !,b,Explanation: None.
Question 281,"1. A complete transfer operation over the BUS, involving the address and a burst of data is called _____",a) Transaction,b) Transfer,c) Move,d) Procedure,a,Explanation: None.
Question 282,2. The device connected to the BUS are given addresses of ____ bit.,a) 24,b) 64,c) 32,d) 16,b,Explanation: Each of the devices connected to the BUS will be allocated an address during the initialization phase.
Question 283,3. The PCI BUS has _____ interrupt request lines.,a) 6,b) 1,c) 4,d) 3,c,Explanation: The interrupt request lines are used by the devices connected to raise the interrupts.
Question 284,4. _____ signal is sent by the initiator to indicate the duration of the transaction.,a) FRAME#,b) IRDY#,c) TMY#,d) SELD#,a,Explanation: The FRAME signal is used to indicate the time required by the device.
Question 285,5. ______ signal is used to enable commands.,a) FRAME#,b) IRDY#,c) TMY#,d) c/BE#,d,Explanation: The signal is used to enable 4 command lines.
Question 286,6. IRDY# signal is used for _______,a) Selecting the interrupt line,b) Sending an interrupt,c) Saying that the initiator is ready,d) None of the mentioned,c,Explanation: The initiator transmits this signal to tell the target that it is ready.
Question 287,7. The signal used to indicate that the slave is ready is _____,a) SLRY#,b) TRDY#,c) DSDY#,d) None of the mentioned,b,Explanation: None.
Question 288,8. DEVSEL# signal is used _________,a) To select the device,b) To list all the devices connected,c) By the device to indicate that it is ready for a transaction,d) None of the mentioned,c,Explanation: This is signal is activated by the device after it as recognized the address and commands put on the BUS.
Question 289,9. The signal used to initiate device select ________,a) IRDY#,b) S/BE,c) DEVSEL#,d) IDSEL#,d,Explanation: This signal is used to initialization of device select.
Question 290,10. The PCi BUS allows us to connect _______ I/O devices.,a) 21,b) 13,c) 9,d) 11,a,Explanation: The PCI BUS allows only 21 devices to be connected as only the higher order 21 bits of the 32 bit address space is used to specify the device.
Question 291,1. The key features of the SCSI BUS are _________,a) The cost effective connective media,b) The ability overlap data transfer requests,c) The highly efficient data transmission,d) None of the mentioned,b,Explanation: The SCSI BUS can overlap various data transfer requests by the devices.
Question 292,"2. In a data transfer operation involving SCSI BUS, the control is with ______",a) Initiator,b) Target,c) SCSI controller,d) Target Controller,d,Explanation: The initiator involves in the arbitration process and after winning the BUS itÕll hand over the control to the target controller.
Question 293,"4. The DB(P) line means,",a) That the data line is carrying the device information,b) That the data line is carrying the parity information,c) That the data line is partly closed,d) That the data line is temporarily occupied,b,Explanation: None.
Question 294,5. The BSY signal signifies _________,a) The BUs is busy,b) The controller is busy,c) The Initiator is busy,d) The Target is Busy,a,Explanation: This signal is generally initiated when the BUS is currently occupied in an operation.
Question 295,6. The SEL signal signifies _________,a) The initiator is selected,b) The device for BUS control is selected,c) That the target is being selected,d) None of the mentioned,b,Explanation: This signal is usually asserted during the selection or reselection process.
Question 296,7. ________ signal is asserted when the initiator wishes to send a message to the target.,a) MSG,b) APP,c) SMS,d) ATN,d,"Explanation: The ATN signal is short for attention, which is used to intimate the target that the initiator sent a message to it."
Question 297,8. The MSG signal is used _________,a) To send a message to the target,b) To receive a message from the mailbox,c) To tell that the information being sent is a message,d) None of the mentioned,c,Explanation: None.
Question 298,9. _____ is used to reset all the device controls to their startup state.,a) SRT,b) RST,c) ATN,d) None of the mentioned,b,Explanation: None.
Question 299,10. The SCSI BUS uses ______ arbitration.,a) Distributed,b) Centralised,c) Daisy chain,d) Hybrid,a,Explanation: The SCSI uses distributed arbitration to select the device to give the BUS control.
Question 300,1. SCSI stands for ________,a) Small Computer System Interface,b) Switch Computer system Interface,c) Small Component System Interface,d) None of the mentioned,a,Explanation: The SCSI BUS is one of the expansion BUSes used in a system.
Question 301,2. ANSI stands for _________,a) American National System Interface,b) ASCII National Standard Interface,c) American Network System Interface,d) American National Standard Institute,d,Explanation: This a standard for designing BUSes and other system components.
Question 302,3. A narrow SCSI BUS has _____ data lines.,a) 6,b) 8,c) 16,d) 4,b,Explanation: The SCSI BUS which is narrow is capable of transferring 8 bits of data at a time.
Question 303,4. Single ended transmission means _________,a) That all the signals have a similar bit pattern,b) That the signals have a common source,c) That the signals have a common ground return,d) That the signals have a similar voltage signature,c,Explanation: These type of signals are a common feature of the SCSI BUS.
Question 304,5. HVD stands for _________,a) High Voltage Differential,b) High Voltage Density,c) High Video Definition,d) None of the mentioned,a,Explanation: This is a type of signaling which uses 5v of current.
Question 305,6. For better transfer rates on the SCSI BUS the length of the cable is limited to ______,a) 2m,b) 4m,c) 1.3m,d) 1.6m,d,Explanation: To increase the transmission rate in SCSI in SE mode of transfer the wire length is restricted to 1.6m.
Question 306,7. The maximum number of devices that can be connected to SCSI BUS is ______,a) 12,b) 10,c) 16,d) 8,c,Explanation: None.
Question 307,8. The SCSI BUS is connected to the processor through _____,a) SCSI Controller,b) Bridge,c) Switch,d) None of the mentioned,a,Explanation: This is used to coordinate and monitor the data transfer over the BUS.
Question 308,9. The mode of data transfer used by the controller is _____,a) Interrupt,b) DMA,c) Asynchronous,d) Synchronous,b,Explanation: None.
Question 309,10. The data is stored on the disk in the form of blocks called _____,a) Pages,b) Frames,c) Sectors,d) Tables,c,Explanation: The data is stored on the disk in the form of a collection of blocks called as sectors.
Question 310,"1. The transfer rate, when the USB is operating in low-speed of operation is _____",a) 5 Mb/s,b) 12 Mb/s,c) 2.5 Mb/s,d) 1.5 Mb/s,d,Explanation: The USB has two rates of operation the low-speed and the full-speed one.
Question 311,2. The high speed mode of operation of the USB was introduced by _____,a) ISA,b) USB 3.0,c) USB 2.0,d) ANSI,c,"Explanation: The high-speed mode of operation was introduced with USB 2.0, which enabled the USB to operate at 480 Mb/s."
Question 312,3. The sampling process in speaker output is a ________ process.,a) Asynchronous,b) Synchronous,c) Isochronous,d) None of the mentioned,c,Explanation: The isochronous process means each bit of data is separated by a time interval.
Question 313,4. The USB device follows _______ structure.,a) List,b) Huffman,c) Hash,d) Tree,d,Explanation: The USB has a tree structure with the root hub at the centre.
Question 314,5. The I/O devices form the _____ of the tree structure.,a) Leaves,b) Subordinate roots,c) Left subtrees,d) Right subtrees,a,Explanation: The I/o devices form the leaves of the structure.
Question 315,8. The device can send a message to the host by taking part in _____ for the communication path.,a) Arbitration,b) Polling,c) Prioritizing,d) None of the mentioned,b,Explanation: None.
Question 316,"9. When the USB is connected to a system, its root hub is connected to the ________",a) PCI BUS,b) SCSI BUS,c) Processor BUS,d) IDE,c,Explanation: The USBÕs root is connected to the processor directly using the BUS.
Question 317,10. The devices connected to USB is assigned a ____ address.,a) 9 bit,b) 16 bit,c) 4 bit,d) 7 bit,d,Explanation: To make it easier for recognition the devices are given 7 bit addresses.
Question 318,12. The initial address of a device just connected to the HUB is ____,a) AHFG890,b) 0000000,c) FFFFFFF,d) 0101010,b,"Explanation: By standard, the usual address of a new device is zero."
Question 319,13. Locations in the device to or from which data transfers can take place is called ____,a) End points,b) Hosts,c) Source,d) None of the mentioned,a,Explanation: None.
Question 320,14. A USB pipe is a ______ channel.,a) Simplex,b) Half-Duplex,c) Full-Duplex,d) Both Simplex and Full-Duplex,c,Explanation: This means that the pipe is bi-directional in sending messages or information.
Question 321,15. The type/s of packets sent by the USB is/are _______,a) Data,b) Address,c) Control,d) Both Data and Control,d,Explanation: This means that the USB gets both data and control signals required for the transfer operation.
Question 322,1. The first field of any packet is _____,a) PID,b) ADDR,c) ENDP,d) CRC16,a,Explanation: The PID is the field that is used to identify the device (the device id).
Question 323,3. The last field in the packet is ______,a) PID,b) ADDR,c) ENDP,d) CRC,d,"Explanation: The last 5 bits of the packet is used for error checking, that is cyclic redundancy check."
Question 324,4. The CRC bits are computed based on the values of the _____,a) PID,b) ADDR,c) ENDP,d) Both ADDR and ENDP,d,Explanation: The CRC bits are calculated based on the values of the address and endp.
Question 325,5. The data packets can contain data upto ______,a) 512 bytes,b) 256 bytes,c) 1024 bytes,d) 2 KB,c,Explanation: None.
Question 326,6. The most important objective of the USB is to provide ______,a) Isochronous transmission,b) Plug and play,c) Easy device connection,d) All of the mentioned,d,Explanation: The above are all the common features of the USB.
Question 327,7. The transmission over the USB is divided into ____,a) Frames,b) Pages,c) Packets,d) Tokens,a,Explanation: To support the isochronous mode of operation the usb transmission is divided into frames.
Question 328,8. The _____ signal is used to indicate the beginning of a new frame.,a) Start,b) SOF,c) BEG,d) None of the mentioned,b,Explanation: The SOF(State Of Frame) is used to indicate the beginning of a new frame.
Question 329,9. The SOF is transmitted every ______,a) 1s,b) 5s,c) 1ms,d) 1Us,c,Explanation: None.
Question 330,10. The power specification of usb is _____,a) 5v,b) 10v,c) 24v,d) 10v,a,Explanation: None.
Question 331,1. The duration between the read and the mfc signal is ______,a) Access time,b) Latency,c) Delay,d) Cycle time,a,Explanation: The time between the issue of a read signal and the completion of it is called memory access time.
Question 332,2. The minimum time delay between two successive memory read operations is ______,a) Cycle time,b) Latency,c) Delay,d) None of the mentioned,a,Explanation: The Time taken by the cpu to end one read operation and to start one more is cycle time.
Question 333,3. MFC is used to _________,a) Issue a read signal,b) Signal to the device that the memory read operation is complete,c) Signal the processor the memory operation is complete,d) Assign a device to perform the read operation,c,Explanation: The MFC stands for memory Function Complete.
Question 334,"4. __________ is the bottleneck, when it comes computer performance.",a) Memory access time,b) Memory cycle time,c) Delay,d) Latency,b,"Explanation: The processor can execute instructions faster than theyÕre fetched, hence cycle time is the bottleneck for performance."
Question 335,5. The logical addresses generated by the cpu are mapped onto physical memory by ____,a) Relocation register,b) TLB,c) MMU,d) None of the mentioned,c,"Explanation: The MMU stands for memory management unit, which is used to map logical address onto physical address."
Question 336,6. VLSI stands for ___________,a) Very Large Scale Integration,b) Very Large Stand-alone Integration,c) Volatile Layer System Interface,d) None of the mentioned,a,Explanation: None.
Question 337,7. The cells in a row are connected to a common line called ______,a) Work line,b) Word line,c) Length line,d) Principle diagonal,b,Explanation: This means that the cell contents together form one word of instruction or data.
Question 338,8. The cells in each column are connected to ______,a) Word line,b) Data line,c) Read line,d) Sense/ Write line,d,Explanation: The cells in each column are connected to the sense/write circuit using two bit lines and which is in turn connected to the data lines.
Question 339,9. The word line is driven by the _____,a) Chip select,b) Address decoder,c) Data line,d) Control line,b,Explanation: None.
Question 340,"10. A 16 X 8 Organisation of memory cells, can store upto _____",a) 256 bits,b) 1024 bits,c) 512 bits,d) 128 bits,d,Explanation: It can store upto 128 bits as each cell can hold one bit of data.
Question 341,11. A memory organisation that can hold upto 1024 bits and has a minimum of 10 address lines can be organized into _____,a) 128 X 8,b) 256 X 4,c) 512 X 2,d) 1024 X 1,d,Explanation: All the others require less than 10 address bits.
Question 342,12. Circuits that can hold their state as long as power is applied is _______,a) Dynamic memory,b) Static memory,c) Register,d) Cache,b,Explanation: None.
Question 343,13. The number of external connections required in 16 X 8 memory organisation is _____,a) 14,b) 19,c) 15,d) 12,a,"Explanation: In the 14, 8-data lines,4-address lines and 2 are sense/write and CS signals."
Question 344,14. The advantage of CMOS SRAM over the transistor oneÕs is _________,a) Low cost,b) High efficiency,c) High durability,d) Low power consumption,d,Explanation: This is because the cell consumes power only when it is being accessed.
Question 345,15. In a 4M-bit chip organisation has a total of 19 external connections.then it has _______ address if 8 data lines are there.,a) 10,b) 8,c) 9,d) 12,c,Explanation: To have 8 data lines and 19 external connections it has to have 9 address lines(i.e 512 x 8 organisation).
Question 346,1. The Reason for the disregarding of the SRAMÕs is ________,a) Low Efficiency,b) High power consumption,c) High Cost,d) All of the mentioned,c,Explanation: The reason for the high cost of the SRAM is because of the usage of more number of transistors.
Question 347,2. The disadvantage of DRAM over SRAM is/are _______,a) Lower data storage capacities,b) Higher heat dissipation,c) The cells are not static,d) All of the mentioned,c,Explanation: This means that the cells wonÕt hold their state indefinitely.
Question 348,3. The reason for the cells to lose their state over time is,a) The lower voltage levels,b) Usage of capacitors to store the charge,c) Use of Shift registers,d) None of the mentioned,b,Explanation: Since capacitors are used the charge dissipates over time.
Question 349,4. The capacitors lose the charge over time due to,a) The leakage resistance of the capacitor,b) The small current in the transistor after being turned on,c) The defect of the capacitor,d) None of the mentioned,a,Explanation: The capacitor loses charge due to the backward current of the transistor and due to the small resistance.
Question 350,5. _________ circuit is used to restore the capacitor value.,a) Sense amplify,b) Signal amplifier,c) Delta modulator,d) None of the mentioned,a,Explanation: The sense amplifier detects if the value is above or below the threshold and then restores it.
Question 351,"6. To reduce the number of external connections required, we make use of ______",a) De-multiplexer,b) Multiplexer,c) Encoder,d) Decoder,b,Explanation: We multiplex the various address lines onto fewer pins.
Question 352,"7. The processor must take into account the delay in accessing the memory location, such memories are called ______",a) Delay integrated,b) Asynchronous memories,c) Synchronous memories,d) Isochronous memories,b,Explanation: None.
Question 353,8. To get the row address of the required data ______ is enabled.,a) CAS,b) RAS,c) CS,d) Sense/write,b,Explanation: This makes the contents of the row required refreshed.
Question 354,"9. In order to read multiple bytes of a row at the same time, we make use of ______",a) Latch,b) Shift register,c) Cache,d) Memory extension,a,Explanation: The latch makes it easy to ready multiple bytes of data of the same row simultaneously by just giving the consecutive column address.
Question 355,10. The block transfer capability of the DRAM is called ________,a) Burst mode,b) Block mode,c) Fast page mode,d) Fast frame mode,c,Explanation: None.
Question 356,1. The difference between DRAMÕs and SDRAMÕs is/are ________,a) The DRAMÕs will not use the master slave relationship in data transfer,b) The SDRAMÕs make use of clock,c) The SDRAMÕs are more power efficient,d) None of the mentioned,d,Explanation: The SDRAMÕs make use of clock signals to synchronize their operation.
Question 357,2. The difference in the address and data connection between DRAMÕs and SDRAMÕs is _______,a) The usage of more number of pins in SDRAMÕs,b) The requirement of more address lines in SDRAMÕs,c) The usage of a buffer in SDRAMÕs,d) None of the mentioned,c,Explanation: The SDRAM uses buffered storage of address and data.
Question 358,3. A _______ is used to restore the contents of the cells.,a) Sense amplifier,b) Refresh counter,c) Restorer,d) None of the mentioned,b,Explanation: The Counter helps to restore the charge on the capacitor.
Question 359,4. The mode register is used to _______,a) Select the row or column data transfer mode,b) Select the mode of operation,c) Select mode of storing the data,d) All of the mentioned,b,Explanation: The mode register is used to choose between burst mode or bit mode of operation.
Question 360,6. The time taken to transfer a word of data to or from the memory is called as ______,a) Access time,b) Cycle time,c) Memory latency,d) None of the mentioned,c,Explanation: The performance of the memory is measured by means of latency.
Question 361,8. The SDRAM performs operation on the _______,a) Rising edge of the clock,b) Falling edge of the clock,c) Middle state of the clock,d) Transition state of the clock,a,Explanation: The SDRAMÕs are edge-triggered.
Question 362,9. DDR SDRAMÕs perform faster data transfer by _______,a) Integrating the hardware,b) Transferring on both edges,c) Improving the clock speeds,d) Increasing the bandwidth,b,Explanation: By transferring data on both the edges the bandwidth is effectively doubled.
Question 363,10. To improve the data retrieval rate,a) The memory is divided into two banks,b) The hardware is changed,c) The clock frequency is increased,d) None of the mentioned,a,Explanation: The division of memory into two banks makes it easy to access two different words at each edge of the clock.
Question 364,1. The chip can be disabled or cut off from an external connection using ______,a) Chip select,b) LOCK,c) ACPT,d) RESET,a,Explanation: The chip gets enabled if the CS is set otherwise the chip gets disabled.
Question 365,2. To organise large memory chips we make use of ______,a) Integrated chips,b) Upgraded hardware,c) Memory modules,d) None of the mentioned,c,Explanation: The cell blocks are arranged and put in a memory module.
Question 366,3. The less space consideration as lead to the development of ________ (for large memories).,a) SIMMÕs,b) DIMSÕs,c) SRAMÕs,d) Both SIMMÕs and DIMSÕs,d,Explanation: The SIMM (single inline memory module) or DIMM (dual inline memory module) occupy less space while providing greater memory space.
Question 367,4. The SRAMÕs are basically used as ______,a) Registers,b) Caches,c) TLB,d) Buffer,b,Explanation: The SRAMÕs are used as caches as their operation speed is very high.
Question 368,5. The higher order bits of the address are used to _____,a) Specify the row address,b) Specify the column address,c) Input the CS,d) None of the mentioned,a,Explanation: None.
Question 369,6. The address lines multiplexing is done using ______,a) MMU,b) Memory controller unit,c) Page table,d) Overlay generator,b,Explanation: This unit multiplexes the various address lines to lesser pins on the chip.
Question 370,7. The controller multiplexes the addresses after getting the _____ signal.,a) INTR,b) ACK,c) RESET,d) Request,d,Explanation: The controller gets the request from the device needing the memory read or write operation and then it multiplexes the address.
Question 371,8. The RAS and CAS signals are provided by the ______,a) Mode register,b) CS,c) Memory controller,d) None of the mentioned,c,Explanation: The multiplexed signal of the controller is split into RAS and CAS.
Question 372,"9. Consider a memory organised into 8K rows, and that it takes 4 cycles to complete a read operation. Then the refresh overhead of the chip is ______",a) 0.0021,b) 0.0038,c) 0.0064,d) 0.0128,b,Explanation: The refresh overhead is calculated by taking into account the total time for refreshing and the interval of each refresh.
Question 373,1. RAMBUS is better than the other memory chips in terms of ________,a) Efficiency,b) Speed of operation,c) Wider bandwidth,d) All of the mentioned,b,Explanation: The RAMBUS is much advanced mode of memory storage.
Question 374,2. The key feature of the RAMBUS tech is ________,a) Greater memory utilisation,b) Efficiency,c) Speed of transfer,d) None of the mentioned,c,Explanation: The RAMBUS was developed basically to lessen the data transfer time.
Question 375,3. The increase in operation speed is done by,a) Reducing the reference voltage,b) Increasing the clk frequency,c) Using enhanced hardware,d) None of the mentioned,a,Explanation: The reference voltage is reduced from the Vsupply about 2v.
Question 376,4. The data is transferred over the RAMBUS as _______,a) Packets,b) Blocks,c) Swing voltages,d) Bits,c,"Explanation: By using voltage swings to transfer data, the transfer rate along with efficiency is improved."
Question 377,5. The type of signaling used in RAMBUS is ______,a) CLK signaling,b) Differential signaling,c) Integral signaling,d) None of the mentioned,b,Explanation: The differential signaling basically means using voltage swings to transmit data.
Question 378,6. The special communication used in RAMBUS are _________,a) RAMBUS channel,b) D-link,c) Dial-up,d) None of the mentioned,a,Explanation: The special communication link is used to provide the necessary design and required hardware for the transmission.
Question 379,7. The original design of the RAMBUS required for ________ data lines.,a) 4,b) 6,c) 8,d) 9,d,"Explanation: Out of the 9 data lines, 8 were used for data transmission and the one left was used for parity checking."
Question 380,8. The RAMBUS requires specially designed memory chips similar to _____,a) SRAM,b) SDRAM,c) DRAM,d) DDRRAM,c,Explanation: The special memory chip should be able to transmit data on both the edges and is called as RDRAMÕs.
Question 381,9. A RAMBUS which has 18 data lines is called as _______,a) Extended RAMBUS,b) Direct RAMBUS,c) Multiple RAMBUS,d) Indirect RAMBUS,b,Explanation: The direct RAMBUS is used to transmit 2 bytes of data at a time.
Question 382,10. The RDRAM chips assembled into larger memory modules called ______,a) RRIM,b) DIMM,c) SIMM,d) All of the mentioned,a,Explanation: None.
Question 383,2. PROM stands for __________,a) Programmable Read Only Memory,b) Pre-fed Read Only Memory,c) Pre-required Read Only Memory,d) Programmed Read Only Memory,a,Explanation: It allows the user to program the ROM.
Question 384,3. The PROM is more effective than ROM chips in regard to _______,a) Cost,b) Memory management,c) Speed of operation,d) Both Cost and Speed of operation,d,Explanation: The PROM is cheaper than ROM as they can be programmed manually.
Question 385,4. The difference between the EPROM and ROM circuitry is _____,a) The usage of MOSFETÕs over transistors,b) The usage of JFETÕs over transistors,c) The usage of an extra transistor,d) None of the mentioned,c,Explanation: The EPROM uses an extra transistor where the ground connection is there in the ROM chip.
Question 386,5. The ROM chips are mainly used to store _______,a) System files,b) Root directories,c) Boot files,d) Driver files,c,Explanation: The ROM chips are used to store boot files required for the system startup.
Question 387,6. The contents of the EPROM are erased by ________,a) Overcharging the chip,b) Exposing the chip to UV rays,c) Exposing the chip to IR rays,d) Discharging the Chip,b,"Explanation: To erase the contents of the EPROM the chip is exposed to the UV rays, which dissipate the charge on the transistor."
Question 388,7. The disadvantage of the EPROM chip is _______,a) The high cost factor,b) The low efficiency,c) The low speed of operation,d) The need to remove the chip physically to reprogram it,d,Explanation: None.
Question 389,9. The disadvantage of the EEPROM is/are ________,"a) The requirement of different voltages to read, write and store information",b) The Latency read operation,c) The inefficient memory mapping schemes used,d) All of the mentioned,a,Explanation: None.
Question 390,10. The memory devices which are similar to EEPROM but differ in the cost effectiveness is ______,a) Memory sticks,b) Blue-ray devices,c) Flash memory,d) CMOS,c,Explanation: The flash memory functions similar to the EEPROM but is much cheaper.
Question 391,12. The flash memories find application in ______,a) Super computers,b) Mainframe systems,c) Distributed systems,d) Portable devices,d,Explanation: The flash memories low power requirement enables them to be used in a wide range of hand held devices.
Question 392,13. The memory module obtained by placing a number of flash chips for higher memory storage called as _______,a) FIMM,b) SIMM,c) Flash card,d) RIMM,c,Explanation: None.
Question 393,14. The flash memory modules designed to replace the functioning of a hard disk is ______,a) RIMM,b) Flash drives,c) FIMM,d) DIMM,b,Explanation: The flash drives have been developed to provide faster operation but with lesser space.
Question 394,15. The reason for the fast operating speeds of the flash drives is,a) The absence of any movable parts,b) The integrated electronic hardware,c) The improved bandwidth connection,d) All of the mentioned,a,Explanation: Since the flash drives have no movable parts their access and seek times are reasonably reduced.
Question 395,1. The standard SRAM chips are costly as _________,a) They use highly advanced micro-electronic devices,b) They house 6 transistor per chip,c) They require specially designed PCBÕs,d) None of the mentioned,b,"Explanation: As they require a large number of transistors, their cost per bit increases."
Question 396,2. The drawback of building a large memory with DRAM is ______________,a) The large cost factor,b) The inefficient memory organisation,c) The Slow speed of operation,d) All of the mentioned,c,Explanation: The DRAMÕs were used for large memory modules for a long time until a substitute was found.
Question 397,4. The fastest data access is provided using _______,a) Caches,b) DRAMÕs,c) SRAMÕs,d) Registers,d,Explanation: The fastest data access is provided using registers as these memory locations are situated inside the processor.
Question 398,"5. The memory which is used to store the copy of data or instructions stored in larger memories, inside the CPU is called _______",a) Level 1 cache,b) Level 2 cache,c) Registers,d) TLB,a,Explanation: These memory devices are generally used to map onto the data stored in the larger memories.
Question 399,6. The larger memory placed between the primary cache and the memory is called ______,a) Level 1 cache,b) Level 2 cache,c) EEPROM,d) TLB,b,Explanation: This is basically used to provide effective memory mapping.
Question 400,7. The next level of memory hierarchy after the L2 cache is _______,a) Secondary storage,b) TLB,c) Main memory,d) Register,d,Explanation: None.
Question 401,8. The last on the hierarchy scale of memory devices is ______,a) Main memory,b) Secondary memory,c) TLB,d) Flash drives,b,Explanation: The secondary memory is the slowest memory device.
Question 402,1. The reason for the implementation of the cache memory is ________,a) To increase the internal memory of the system,b) The difference in speeds of operation of the processor and memory,c) To reduce the memory access and cycle time,d) All of the mentioned,b,Explanation: This difference in the speeds of operation of the system caused it to be inefficient.
Question 403,2. The effectiveness of the cache memory is based on the property of ________,a) Locality of reference,b) Memory localisation,c) Memory size,d) None of the mentioned,a,Explanation: This means that the cache depends on the location in the memory that is referenced often.
Question 404,3. The temporal aspect of the locality of reference means ________,a) That the recently executed instruction wonÕt be executed soon,b) That the recently executed instruction is temporarily not referenced,c) That the recently executed instruction will be executed soon again,d) None of the mentioned,c,Explanation: None.
Question 405,4. The spatial aspect of the locality of reference means ________,a) That the recently executed instruction is executed again next,b) That the recently executed wonÕt be executed again,c) That the instruction executed will be executed at a later time,d) That the instruction in close proximity of the instruction executed will be executed in future,d,Explanation: The spatial aspect of locality of reference tells that the nearby instruction is more likely to be executed in future.
Question 406,5. The correspondence between the main memory blocks and those in the cache is given by _________,a) Hash function,b) Mapping function,c) Locale function,d) Assign function,b,Explanation: The mapping function is used to map the contents of the memory to the cache.
Question 407,6. The algorithm to remove and place new contents into the cache is called _______,a) Replacement algorithm,b) Renewal algorithm,c) Updation,d) None of the mentioned,a,"Explanation: As the cache gets full, older contents of the cache are swapped out with newer contents. This decision is taken by the algorithm."
Question 408,7. The write-through procedure is used ________,a) To write onto the memory directly,b) To write and read from memory simultaneously,c) To write directly on the memory and the cache simultaneously,d) None of the mentioned,c,Explanation: When write operation is issued then the corresponding operation is performed.
Question 409,8. The bit used to signify that the cache location is updated is ________,a) Dirty bit,b) Update bit,c) Reference bit,d) Flag bit,a,Explanation: When the cache location is updated in order to signal to the processor this bit is used.
Question 410,9. The copy-back protocol is used ________,a) To copy the contents of the memory onto the cache,b) To update the contents of the memory from the cache,c) To remove the contents of the cache and push it on to the memory,d) None of the mentioned,b,"Explanation: This is another way of performing the write operation, wherein the cache is updated first and then the memory."
Question 411,10. The approach where the memory contents are transferred directly to the processor from the memory is called ______,a) Read-later,b) Read-through,c) Early-start,d) None of the mentioned,c,Explanation: None.
Question 412,1. The memory blocks are mapped on to the cache with the help of ______,a) Hash functions,b) Vectors,c) Mapping functions,d) None of the mentioned,c,Explanation: The mapping functions are used to map the memory blocks on to their corresponding cache block.
Question 413,2. During a write operation if the required block is not present in the cache then ______ occurs.,a) Write latency,b) Write hit,c) Write delay,d) Write miss,d,Explanation: This indicates that the operation has missed and it brings the required block into the cache.
Question 414,3. In ________ protocol the information is directly written into the main memory.,a) Write through,b) Write back,c) Write first,d) None of the mentioned,a,"Explanation: In case of the miss, then the data gets written directly in main memory."
Question 415,4. The only draw back of using the early start protocol is _______,a) Time delay,b) Complexity of circuit,c) Latency,d) High miss rate,b,"Explanation: In this protocol, the required block is read and directly sent to the processor."
Question 416,5. The method of mapping the consecutive memory blocks to consecutive cache blocks is called ______,a) Set associative,b) Associative,c) Direct,d) Indirect,c,Explanation: This method is most simple to implement as it involves direct mapping of memory blocks.
Question 417,"6. While using the direct mapping technique, in a 16 bit system the higher order 5 bits are used for ________",a) Tag,b) Block,c) Word,d) Id,a,Explanation: The tag is used to identify the block mapped onto one particular cache block.
Question 418,"8. In associative mapping, in a 16 bit system the tag field has ______ bits.",a) 12,b) 8,c) 9,d) 10,a,Explanation: The Tag field is used as an id for the different memory blocks mapped to the cache.
Question 419,10. The technique of searching for a block by going through all the tags is ______,a) Linear search,b) Binary search,c) Associative search,d) None of the mentioned,c,Explanation: None.
Question 420,"12. In set-associative technique, the blocks are grouped into ______ sets.",a) 4,b) 8,c) 12,d) 6,d,Explanation: The set-associative technique groups the blocks into different sets.
Question 421,13. A control bit called ____  has to be provided to each block in set-associative.,a) Idol bit,b) Valid bit,c) Reference bit,d) All of the mentioned,b,Explanation: The valid bit is used to indicate that the block holds valid information.
Question 422,14. The bit used to indicate whether the block was recently used or not is _______,a) Idol bit,b) Control bit,c) Reference bit,d) Dirty bit,d,Explanation: The dirty bit is used to show that the block was recently modified and for a replacement algorithm.
Question 423,15. Data which is not up-to date is called as _______,a) Spoilt data,b) Stale data,c) Dirty data,d) None of the mentioned,b,Explanation: None.
Question 424,1. The main memory is structured into modules each with its own address register called ______,a) ABR,b) TLB,c) PC,d) IR,a,Explanation: ABR stands for Address Buffer Register.
Question 425,"3. In memory interleaving, the lower order bits of the address is used to",a) Get the data,b) Get the address of the module,c) Get the address of the data within the module,d) None of the mentioned,b,Explanation: To implement parallelism in data access we use interleaving.
Question 426,4. The number successful accesses to memory stated as a fraction is called as _____,a) Hit rate,b) Miss rate,c) Success rate,d) Access rate,a,Explanation: The hit rate is an important factor in performance measurement.
Question 427,"5. The number failed attempts to access memory, stated in the form of a fraction is called as _________",a) Hit rate,b) Miss rate,c) Failure rate,d) Delay rate,b,Explanation: The miss rate is a key factor in deciding the type of replacement algorithm.
Question 428,"6. In associative mapping during LRU, the counter of the new block is set to Ô0Õ and all the others are incremented by one, when _____ occurs.",a) Delay,b) Miss,c) Hit,d) Delayed hit,b,Explanation: Miss usually occurs when the memory block required is not present in the cache.
Question 429,"7. In LRU, the referenced blocks counter is set toÕ0_ and that of the previous blocks are incremented by one and others remain same, in the case of ______",a) Hit,b) Miss,c) Delay,d) None of the mentioned,a,Explanation: If the referenced block is present in the memory it is called as hit.
Question 430,9. The extra time needed to bring the data into memory in case of a miss is called as _____,a) Delay,b) Propagation time,c) Miss penalty,d) None of the mentioned,c,Explanation: None.
Question 431,1. The CPU is also called as ________,a) Processor hub,b) ISP,c) Controller,d) All of the mentioned,b,Explanation: ISP stands for Instruction Set Processor.
Question 432,3. The PC gets incremented,a) After the instruction decoding,b) After the IR instruction gets executed,c) After the fetch cycle,d) None of the mentioned,c,Explanation: The PC always points to the next instruction to be executed.
Question 433,4. Which register in the processor is single directional?,a) MAR,b) MDR,c) PC,d) Temp,a,Explanation: The MAR is single directional as it just takes the address from the processor bus and passes it to the external bus.
Question 434,5. The transparent register/s is/are __________,a) Y,b) Z,c) Temp,d) All of the mentioned,d,Explanation: These registers are usually used to store temporary values.
Question 435,6. Which register is connected to the MUX?,a) Y,b) Z,c) R0,d) Temp,a,Explanation: The MUX can either read the operand from the Y register or increment the PC.
Question 436,"7. The registers, ALU and the interconnecting path together are called as ______",a) Control path,b) Flow path,c) Data path,d) None of the mentioned,c,Explanation: None.
Question 437,8. The input and output of the registers are governed by __________,a) Transistors,b) Diodes,c) Gates,d) Switches,d,Explanation: None.
Question 438,9. When two or more clock cycles are used to complete data transfer it is called as ________,a) Single phase clocking,b) Multi-phase clocking,c) Edge triggered clocking,d) None of the mentioned,b,Explanation: This is basically used in systems without edge-triggered flip flops.
Question 439,10. ________ signal is used to show complete of memory operation.,a) MFC,b) WMFC,c) CFC,d) None of the mentioned,a,Explanation: MFC stands for Memory Function Complete.
Question 440,2. The completion of the memory operation is indicated using ______ signal.,a) MFC,b) WMFC,c) CFC,d) None of the mentioned,a,Explanation: MFC stands for Memory Function Complete.
Question 441,3. _________ signal enables the processor to wait for the memory operation to complete.,a) MFC,b) TLB,c) WMFC,d) ALB,c,Explanation: This signal stands for Wait For Memory Function Complete.
Question 442,"4. The small extremely fast, RAMÕs all called as ________",a) Cache,b) Heaps,c) Accumulators,d) Stacks,b,Explanation: CacheÕs are extremely essential in single BUS organisation to achieve fast operation.
Question 443,5. The main virtue for using single Bus structure is ________,a) Fast data transfers,b) Cost effective connectivity and speed,c) Cost effective connectivity and ease of attaching peripheral devices,d) None of the mentioned,c,Explanation: None.
Question 444,6. To extend the connectivity of the processor bus we use ______,a) PCI bus,b) SCSI bus,c) Controllers,d) Multiple bus,a,Explanation: The PCI BUS basically is used to connect to memory devices.
Question 445,7. The bus used to connect the monitor to the CPU is,a) PCI bus,b) SCSI bus,c) Memory bus,d) Rambus,b,Explanation: The SCSI (Small Component System Interconnect) is used to connect to display devices.
Question 446,8. The ISA standard Buses are used to connect ___________,a) RAM and processor,b) GPU and processor,c) Harddisk and Processor,d) CD/DVD drives and Processor,c,Explanation: None.
Question 447,9. ANSI stands for _____,a) American National Standards Institute,b) American National Standard Interface,c) American Network Standard Interfacing,d) American Network Security Interrupt,a,Explanation: It is one of the standards of developing a BUS.
Question 448,10. IBM developed a bus standard for their line of computers ÔPC ATÕ called ________,a) IB bus,b) M-bus,c) ISA,d) None of the mentioned,c,Explanation: None.
Question 449,1. The general purpose registers are combined into a block called as ______,a) Register bank,b) Register Case,c) Register file,d) None of the mentioned,c,"Explanation: To make the access of the registers easier, we classify them into register files."
Question 450,"2. In ______ technology, the implementation of the register file is by using an array of memory locations.",a) VLSI,b) ANSI,c) ISA,d) ASCI,a,Explanation: By doing so the access of the registers can be made faster.
Question 451,"3. In a three BUS architecture, how many input and output ports are there?",a) 2 output and 2 input,b) 1 output and 2 input,c) 2 output and 1 input,d) 1 output and 1 input,c,Explanation: That is enabling reading from two locations and writing into one.
Question 452,5. The main advantage of multiple bus organisation over a single bus is __________,a) Reduction in the number of cycles for execution,b) Increase in size of the registers,c) Better Connectivity,d) None of the mentioned,a,Explanation: None.
Question 453,6. CISC stands for _________,a) Complete Instruction Sequential Compilation,b) Computer Integrated Sequential Compiler,c) Complex Instruction Set Computer,d) Complex Instruction Sequential Compilation,c,Explanation: The CISC machines are well adept at handling multiple BUS organisation.
Question 454,"7. If the instruction Add R1, R2, R3 is executed in a system which is pipelined, then the value of S is (Where S is term of the Basic performance equation).",a) 3,b) ~2,c) ~1,d) 6,c,Explanation: The value will be much lower in case of multiple BUS organisation.
Question 455,8. In multiple BUS organisation __________ is used to select any of the BUSes for input into ALU.,a) MUX,b) DE-MUX,c) En-CDS,d) None of the mentioned,a,Explanation: The MUX can be used to either select the BUS or to increment the PC.
Question 456,1. ________ are the different type/s of generating control signals.,a) Micro-programmed,b) Hardwired,c) Micro-instruction,d) Both Micro-programmed and Hardwired,d,Explanation: The above is used to generate control signals in different types of system architectures.
Question 457,2. The type of control signal is generated based on ________,a) contents of the step counter,b) Contents of IR,c) Contents of condition flags,d) All of the mentioned,d,Explanation: Based on the information above the type of control signal is decided.
Question 458,3. What does the hardwired control generator consist of?,a) Decoder/encoder,b) Condition codes,c) Control step counter,d) All of the mentioned,d,Explanation: The CU uses the above blocks and IR to produce the necessary signal.
Question 459,4. What does the end instruction do?,a) It ends the generation of a signal,b) It ends the complete generation process,c) It starts a new instruction fetch cycle and resets the counter,d) It is used to shift the control to the processor,c,Explanation: It is basically used to start the generation of a new signal.
Question 460,6. What does the RUN signal do?,a) It causes the termination of a signal,b) It causes a particular signal to perform its operation,c) It causes a particular signal to end,d) It increments the step counter by one,d,Explanation: The RUN signal increments the step counter by one for each clock cycle.
Question 461,8. The benefit of using this approach is ________,a) It is cost effective,b) It is highly efficient,c) It is very reliable,d) It increases the speed of operation,d,Explanation: None.
Question 462,9. The disadvantage/s of the hardwired approach is ________,a) It is less flexible,b) It cannot be used for complex instructions,c) It is costly,d) less flexible & cannot be used for complex instructions,d,Explanation: The more complex the instruction set less applicable is a hardwired approach.
Question 463,"1. In micro-programmed approach, the signals are generated by ______",a) Machine instructions,b) System programs,c) Utility tools,d) None of the mentioned,a,Explanation: The machine instructions generate the signals.
Question 464,2. A word whose individual bits represent a control signal is ______,a) Command word,b) Control word,c) Co-ordination word,d) Generation word,b,Explanation: The control word is used to get the different types of control signals required.
Question 465,3. A sequence of control words corresponding to a control sequence is called _______,a) Micro routine,b) Micro function,c) Micro procedure,d) None of the mentioned,a,Explanation: The micro routines are used to perform a particular task.
Question 466,4. Individual control words of the micro routine are called as ______,a) Micro task,b) Micro operation,c) Micro instruction,d) Micro command,c,Explanation: The each instruction which put together performs the task.
Question 467,5. The special memory used to store the micro routines of a computer is ________,a) Control table,b) Control store,c) Control mart,d) Control shop,b,Explanation: The control store is used as a reference to get the required control routine.
Question 468,6. To read the control words sequentially _________ is used.,a) PC,b) IR,c) UPC,d) None of the mentioned,c,Explanation: The UPC stands for Micro program counter.
Question 469,7. Every time a new instruction is loaded into IR the output of ________ is loaded into UPC.,a) Starting address generator,b) Loader,c) Linker,d) Clock,a,Explanation: The starting address generator is used to load the address of the next micro instruction.
Question 470,8. The case/s where micro-programmed can perform well,a) When it requires to check the condition codes,b) When it has to choose between the two alternatives,c) When it is triggered by an interrupt,d) None of the mentioned,d,Explanation: None.
Question 471,10. Highly encoded schemes that use compact codes to specify a small number of functions in each micro instruction is ________,a) Horizontal organisation,b) Vertical organisation,c) Diagonal organisation,d) None of the mentioned,b,Explanation: None.
Question 472,2. The surroundings of the recently accessed block is called as ______,a) Neighborhood,b) Neighbour,c) Locality of reference,d) None of the mentioned,c,Explanation: The locality of reference is a key factor in many of the replacement algorithms.
Question 473,4. The algorithm which replaces the block which has not been referenced for a while is called _____,a) LRU,b) ORF,c) Direct,d) Both LRU and ORF,a,Explanation: LRU stands for Least Recently Used first.
Question 474,"5. In associative mapping during LRU, the counter of the new block is set to Ô0Õ and all the others are incremented by one when _____ occurs.",a) Delay,b) Miss,c) Hit,d) Delayed hit,b,Explanation: Miss usually occurs when the memory block required is not present in the cache.
Question 475,6. The LRU provides very bad performance when it comes to _________,a) Blocks being accessed is sequential,b) When the blocks are randomised,c) When the consecutive blocks accessed are in the extremes,d) None of the mentioned,a,Explanation: The LRU in case of the sequential blocks as to waste its one cycle just incrementing the counters.
Question 476,7. The algorithm which removes the recently used page first is ________,a) LRU,b) MRU,c) OFM,d) None of the mentioned,b,Explanation: In MRU it is assumed that the page accessed now is less likely to be accessed again.
Question 477,"9. In LRU, the referenced blocks counter is set toÕ0_ and that of the previous blocks are incremented by one and others remain same, in the case of ______",a) Hit,b) Miss,c) Delay,d) None of the mentioned,a,Explanation: If the referenced block is present in the memory it is called as a hit.
Question 478,10. The counter that keeps track of how many times a block is most likely used is _______,a) Count,b) Reference counter,c) Use counter,d) Probable counter,b,Explanation: None.
Question 479,1. The key factor/s in commercial success of a computer is/are ________,a) Performance,b) Cost,c) Speed,d) Both Performance and Cost,d,Explanation: The performance and cost of the computer system is a key decider in the commercial success of the system.
Question 480,2. The main objective of the computer system is ________,a) To provide optimal power operation,b) To provide the best performance at low cost,c) To provide speedy operation at low power consumption,d) All of the mentioned,b,Explanation: An optimal system provides the best performance at low costs.
Question 481,3. A common measure of performance is ________,a) Price/performance ratio,b) Performance/price ratio,c) Operation/price ratio,d) None of the mentioned,a,Explanation: If this measure is less than one then the system is optimal.
Question 482,4. The performance depends on ________,a) The speed of execution only,b) The speed of fetch and execution,c) The speed of fetch only,d) The hardware of the system only,b,Explanation: The performance of a system is decided by how quick an instruction is brought into the system and executed.
Question 483,5. The main purpose of having memory hierarchy is to ________,a) Reduce access time,b) Provide large capacity,c) Reduce propagation time,d) Reduce access time & Provide large capacity,d,"Explanation: By using the memory Hierarchy, we can increase the performance of the system."
Question 484,7. An effective to introduce parallelism in memory access is by _______,a) Memory interleaving,b) TLB,c) Pages,d) Frames,a,Explanation: Interleaving divides the memory into modules.
Question 485,9. Two processors A and B have clock frequencies of 700 Mhz and 900 Mhz respectively. Suppose A can execute an instruction with an average of 3 steps and B can execute with an average of 5 steps. For the execution of the same instruction which processor is faster,a) A,b) B,c) Both take the same time,d) Insufficient information,a,Explanation: None.
Question 486,"10. If the instruction Add R1, R2, R3 is executed in a system which is pipelined, then the value of S is (Where S is a term of the Basic performance equation)",a) 3,b) ~2,c) ~1,d) 6,c,Explanation: Pipelining is a process of fetching an instruction during the execution of other instruction.
Question 487,2. The program is divided into operable parts called as _________,a) Frames,b) Segments,c) Pages,d) Sheets,b,Explanation: The program is divided into parts called as segments for ease of execution.
Question 488,3. The techniques which move the program blocks to or from the physical memory is called as ______,a) Paging,b) Virtual memory organisation,c) Overlays,d) Framing,b,Explanation: By using this technique the program execution is accomplished with a usage of less space.
Question 489,4. The binary address issued to data or instructions are called as ______,a) Physical address,b) Location,c) Relocatable address,d) Logical address,d,Explanation: The logical address is the random address generated by the processor.
Question 490,5. __________is used to implement virtual memory organisation.,a) Page table,b) Frame table,c) MMU,d) None of the mentioned,c,Explanation: The MMU stands for Memory Management Unit.
Question 491,6. ______ translates the logical address into a physical address.,a) MMU,b) Translator,c) Compiler,d) Linker,a,Explanation: The MMU translates the logical address into a physical address by adding an offset.
Question 492,7. The main aim of virtual memory organisation is ________,a) To provide effective memory access,b) To provide better memory transfer,c) To improve the execution of the program,d) All of the mentioned,d,Explanation: None.
Question 493,9. The virtual memory basically stores the next segment of data to be executed on the _________,a) Secondary storage,b) Disks,c) RAM,d) ROM,a,Explanation: None.
Question 494,10. The associatively mapped virtual memory makes use of _______,a) TLB,b) Page table,c) Frame table,d) None of the mentioned,a,Explanation: TLB stands for Translation Look-aside Buffer.
Question 495,1. The main reason for the discontinuation of semi conductor based storage devices for providing large storage space is _________,a) Lack of sufficient resources,b) High cost per bit value,c) Lack of speed of operation,d) None of the mentioned,b,"Explanation: In the case of semi conductor based memory technology, we get speed but the increase in the integration of various devices the cost is high."
Question 496,2. The digital information is stored on the hard disk by ____________,a) Applying a suitable electric pulse,b) Applying a suitable magnetic field,c) Applying a suitable nuclear field,d) By using optic waves,a,Explanation: The digital data is sorted on the magnetized discs by magnetizing the areas.
Question 497,"3. For the synchronization of the read head, we make use of a _______",a) Framing bit,b) Synchronization bit,c) Clock,d) Dirty bit,c,Explanation: The clock makes it easy to distinguish between different values red by a head.
Question 498,4. One of the most widely used schemes of encoding used is _________,a) NRZ-polar,b) RZ-polar,c) Manchester,d) Block encoding,c,Explanation: The Manchester encoding used is also called as phase encoding and it is used to encode both clock and data.
Question 499,5. The drawback of Manchester encoding is _________,a) The cost of the encoding scheme,b) The speed of encoding the data,c) The Latency offered,d) The low bit storage density provided,d,Explanation: The space required to represent each bit must be large enough to accommodate two changes in magnetization.
Question 500,7. _____ pushes the heads away from the surface as they rotate at their standard rates.,a) Magnetic tension,b) Electric force,c) Air pressure,d) None of the mentioned,c,Explanation: Due to the speed of rotation of the discs air pressure develops in the hard disk.
Question 501,8. The air pressure can be countered by putting ______ in the head-disc surface arrangement.,a) Air filter,b) Spring mechanism,c) coolant,d) None of the mentioned,b,Explanation: The spring mechanism pushes the head along the surface to reduce the air pressure effect.
Question 502,9. The method of placing the heads and the discs in an air tight environment is also called as ______,a) RAID Arrays,b) ATP tech,c) Winchester technology,d) Fleming reduction,c,Explanation: The Disks and the heads operate faster due to the absence of the dust particles.
Question 503,10. A hard disk with 20 surfaces will have _____ heads.,a) 10,b) 5,c) 1,d) 20,d,Explanation: Each surface will have its own head to perform read/write operation.
Question 504,1. The disk system consists of which of the following:,i. Disk,ii. Disk drive,iii. Disk controller,a) i and ii,b,Explanation: None.
Question 505,2. The set of corresponding tracks on all surfaces of a stack of disks form a ______,a) Cluster,b) Cylinder,c) Group,d) Set,b,Explanation: The data is stored in these sections called as cylinders.
Question 506,3. The data can be accessed from the disk using _________,a) Surface number,b) Sector number,c) Track number,d) All of the mentioned,d,Explanation: None.
Question 507,4. The read and write operations usually start at ______ of the sector.,a) Center,b) Middle,c) From the last used point,d) Boundaries,d,Explanation: The heads read and write data from the ends to the center.
Question 508,5. To distinguish between two sectors we make use of ________,a) Inter sector gap,b) Splitting bit,c) Numbering bit,d) None of the mentioned,a,Explanation: This means that we leave a little gap between each sector to differentiate between them.
Question 509,6. The _____ process divides the disk into sectors and tracks.,a) Creation,b) Initiation,c) Formatting,d) Modification,c,Explanation: The formatting process deletes the data present and does the creation of sectors and tracks.
Question 510,7. The access time is composed of __________,a) Seek time,b) Rotational delay,c) Latency,d) Both Seek time and Rotational delay,d,Explanation: The seek time refers to the time required to move the head to the required disk.
Question 511,8. The disk drive is connected to the system by using the _____,a) PCI bus,b) SCSI bus,c) HDMI,d) ISA,b,Explanation: None.
Question 512,9. _______ is used to deal with the difference in the transfer rates between the drive and the bus.,a) Data repeaters,b) Enhancers,c) Data buffers,d) None of the mentioned,c,Explanation: The buffers are added to store the data from the fast device and to send it to the slower device at its rate.
Question 513,10. _______ is used to detect and correct the errors that may occur during data transfers.,a) ECC,b) CRC,c) Checksum,d) None of the mentioned,a,Explanation: ECC stands for Error Correcting Code.
Question 514,2. The logic operations are implemented using _______ circuits.,a) Bridge,b) Logical,c) Combinatorial,d) Gate,c,"Explanation: The combinatorial circuits means, using the basic universal gates."
Question 515,"3. The carry generation function: ci + 1 = yici + xici + xiyi, is implemented in ____________",a) Half adders,b) Full adders,c) Ripple adders,d) Fast adders,b,Explanation: In this the carry for the next step is generated in the previous steps operation.
Question 516,4. Which option is true regarding the carry in the ripple adders?,a) Are generated at the beginning only,b) Must travel through the configuration,c) Is generated at the end of each operation,d) None of the mentioned,b,Explanation: The carry must pass through the configuration of the circuit till it reaches the particular step.
Question 517,5. In full adders the sum circuit is implemented using ________,a) And & or gates,b) NAND gate,c) XOR,d) XNOR,c,Explanation: sum = a ^ b ^ c (Ô^Õ indicates XOR operation).
Question 518,6. The usual implementation of the carry circuit involves _________,a) And & or gates,b) XOR,c) NAND,d) XNOR,b,Explanation: In case of full and half adders this method is used.
Question 519,7. A _______ gate is used to detect the occurrence of an overflow.,a) NAND,b) XOR,c) XNOR,d) AND,b,Explanation: The overflow is detected by cn^cn-1 (Ô^Õ indicates XOR operation).
Question 520,"8. In a normal adder circuit, the delay obtained in a generation of the output is _______",a) 2n + 2,b) 2n,c) n + 2,d) None of the mentioned,a,Explanation: The 2n delay cause of the carry generation and the 2 delay cause of the XOR operation.
Question 521,"9. The final addition sum of the numbers, 0110 & 0110 is",a) 1101,b) 1111,c) 1001,d) 1010,a,Explanation: None.
Question 522,10. The delay reduced to in the carry look ahead adder is _______,a) 5,b) 8,c) 10,d) 2n,a,Explanation: None.
Question 523,1. The product of 1101 & 1011 is ______,a) 10001111,b) 10101010,c) 11110000,d) 11001100,a,Explanation: The above operation is performed using binary multiplication.
Question 524,2. We make use of ______ circuits to implement multiplication.,a) Flip flops,b) Combinatorial,c) Fast adders,d) None of the mentioned,c,Explanation: The fast adders are used to add the multiplied numbers.
Question 525,3. The multiplier is stored in ______,a) PC Register,b) Shift register,c) Cache,d) None of the mentioned,b,Explanation: The value is stored in a shift register so that each bit can be accessed separately.
Question 526,4. The ______ is used to coordinate the operation of the multiplier.,a) Controller,b) Coordinator,c) Control sequencer,d) None of the mentioned,c,Explanation: This performs the required sequencing of the various parts of the circuit.
Question 527,5. The multiplicand and the control signals are passed through to the n-bit adder via _____,a) MUX,b) DEMUX,c) Encoder,d) Decoder,a,Explanation: None.
Question 528,6. The product of -13 & 11 is,a) 1100110011,b) 1101110001,c) 1010101010,d) 1111111000,b,Explanation: None.
Question 529,7. The method used to reduce the maximum number of summands by half is _______,a) Fast multiplication,b) Bit-pair recording,c) Quick multiplication,d) None of the mentioned,b,Explanation: It reduces the number of summands by concatenating them.
Question 530,8. The bits 1 & 1 are recorded as _______ in bit-pair recording.,a) -1,b) 0,c) +1,d) both -1 and 0,d,Explanation: Its Ô-1Õ  when the previous bit is 0 and Ô0Õ when the previous bit is 1.
Question 531,9. The multiplier -6(11010) is recorded as _______,a) 0-1-2,b) 0-1+1-10,c) -2-10,d) None of the mentioned,a,Explanation: None.
Question 532,10. CSA stands for?,a) Computer Speed Addition,b) Carry Save Addition,c) Computer Service Architecture,d) None of the mentioned,a,Explanation: The CSA is used to speed up the addition of multiplicands.
Question 533,2. The numbers written to the power of 10 in the representation of decimal numbers are called as _____,a) Height factors,b) Size factors,c) Scale factors,d) None of the mentioned,c,Explanation: These are called as scale factors cause theyÕre responsible in determining the degree of specification of a number.
Question 534,"3. If the decimal point is placed to the right of the first significant digit, then the number is called ________",a) Orthogonal,b) Normalized,c) Determinate,d) None of the mentioned,b,Explanation: None.
Question 535,4. ________ constitute the representation of the floating number.,a) Sign,b) Significant digits,c) Scale factor,d) All of the mentioned,d,Explanation: The following factors are responsible for the representation of the number.
Question 536,5. The sign followed by the string of digits is called as ______,a) Significant,b) Determinant,c) Mantissa,d) Exponent,c,Explanation: The mantissa also consists of the decimal point.
Question 537,"6. In IEEE 32-bit representations, the mantissa of the fraction is said to occupy ______ bits.",a) 24,b) 23,c) 20,d) 16,b,"Explanation: The mantissa is made to occupy 23 bits, with 8 bit exponent."
Question 538,7. The normalized representation of 0.0010110 * 2  9 is _______,a) 0 10001000 0010110,b) 0 10000101 0110,c) 0 10101010 1110,d) 0 11110100 11100,b,Explanation: Normalized representation is done by shifting the decimal point.
Question 539,8. The 32 bit representation of the decimal number is called as ____,a) Double-precision,b) Single-precision,c) Extended format,d) None of the mentioned,b,Explanation: None.
Question 540,9. In 32 bit representation the scale factor as a range of ________,a) -128 to 127,b) -256 to 255,c) 0 to 255,d) None of the mentioned,a,Explanation: Since the exponent field has only 8 bits to store the value.
Question 541,"10. In double precision format, the size of the mantissa is ______",a) 32 bit,b) 52 bit,c) 64 bit,d) 72 bit,b,Explanation: The double precision format is also called as 64 bit representation.
Question 542,1. ______  have been developed specifically for pipelined systems.,a) Utility software,b) Speed up utilities,c) Optimizing compilers,d) None of the mentioned,c,Explanation: The compilers which are designed to remove redundant parts of the code are called as optimizing compilers.
Question 543,2. The pipelining process is also called as ______,a) Superscalar operation,b) Assembly line operation,c) Von Neumann cycle,d) None of the mentioned,b,Explanation: It is called so because it performs its operation at the assembly level.
Question 544,3. The fetch and execution cycles are interleaved with the help of ________,a) Modification in processor architecture,b) Clock,c) Special unit,d) Control unit,b,Explanation: The time cycle of the clock is adjusted to perform the interleaving.
Question 545,4. Each stage in pipelining should be completed within ____ cycle.,a) 1,b) 2,c) 3,d) 4,a,Explanation: The stages in the pipelining should get completed within one cycle to increase the speed of performance.
Question 546,"6. If a unit completes its task before the allotted time period, then _______",a) ItÕll perform some other task in the remaining time,b) Its time gets reallocated to a different task,c) ItÕll remain idle for the remaining time,d) None of the mentioned,c,Explanation: None.
Question 547,"7. To increase the speed of memory access in pipelining, we make use of _______",a) Special memory locations,b) Special purpose registers,c) Cache,d) Buffers,c,Explanation: By using the cache we can reduce the speed of memory access by a factor of 10.
Question 548,8. The periods of time when the unit is idle is called as _____,a) Stalls,b) Bubbles,c) Hazards,d) Both Stalls and Bubbles,d,Explanation: The stalls are a type of hazards that affect a pipelined system.
Question 549,9. The contention for the usage of a hardware device is called ______,a) Structural hazard,b) Stalk,c) Deadlock,d) None of the mentioned,a,Explanation: None.
Question 550,10. The situation wherein the data of operands are not available is called ______,a) Data hazard,b) Stock,c) Deadlock,d) Structural hazard,a,Explanation: Data hazards are generally caused when the data is not ready on the destination side.
Question 551,1. The throughput of a super scalar processor is _______,a) less than 1,b) 1,c) More than 1,d) Not Known,c,Explanation: The throughput of a processor is measured by using the number of instructions executed per second.
Question 552,2. When the processor executes multiple instructions at a time it is said to use _______,a) single issue,b) Multiplicity,c) Visualization,d) Multiple issues,d,Explanation: None.
Question 553,3. The ______ plays a very vital role in case of super scalar processors.,a) Compilers,b) Motherboard,c) Memory,d) Peripherals,a,Explanation: The compilers are programmed to arrange the instructions to get more throughput.
Question 554,"4. If an exception is raised and the succeeding instructions are executed completely, then the processor is said to have ______",a) Exception handling,b) Imprecise exceptions,c) Error correction,d) None of the mentioned,b,"Explanation: The processor since as executed the following instructions even though an exception was raised, hence the exception is treated as imprecise."
Question 555,"6. In super-scalar processors, ________ mode of execution is used.",a) In-order,b) Post order,c) Out of order,d) None of the mentioned,c,Explanation: It follows out of order execution to speed up the execution of instructions.
Question 556,"7. Since it uses the out of order mode of execution, the results are stored in ______",a) Buffers,b) Special memory locations,c) Temporary registers,d) TLB,c,Explanation: The results are stored in temporary locations and are arranged afterward.
Question 557,8. The step where in the results stored in the temporary register is transferred into the permanent register is called as ______,a) Final step,b) Commitment step,c) Last step,d) Inception step,b,Explanation: None.
Question 558,9. A special unit used to govern the out of order execution of the instructions is called as ______,a) Commitment unit,b) Temporal unit,c) Monitor,d) Supervisory unit,a,Explanation: This unit monitors the execution of the instructions and makes sure that the final result is in order.
Question 559,10. The commitment unit uses a queue called ______,a) Record buffer,b) Commitment buffer,c) Storage buffer,d) None of the mentioned,a,Explanation: None.
Question 560,1. The CISC stands for ___________,a) Computer Instruction Set Compliment,b) Complete Instruction Set Compliment,c) Computer Indexed Set Components,d) Complex Instruction set computer,d,Explanation: CISC is a computer architecture where in the processor performs more complex operations in one step.
Question 561,2. The computer architecture aimed at reducing the time of execution of instructions is ________,a) CISC,b) RISC,c) ISA,d) ANNA,b,Explanation: The RISC stands for Reduced Instruction Set Computer.
Question 562,3. The Sun micro systems processors usually follow _____ architecture.,a) CISC,b) ISA,c) ULTRA SPARC,d) RISC,d,Explanation: The Risc machine aims at reducing the instruction set of the computer.
Question 563,5. The iconic feature of the RISC machine among the following is _______,a) Reduced number of addressing modes,b) Increased memory size,c) Having a branch delay slot,d) All of the mentioned,c,Explanation: A branch delay slot is an instruction space immediately following a jump or branch.
Question 564,6. Both the CISC and RISC architectures have been developed to reduce the ______,a) Cost,b) Time delay,c) Semantic gap,d) All of the mentioned,c,Explanation: The semantic gap is the gap between the high level language and the low level language.
Question 565,7. Out of the following which is not a CISC machine.,a) IBM 370/168,b) VAX 11/780,c) Intel 80486,d) Motorola A567,d,Explanation: None.
Question 566,8. Pipe-lining is a unique feature of _______,a) RISC,b) CISC,c) ISA,d) IANA,a,Explanation: The RISC machine architecture was the first to implement pipe-lining.
Question 567,9. In CISC architecture most of the complex instructions are stored in _____,a) Register,b) Diodes,c) CMOS,d) Transistors,d,Explanation: In CISC architecture more emphasis is given on the instruction set and the instructions take over a cycle to complete.
Question 568,10. Which of the architecture is power efficient?,a) CISC,b) RISC,c) ISA,d) IANA,b,Explanation: Hence the RISC architecture is followed in the design of mobile devices.
Question 569,1. Any condition that causes a processor to stall is called as _____,a) Hazard,b) Page fault,c) System error,d) None of the mentioned,a,Explanation: An hazard causes a delay in the execution process of the processor.
Question 570,2. The periods of time when the unit is idle is called as _____,a) Stalls,b) Bubbles,c) Hazards,d) Both Stalls and Bubbles,d,Explanation: The stalls are a type of hazards that affect a pipe-lined system.
Question 571,3. The contention for the usage of a hardware device is called ______,a) Structural hazard,b) Stalk,c) Deadlock,d) None of the mentioned,a,Explanation: The processor contends for the usage of the hardware and might enter into a deadlock state.
Question 572,4. The situation wherein the data of operands are not available is called ______,a) Data hazard,b) Stock,c) Deadlock,d) Structural hazard,a,Explanation: Data hazards are generally caused when the data is not ready on the destination side.
Question 573,5. The stalling of the processor due to the unavailability of the instructions is called as ____,a) Control hazard,b) structural hazard,c) Input hazard,d) None of the mentioned,a,Explanation: The control hazard also called as instruction hazard is usually caused by a cache miss.
Question 574,6. The time lost due to the branch instruction is often referred to as _____,a) Latency,b) Delay,c) Branch penalty,d) None of the mentioned,c,Explanation: This time also retards the performance speed of the processor.
Question 575,8. _____ method is used in centralized systems to perform out of order execution.,a) Scorecard,b) Score boarding,c) Optimizing,d) Redundancy,b,"Explanation: In a scoreboard, the data dependencies of every instruction are logged. Instructions are released only when the scoreboard determines that there are no conflicts with previously issued and incomplete instructions."
Question 576,9. The algorithm followed in most of the systems to perform out of order execution is ______,a) Tomasulo algorithm,b) Score carding,c) Reader-writer algorithm,d) None of the mentioned,a,Explanation: The Tomasulo algorithm is a hardware algorithm developed in 1967 by Robert Tomasulo from IBM. It allows sequential instructions that would normally be stalled due to certain dependencies to execute non-sequentially (out-of-order execution).
Question 577,10. The problem where process concurrency becomes an issue is called as ______,a) Philosophers problem,b) Bakery problem,c) Bankers problem,d) Reader-writer problem,d,Explanation: None.
Question 578,1. The set of loosely connected computers are called as _____,a) LAN,b) WAN,c) Workstation,d) Cluster,d,Explanation: In a computer cluster all the participating computers work together on a particular task.
Question 579,2. Each computer in a cluster is connected using _____,a) UTP,b) Rj-45,c) STP,d) Coaxial cable,b,Explanation: The computers are connected to each other using a LAN connector cable.
Question 580,3. The computer cluster architecture emerged as a result of ____,a) ISA,b) Workstation,c) Super computers,d) Distributed systems,d,Explanation: A distributed system is a computer system spread out over a geographic area.
Question 581,4. The software which governs the group of computers is _____,a) Driver Rd45,b) Interface UI,c) Clustering middleware,d) Distributor,c,Explanation: The software helps to project a single system image to the user.
Question 582,5. The simplest form of a cluster is ______ approach.,a) Beowolf,b) Sequoia,c) Stone,d) None of the mentioned,a,Explanation: None.
Question 583,6. The cluster formation in which the work is divided equally among the systems is ______,a) Load-configuration,b) Load-Division,c) Light head,d) Both Load-configuration and Load-Division,a,Explanation: This approach the work gets divided among the systems equally.
Question 584,7. In the client server model of the cluster _____ approach is used.,a) Load configuration,b) FIFO,c) Bankers algorithm,d) Round robin,d,Explanation: By using this approach the performance of the cluster can be enhanced.
Question 585,8. The beowolf structure follows the _____ approach of a relationship between the systems.,a) Master-slave,b) Asynchronous,c) Synchronous,d) Isochronous,a,Explanation: None.
Question 586,9. The most common modes of communication in clusters are ______,a) Message queues,b) Message passing interface,c) PVm,d) Both Message passing interface and PVm,d,Explanation: None.
Question 587,"10. The method followed in case of node failure, wherein the node gets disabled is _____",a) STONITH,b) Fibre channel,c) Fencing,d) None of the mentioned,a,Explanation: None.
Question 588,1. VLIW stands for?,a) Very Long Instruction Word,b) Very Long Instruction Width,c) Very Large Instruction Word,d) Very Long Instruction Width,a,Explanation: It is the architecture designed to perform multiple operations in parallel.
Question 589,2. The important feature of the VLIW is _______,a) ILP,b) Cost effectiveness,c) Performance,d) None of the mentioned,a,Explanation: ILP stands for Instruction Level Parallelism.
Question 590,3. The main difference between the VLIW and the other approaches to improve performance is,a) Cost effectiveness,b) Increase in performance,c) Lack of complex hardware design,d) All of the mentioned,c,Explanation: The Pipe-lining and super-scalar architectures involved the usage of complex hardware circuits for the implementation.
Question 591,5. The parallel execution of operations in VLIW is done according to the schedule determined by _____,a) Task scheduler,b) Interpreter,c) Compiler,d) Encoder,c,Explanation: The compiler first checks the code for interdependencies and then determines the schedule for its execution.
Question 592,6. The VLIW processors are much simpler as they do not require of _____,a) Computational register,b) Complex logic circuits,c) SSD slots,d) Scheduling hardware,d,Explanation: As the compiler only decides the schedule of execution the schedule is not required here.
Question 593,7. The VLIW architecture follows _____ approach to achieve parallelism.,a) MISD,b) SISD,c) SIMD,d) MIMD,d,Explanation: The MIMD stands for Multiple Instructions Multiple Data.
Question 594,9. To compute the direction of the branch the VLIW uses _____,a) Seekers,b) Heuristics,c) Direction counter,d) Compass,b,Explanation: None.
Question 595,10. EPIC stands for?,a) Explicitly Parallel Instruction Computing,b) External Peripheral Integrating Component,c) External Parallel Instruction Computing,d) None of the mentioned,a,Explanation: None.
Question 596,"1. For converting a virtual address into the physical address, the programs are divided into _____",a) Pages,b) Frames,c) Segments,d) Blocks,a,Explanation: On the physical memory side the memory is divided into pages.
Question 597,"3. The pages size shouldnÕt be too small, as this would lead to ______",a) Transfer errors,b) Increase in operation time,c) Increase in access time,d) Decrease in performance,c,Explanation: The access time of the magnetic disk is much longer than the access time of the memory.
Question 598,4. The cache bridges the speed gap between ______ and _____,a) RAM and ROM,b) RAM and Secondary memory,c) Processor and RAM,d) None of the mentioned,c,Explanation: The Cache is a hardware implementation to reduce the access time for processor operations.
Question 599,5. The virtual memory bridges the size and speed gap between ______ and _____,a) RAM and ROM,b) RAM and Secondary memory,c) Processor and RAM,d) None of the mentioned,b,Explanation: The virtual memory basically works as an extension of the RAM.
Question 600,6. The higher order bits of the virtual address generated by the processor forms the _______,a) Table number,b) Frame number,c) List number,d) Page number,d,Explanation: The higher order bits indicate the page number which points to one particular entry in the page table.
Question 601,7. The page length shouldnÕt be too long because,a) It reduces the program efficiency,b) It increases the access time,c) It leads to wastage of memory,d) None of the mentioned,c,Explanation: If the size is more than the required size then the extra space gets wasted.
Question 602,8. The lower order bits of the virtual address forms the _____,a) Page number,b) Frame number,c) Block number,d) Offset,d,Explanation: This gives the offset within the page table.
Question 603,9. The area in the main memory that can hold one page is called as ______,a) Page entry,b) Page frame,c) Frame,d) Block,b,Explanation: None.
Question 604,10. The starting address of the page table is stored in ______,a) TLB,b) R0,c) Page table base register,d) None of the mentioned,c,Explanation: The register is used to hold the address which is used to access the table.
Question 605,1. The bits used to indicate the status of the page in the memory is called ______,a) Control bits,b) Status bits,c) Progress bit,d) None of the mentioned,a,Explanation: These bits are used to store the status information of the program.
Question 606,2. The _______ bit is used to indicate the validity of the page.,a) Valid bit,b) Invalid bit,c) Correct bit,d) None of the mentioned,a,Explanation: The os first validates the page and then only moves from the page table.
Question 607,3. The bit used to store whether the page has been modified or not is called as _______,a) Dirty bit,b) Modify bit,c) Relocation bit,d) None of the mentioned,a,Explanation: This bit is set after the page in the table gets modified.
Question 608,4. The page table should be ideally situated within ______,a) Processor,b) TLB,c) MMU,d) Cache,c,Explanation: The page table information is used for every read and access operation.
Question 609,5. If the page table is large then it is stored in ______,a) Processor,b) Main memory,c) Disk,d) Secondary storage,b,Explanation: By storing the table on the RAM the required operationÕs speed is increased.
Question 610,"6. When the page table is placed in the main memory, the ____ is used to store the recently accessed pages.",a) MMU,b) TLB,c) R0,d) Table,b,Explanation: The TLB is used to store the page numbers of the recently accessed pages.
Question 611,7. The TLB is incorporated as part of the _________,a) Processor,b) MMU,c) Disk,d) RAM,b,Explanation: None.
Question 612,8. Whenever a request to the page that is not present in the main memory is accessed ______ is triggered.,a) Interrupt,b) Request,c) Page fault,d) None of the mentioned,c,"Explanation: When a page fault is triggered, the os brings the required page into memory."
Question 613,9. The general purpose registers are combined into a block called as ______,a) Register bank,b) Register Case,c) Register file,d) None of the mentioned,c,"Explanation: To make the access of the registers easier, we classify them into register files."
Question 614,10. What does the RUN signal do?,a) It causes the termination of a signal,b) It causes a particular signal to perform its operation,c) It causes a particular signal to end,d) It increments the step counter by one,d,Explanation: The RUN signal increments the step counter by one for each clock cycle.
Question 615,1. _____ register is designated to point to the 68000 processor stack.,a) A7 register,b) B2 register,c) There is no such designation,d) Any general purpose register is selected at random,a,Explanation: The processor stack is the place used to store the ongoing and upcoming process information 
Question 616,2. The word length in the 68000 computer is _______,a) 32 bit,b) 64 bit,c) 16 bit,d) 8 bit,c,Explanation: The length of an instruction that can be read or accessed at a time is referred to as word length.  
Question 617,4. The register in 68000 can contain up to _____ bits.,a) 24,b) 32,c) 16,d) 64,b,Explanation: None.
Question 618,5. The 68000 has a max of how many data registers?,a) 16,b) 20,c) 10,d) 8,d,Explanation: The data registers are solely used for the purpose of storing data items of the process.
Question 619,6. When an operand is stored in a register it is _______,a) Stored in the lower order bits of the register,b) Stored in the higher order bits of the register,c) Stored in any of the bits at random,d) None of the mentioned,a,"Explanation: The data always gets stored from the lower order to the higher order bits, except in the case of Little Endian architecture."
Question 620,7. The status register of the 68000 has ____ condition codes.,a) 7,b) 4,c) 5,d) 8,c,Explanation: The register which is used to basically store the condition flags is called as a status register.
Question 621,8. The 68000 uses _____ address assignment.,a) Big Endian,b) Little Endian,c) X-Little Endian,d) X-Big Endian,a,Explanation: The way the data gets stored in a memory is called an address assignment.
Question 622,9. The addresses generated by the 68000 is _____ bit.,a) 32,b) 16,c) 24,d) 42,c,Explanation: The size of the address is directly related to the address space of the system. 
Question 623,10. Instructions which can handle any type of addressing mode are said to be _____,a) Omniscient,b) Orthogonal,c) Versatile,d) None of the mentioned,b,Explanation: These instructions do not require the mentioning of any one type of addressing mode.
Question 624,2. As the instructions can deal with variable size operands we use _____ to resolve this.,a) Delimiter,b) Size indicator mnemonic,c) Special assemblers,d) None of the mentioned,b,Explanation: To indicate the size of the operand we use a separate variable mnemonic to indicate it.
Question 625,3. The starting address is denoted using _____ directive.,a) EQU,b) ORIGIN,c) ORG,d) PLACE,c,Explanation: The starting address is the location where the program is stored.
Question 626,4. The constant can be declared using ____ directive.,a) DATAWORD,b) PLACE,c) CONS,d) DC,d,Explanation: To declare Global constants we use this directive.
Question 627,5. To allocate a block of memory we use ____ directive.,a) RESERVE,b) DS,c) DATAWORD,d) PLACE,b,Explanation: None.
Question 628,6. The Branch instruction in 68000 provides how many types of offsets?,a) 3,b) 1,c) 0,d) 2,d,"Explanation: The Branch instruction basically just adds a constant value to the address present in the PC, to change the instruction to be executed."
Question 629,7. The purpose of using DBcc as a branch instruction is ______,a) It provides two conditions to be satisfied for a branch to occur,b) It provides a counter to check the number of times the branch as taken place,c) It is used to check the condition along with the branch condition,d) None of the mentioned,d,Explanation: None.
Question 630,8. The 68000 uses _____ method to access I/O devices buffers.,a) Memory mapped,b) I/O mapped,c) Buffer mapped,d) None of the mentioned,a,"Explanation: In this method, both the I/O device and the memory share a common address space."
Question 631,9. _____ instruction is used to set up a frame pointer for the subroutines in 68000.,a) CREATE,b) LINK,c) UNLK,d) FRAME,b,Explanation: This pointer is used to monitor the stack.
Question 632,10. The LINK instruction is always followed by ______ instruction.,a) MOV,b) UNLK,c) ORG,d) MOVEM,d,Explanation: None.
Question 633,1. ARM stands for _____________,a) Advanced Rate Machines,b) Advanced RISC Machines,c) Artificial Running Machines,d) Aviary Running Machines,b,Explanation: ARM is a type of system architecture.  
Question 634,2. The main importance of ARM micro-processors is providing operation with ______,a) Low cost and low power consumption,b) Higher degree of multi-tasking,c) Lower error or glitches,d) Efficient memory management,a,Explanation: The Stand alone feature of the ARM processors is that theyÕre economically viable. 
Question 635,3. ARM processors where basically designed for _______,a) Main frame systems,b) Distributed systems,c) Mobile systems,d) Super computers,c,Explanation: These ARM processors are designed for handheld devices. 
Question 636,5. The address space in ARM is ______,a) 224,b) 264,c) 216,d) 232,d,Explanation: None. 
Question 637,6. The address system supported by ARM systems is/are ______,a) Little Endian,b) Big Endian,c) X-Little Endian,d) Both Little & Big Endian,d,"Explanation: The way in which, the data gets stored in the system or the way of address allocation is called as address system.   "
Question 638,7. Memory can be accessed in ARM systems by _____ instructions.,i) Store,ii) MOVE,iii) Load,iv) arithmetic,b,Explanation: None. 
Question 639,8. RISC stands for _________,a) Restricted Instruction Sequencing Computer,b) Restricted Instruction Sequential Compiler,c) Reduced Instruction Set Computer,d) Reduced Induction Set Computer,c,"Explanation: This is a system architecture, in which the performance of the system is improved by reducing the size of the instruction set. "
Question 640,"9. In the ARM, PC is implemented using ____",a) Caches,b) Heaps,c) General purpose register,d) Stack,c,Explanation: PC is the place where the next instruction about to be executed is stored. 
Question 641,10. The additional duplicate register used in ARM machines are called as _______,a) Copied-registers,b) Banked registers,c) EXtra registers,d) Extential registers,b,Explanation: The duplicate registers are used in situations of context switching.  
Question 642,11. The banked registers are used for ______,a) Switching between supervisor and interrupt mode,b) Extended storing,c) Same as other general purpose registers,d) None of the mentioned,a,"Explanation: When switching from one mode to another, instead of storing the register contents somewhere else itÕll be kept in the duplicate registers and the new values are stored in the actual registers. "
Question 643,12. Each instruction in ARM machines is encoded into ____ Word.,a) 2 byte,b) 3 byte,c) 4 byte,d) 8 byte,c,Explanation: The data is encrypted to make them secure. 
Question 644,14. The addressing mode where the EA of the operand is the contents of Rn is ______,a) Pre-indexed mode,b) Pre-indexed with write back mode,c) Post-indexed mode,d) None of the mentioned,c,Explanation: None. 
Question 645,"15. The effective address of the instruction written in Post-indexed mode, MOVE[Rn]+Rm is _______",a) EA = [Rn].,b) EA = [Rn  + Rm].,c) EA = [Rn] + Rm,d) EA = [Rm] + Rn,a,Explanation: Effective address is the address that the computer acquires from the current instruction being executed. 
Question 646,1. ____ symbol is used to signify write back mode.,a) #,b) ^,c) &,d) !,d,Explanation: None. 
Question 647,2. The instructions which are used to load or store multiple operands are called as _____,a) Banked instructions,b) Lump transfer instructions,c) Block transfer instructions,d) DMA instructions,c,Explanation: These instructions are generally used to perform memory transfer operations. 
Question 648,"3. The Instruction, LDM R10!, {R0,R1,R6,R7}  ______","a) Loads the contents of R10 into R1, R0, R6 and R7",b) Creates a copy of the contents of R10 in the other registers except for the above mentioned ones,"c) Loads the contents of the registers R1, R0, R6 and R7 to R10",d) Writes the contents of R10 into the above mentioned registers and clears R10,a,Explanation: The LDM instruction is used to load data into multiple locations.  
Question 649,"4. The instruction, MLA R0,R1,R2,R3  performs _________",a) R0<-[R1]+[R2]+[R3].,b) R3<-[R0]+[R1]+[R2].,c) R0<-[R1]*[R2]+[R3].,d) R3<-[R0]*[R1]+[R2].,c,Explanation: The MLA instruction is used perform addition and multiplication together.
Question 650,5. The ability to shift or rotate in the same instruction along with other operation is performed with the help of _________,a) Switching circuit,b) Barrel switcher circuit,c) Integrated Switching circuit,d) Multiplexer circuit,b,Explanation: These switching circuits are used to basically switch fast and to perform better.  
Question 651,6. _____ instruction is used to get the 1Õs complement of the operand.,a) COMP,b) BIC,c) ~CMP,d) MVN,d,Explanation: The complement of all the bits of a data is its 1Õs compliment. 
Question 652,7. The offset used in the conditional branching is ____ bit.,a) 24,b) 32,c) 16,d) 8,a,Explanation: The offset is used to get the new branching address of the process. 
Question 653,8. The BEQ instructions is used _________,a) To check the equality condition between the operands and then branch,b) To check if the Operand is greater than the condition value and then branch,c) To check if the flag Z is set to 1 and then causes branch,d) None of the mentioned,c,Explanation: This instruction is basically used to check the branch enable bit. 
Question 654,9. The condition to check whether the branch should happen or not is given by ____________,a) The lower order 8 bits of the instruction,b) The higher order 4 bits of the instruction,c) The lower order 4 bits of the instruction,d) The higher order 8 bits of the instruction,b,Explanation: None. 
Question 655,10. Which of the two instructions sets the condition flag upon execution?,"i) ADDS R0,R1,R2","ii) ADD R0,R1,R2",a) i,b) ii,a,Explanation: This instruction sets the condition flag without considering whether a carry or overflow has happened or not.  
Question 656,11. ____ directive is used to indicate the beginning of the program instruction or data.,a) EQU,b) START,c) AREA,d) SPACE,c,Explanation: None. 
Question 657,12. _____ directive specifies the start of the execution.,a) START,b) ENTRY,c) MAIN,d) ORIGIN,b,Explanation: This directive indicates the beginning of the executable part of the program.  
Question 658,13. _____ directives are used to initialize operands.,a) INT,b) DATAWORD,c) RESERVE,d) DCD,d,Explanation: These directives are used to initialize the operands to a user defined value or a default value.
Question 659,14. _____ directive is used to name the register used for execution of an instruction.,a) ASSIGN,b) RN,c) NAME,d) DECLARE,b,Explanation: This instruction is used to list the registers used for execution.  
Question 660,15. The pseudo instruction used to load an address into the register is ______,a) LOAD,b) ADR,c) ASSIGN,d) PSLOAD,b,Explanation: None. 
Question 661,1. The address space of the IA-32 is ____,a) 216,b) 232,c) 264,d) 28,b,Explanation: The number of addressable locations in the memory is called as address space. 
Question 662,2. The addressing method used in IA-32 is ______,a) Little Endian,b) Big Endian,c) X-Little Endian,d) Both Little and Big Endian,a,Explanation: The method of addressing the data in the system. 
Question 663,4. The Floating point registers of IA-32 can operate on operands up to _____,a) 128 bit,b) 256 bit,c) 80 bit,d) 64 bit,d,Explanation: The size of the floating numbers that can be stored in the floating register. 
Question 664,5. The size of the floating registers can be extended upto _____,a) 128 bit,b) 256 bit,c) 80 bit,d) 64 bit,c,Explanation: None. 
Question 665,6. The IA-32 architecture associates different parts of memory called ____ with different usages.,a) Frames,b) Pages,c) Tables,d) Segments,d,Explanation: The memory is divided into parts called as segments. 
Question 666,8. IOPL stands for ________,a) Input/Output Privilege level,b) Input Output Process Link,c) Internal Output Process Link,d) Internal Offset Privilege Level,a,Explanation: This indicates the security between the transfers between the I/O devices and memory. 
Question 667,"9. In IA-32 architecture along with the general flags, the other conditional flags provided are _____",a) IOPL,b) IF,c) TF,d) All of the mentioned,d,Explanation: These flags are basically used to check the system for exceptions. 
Question 668,10. The register used to serve as PC is called as _______,a) Indirection register,b) Instruction pointer,c) R-32,d) None of the mentioned,b,Explanation: The PC is used to store the next instruction that is going to be executed. 
Question 669,12. The Bit extension of the register is denoted with the help of ____ symbol.,a) $,b) `,c) E,d) ~,c,Explanation: This is used to extend the size of the register. 
Question 670,"13. The instruction, ADD R1, R2, R3  is decoded as _______",a) R1<-[R1]+[R2]+[R3].,b) R3<-[R1]+[R2].,c) R3<-[R1]+[R2]+[R3].,d) R1<-[R2]+[R3].,d,Explanation: None. 
Question 671,14. The instruction JG loop does ______,a) jumps to the memory location loop if the result of the most recent arithmetic op is even,b) jumps to the memory location loop if the result of the most recent arithmetic op is greater than 0,c) jumps to the memory location loop if the test condition is satisfied with the value of loop,d) none of the mentioned,b,Explanation: This instruction is used to cause a branch based on the outcome of the arithmetic operation.  
Question 672,15. The LEA mnemonic is used to __________,a) Load the effective address of an instruction,b) Load the values of operands onto an accumulator,c) declare the values as global constants,d) Store the outcome of the operation at a memory location,a,Explanation: The effective address is the address of the memory location required for the execution of the instruction.
Question 673,1. The instructions of IA-32 machines are of length up to ______,a) 4 bytes,b) 8 bytes,c) 16 bytes,d) 12 bytes,d,Explanation: The size of instruction that can be executed at once. 
Question 674,"2. The bit present in the op code, indicating which of the operands is the source is called as ________",a) SRC bit,b) Indirection bit,c) Direction bit,d) FRM bit,c,Explanation: None. 
Question 675,3. The ____ directive is used to allocate 4 bytes of memory.,a) DD,b) ALLOC,c) RESERVE,d) SPACE,a,Explanation: None. 
Question 676,4. .data directive is used _________,a) To indicate the ending of the data section,b) To indicate the beginning of the data section,c) To declare all the source operands,d) To Initialize the operands,b,Explanation: This is used to indicate the starting of the section of data. 
Question 677,5. The instruction used to cause unconditional jump is ________,a) UJG,b) JG,c) JMP,d) GOTO,c,Explanation: This statement causes a jump from one instruction to another without the condition.  
Question 678,6. ____ instruction is used to check the bit of the condition flags.,a) TEST,b) TB,c) CHECK,d) BT,d,Explanation: This is used to check the condition flags for exceptions. 
Question 679,7. REPINS instruction is used to __________,a) Transfer a block of data serially from an Input device to the processor,b) Transfer a block of data parallelly from Input device to the processor,c) Transfer a block of data serially from an Input device to the output device,d) Transfer a block of data parallelly from Input device to the output device,b,Explanation: None. 
Question 680,8. Which of the following statements regarding Stacks is/are True.,i) The stack always grows towards higher addresses,ii) The stack always grows towards lower addresses,iii) The stack has a fixed size,iv) The width of the stack is 32 bits,c,Explanation: The stack is a data structure which is fixed at one end and grows at the other. 
Question 681,9. The instruction used to multiply operands yielding a double integer outcome is _____,a) MUL,b) IMUL,c) DMUL,d) EMUL,b,Explanation: This instruction is used to carry out multiplication on large integral values. 
Question 682,10. SIMD stands for _______,a) Single Instruction Multiple Data,b) Simple Instruction Multiple Decoding,c) Sequential Instruction Multiple Decoding,d) System Information Mutable Data,a,Explanation: This is the instruction used to perform an operation on multiple types of data.
Question 683,11. The IA-32 system follows _____ design.,a) RISC,b) CISC,c) SIMD,d) None of the mentioned,b,Explanation: This system architecture is used to reduce the steps involved in execution by performing complex operations in one step. 
Question 684,12. Which architecture is suitable for a wide range of data types?,a) ARM,b) 68000,c) IA-32,d) ASUS firebird,c,Explanation: None. 
Question 685,"13. In case of multimedia extension instructions, the pixels are encoded into a data item of _____",a) 16 bit,b) 32 bit,c) 24 bit,d) 8 bit,d,Explanation: None. 
Question 686,14. The MMX (Multimedia Extension) operands are stored in ______,a) General purpose registers,b) Banked registers,c) Float point registers,d) Graphic registers,c,Explanation: These operands are used for graphic related operations. 
Question 687,15. The division operation in IA-32 is a single operand instruction so it is assumed that ___________,a) The divisor is stored in the EAX register,b) The dividend is stored in the EAC register,c) The divisor is stored in the accumulator,d) The dividend is stored in the accumulator,a,Explanation: In the case of a division the divisor is pre-loaded onto the ALU. 