Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/work/fpga/nios2_camera_sdram_lcd/prj_qsys/ --output-directory=C:/work/fpga/nios2_camera_sdram_lcd/prj_qsys/nios2_camera_sdram_lcd/ --report-file=bsf:C:/work/fpga/nios2_camera_sdram_lcd/prj_qsys/nios2_camera_sdram_lcd.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/work/fpga/nios2_camera_sdram_lcd/prj_qsys/nios2_camera_sdram_lcd.qsys
Progress: Loading prj_qsys/nios2_camera_sdram_lcd.qsys
Progress: Reading input file
Progress: Adding inclk [clock_source 12.1]
Progress: Parameterizing module inclk
Progress: Adding pll [altpll 12.1]
Progress: Parameterizing module pll
Progress: Adding cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding sdram [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding pio [altera_avalon_pio 12.1]
Progress: Parameterizing module pio
Progress: Adding lcd_controller [avalon_lcd_rgb_controller 1.0]
Progress: Parameterizing module lcd_controller
Progress: Adding isp [avalon_isp_lite 1.0]
Progress: Parameterizing module isp
Progress: Adding vip [avalon_vip 1.0]
Progress: Parameterizing module vip
Progress: Adding dvp_wch [avalon_dvp_wch 1.0]
Progress: Parameterizing module dvp_wch
Progress: Adding dvp_vi [avalon_dvp_vi 1.0]
Progress: Parameterizing module dvp_vi
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_camera_sdram_lcd.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2_camera_sdram_lcd.sysid: Time stamp will be automatically updated when this component is generated.
Info: nios2_camera_sdram_lcd.pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios2_camera_sdram_lcd.pll: pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: nios2_camera_sdram_lcd.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: nios2_camera_sdram_lcd.pll: pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/work/fpga/nios2_camera_sdram_lcd/prj_qsys/ --output-directory=C:/work/fpga/nios2_camera_sdram_lcd/prj_qsys/nios2_camera_sdram_lcd/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/work/fpga/nios2_camera_sdram_lcd/prj_qsys/nios2_camera_sdram_lcd.sopcinfo --report-file=html:C:/work/fpga/nios2_camera_sdram_lcd/prj_qsys/nios2_camera_sdram_lcd.html --report-file=qip:C:/work/fpga/nios2_camera_sdram_lcd/prj_qsys/nios2_camera_sdram_lcd/synthesis/nios2_camera_sdram_lcd.qip --report-file=cmp:C:/work/fpga/nios2_camera_sdram_lcd/prj_qsys/nios2_camera_sdram_lcd.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/work/fpga/nios2_camera_sdram_lcd/prj_qsys/nios2_camera_sdram_lcd.qsys
Progress: Loading prj_qsys/nios2_camera_sdram_lcd.qsys
Progress: Reading input file
Progress: Adding inclk [clock_source 12.1]
Progress: Parameterizing module inclk
Progress: Adding pll [altpll 12.1]
Progress: Parameterizing module pll
Progress: Adding cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding sdram [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding pio [altera_avalon_pio 12.1]
Progress: Parameterizing module pio
Progress: Adding lcd_controller [avalon_lcd_rgb_controller 1.0]
Progress: Parameterizing module lcd_controller
Progress: Adding isp [avalon_isp_lite 1.0]
Progress: Parameterizing module isp
Progress: Adding vip [avalon_vip 1.0]
Progress: Parameterizing module vip
Progress: Adding dvp_wch [avalon_dvp_wch 1.0]
Progress: Parameterizing module dvp_wch
Progress: Adding dvp_vi [avalon_dvp_vi 1.0]
Progress: Parameterizing module dvp_vi
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_camera_sdram_lcd.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2_camera_sdram_lcd.sysid: Time stamp will be automatically updated when this component is generated.
Info: nios2_camera_sdram_lcd.pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios2_camera_sdram_lcd.pll: pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: nios2_camera_sdram_lcd.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: nios2_camera_sdram_lcd.pll: pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: nios2_camera_sdram_lcd: Generating nios2_camera_sdram_lcd "nios2_camera_sdram_lcd" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 12 modules, 53 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 27 modules, 113 connections
Info: merlin_domain_transform: After transform: 64 modules, 339 connections
Info: merlin_router_transform: After transform: 79 modules, 399 connections
Info: merlin_burst_transform: After transform: 80 modules, 403 connections
Info: reset_adaptation_transform: After transform: 82 modules, 316 connections
Info: merlin_network_to_switch_transform: After transform: 111 modules, 376 connections
Info: merlin_width_transform: After transform: 115 modules, 388 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src9 and cmd_xbar_mux_009.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_009.src0 and rsp_xbar_mux_001.sink9
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 117 modules, 398 connections
Info: merlin_interrupt_mapper_transform: After transform: 118 modules, 401 connections
Info: pll: "nios2_camera_sdram_lcd" instantiated altpll "pll"
Info: cpu: Starting RTL generation for module 'nios2_camera_sdram_lcd_cpu'
Info: cpu:   Generation command is [exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios2_camera_sdram_lcd_cpu --dir=C:/Users/PC-1703/AppData/Local/Temp/alt8755_2889800209042208702.dir/0003_cpu_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/PC-1703/AppData/Local/Temp/alt8755_2889800209042208702.dir/0003_cpu_gen//nios2_camera_sdram_lcd_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2021.05.09 01:54:00 (*) Starting Nios II generation
Info: cpu: # 2021.05.09 01:54:00 (*)   Checking for plaintext license.
Info: cpu: # 2021.05.09 01:54:01 (*)   Plaintext license not found.
Info: cpu: # 2021.05.09 01:54:01 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2021.05.09 01:54:01 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.05.09 01:54:01 (*)   Creating all objects for CPU
Info: cpu: # 2021.05.09 01:54:02 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.05.09 01:54:02 (*)   Creating plain-text RTL
Info: cpu: # 2021.05.09 01:54:03 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios2_camera_sdram_lcd_cpu'
Info: cpu: "nios2_camera_sdram_lcd" instantiated altera_nios2_qsys "cpu"
Error: Generation stopped, 104 or more modules remaining
Info: nios2_camera_sdram_lcd: Done nios2_camera_sdram_lcd" with 37 modules, 12 files, 832806 bytes
Error: ip-generate failed with exit code 1: 1 Error, 3 Warnings
Info: Stopping: Create HDL design files for synthesis
