dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
ip_iram_dual_port.v,verilog,xil_defaultlib,../../../../course_design.srcs/sources_1/ip/ip_iram_dual_port/sim/ip_iram_dual_port.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
