// Seed: 3980063233
`define pp_5 0
`define pp_6 0
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4
);
  logic id_5;
  type_11 id_6 (
      .id_0(id_0),
      .id_1(1)
  );
  logic id_7;
  logic id_8;
  assign id_7 = 1;
  assign id_8 = 1;
endmodule
