{"vcs1":{"timestamp_begin":1700237437.198194179, "rt":9.78, "ut":8.64, "st":0.52}}
{"vcselab":{"timestamp_begin":1700237447.039953900, "rt":1.10, "ut":0.34, "st":0.16}}
{"link":{"timestamp_begin":1700237448.197468786, "rt":0.39, "ut":0.15, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700237436.557317488}
{"VCS_COMP_START_TIME": 1700237436.557317488}
{"VCS_COMP_END_TIME": 1700237450.845839144}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370192}}
{"stitch_vcselab": {"peak_mem": 240016}}
