;redcode
;assert 1
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 210, 30
	SPL 0, <0
	SPL 0, <0
	DAT #-240, <10
	DAT #-21, #2
	ADD -250, 10
	SUB @0, @2
	SPL 12, 226
	DAT #-21, #32
	SUB #212, <500
	MOV @-127, @100
	ADD -240, 10
	ADD 240, 60
	MOV -4, <-20
	JMP 500, 61
	MOV -4, <-20
	SUB 0, -0
	SUB @124, 106
	SUB @231, 106
	SUB @2, @0
	SUB #-50, 6
	JMP 0, -1
	SLT 100, 206
	SUB #90, <902
	ADD @-21, 32
	SPL 0, <0
	MOV -4, <-20
	ADD #277, <1
	MOV -1, 20
	SUB #90, <902
	SUB #0, -0
	SLT 100, 206
	JMN @210, 620
	MOV -1, <-20
	SLT 100, 206
	SUB 0, -0
	SPL 0
	MOV -4, <-20
	CMP -277, <-126
	CMP -277, <-126
	SUB @124, 106
	MOV -4, <-20
	SPL <124, 106
	CMP -277, <-126
	MOV -1, <-20
	DJN -1, @-20
	ADD 210, 30
	SPL 0, <0
	SLT <231, <6
	SPL 0, <0
	DAT #-240, <10
