#ifndef TC1126S_TMAP_TC960SB_H
#define  TC1126S_TMAP_TC960SB_H

#define SCN_T0  16  // The first TX in Screen to T16 in Chip
#define SCN_T1  15
#define SCN_T2  14
#define SCN_T3  13
#define SCN_T4  12
#define SCN_T5  11
#define SCN_T6  10
#define SCN_T7  9
#define SCN_T8  8
#define SCN_T9  7
#define SCN_T10 6
#define SCN_T11 5
#define SCN_T12 4
#define SCN_T13 3
#define SCN_T14 2
#define SCN_T15 1
#define SCN_T16 0


#define SCN_R0  0  // The first RX in Screen to R0 in Chip
#define SCN_R1  1
#define SCN_R2  2
#define SCN_R3  3
#define SCN_R4  4
#define SCN_R5  5
#define SCN_R6  6
#define SCN_R7  7
#define SCN_R8  8
#define SCN_R9  9

#endif
