# do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xpm".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/blk_mem_gen_v8_4_3".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xpm modelsim_lib/msim/xpm 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap blk_mem_gen_v8_4_3 modelsim_lib/msim/blk_mem_gen_v8_4_3 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:29:00 on Oct 28,2025
# vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../../../ip/clk_global" E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Skipping module xpm_cdc_single
# -- Skipping module xpm_cdc_gray
# -- Skipping module xpm_cdc_handshake
# -- Skipping module xpm_cdc_pulse
# -- Skipping module xpm_cdc_array_single
# -- Skipping module xpm_cdc_sync_rst
# -- Skipping module xpm_cdc_async_rst
# -- Skipping module xpm_cdc_low_latency_handshake
# -- Skipping module xpm_memory_base
# -- Skipping module asym_bwe_bb
# -- Skipping module xpm_memory_dpdistram
# -- Skipping module xpm_memory_dprom
# -- Skipping module xpm_memory_sdpram
# -- Skipping module xpm_memory_spram
# -- Skipping module xpm_memory_sprom
# -- Skipping module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_cdc_gray
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_sync_rst
# 	xpm_cdc_async_rst
# 	xpm_cdc_low_latency_handshake
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 13:29:01 on Oct 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:29:01 on Oct 28,2025
# vcom -64 -93 -work xpm E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 13:29:01 on Oct 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:29:01 on Oct 28,2025
# vlog -64 -incr -work blk_mem_gen_v8_4_3 "+incdir+../../../../../ip/clk_global" ../../../../prj.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Skipping module STATE_LOGIC_v8_4
# -- Skipping module beh_vlog_muxf7_v8_4
# -- Skipping module beh_vlog_ff_clr_v8_4
# -- Skipping module beh_vlog_ff_pre_v8_4
# -- Skipping module beh_vlog_ff_ce_clr_v8_4
# -- Skipping module write_netlist_v8_4
# -- Skipping module read_netlist_v8_4
# -- Skipping module blk_mem_axi_write_wrapper_beh_v8_4
# -- Skipping module blk_mem_axi_read_wrapper_beh_v8_4
# -- Skipping module blk_mem_axi_regs_fwd_v8_4
# -- Skipping module blk_mem_gen_v8_4_3_output_stage
# -- Skipping module blk_mem_gen_v8_4_3_softecc_output_reg_stage
# -- Skipping module blk_mem_gen_v8_4_3_mem_module
# -- Skipping module blk_mem_gen_v8_4_3
# 
# Top level modules:
# 	blk_mem_gen_v8_4_3
# End time: 13:29:01 on Oct 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:29:01 on Oct 28,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../../ip/clk_global" ../../../../../ip/ram_next/sim/ram_next.v ../../../../../ip/sg_ram/sim/sg_ram.v ../../../../../ip/clk_global/clk_global_clk_wiz.v ../../../../../ip/clk_global/clk_global.v ../../../../../src/sg_ram_test.v ../../../../../sim/tb.v 
# -- Skipping module ram_next
# -- Skipping module sg_ram
# -- Skipping module clk_global_clk_wiz
# -- Skipping module clk_global
# -- Skipping module sg_ram_test
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 13:29:01 on Oct 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:29:02 on Oct 28,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 13:29:02 on Oct 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
