#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Oct 25 18:03:43 2017
# Process ID: 5116
# Current directory: D:/BakkArbeit/git/VivadoProject/PicroRV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13136 D:\BakkArbeit\git\VivadoProject\PicroRV\PicroRV.xpr
# Log file: D:/BakkArbeit/git/VivadoProject/PicroRV/vivado.log
# Journal file: D:/BakkArbeit/git/VivadoProject/PicroRV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.xpr
update_compile_order -fileset sources_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
refresh_hw_server {localhost:3121}
refresh_hw_server {localhost:3121}
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/210248685889}
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
undo
startgroup
set_property -dict [list CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART1_UART1_IO {EMIO}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_nets UART_datagenerator_0_out]
connect_bd_net [get_bd_pins UART_datagenerator_0/out] [get_bd_pins processing_system7_0/UART1_RX]
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
delete_bd_objs [get_bd_cells clk_wiz_0]
close [ open D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.srcs/sources_1/new/clk_divider.v w ]
add_files D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.srcs/sources_1/new/clk_divider.v
update_compile_order -fileset sources_1
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets clk_1]
undo
disconnect_bd_net /clk_1 [get_bd_pins UART_datagenerator_0/clk]
create_bd_cell -type module -reference clk_divider clk_divider_0
create_bd_cell -type module -reference clk_divider clk_divider_1
connect_bd_net [get_bd_ports clk] [get_bd_pins clk_divider_0/clk_in]
connect_bd_net [get_bd_pins clk_divider_0/clk_out] [get_bd_pins clk_divider_1/clk_in]
create_bd_cell -type module -reference clk_divider clk_divider_2
create_bd_cell -type module -reference clk_divider clk_divider_3
create_bd_cell -type module -reference clk_divider clk_divider_4
create_bd_cell -type module -reference clk_divider clk_divider_5
create_bd_cell -type module -reference clk_divider clk_divider_6
create_bd_cell -type module -reference clk_divider clk_divider_7
create_bd_cell -type module -reference clk_divider clk_divider_8
connect_bd_net [get_bd_pins clk_divider_1/clk_out] [get_bd_pins clk_divider_3/clk_in]
connect_bd_net [get_bd_pins clk_divider_3/clk_out] [get_bd_pins clk_divider_2/clk_in]
connect_bd_net [get_bd_pins clk_divider_2/clk_out] [get_bd_pins clk_divider_5/clk_in]
connect_bd_net [get_bd_pins clk_divider_5/clk_out] [get_bd_pins clk_divider_8/clk_in]
connect_bd_net [get_bd_pins clk_divider_8/clk_out] [get_bd_pins clk_divider_7/clk_in]
connect_bd_net [get_bd_pins clk_divider_7/clk_out] [get_bd_pins clk_divider_6/clk_in]
connect_bd_net [get_bd_pins clk_divider_6/clk_out] [get_bd_pins clk_divider_4/clk_in]
connect_bd_net [get_bd_pins clk_divider_4/clk_out] [get_bd_pins UART_datagenerator_0/clk]
save_bd_design
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
