# EMACS settings: -*-	tab-width: 2; indent-tabs-mode: t -*-
# vim: tabstop=2:shiftwidth=2:noexpandtab
# kate: tab-width 2; replace-tabs off; indent-width 2;
# 
# ==============================================================================
# Authors:					Patrick Lehmann
#										Martin Zabel
#										Thomas B. Preusser
# 
# Testbench config:	This file stores all available testbenches and it's settings.
# 
# Description:
# ------------------------------------
#		Some hints:
#		- each PoC namespace, subnamespace and testbench has a own section
#		- directory names are resolved recursively
#		- if no 'FilesFile' key is given in a testbench section,
#			the key is replaced by 'FilesFile' from section 'DEFAULT'
#			and than resolved.
#		- if no 'iSimTclScript' key is given in a testbench section,
#			the key is replaced by 'iSimTclScript' from section 'DEFAULT'
#			and than resolved.
#
# License:
# ==============================================================================
# Copyright 2007-2016 Technische Universitaet Dresden - Germany
#											Chair for VLSI-Design, Diagnostics and Architecture
# 
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
# 
#		http://www.apache.org/licenses/LICENSE-2.0
# 
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
# ==============================================================================
#
# Full testbench section example:
#		[TB.common.config]															<Root>.<Namespace>[.<Subnamespace>*].<entity>
#		TBDir =							${PoC.common:TBDir}					resolve testbench directory from parent namespace
#		SimDir = 						${PoC.common:SimDir}				resolve iSim directory from parent namespace
#		TestbenchModule =		config_tb										name of the testbench entity
#		fileListFile =			${TBDir}/config_tb.files		append file list file to TBDir
#		iSimTclScript =			${SimDir}/config_tb.tcl			append tcl script file to SimDir
#		xSimTclScript =			${SimDir}/config_tb.tcl			append tcl script file to SimDir
#		waveConfiguration =	${SimDir}/config_tb.wcfg		append waveform configuration file to SimDir for GUI mode
#
[TB.DEFAULT]
TBPrefix =								${NS.%{Parent}:Name}
TestbenchModule =					${TBPrefix}_${IP.%{Path}:Name}_tb
SrcDir =									${IP.%{Path}:SrcDir}
TBDir =										${IP.%{Path}:TBDir}
SimDir =									${IP.%{Path}:SimDir}

FilesFile =								${TBDir}/${TestbenchModule}.files
aSimBatchScript =					${PoC:SimDir}/aSim.batch.tcl
aSimGUIScript =						${PoC:SimDir}/aSim.gui.tcl
aSimWaveScript =					${SimDir}/${TestbenchModule}.awc
iSimBatchScript =					${PoC:SimDir}/iSim.batch.tcl
iSimGUIScript =						${PoC:SimDir}/iSim.gui.tcl
iSimWaveformConfigFile =	${SimDir}/${TestbenchModule}.wcfg
ghdlWaveformFileFormat =	ghw
gtkwSaveFile =						${SimDir}/${TestbenchModule}.gtkw
vSimBatchScript =					${PoC:SimDir}/vSim.batch.tcl
vSimGUIScript =						${PoC:SimDir}/vSim.gui.tcl
vSimWaveScript =					${SimDir}/${TestbenchModule}.wdo
xSimBatchScript =					${PoC:SimDir}/xSim.batch.tcl
xSimGUIScript =						${PoC:SimDir}/xSim.gui.tcl
xSimWaveformConfigFile =	${SimDir}/${TestbenchModule}.wcfg

# PoC
# ==============================================================================


# PoC.alt
# ==============================================================================


# PoC.arith
# ==============================================================================
[TB.arith.addw]

[IP.arith.carrychain_inc]

[TB.arith.counter_free]

[TB.arith.counter_bcd]

[TB.arith.counter_gray]

[TB.arith.counter_ring]

[TB.arith.convert_bin2bcd]

[TB.arith.div]

[TB.arith.firstone]

[IP.arith.muls_wide]

[TB.arith.prefix_and]

[TB.arith.prefix_or]

[TB.arith.prng]

[IP.arith.same]

[TB.arith.scaler]

[IP.arith.sqrt]

# PoC.bus
# ==============================================================================
[TB.bus.Arbiter]

# PoC.bus.stream
# ------------------------------------------------------------------------------

# PoC.bus.wb
# ------------------------------------------------------------------------------

# PoC.cache
# ==============================================================================
[TB.cache.par]

[TB.cache.replacement_policy]

[TB.cache.tagunit_par]

[TB.cache.tagunit_seq]

# PoC.comm
# ==============================================================================


# PoC.common
# ==============================================================================
[TB.common.config]

[TB.common.strings]

# PoC.dstruct
# ==============================================================================
[TB.dstruct.deque]

[TB.dstruct.stack]

# PoC.fifo
# ==============================================================================
[TB.fifo.cc_got]

[TB.fifo.cc_got_tempgot]

[TB.fifo.cc_got_tempput]

#[TB.fifo.dc_got]
#TBDir =						${PoC.fifo:TBDir}
#SimDir =					${PoC.fifo:SimDir}
#TestbenchModule =	fifo_dc_got_tb

[TB.fifo.ic_got]

[TB.fifo.ic_assembly]

[TB.fifo.glue]

# PoC.io
# ==============================================================================
[TB.io.Debounce]

# PoC.io.ddrio
# ------------------------------------------------------------------------------
[TB.io.ddrio.in]

[TB.io.ddrio.inout]

[TB.io.ddrio.out]

# PoC.io.iic
# ------------------------------------------------------------------------------
[TB.io.iic.Controller]

# PoC.io.lcd
# ------------------------------------------------------------------------------

# PoC.io.mdio
# ------------------------------------------------------------------------------

# PoC.io.pio
# ------------------------------------------------------------------------------
[TB.io.pio.fifo]

# PoC.io.uart
# ------------------------------------------------------------------------------
[TB.io.uart.rx]


# PoC.mem
# ==============================================================================

# PoC.mem.lut
# ------------------------------------------------------------------------------
[TB.mem.lut.Sine]

# PoC.mem.ocram
# ------------------------------------------------------------------------------
[TB.mem.ocram.sdp]


# PoC.misc
# ==============================================================================

# PoC.misc.filter
# ------------------------------------------------------------------------------


# PoC.misc.gearbox
# ------------------------------------------------------------------------------
[TB.misc.gearbox.down_cc]

[TB.misc.gearbox.down_dc]

[TB.misc.gearbox.up_cc]

[TB.misc.gearbox.up_dc]

# PoC.misc.stat
# ------------------------------------------------------------------------------
[TB.misc.stat.Average]

[TB.misc.stat.Histogram]

[TB.misc.stat.Minimum]

[TB.misc.stat.Maximum]

# PoC.misc.sync
# ------------------------------------------------------------------------------
[TB.misc.sync.Bits]

[TB.misc.sync.Reset]

[TB.misc.sync.Strobe]

[TB.misc.sync.Vector]

[TB.misc.sync.Command]


# PoC.net
# ==============================================================================

# PoC.net.arp
# ------------------------------------------------------------------------------

# PoC.net.eth
# ------------------------------------------------------------------------------

# PoC.net.icmpv4
# ------------------------------------------------------------------------------

# PoC.net.icmpv6
# ------------------------------------------------------------------------------

# PoC.net.ipv4
# ------------------------------------------------------------------------------

# PoC.net.ipv6
# ------------------------------------------------------------------------------

# PoC.net.mac
# ------------------------------------------------------------------------------

# PoC.net.ndp
# ------------------------------------------------------------------------------

# PoC.net.stack
# ------------------------------------------------------------------------------

# PoC.net.udp
# ------------------------------------------------------------------------------

# PoC.sata
# ==============================================================================
[TB.sata.TransceiverLayer]


# PoC.sim
# ==============================================================================
[TB.sim.ClockGenerator]

[TB.sim.Waveform]


# PoC.sort
# ==============================================================================
[TB.sort.ExpireList]

[TB.sort.InsertSort]

[TB.sort.LeastFrequentlyUsed]

[TB.sort.lru_cache]
[COCOTB.sort.lru_cache]

[TB.sort.lru_list]
[COCOTB.sort.lru_list]


# PoC.sort.sortnet
# ------------------------------------------------------------------------------
[TB.sort.sortnet.BitonicSort]

[TB.sort.sortnet.OddEvenMergeSort]

[TB.sort.sortnet.OddEvenSort]

[TB.sort.sortnet.Stream_Adapter]

[TB.sort.sortnet.Stream_Adapter2]

# PoC.xil
# ==============================================================================
