#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Feb 24 10:19:43 2018
# Process ID: 7684
# Current directory: C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ip_repo_544_p1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mig_7series_0_0' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_11' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_11/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_11' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_11/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_10' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_10/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_10' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_10/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_9' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_9/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_9' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_9/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_8' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_8/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_8' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_8/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_7' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_7/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_7' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_7/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_6' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_6_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_6' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_6/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_5' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_5' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_4' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_4' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_3' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_3' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_2' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_2' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_cc_0' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_1' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_0' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_us_2' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_us_1' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_12' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_12/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_us_0' generated file not found 'c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 379.688 ; gain = 92.504
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 504.520 ; gain = 111.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_PmodENC_0_1' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_PmodENC_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_PmodENC_0_1' (1#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_PmodENC_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_PmodOLEDrgb_0_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_PmodOLEDrgb_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_PmodOLEDrgb_0_0' (2#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_PmodOLEDrgb_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (3#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_1_0' (4#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_2_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_2_0' (5#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timebase_wdt_0_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_axi_timebase_wdt_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timebase_wdt_0_0' (6#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_axi_timebase_wdt_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_0_0' (7#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' requires 26 connections, but only 23 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:962]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_1_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_axi_timer_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_1_0' (8#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_axi_timer_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_1' of module 'design_1_axi_timer_1_0' requires 26 connections, but only 24 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:986]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_1' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_axi_uartlite_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_1' (9#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_axi_uartlite_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (10#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_fit_timer_0_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_fit_timer_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fit_timer_0_0' (11#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_fit_timer_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (12#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_mdm_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mdm_1' of module 'design_1_mdm_1_0' requires 30 connections, but only 29 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:1044]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (13#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_0' requires 126 connections, but only 108 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:1076]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_intc_0' (14#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:1753]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:4797]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_0' (15#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (16#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 56 connections, but only 54 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:5148]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (17#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:4797]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:5205]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_1' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_1' (18#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (19#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_1' requires 56 connections, but only 54 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:5556]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (20#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:5205]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:5613]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_0' (21#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_cc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_0' requires 82 connections, but only 80 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:5936]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (22#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:5613]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:6019]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_2' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_2' (23#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_2' (24#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_2' requires 56 connections, but only 54 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:6370]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (25#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:6019]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_5LX7BU' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:6427]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_3' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_3' (26#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_3_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_3' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_3' (27#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_5LX7BU' (28#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:6427]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:6845]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_4' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_4' (29#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_4_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_4' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_4' (30#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (31#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:6845]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_4YOIXL' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:7263]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_5' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_5' (32#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_5_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_5' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_5' (33#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_4YOIXL' (34#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:7263]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1YO2N20' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:7681]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_6' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_6' (35#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_6_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_6' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_6' (36#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_6_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_6' requires 56 connections, but only 54 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:8032]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1YO2N20' (37#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:7681]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_2FYR80' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:8089]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_7' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_7_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_7' (38#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_7_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_7' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_7_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_7' (39#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_7_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_7' requires 56 connections, but only 54 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:8440]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_2FYR80' (40#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:8089]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_1S9IENL' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:8497]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_8' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_8' (41#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_8_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_8' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_8' (42#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_8_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_8' requires 56 connections, but only 54 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:8848]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_1S9IENL' (43#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:8497]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_1JMMVIC' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:8905]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_9' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_9_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_9' (44#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_9_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_9' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_9_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_9' (45#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_9_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_9' requires 56 connections, but only 54 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:9256]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_1JMMVIC' (46#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:8905]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_AVFHLX' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:9313]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_10' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_10_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_10' (47#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_10_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_10' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_10_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_10' (48#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_10_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_10' requires 56 connections, but only 54 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:9664]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_AVFHLX' (49#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:9313]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_1L2AF0N' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:9721]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_11' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_11_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_11' (50#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_ds_11_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_11' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_11_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_11' (51#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_11_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_11' requires 56 connections, but only 54 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:10072]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_1L2AF0N' (52#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:9721]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:10363]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_12' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_12_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_12' (53#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_pc_12_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (54#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_us_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_0' requires 72 connections, but only 70 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:10678]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (55#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:10363]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_2REGHR' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:10751]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_1' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_us_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_1' (56#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_us_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_1' requires 72 connections, but only 70 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:11030]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_2REGHR' (57#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:10751]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1R40M8T' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:11103]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_2' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_us_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_2' (58#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_auto_us_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_2' requires 34 connections, but only 33 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:11238]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1R40M8T' (59#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:11103]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (60#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_awready' does not match port width (3) of module 'design_1_xbar_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:4779]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_bresp' does not match port width (6) of module 'design_1_xbar_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:4783]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bvalid' does not match port width (3) of module 'design_1_xbar_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:4784]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_wready' does not match port width (3) of module 'design_1_xbar_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:4792]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 78 connections, but only 76 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:4718]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (61#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:1753]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:10129]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (62#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (63#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:10275]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (64#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (65#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:10321]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (66#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'design_1_lmb_bram_0' requires 16 connections, but only 14 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:10346]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (67#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:10129]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_xlconcat_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_xlconcat_0' (68#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_mig_7series_0_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_mig_7series_0_0' (69#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'design_1_mig_7series_0_0' requires 66 connections, but only 57 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:1593]
INFO: [Synth 8-638] synthesizing module 'design_1_pmod_bridge_0_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_pmod_bridge_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_pmod_bridge_0_0' (70#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_pmod_bridge_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pmod_bridge_0' of module 'design_1_pmod_bridge_0_0' requires 36 connections, but only 34 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:1651]
INFO: [Synth 8-638] synthesizing module 'design_1_pmod_bridge_1_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_pmod_bridge_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_pmod_bridge_1_0' (71#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_pmod_bridge_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_0_100M_0' (72#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_mig_7series_0_81M_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_rst_mig_7series_0_81M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_mig_7series_0_81M_0' (73#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_rst_mig_7series_0_81M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_81M' of module 'design_1_rst_mig_7series_0_81M_0' requires 10 connections, but only 6 given [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:1734]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (74#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (75#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_1_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_xlconstant_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_1_0' (76#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_xlconstant_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_2_0' [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_xlconstant_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_2_0' (77#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/realtime/design_1_xlconstant_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (78#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (79#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (80#1) [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m12_couplers_imp_1L2AF0N has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m12_couplers_imp_1L2AF0N has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_AVFHLX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_AVFHLX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_1JMMVIC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_1JMMVIC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_1S9IENL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_1S9IENL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_2FYR80 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_2FYR80 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 567.914 ; gain = 175.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 567.914 ; gain = 175.332
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp119/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp119/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp121/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp121/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp123/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp123/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp125/design_1_microblaze_0_xlconcat_0_in_context.xdc] for cell 'design_1_i/microblaze_0_xlconcat'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp125/design_1_microblaze_0_xlconcat_0_in_context.xdc] for cell 'design_1_i/microblaze_0_xlconcat'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp127/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp127/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp129/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp129/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp133/design_1_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp133/design_1_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_81M'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp135/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp135/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp137/design_1_fit_timer_0_0_in_context.xdc] for cell 'design_1_i/fit_timer_0'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp137/design_1_fit_timer_0_0_in_context.xdc] for cell 'design_1_i/fit_timer_0'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp139/design_1_PmodOLEDrgb_0_0_in_context.xdc] for cell 'design_1_i/PmodOLEDrgb_0'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp139/design_1_PmodOLEDrgb_0_0_in_context.xdc] for cell 'design_1_i/PmodOLEDrgb_0'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp141/design_1_PmodENC_0_1_in_context.xdc] for cell 'design_1_i/PmodENC_0'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp141/design_1_PmodENC_0_1_in_context.xdc] for cell 'design_1_i/PmodENC_0'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp143/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp143/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp145/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp145/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp147/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp147/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp149/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp149/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp151/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp151/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp153/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp153/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp155/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp155/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp157/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp157/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp159/design_1_axi_uartlite_0_1_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp159/design_1_axi_uartlite_0_1_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp161/design_1_axi_timebase_wdt_0_0_in_context.xdc] for cell 'design_1_i/axi_timebase_wdt_0'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp161/design_1_axi_timebase_wdt_0_0_in_context.xdc] for cell 'design_1_i/axi_timebase_wdt_0'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp163/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_2'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp163/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/axi_gpio_2'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp165/design_1_pmod_bridge_0_0_in_context.xdc] for cell 'design_1_i/pmod_bridge_0'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp165/design_1_pmod_bridge_0_0_in_context.xdc] for cell 'design_1_i/pmod_bridge_0'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp167/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp167/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp169/design_1_xlconstant_2_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp169/design_1_xlconstant_2_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp171/design_1_xlconstant_1_0_in_context.xdc] for cell 'design_1_i/xlconstant_1'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp171/design_1_xlconstant_1_0_in_context.xdc] for cell 'design_1_i/xlconstant_1'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp173/design_1_pmod_bridge_1_0_in_context.xdc] for cell 'design_1_i/pmod_bridge_1'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp173/design_1_pmod_bridge_1_0_in_context.xdc] for cell 'design_1_i/pmod_bridge_1'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp175/design_1_xlconstant_2_0_in_context.xdc] for cell 'design_1_i/xlconstant_2'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp175/design_1_xlconstant_2_0_in_context.xdc] for cell 'design_1_i/xlconstant_2'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp177/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_1'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp177/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_1'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp179/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m12_couplers/auto_ds'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp179/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m12_couplers/auto_ds'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp181/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp181/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp183/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m11_couplers/auto_ds'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp183/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m11_couplers/auto_ds'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp185/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp185/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp187/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m10_couplers/auto_ds'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp187/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m10_couplers/auto_ds'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp189/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp189/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp191/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m09_couplers/auto_ds'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp191/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m09_couplers/auto_ds'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp193/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp193/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp195/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp195/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp197/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp197/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp199/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp199/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp201/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp201/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp203/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp203/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp205/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp205/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp207/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp207/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp209/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp209/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp211/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp211/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp213/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp213/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp215/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp215/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp217/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp217/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp219/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp219/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp221/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp221/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp223/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp223/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp225/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp225/design_1_auto_ds_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp227/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp227/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp229/design_1_auto_us_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s02_couplers/auto_us'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp229/design_1_auto_us_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s02_couplers/auto_us'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp231/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp231/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp233/design_1_auto_pc_11_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp233/design_1_auto_pc_11_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp235/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us'
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp235/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us'
Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 40 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 927.566 ; gain = 0.074
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 929.066 ; gain = 536.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 929.066 ; gain = 536.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp119/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp119/design_1_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[10]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[10]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[11]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[11]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[12]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[12]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[1]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[1]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[2]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[2]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[3]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[3]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[4]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[4]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[5]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[5]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[6]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[6]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[7]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[7]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[8]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[8]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[9]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[9]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[1]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[1]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[2]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[2]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cas_n. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cas_n. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_n[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ck_n[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_p[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ck_p[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cke[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cke[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cs_n[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cs_n[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dm[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dm[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dm[1]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dm[1]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[10]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[10]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[11]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[11]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[12]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[12]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[13]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[13]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[14]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[14]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[15]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[15]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[1]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[1]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[2]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[2]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[3]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[3]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[4]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[4]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[5]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[5]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[6]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[6]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[7]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[7]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[8]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[8]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[9]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[9]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[1]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[1]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[1]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[1]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_odt[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_odt[0]. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ras_n. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ras_n. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_we_n. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_we_n. (constraint file  C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/.Xil/Vivado-7684-DESKTOP-J8VJUT9/dcp131/design_1_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/PmodENC_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/PmodOLEDrgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timebase_wdt_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/fit_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m09_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m10_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m11_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m11_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m12_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m12_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/pmod_bridge_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/pmod_bridge_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_mig_7series_0_81M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 929.066 ; gain = 536.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 929.066 ; gain = 536.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M07_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M07_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M08_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M08_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M09_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M09_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M10_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M10_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M11_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M11_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M12_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M12_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 929.066 ; gain = 536.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out3' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_0' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_1' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_2' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_3' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_4' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_clk' to pin 'design_1_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 13 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 929.066 ; gain = 536.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 929.066 ; gain = 536.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 929.066 ; gain = 536.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 929.066 ; gain = 536.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 929.066 ; gain = 536.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 929.066 ; gain = 536.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 929.066 ; gain = 536.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 929.066 ; gain = 536.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 929.066 ; gain = 536.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_0                  |         1|
|2     |design_1_auto_ds_0               |         1|
|3     |design_1_auto_pc_0               |         1|
|4     |design_1_auto_ds_1               |         1|
|5     |design_1_auto_pc_1               |         1|
|6     |design_1_auto_cc_0               |         1|
|7     |design_1_auto_ds_2               |         1|
|8     |design_1_auto_pc_2               |         1|
|9     |design_1_auto_ds_3               |         1|
|10    |design_1_auto_pc_3               |         1|
|11    |design_1_auto_ds_4               |         1|
|12    |design_1_auto_pc_4               |         1|
|13    |design_1_auto_ds_5               |         1|
|14    |design_1_auto_pc_5               |         1|
|15    |design_1_auto_ds_6               |         1|
|16    |design_1_auto_pc_6               |         1|
|17    |design_1_auto_ds_7               |         1|
|18    |design_1_auto_pc_7               |         1|
|19    |design_1_auto_ds_8               |         1|
|20    |design_1_auto_pc_8               |         1|
|21    |design_1_auto_ds_9               |         1|
|22    |design_1_auto_pc_9               |         1|
|23    |design_1_auto_ds_10              |         1|
|24    |design_1_auto_pc_10              |         1|
|25    |design_1_auto_ds_11              |         1|
|26    |design_1_auto_pc_11              |         1|
|27    |design_1_auto_pc_12              |         1|
|28    |design_1_auto_us_0               |         1|
|29    |design_1_auto_us_1               |         1|
|30    |design_1_auto_us_2               |         1|
|31    |design_1_PmodENC_0_1             |         1|
|32    |design_1_PmodOLEDrgb_0_0         |         1|
|33    |design_1_axi_gpio_0_0            |         1|
|34    |design_1_axi_gpio_1_0            |         1|
|35    |design_1_axi_gpio_2_0            |         1|
|36    |design_1_axi_timebase_wdt_0_0    |         1|
|37    |design_1_axi_timer_0_0           |         1|
|38    |design_1_axi_timer_1_0           |         1|
|39    |design_1_axi_uartlite_0_1        |         1|
|40    |design_1_clk_wiz_0_0             |         1|
|41    |design_1_fit_timer_0_0           |         1|
|42    |design_1_mdm_1_0                 |         1|
|43    |design_1_microblaze_0_0          |         1|
|44    |design_1_microblaze_0_axi_intc_0 |         1|
|45    |design_1_microblaze_0_xlconcat_0 |         1|
|46    |design_1_mig_7series_0_0         |         1|
|47    |design_1_pmod_bridge_0_0         |         1|
|48    |design_1_pmod_bridge_1_0         |         1|
|49    |design_1_rst_clk_wiz_0_100M_0    |         1|
|50    |design_1_rst_mig_7series_0_81M_0 |         1|
|51    |design_1_xlconcat_0_0            |         1|
|52    |design_1_xlconstant_0_0          |         1|
|53    |design_1_xlconstant_1_0          |         1|
|54    |design_1_xlconstant_2_0          |         1|
|55    |design_1_dlmb_bram_if_cntlr_0    |         1|
|56    |design_1_dlmb_v10_0              |         1|
|57    |design_1_ilmb_bram_if_cntlr_0    |         1|
|58    |design_1_ilmb_v10_0              |         1|
|59    |design_1_lmb_bram_0              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_PmodENC_0_1             |     1|
|2     |design_1_PmodOLEDrgb_0_0         |     1|
|3     |design_1_auto_cc_0               |     1|
|4     |design_1_auto_ds_0               |     1|
|5     |design_1_auto_ds_1               |     1|
|6     |design_1_auto_ds_10              |     1|
|7     |design_1_auto_ds_11              |     1|
|8     |design_1_auto_ds_2               |     1|
|9     |design_1_auto_ds_3               |     1|
|10    |design_1_auto_ds_4               |     1|
|11    |design_1_auto_ds_5               |     1|
|12    |design_1_auto_ds_6               |     1|
|13    |design_1_auto_ds_7               |     1|
|14    |design_1_auto_ds_8               |     1|
|15    |design_1_auto_ds_9               |     1|
|16    |design_1_auto_pc_0               |     1|
|17    |design_1_auto_pc_1               |     1|
|18    |design_1_auto_pc_10              |     1|
|19    |design_1_auto_pc_11              |     1|
|20    |design_1_auto_pc_12              |     1|
|21    |design_1_auto_pc_2               |     1|
|22    |design_1_auto_pc_3               |     1|
|23    |design_1_auto_pc_4               |     1|
|24    |design_1_auto_pc_5               |     1|
|25    |design_1_auto_pc_6               |     1|
|26    |design_1_auto_pc_7               |     1|
|27    |design_1_auto_pc_8               |     1|
|28    |design_1_auto_pc_9               |     1|
|29    |design_1_auto_us_0               |     1|
|30    |design_1_auto_us_1               |     1|
|31    |design_1_auto_us_2               |     1|
|32    |design_1_axi_gpio_0_0            |     1|
|33    |design_1_axi_gpio_1_0            |     1|
|34    |design_1_axi_gpio_2_0            |     1|
|35    |design_1_axi_timebase_wdt_0_0    |     1|
|36    |design_1_axi_timer_0_0           |     1|
|37    |design_1_axi_timer_1_0           |     1|
|38    |design_1_axi_uartlite_0_1        |     1|
|39    |design_1_clk_wiz_0_0             |     1|
|40    |design_1_dlmb_bram_if_cntlr_0    |     1|
|41    |design_1_dlmb_v10_0              |     1|
|42    |design_1_fit_timer_0_0           |     1|
|43    |design_1_ilmb_bram_if_cntlr_0    |     1|
|44    |design_1_ilmb_v10_0              |     1|
|45    |design_1_lmb_bram_0              |     1|
|46    |design_1_mdm_1_0                 |     1|
|47    |design_1_microblaze_0_0          |     1|
|48    |design_1_microblaze_0_axi_intc_0 |     1|
|49    |design_1_microblaze_0_xlconcat_0 |     1|
|50    |design_1_mig_7series_0_0         |     1|
|51    |design_1_pmod_bridge_0_0         |     1|
|52    |design_1_pmod_bridge_1_0         |     1|
|53    |design_1_rst_clk_wiz_0_100M_0    |     1|
|54    |design_1_rst_mig_7series_0_81M_0 |     1|
|55    |design_1_xbar_0                  |     1|
|56    |design_1_xlconcat_0_0            |     1|
|57    |design_1_xlconstant_0_0          |     1|
|58    |design_1_xlconstant_1_0          |     1|
|59    |design_1_xlconstant_2_0          |     1|
|60    |IBUF                             |    23|
|61    |IOBUF                            |    40|
|62    |OBUF                             |     1|
+------+---------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      | 10584|
|2     |  design_1_i                  |design_1                              | 10520|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |  8697|
|4     |      m00_couplers            |m00_couplers_imp_8RVYHO               |   395|
|5     |      m01_couplers            |m01_couplers_imp_1UTB3Y5              |   395|
|6     |      m02_couplers            |m02_couplers_imp_7ANRHB               |   282|
|7     |      m03_couplers            |m03_couplers_imp_1W07O72              |   395|
|8     |      m04_couplers            |m04_couplers_imp_5LX7BU               |   395|
|9     |      m05_couplers            |m05_couplers_imp_1XR4ZAZ              |   395|
|10    |      m06_couplers            |m06_couplers_imp_4YOIXL               |   395|
|11    |      m07_couplers            |m07_couplers_imp_1YO2N20              |   395|
|12    |      m08_couplers            |m08_couplers_imp_2FYR80               |   395|
|13    |      m09_couplers            |m09_couplers_imp_1S9IENL              |   395|
|14    |      m10_couplers            |m10_couplers_imp_1JMMVIC              |   395|
|15    |      m11_couplers            |m11_couplers_imp_AVFHLX               |   395|
|16    |      m12_couplers            |m12_couplers_imp_1L2AF0N              |   395|
|17    |      s00_couplers            |s00_couplers_imp_1RZP34U              |   447|
|18    |      s01_couplers            |s01_couplers_imp_2REGHR               |   242|
|19    |      s02_couplers            |s02_couplers_imp_1R40M8T              |   100|
|20    |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 929.066 ; gain = 536.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 929.066 ; gain = 175.332
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 929.066 ; gain = 536.484
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 40 instances

INFO: [Common 17-83] Releasing license: Synthesis
190 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 929.066 ; gain = 549.379
INFO: [Common 17-1381] The checkpoint 'C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 929.066 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Feb 24 10:21:17 2018...
