INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emilio/OneDrive/Documents/DSDII/LAB2Shit/project_1/project_1.sim/sim_1/synth/timing/xsim/RegisterFileTB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD10
INFO: [VRFC 10-311] analyzing module RAM32M_HD11
INFO: [VRFC 10-311] analyzing module RAM32M_HD12
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilio/OneDrive/Documents/DSDII/LAB2Shit/project_1/project_1.srcs/sim_1/new/RegisterFileTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegisterFileTB'
