/*!
 *****************************************************************************
 *
 * @File       msvdx_core_regs.h
 * @Description    This file contains the MSVDX_CORE_REGS_H Definitions.
 * ---------------------------------------------------------------------------
 *
 * Copyright (c) Imagination Technologies Ltd.
 * 
 * The contents of this file are subject to the MIT license as set out below.
 * 
 * Permission is hereby granted, free of charge, to any person obtaining a 
 * copy of this software and associated documentation files (the "Software"), 
 * to deal in the Software without restriction, including without limitation 
 * the rights to use, copy, modify, merge, publish, distribute, sublicense, 
 * and/or sell copies of the Software, and to permit persons to whom the 
 * Software is furnished to do so, subject to the following conditions:
 * 
 * The above copyright notice and this permission notice shall be included in 
 * all copies or substantial portions of the Software.
 * 
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE 
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER 
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, 
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN 
 * THE SOFTWARE.
 * 
 * Alternatively, the contents of this file may be used under the terms of the 
 * GNU General Public License Version 2 ("GPL")in which case the provisions of
 * GPL are applicable instead of those above. 
 * 
 * If you wish to allow use of your version of this file only under the terms 
 * of GPL, and not to allow others to use your version of this file under the 
 * terms of the MIT license, indicate your decision by deleting the provisions 
 * above and replace them with the notice and other provisions required by GPL 
 * as set out in the file called "GPLHEADER" included in this distribution. If 
 * you do not delete the provisions above, a recipient may use your version of 
 * this file under the terms of either the MIT license or GPL.
 * 
 * This License is also included in this distribution in the file called 
 * "MIT_COPYING".
 *
 *****************************************************************************/


#if !defined (__MSVDX_CORE_REGS_H__)
#define __MSVDX_CORE_REGS_H__

#ifdef __cplusplus
extern "C" {
#endif


#define MSVDX_CORE_CR_MMU_DIR_LIST_BASE_OFFSET		(0x0094)
#define MSVDX_CORE_CR_MMU_DIR_LIST_BASE_STRIDE		(4)
#define MSVDX_CORE_CR_MMU_DIR_LIST_BASE_NO_ENTRIES		(4)

/* MSVDX_CORE, CR_MMU_DIR_LIST_BASE, CR_MMU_DIR_LIST_BASE_ADDR
*/
#define MSVDX_CORE_CR_MMU_DIR_LIST_BASE_CR_MMU_DIR_LIST_BASE_ADDR_MASK		(0xFFFFFFF0)
#define MSVDX_CORE_CR_MMU_DIR_LIST_BASE_CR_MMU_DIR_LIST_BASE_ADDR_LSBMASK		(0x0FFFFFFF)
#define MSVDX_CORE_CR_MMU_DIR_LIST_BASE_CR_MMU_DIR_LIST_BASE_ADDR_SHIFT		(4)
#define MSVDX_CORE_CR_MMU_DIR_LIST_BASE_CR_MMU_DIR_LIST_BASE_ADDR_LENGTH		(28)
#define MSVDX_CORE_CR_MMU_DIR_LIST_BASE_CR_MMU_DIR_LIST_BASE_ADDR_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_DIR_LIST_BASE_CR_MMU_DIR_LIST_BASE_ADDR_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MMU_TILE_EXT_OFFSET		(0x00A4)
#define MSVDX_CORE_CR_MMU_TILE_EXT_STRIDE		(4)
#define MSVDX_CORE_CR_MMU_TILE_EXT_NO_ENTRIES		(4)

/* MSVDX_CORE, CR_MMU_TILE_EXT, CR_TILE_MAX_ADDR_EXT
*/
#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MAX_ADDR_EXT_MASK		(0x0000FF00)
#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MAX_ADDR_EXT_LSBMASK		(0x000000FF)
#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MAX_ADDR_EXT_SHIFT		(8)
#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MAX_ADDR_EXT_LENGTH		(8)
#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MAX_ADDR_EXT_DEFAULT		(255)
#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MAX_ADDR_EXT_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_TILE_EXT, CR_TILE_MIN_ADDR_EXT
*/
#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MIN_ADDR_EXT_MASK		(0x000000FF)
#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MIN_ADDR_EXT_LSBMASK		(0x000000FF)
#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MIN_ADDR_EXT_SHIFT		(0)
#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MIN_ADDR_EXT_LENGTH		(8)
#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MIN_ADDR_EXT_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MIN_ADDR_EXT_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MMU_TILE_OFFSET		(0x00D4)
#define MSVDX_CORE_CR_MMU_TILE_STRIDE		(4)
#define MSVDX_CORE_CR_MMU_TILE_NO_ENTRIES		(4)

/* MSVDX_CORE, CR_MMU_TILE, CR_TILE_MIN_ADDR
*/
#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MIN_ADDR_MASK		(0x00000FFF)
#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MIN_ADDR_LSBMASK		(0x00000FFF)
#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MIN_ADDR_SHIFT		(0)
#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MIN_ADDR_LENGTH		(12)
#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MIN_ADDR_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MIN_ADDR_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_TILE, CR_TILE_MAX_ADDR
*/
#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MAX_ADDR_MASK		(0x00FFF000)
#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MAX_ADDR_LSBMASK		(0x00000FFF)
#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MAX_ADDR_SHIFT		(12)
#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MAX_ADDR_LENGTH		(12)
#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MAX_ADDR_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MAX_ADDR_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_TILE, CR_TILE_CFG
*/
#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_CFG_MASK		(0x0F000000)
#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_CFG_LSBMASK		(0x0000000F)
#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_CFG_SHIFT		(24)
#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_CFG_LENGTH		(4)
#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_CFG_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_CFG_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_CONTROL_OFFSET		(0x0000)

/* MSVDX_CORE, CR_MSVDX_CONTROL, CR_ENDIAN
*/
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_ENDIAN_MASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_ENDIAN_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_ENDIAN_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_ENDIAN_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_ENDIAN_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_ENDIAN_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CONTROL, CR_MSVDX_SOFT_RESET
*/
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_SOFT_RESET_MASK		(0x00000100)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_SOFT_RESET_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_SOFT_RESET_SHIFT		(8)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_SOFT_RESET_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_SOFT_RESET_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_SOFT_RESET_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CONTROL, DMAC_CH0_SELECT
*/
#define MSVDX_CORE_CR_MSVDX_CONTROL_DMAC_CH0_SELECT_MASK		(0x00001000)
#define MSVDX_CORE_CR_MSVDX_CONTROL_DMAC_CH0_SELECT_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CONTROL_DMAC_CH0_SELECT_SHIFT		(12)
#define MSVDX_CORE_CR_MSVDX_CONTROL_DMAC_CH0_SELECT_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CONTROL_DMAC_CH0_SELECT_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CONTROL_DMAC_CH0_SELECT_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CONTROL, CR_MSVDX_FE_SOFT_RESET
*/
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_FE_SOFT_RESET_MASK		(0x00010000)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_FE_SOFT_RESET_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_FE_SOFT_RESET_SHIFT		(16)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_FE_SOFT_RESET_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_FE_SOFT_RESET_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_FE_SOFT_RESET_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CONTROL, CR_MSVDX_BE_SOFT_RESET
*/
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_BE_SOFT_RESET_MASK		(0x00100000)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_BE_SOFT_RESET_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_BE_SOFT_RESET_SHIFT		(20)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_BE_SOFT_RESET_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_BE_SOFT_RESET_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_BE_SOFT_RESET_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CONTROL, CR_MSVDX_VDMC_VDEB_SOFT_RESET
*/
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VDMC_VDEB_SOFT_RESET_MASK		(0x00200000)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VDMC_VDEB_SOFT_RESET_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VDMC_VDEB_SOFT_RESET_SHIFT		(21)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VDMC_VDEB_SOFT_RESET_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VDMC_VDEB_SOFT_RESET_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VDMC_VDEB_SOFT_RESET_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CONTROL, CR_MSVDX_VEC_MEMIF_SOFT_RESET
*/
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_MEMIF_SOFT_RESET_MASK		(0x01000000)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_MEMIF_SOFT_RESET_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_MEMIF_SOFT_RESET_SHIFT		(24)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_MEMIF_SOFT_RESET_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_MEMIF_SOFT_RESET_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_MEMIF_SOFT_RESET_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CONTROL, CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET
*/
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_MASK		(0x10000000)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_SHIFT		(28)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CONTROL, CR_MSVDX_CORE_NO_MTX_SOFT_RESET
*/
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_CORE_NO_MTX_SOFT_RESET_MASK		(0x80000000)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_CORE_NO_MTX_SOFT_RESET_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_CORE_NO_MTX_SOFT_RESET_SHIFT		(31)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_CORE_NO_MTX_SOFT_RESET_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_CORE_NO_MTX_SOFT_RESET_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_CORE_NO_MTX_SOFT_RESET_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_INTERNAL_OFFSET		(0x0004)

/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_AVS_SUPPORTED
*/
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_AVS_SUPPORTED_MASK		(0x80000000)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_AVS_SUPPORTED_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_AVS_SUPPORTED_SHIFT		(31)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_AVS_SUPPORTED_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_AVS_SUPPORTED_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_AVS_SUPPORTED_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_MPEG4_DP_SUPPORTED
*/
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_DP_SUPPORTED_MASK		(0x40000000)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_DP_SUPPORTED_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_DP_SUPPORTED_SHIFT		(30)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_DP_SUPPORTED_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_DP_SUPPORTED_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_DP_SUPPORTED_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_JPEG_SUPPORTED
*/
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_JPEG_SUPPORTED_MASK		(0x20000000)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_JPEG_SUPPORTED_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_JPEG_SUPPORTED_SHIFT		(29)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_JPEG_SUPPORTED_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_JPEG_SUPPORTED_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_JPEG_SUPPORTED_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_WMV_SUPPORTED
*/
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_WMV_SUPPORTED_MASK		(0x10000000)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_WMV_SUPPORTED_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_WMV_SUPPORTED_SHIFT		(28)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_WMV_SUPPORTED_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_WMV_SUPPORTED_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_WMV_SUPPORTED_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_VC1_SUPPORTED
*/
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VC1_SUPPORTED_MASK		(0x08000000)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VC1_SUPPORTED_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VC1_SUPPORTED_SHIFT		(27)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VC1_SUPPORTED_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VC1_SUPPORTED_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VC1_SUPPORTED_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_H264_SUPPORTED
*/
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_H264_SUPPORTED_MASK		(0x04000000)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_H264_SUPPORTED_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_H264_SUPPORTED_SHIFT		(26)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_H264_SUPPORTED_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_H264_SUPPORTED_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_H264_SUPPORTED_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_MPEG4_SUPPORTED
*/
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_SUPPORTED_MASK		(0x02000000)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_SUPPORTED_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_SUPPORTED_SHIFT		(25)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_SUPPORTED_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_SUPPORTED_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_SUPPORTED_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_MPEG2_SUPPORTED
*/
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG2_SUPPORTED_MASK		(0x01000000)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG2_SUPPORTED_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG2_SUPPORTED_SHIFT		(24)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG2_SUPPORTED_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG2_SUPPORTED_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG2_SUPPORTED_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_RV_SUPPORTED
*/
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_RV_SUPPORTED_MASK		(0x00800000)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_RV_SUPPORTED_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_RV_SUPPORTED_SHIFT		(23)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_RV_SUPPORTED_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_RV_SUPPORTED_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_RV_SUPPORTED_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_VP6_SUPPORTED
*/
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP6_SUPPORTED_MASK		(0x00400000)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP6_SUPPORTED_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP6_SUPPORTED_SHIFT		(22)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP6_SUPPORTED_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP6_SUPPORTED_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP6_SUPPORTED_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_VP8_SUPPORTED
*/
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP8_SUPPORTED_MASK		(0x00200000)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP8_SUPPORTED_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP8_SUPPORTED_SHIFT		(21)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP8_SUPPORTED_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP8_SUPPORTED_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP8_SUPPORTED_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_SORENSON_SUPPORTED
*/
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_SORENSON_SUPPORTED_MASK		(0x00100000)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_SORENSON_SUPPORTED_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_SORENSON_SUPPORTED_SHIFT		(20)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_SORENSON_SUPPORTED_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_SORENSON_SUPPORTED_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_SORENSON_SUPPORTED_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_MMU_40BIT_CAPABLE
*/
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MMU_40BIT_CAPABLE_MASK		(0x00080000)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MMU_40BIT_CAPABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MMU_40BIT_CAPABLE_SHIFT		(19)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MMU_40BIT_CAPABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MMU_40BIT_CAPABLE_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MMU_40BIT_CAPABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_MSVDX_INTERNAL
*/
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MSVDX_INTERNAL_MASK		(0x0000FFFF)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MSVDX_INTERNAL_LSBMASK		(0x0000FFFF)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MSVDX_INTERNAL_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MSVDX_INTERNAL_LENGTH		(16)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MSVDX_INTERNAL_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MSVDX_INTERNAL_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_OFFSET		(0x0008)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VEC_END_OF_SLICE
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_END_OF_SLICE_MASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_END_OF_SLICE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_END_OF_SLICE_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_END_OF_SLICE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_END_OF_SLICE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_END_OF_SLICE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VEC_ERROR_DETECTED_SR
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_SR_MASK		(0x00000002)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_SR_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_SR_SHIFT		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_SR_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_SR_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_SR_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VEC_ERROR_DETECTED_ENTDEC
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_ENTDEC_MASK		(0x00000004)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_ENTDEC_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_ENTDEC_SHIFT		(2)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_ENTDEC_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_ENTDEC_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_ENTDEC_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VEC_RENDEC_ERROR
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_ERROR_MASK		(0x00000008)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_ERROR_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_ERROR_SHIFT		(3)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_ERROR_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_ERROR_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_ERROR_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VEC_RENDEC_OVERFLOW
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_OVERFLOW_MASK		(0x00000010)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_OVERFLOW_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_OVERFLOW_SHIFT		(4)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_OVERFLOW_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_OVERFLOW_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_OVERFLOW_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VEC_RENDEC_UNDERFLOW
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_UNDERFLOW_MASK		(0x00000020)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_UNDERFLOW_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_UNDERFLOW_SHIFT		(5)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_UNDERFLOW_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_UNDERFLOW_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_UNDERFLOW_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VEC_RENDEC_MTXBLOCK
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_MTXBLOCK_MASK		(0x00000040)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_MTXBLOCK_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_MTXBLOCK_SHIFT		(6)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_MTXBLOCK_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_MTXBLOCK_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_MTXBLOCK_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VEC_RENDEC_END_OF_SLICE
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_END_OF_SLICE_MASK		(0x00000080)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_END_OF_SLICE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_END_OF_SLICE_SHIFT		(7)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_END_OF_SLICE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_END_OF_SLICE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_END_OF_SLICE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_MMU_FAULT_IRQ
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MMU_FAULT_IRQ_MASK		(0x00000F00)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MMU_FAULT_IRQ_LSBMASK		(0x0000000F)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MMU_FAULT_IRQ_SHIFT		(8)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MMU_FAULT_IRQ_LENGTH		(4)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MMU_FAULT_IRQ_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MMU_FAULT_IRQ_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_FE_WDT_CM0
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM0_MASK		(0x00001000)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM0_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM0_SHIFT		(12)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM0_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM0_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM0_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_FE_WDT_CM1
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM1_MASK		(0x00002000)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM1_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM1_SHIFT		(13)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM1_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM1_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM1_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_MTX_IRQ
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_IRQ_MASK		(0x00004000)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_IRQ_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_IRQ_SHIFT		(14)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_IRQ_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_IRQ_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_IRQ_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_MTX_GPIO_IRQ
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_GPIO_IRQ_MASK		(0x00008000)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_GPIO_IRQ_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_GPIO_IRQ_SHIFT		(15)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_GPIO_IRQ_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_GPIO_IRQ_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_GPIO_IRQ_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VDMC_IRQ
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDMC_IRQ_MASK		(0x00010000)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDMC_IRQ_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDMC_IRQ_SHIFT		(16)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDMC_IRQ_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDMC_IRQ_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDMC_IRQ_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VDEB_PICTURE_DONE_IRQ
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_MASK		(0x00020000)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_SHIFT		(17)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VDEB_SLICE_DONE_IRQ
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_MASK		(0x00040000)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_SHIFT		(18)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VDEB_FLUSH_DONE_IRQ
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_MASK		(0x00080000)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_SHIFT		(19)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_DMAC_IRQ
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_DMAC_IRQ_MASK		(0x00700000)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_DMAC_IRQ_LSBMASK		(0x00000007)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_DMAC_IRQ_SHIFT		(20)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_DMAC_IRQ_LENGTH		(3)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_DMAC_IRQ_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_DMAC_IRQ_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VDEB_FAULT_IRQ
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_MASK		(0x00800000)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_SHIFT		(23)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_SYS_COMMAND_TIMEOUT_IRQ
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_COMMAND_TIMEOUT_IRQ_MASK		(0x01000000)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_COMMAND_TIMEOUT_IRQ_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_COMMAND_TIMEOUT_IRQ_SHIFT		(24)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_COMMAND_TIMEOUT_IRQ_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_COMMAND_TIMEOUT_IRQ_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_COMMAND_TIMEOUT_IRQ_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_SYS_READ_TIMEOUT_IRQ
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_READ_TIMEOUT_IRQ_MASK		(0x02000000)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_READ_TIMEOUT_IRQ_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_READ_TIMEOUT_IRQ_SHIFT		(25)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_READ_TIMEOUT_IRQ_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_READ_TIMEOUT_IRQ_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_READ_TIMEOUT_IRQ_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_MTX_COMMAND_TIMEOUT_IRQ
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_COMMAND_TIMEOUT_IRQ_MASK		(0x04000000)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_COMMAND_TIMEOUT_IRQ_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_COMMAND_TIMEOUT_IRQ_SHIFT		(26)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_COMMAND_TIMEOUT_IRQ_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_COMMAND_TIMEOUT_IRQ_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_COMMAND_TIMEOUT_IRQ_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_MTX_READ_TIMEOUT_IRQ
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_READ_TIMEOUT_IRQ_MASK		(0x08000000)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_READ_TIMEOUT_IRQ_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_READ_TIMEOUT_IRQ_SHIFT		(27)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_READ_TIMEOUT_IRQ_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_READ_TIMEOUT_IRQ_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_READ_TIMEOUT_IRQ_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_SYS_WDT
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_WDT_MASK		(0x10000000)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_WDT_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_WDT_SHIFT		(28)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_WDT_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_WDT_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_WDT_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_BE_WDT_CM0
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_BE_WDT_CM0_MASK		(0x20000000)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_BE_WDT_CM0_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_BE_WDT_CM0_SHIFT		(29)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_BE_WDT_CM0_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_BE_WDT_CM0_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_BE_WDT_CM0_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_CMD_SPACE_AVAILABLE
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_MASK		(0x40000000)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_SHIFT		(30)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VEC_RENDEC_SLICE_SKIPPED
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_SLICE_SKIPPED_MASK		(0x80000000)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_SLICE_SKIPPED_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_SLICE_SKIPPED_SHIFT		(31)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_SLICE_SKIPPED_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_SLICE_SKIPPED_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_SLICE_SKIPPED_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_INTERRUPT_CLEAR_OFFSET		(0x000C)

/* MSVDX_CORE, CR_MSVDX_INTERRUPT_CLEAR, CR_IRQ_CLEAR
*/
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_CLEAR_CR_IRQ_CLEAR_MASK		(0xFFFFFFFF)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_CLEAR_CR_IRQ_CLEAR_LSBMASK		(0xFFFFFFFF)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_CLEAR_CR_IRQ_CLEAR_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_CLEAR_CR_IRQ_CLEAR_LENGTH		(32)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_CLEAR_CR_IRQ_CLEAR_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_INTERRUPT_CLEAR_CR_IRQ_CLEAR_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_HOST_INTERRUPT_ENABLE_OFFSET		(0x0010)

/* MSVDX_CORE, CR_MSVDX_HOST_INTERRUPT_ENABLE, CR_HOST_IRQ_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_MASK		(0xFFFFFFFF)
#define MSVDX_CORE_CR_MSVDX_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_LSBMASK		(0xFFFFFFFF)
#define MSVDX_CORE_CR_MSVDX_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_LENGTH		(32)
#define MSVDX_CORE_CR_MSVDX_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT1_ENABLE_OFFSET		(0x0014)

/* MSVDX_CORE, CR_MSVDX_MTX_INTERRUPT1_ENABLE, CR_MTX_IRQ1_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT1_ENABLE_CR_MTX_IRQ1_ENABLE_MASK		(0xFFFFFFFF)
#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT1_ENABLE_CR_MTX_IRQ1_ENABLE_LSBMASK		(0xFFFFFFFF)
#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT1_ENABLE_CR_MTX_IRQ1_ENABLE_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT1_ENABLE_CR_MTX_IRQ1_ENABLE_LENGTH		(32)
#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT1_ENABLE_CR_MTX_IRQ1_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT1_ENABLE_CR_MTX_IRQ1_ENABLE_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT2_ENABLE_OFFSET		(0x0018)

/* MSVDX_CORE, CR_MSVDX_MTX_INTERRUPT2_ENABLE, CR_MTX_IRQ2_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT2_ENABLE_CR_MTX_IRQ2_ENABLE_MASK		(0xFFFFFFFF)
#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT2_ENABLE_CR_MTX_IRQ2_ENABLE_LSBMASK		(0xFFFFFFFF)
#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT2_ENABLE_CR_MTX_IRQ2_ENABLE_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT2_ENABLE_CR_MTX_IRQ2_ENABLE_LENGTH		(32)
#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT2_ENABLE_CR_MTX_IRQ2_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT2_ENABLE_CR_MTX_IRQ2_ENABLE_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_RSVD0_OFFSET		(0x001C)

/* MSVDX_CORE, CR_MSVDX_RSVD0, CR_RSVD0
*/
#define MSVDX_CORE_CR_MSVDX_RSVD0_CR_RSVD0_MASK		(0xFFFFFFFF)
#define MSVDX_CORE_CR_MSVDX_RSVD0_CR_RSVD0_LSBMASK		(0xFFFFFFFF)
#define MSVDX_CORE_CR_MSVDX_RSVD0_CR_RSVD0_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_RSVD0_CR_RSVD0_LENGTH		(32)
#define MSVDX_CORE_CR_MSVDX_RSVD0_CR_RSVD0_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_RSVD0_CR_RSVD0_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_OFFSET		(0x0020)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_CORE_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_MASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VDEB_PROCESS_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MAN_CLK_ENABLE_MASK		(0x00000002)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MAN_CLK_ENABLE_SHIFT		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MAN_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VDEB_ACCESS_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MAN_CLK_ENABLE_MASK		(0x00000004)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MAN_CLK_ENABLE_SHIFT		(2)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MAN_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VDMC_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_MAN_CLK_ENABLE_MASK		(0x00000008)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_MAN_CLK_ENABLE_SHIFT		(3)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_MAN_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VEC_ENTDEC_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_MAN_CLK_ENABLE_MASK		(0x00000010)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_MAN_CLK_ENABLE_SHIFT		(4)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_MAN_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VEC_ITRANS_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_MAN_CLK_ENABLE_MASK		(0x00000020)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_MAN_CLK_ENABLE_SHIFT		(5)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_MAN_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_MTX_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_MTX_MAN_CLK_ENABLE_MASK		(0x00000040)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_MTX_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_MTX_MAN_CLK_ENABLE_SHIFT		(6)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_MTX_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_MTX_MAN_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_MTX_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VEC_FE_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_MAN_CLK_ENABLE_MASK		(0x00000080)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_MAN_CLK_ENABLE_SHIFT		(7)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_MAN_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VEC_BE_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_MAN_CLK_ENABLE_MASK		(0x00000100)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_MAN_CLK_ENABLE_SHIFT		(8)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_MAN_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VEC_DEC_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_MAN_CLK_ENABLE_MASK		(0x00000200)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_MAN_CLK_ENABLE_SHIFT		(9)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_MAN_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VDEB_PROCESS_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_AUTO_CLK_ENABLE_MASK		(0x00020000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_AUTO_CLK_ENABLE_SHIFT		(17)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VDEB_ACCESS_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_AUTO_CLK_ENABLE_MASK		(0x00040000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_AUTO_CLK_ENABLE_SHIFT		(18)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VDMC_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_AUTO_CLK_ENABLE_MASK		(0x00080000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_AUTO_CLK_ENABLE_SHIFT		(19)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VEC_ENTDEC_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_AUTO_CLK_ENABLE_MASK		(0x00100000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_AUTO_CLK_ENABLE_SHIFT		(20)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VEC_ITRANS_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_AUTO_CLK_ENABLE_MASK		(0x00200000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_AUTO_CLK_ENABLE_SHIFT		(21)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VEC_FE_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_AUTO_CLK_ENABLE_MASK		(0x00800000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_AUTO_CLK_ENABLE_SHIFT		(23)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VEC_BE_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_AUTO_CLK_ENABLE_MASK		(0x01000000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_AUTO_CLK_ENABLE_SHIFT		(24)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VEC_DEC_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_AUTO_CLK_ENABLE_MASK		(0x02000000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_AUTO_CLK_ENABLE_SHIFT		(25)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_RTM_OFFSET		(0x0024)

/* MSVDX_CORE, CR_MSVDX_RTM, CR_RTM_B_BUS
*/
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_B_BUS_MASK		(0xFF000000)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_B_BUS_LSBMASK		(0x000000FF)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_B_BUS_SHIFT		(24)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_B_BUS_LENGTH		(8)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_B_BUS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_B_BUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_RTM, CR_RTM_A_BUS
*/
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_A_BUS_MASK		(0x00FF0000)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_A_BUS_LSBMASK		(0x000000FF)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_A_BUS_SHIFT		(16)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_A_BUS_LENGTH		(8)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_A_BUS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_A_BUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_RTM, CR_RTM_SELECT_B_MODULE
*/
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_MODULE_MASK		(0x00000300)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_MODULE_LSBMASK		(0x00000003)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_MODULE_SHIFT		(8)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_MODULE_LENGTH		(2)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_MODULE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_MODULE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_RTM, CR_RTM_SELECT_A_MODULE
*/
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_MODULE_MASK		(0x000000C0)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_MODULE_LSBMASK		(0x00000003)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_MODULE_SHIFT		(6)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_MODULE_LENGTH		(2)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_MODULE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_MODULE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_RTM, CR_RTM_SELECT_B
*/
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_MASK		(0x00000038)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_LSBMASK		(0x00000007)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_SHIFT		(3)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_LENGTH		(3)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_RTM, CR_RTM_SELECT_A
*/
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_MASK		(0x00000007)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_LSBMASK		(0x00000007)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_LENGTH		(3)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_COMMAND_SPACE_OFFSET		(0x0028)

/* MSVDX_CORE, CR_MSVDX_COMMAND_SPACE, CR_MSVDX_CMD_BUFFER_SPACE
*/
#define MSVDX_CORE_CR_MSVDX_COMMAND_SPACE_CR_MSVDX_CMD_BUFFER_SPACE_MASK		(0xFFFFFFFF)
#define MSVDX_CORE_CR_MSVDX_COMMAND_SPACE_CR_MSVDX_CMD_BUFFER_SPACE_LSBMASK		(0xFFFFFFFF)
#define MSVDX_CORE_CR_MSVDX_COMMAND_SPACE_CR_MSVDX_CMD_BUFFER_SPACE_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_COMMAND_SPACE_CR_MSVDX_CMD_BUFFER_SPACE_LENGTH		(32)
#define MSVDX_CORE_CR_MSVDX_COMMAND_SPACE_CR_MSVDX_CMD_BUFFER_SPACE_DEFAULT		(128)
#define MSVDX_CORE_CR_MSVDX_COMMAND_SPACE_CR_MSVDX_CMD_BUFFER_SPACE_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_OFFSET		(0x002C)

/* MSVDX_CORE, CR_MSVDX_RENDEC_SPACE, CR_MSVDX_RENDEC_WRITE_SPACE
*/
#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_WRITE_SPACE_MASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_WRITE_SPACE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_WRITE_SPACE_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_WRITE_SPACE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_WRITE_SPACE_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_WRITE_SPACE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_RENDEC_SPACE, CR_MSVDX_RENDEC_READ_AVAILABLE
*/
#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_READ_AVAILABLE_MASK		(0x00000010)
#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_READ_AVAILABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_READ_AVAILABLE_SHIFT		(4)
#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_READ_AVAILABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_READ_AVAILABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_READ_AVAILABLE_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_CORE_ID_OFFSET		(0x0030)

/* MSVDX_CORE, CR_MSVDX_CORE_ID, CR_MSVDX_CORE_CONFIG
*/
#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_MSVDX_CORE_CONFIG_MASK		(0x0000FFFF)
#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_MSVDX_CORE_CONFIG_LSBMASK		(0x0000FFFF)
#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_MSVDX_CORE_CONFIG_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_MSVDX_CORE_CONFIG_LENGTH		(16)
#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_MSVDX_CORE_CONFIG_DEFAULT		(128)
#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_MSVDX_CORE_CONFIG_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CORE_ID, CR_CORE_ID
*/
#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_CORE_ID_MASK		(0x00FF0000)
#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_CORE_ID_LSBMASK		(0x000000FF)
#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_CORE_ID_SHIFT		(16)
#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_CORE_ID_LENGTH		(8)
#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_CORE_ID_DEFAULT		(3)
#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_CORE_ID_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CORE_ID, CR_GROUP_ID
*/
#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_GROUP_ID_MASK		(0xFF000000)
#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_GROUP_ID_LSBMASK		(0x000000FF)
#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_GROUP_ID_SHIFT		(24)
#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_GROUP_ID_LENGTH		(8)
#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_GROUP_ID_DEFAULT		(3)
#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_GROUP_ID_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_OFFSET		(0x0034)

/* MSVDX_CORE, CR_MSVDX_LATENCY_CONFIG, CR_CORE_ID_EXTENDED
*/
#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_CORE_ID_EXTENDED_MASK		(0xFF800000)
#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_CORE_ID_EXTENDED_LSBMASK		(0x000001FF)
#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_CORE_ID_EXTENDED_SHIFT		(23)
#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_CORE_ID_EXTENDED_LENGTH		(9)
#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_CORE_ID_EXTENDED_DEFAULT		(63)
#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_CORE_ID_EXTENDED_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_LATENCY_CONFIG, CR_MSVDX_READ_LATENCY
*/
#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_MSVDX_READ_LATENCY_MASK		(0x0000FFFF)
#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_MSVDX_READ_LATENCY_LSBMASK		(0x0000FFFF)
#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_MSVDX_READ_LATENCY_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_MSVDX_READ_LATENCY_LENGTH		(16)
#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_MSVDX_READ_LATENCY_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_MSVDX_READ_LATENCY_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_OFFSET		(0x0038)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VDEB_PROCESS_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLKGATESTATUS_MASK		(0x00000002)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLKGATESTATUS_SHIFT		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLKGATESTATUS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VDEB_ACCESS_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLKGATESTATUS_MASK		(0x00000004)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLKGATESTATUS_SHIFT		(2)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLKGATESTATUS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VDMC_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLKGATESTATUS_MASK		(0x00000008)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLKGATESTATUS_SHIFT		(3)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLKGATESTATUS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VEC_ITRANS_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLKGATESTATUS_MASK		(0x00000020)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLKGATESTATUS_SHIFT		(5)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLKGATESTATUS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_MTX_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_MTX_CLKGATESTATUS_MASK		(0x00000040)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_MTX_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_MTX_CLKGATESTATUS_SHIFT		(6)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_MTX_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_MTX_CLKGATESTATUS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_MTX_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VEC_FE_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLKGATESTATUS_MASK		(0x00000080)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLKGATESTATUS_SHIFT		(7)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLKGATESTATUS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VEC_BE_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLKGATESTATUS_MASK		(0x00000100)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLKGATESTATUS_SHIFT		(8)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLKGATESTATUS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VEC_DEC_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLKGATESTATUS_MASK		(0x00000200)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLKGATESTATUS_SHIFT		(9)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLKGATESTATUS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VDEB_PROCESS_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLK_ENABLE_MASK		(0x00020000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLK_ENABLE_SHIFT		(17)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VDEB_ACCESS_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLK_ENABLE_MASK		(0x00040000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLK_ENABLE_SHIFT		(18)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VDMC_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLK_ENABLE_MASK		(0x00080000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLK_ENABLE_SHIFT		(19)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VEC_ITRANS_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLK_ENABLE_MASK		(0x00200000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLK_ENABLE_SHIFT		(21)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VEC_FE_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLK_ENABLE_MASK		(0x00800000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLK_ENABLE_SHIFT		(23)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VEC_BE_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLK_ENABLE_MASK		(0x01000000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLK_ENABLE_SHIFT		(24)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VEC_DEC_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLK_ENABLE_MASK		(0x02000000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLK_ENABLE_SHIFT		(25)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_OFFSET		(0x003C)

/* MSVDX_CORE, CR_MSVDX_MTX_MONITOR_ENABLE, CR_MTX_IDLE_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_IDLE_ENABLE_MASK		(0x00000002)
#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_IDLE_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_IDLE_ENABLE_SHIFT		(1)
#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_IDLE_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_IDLE_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_IDLE_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MTX_MONITOR_ENABLE, CR_MTX_MONITOR_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_MONITOR_ENABLE_MASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_MONITOR_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_MONITOR_ENABLE_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_MONITOR_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_MONITOR_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_MONITOR_ENABLE_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_CORE_REV_OFFSET		(0x0040)

/* MSVDX_CORE, CR_MSVDX_CORE_REV, CR_MSVDX_MAINT_REV
*/
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAINT_REV_MASK		(0x000000FF)
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAINT_REV_LSBMASK		(0x000000FF)
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAINT_REV_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAINT_REV_LENGTH		(8)
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAINT_REV_DEFAULT		(2)
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAINT_REV_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CORE_REV, CR_MSVDX_MINOR_REV
*/
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MINOR_REV_MASK		(0x0000FF00)
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MINOR_REV_LSBMASK		(0x000000FF)
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MINOR_REV_SHIFT		(8)
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MINOR_REV_LENGTH		(8)
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MINOR_REV_DEFAULT		(5)
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MINOR_REV_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CORE_REV, CR_MSVDX_MAJOR_REV
*/
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAJOR_REV_MASK		(0x00FF0000)
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAJOR_REV_LSBMASK		(0x000000FF)
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAJOR_REV_SHIFT		(16)
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAJOR_REV_LENGTH		(8)
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAJOR_REV_DEFAULT		(5)
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAJOR_REV_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CORE_REV, CR_MSVDX_DESIGNER
*/
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_DESIGNER_MASK		(0xFF000000)
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_DESIGNER_LSBMASK		(0x000000FF)
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_DESIGNER_SHIFT		(24)
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_DESIGNER_LENGTH		(8)
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_DESIGNER_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_DESIGNER_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_COMMAND_BUFFER_CTRL_OFFSET		(0x0044)

/* MSVDX_CORE, CR_MSVDX_COMMAND_BUFFER_CTRL, CR_MSVDX_CMD_BUFFER_THRESHOLD
*/
#define MSVDX_CORE_CR_MSVDX_COMMAND_BUFFER_CTRL_CR_MSVDX_CMD_BUFFER_THRESHOLD_MASK		(0x000000FF)
#define MSVDX_CORE_CR_MSVDX_COMMAND_BUFFER_CTRL_CR_MSVDX_CMD_BUFFER_THRESHOLD_LSBMASK		(0x000000FF)
#define MSVDX_CORE_CR_MSVDX_COMMAND_BUFFER_CTRL_CR_MSVDX_CMD_BUFFER_THRESHOLD_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_COMMAND_BUFFER_CTRL_CR_MSVDX_CMD_BUFFER_THRESHOLD_LENGTH		(8)
#define MSVDX_CORE_CR_MSVDX_COMMAND_BUFFER_CTRL_CR_MSVDX_CMD_BUFFER_THRESHOLD_DEFAULT		(128)
#define MSVDX_CORE_CR_MSVDX_COMMAND_BUFFER_CTRL_CR_MSVDX_CMD_BUFFER_THRESHOLD_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_OFFSET		(0x0048)

/* MSVDX_CORE, CR_MSVDX_DMAC_STREAM_STATUS, CR_HOST_IRQ_MONITOR
*/
#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_HOST_IRQ_MONITOR_MASK		(0x00001F00)
#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_HOST_IRQ_MONITOR_LSBMASK		(0x0000001F)
#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_HOST_IRQ_MONITOR_SHIFT		(8)
#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_HOST_IRQ_MONITOR_LENGTH		(5)
#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_HOST_IRQ_MONITOR_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_HOST_IRQ_MONITOR_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_DMAC_STREAM_STATUS, CR_DMAC_STREAM_STATUS
*/
#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_DMAC_STREAM_STATUS_MASK		(0x0000000F)
#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_DMAC_STREAM_STATUS_LSBMASK		(0x0000000F)
#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_DMAC_STREAM_STATUS_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_DMAC_STREAM_STATUS_LENGTH		(4)
#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_DMAC_STREAM_STATUS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_DMAC_STREAM_STATUS_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE_OFFSET		(0x004C)

/* MSVDX_CORE, CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE, CR_DMAC_STREAM_INTERRUPT_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_MASK		(0x0000000F)
#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_LSBMASK		(0x0000000F)
#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_LENGTH		(4)
#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_CORE_DES1_OFFSET		(0x0050)

/* MSVDX_CORE, CR_MSVDX_CORE_DES1, CR_MSVDX_DESIGNER1
*/
#define MSVDX_CORE_CR_MSVDX_CORE_DES1_CR_MSVDX_DESIGNER1_MASK		(0xFFFFFFFF)
#define MSVDX_CORE_CR_MSVDX_CORE_DES1_CR_MSVDX_DESIGNER1_LSBMASK		(0xFFFFFFFF)
#define MSVDX_CORE_CR_MSVDX_CORE_DES1_CR_MSVDX_DESIGNER1_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_CORE_DES1_CR_MSVDX_DESIGNER1_LENGTH		(32)
#define MSVDX_CORE_CR_MSVDX_CORE_DES1_CR_MSVDX_DESIGNER1_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CORE_DES1_CR_MSVDX_DESIGNER1_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_OFFSET		(0x0054)

/* MSVDX_CORE, CR_MSVDX_TIMEOUT_CTRL, CR_SP1_TIMEOUT_SELECT
*/
#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_MASK		(0x00000003)
#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_LSBMASK		(0x00000003)
#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_LENGTH		(2)
#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_SIGNED_FIELD	(IMG_FALSE)

enum MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_ENUM {
	MSVDX_CORE_CR_SP1_TIMEOUT_SELECT_INDEFINITE = 0x3,
	MSVDX_CORE_CR_SP1_TIMEOUT_SELECT_128K = 0x2,
	MSVDX_CORE_CR_SP1_TIMEOUT_SELECT_16K = 0x1,
	MSVDX_CORE_CR_SP1_TIMEOUT_SELECT_4K = 0x0,
};

/* MSVDX_CORE, CR_MSVDX_TIMEOUT_CTRL, CR_MTX_TIMEOUT_SELECT
*/
#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_MASK		(0x0000000C)
#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_LSBMASK		(0x00000003)
#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_SHIFT		(2)
#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_LENGTH		(2)
#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_SIGNED_FIELD	(IMG_FALSE)

enum MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_ENUM {
	MSVDX_CORE_CR_MTX_TIMEOUT_SELECT_INDEFINITE = 0x3,
	MSVDX_CORE_CR_MTX_TIMEOUT_SELECT_128K = 0x2,
	MSVDX_CORE_CR_MTX_TIMEOUT_SELECT_16K = 0x1,
	MSVDX_CORE_CR_MTX_TIMEOUT_SELECT_4K = 0x0,
};

#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_OFFSET		(0x0058)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VEC_REGS_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_AUTO_CLK_ENABLE_MASK		(0x20000000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_AUTO_CLK_ENABLE_SHIFT		(29)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_MEM_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_AUTO_CLK_ENABLE_MASK		(0x10000000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_AUTO_CLK_ENABLE_SHIFT		(28)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_MASK		(0x08000000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_SHIFT		(27)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_MASK		(0x04000000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_SHIFT		(26)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_PROCESS2_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_AUTO_CLK_ENABLE_MASK		(0x02000000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_AUTO_CLK_ENABLE_SHIFT		(25)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_PROCESS1_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_AUTO_CLK_ENABLE_MASK		(0x01000000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_AUTO_CLK_ENABLE_SHIFT		(24)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_ACCESS2_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_AUTO_CLK_ENABLE_MASK		(0x00800000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_AUTO_CLK_ENABLE_SHIFT		(23)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_ACCESS1_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_AUTO_CLK_ENABLE_MASK		(0x00400000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_AUTO_CLK_ENABLE_SHIFT		(22)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDMC2_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_AUTO_CLK_ENABLE_MASK		(0x00200000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_AUTO_CLK_ENABLE_SHIFT		(21)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDMC1_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_AUTO_CLK_ENABLE_MASK		(0x00100000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_AUTO_CLK_ENABLE_SHIFT		(20)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VEC_FE_GRP2_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_AUTO_CLK_ENABLE_MASK		(0x00080000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_AUTO_CLK_ENABLE_SHIFT		(19)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VEC_FE_GRP1_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_AUTO_CLK_ENABLE_MASK		(0x00040000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_AUTO_CLK_ENABLE_SHIFT		(18)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_REG_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_AUTO_CLK_ENABLE_MASK		(0x00020000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_AUTO_CLK_ENABLE_SHIFT		(17)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_DMAC_AUTO_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_AUTO_CLK_ENABLE_MASK		(0x00010000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_AUTO_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_AUTO_CLK_ENABLE_SHIFT		(16)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_AUTO_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_AUTO_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_AUTO_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VEC_REGS_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_MAN_CLK_ENABLE_MASK		(0x00002000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_MAN_CLK_ENABLE_SHIFT		(13)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_MAN_CLK_ENABLE_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_MEM_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_MAN_CLK_ENABLE_MASK		(0x00001000)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_MAN_CLK_ENABLE_SHIFT		(12)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_MAN_CLK_ENABLE_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_SCALE_BE_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_MASK		(0x00000800)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_SHIFT		(11)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_SCALE_FE_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_MASK		(0x00000400)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_SHIFT		(10)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_PROCESS2_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_MAN_CLK_ENABLE_MASK		(0x00000200)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_MAN_CLK_ENABLE_SHIFT		(9)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_MAN_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_PROCESS1_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_MAN_CLK_ENABLE_MASK		(0x00000100)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_MAN_CLK_ENABLE_SHIFT		(8)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_MAN_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_ACCESS2_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_MAN_CLK_ENABLE_MASK		(0x00000080)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_MAN_CLK_ENABLE_SHIFT		(7)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_MAN_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_ACCESS1_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_MAN_CLK_ENABLE_MASK		(0x00000040)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_MAN_CLK_ENABLE_SHIFT		(6)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_MAN_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDMC2_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_MAN_CLK_ENABLE_MASK		(0x00000020)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_MAN_CLK_ENABLE_SHIFT		(5)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_MAN_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDMC1_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_MAN_CLK_ENABLE_MASK		(0x00000010)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_MAN_CLK_ENABLE_SHIFT		(4)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_MAN_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VEC_FE_GRP2_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_MAN_CLK_ENABLE_MASK		(0x00000008)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_MAN_CLK_ENABLE_SHIFT		(3)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_MAN_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VEC_FE_GRP1_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_MAN_CLK_ENABLE_MASK		(0x00000004)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_MAN_CLK_ENABLE_SHIFT		(2)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_MAN_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_REG_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_MAN_CLK_ENABLE_MASK		(0x00000002)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_MAN_CLK_ENABLE_SHIFT		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_MAN_CLK_ENABLE_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_DMAC_MAN_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_MAN_CLK_ENABLE_MASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_MAN_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_MAN_CLK_ENABLE_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_MAN_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_MAN_CLK_ENABLE_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_MAN_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_OFFSET		(0x005C)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VEC_REGS_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLK_ENABLE_MASK		(0x20000000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLK_ENABLE_SHIFT		(29)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLK_ENABLE_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_MEM_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLK_ENABLE_MASK		(0x10000000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLK_ENABLE_SHIFT		(28)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLK_ENABLE_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_SCALE_BE_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLK_ENABLE_MASK		(0x08000000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLK_ENABLE_SHIFT		(27)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_SCALE_FE_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLK_ENABLE_MASK		(0x04000000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLK_ENABLE_SHIFT		(26)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_PROCESS2_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLK_ENABLE_MASK		(0x02000000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLK_ENABLE_SHIFT		(25)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_PROCESS1_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLK_ENABLE_MASK		(0x01000000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLK_ENABLE_SHIFT		(24)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_ACCESS2_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLK_ENABLE_MASK		(0x00800000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLK_ENABLE_SHIFT		(23)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_ACCESS1_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLK_ENABLE_MASK		(0x00400000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLK_ENABLE_SHIFT		(22)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDMC2_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLK_ENABLE_MASK		(0x00200000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLK_ENABLE_SHIFT		(21)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDMC1_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLK_ENABLE_MASK		(0x00100000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLK_ENABLE_SHIFT		(20)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VEC_FE_GRP2_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLK_ENABLE_MASK		(0x00080000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLK_ENABLE_SHIFT		(19)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VEC_FE_GRP1_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLK_ENABLE_MASK		(0x00040000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLK_ENABLE_SHIFT		(18)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLK_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_REG_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLK_ENABLE_MASK		(0x00020000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLK_ENABLE_SHIFT		(17)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLK_ENABLE_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_DMAC_CLK_ENABLE
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLK_ENABLE_MASK		(0x00010000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLK_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLK_ENABLE_SHIFT		(16)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLK_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLK_ENABLE_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLK_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VEC_REGS_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLKGATESTATUS_MASK		(0x00002000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLKGATESTATUS_SHIFT		(13)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLKGATESTATUS_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_MEM_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLKGATESTATUS_MASK		(0x00001000)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLKGATESTATUS_SHIFT		(12)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLKGATESTATUS_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_SCALE_BE_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLKGATESTATUS_MASK		(0x00000800)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLKGATESTATUS_SHIFT		(11)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLKGATESTATUS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_SCALE_FE_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLKGATESTATUS_MASK		(0x00000400)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLKGATESTATUS_SHIFT		(10)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLKGATESTATUS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_PROCESS2_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLKGATESTATUS_MASK		(0x00000200)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLKGATESTATUS_SHIFT		(9)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLKGATESTATUS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_PROCESS1_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLKGATESTATUS_MASK		(0x00000100)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLKGATESTATUS_SHIFT		(8)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLKGATESTATUS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_ACCESS2_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLKGATESTATUS_MASK		(0x00000080)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLKGATESTATUS_SHIFT		(7)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLKGATESTATUS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_ACCESS1_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLKGATESTATUS_MASK		(0x00000040)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLKGATESTATUS_SHIFT		(6)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLKGATESTATUS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDMC2_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLKGATESTATUS_MASK		(0x00000020)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLKGATESTATUS_SHIFT		(5)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLKGATESTATUS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDMC1_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLKGATESTATUS_MASK		(0x00000010)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLKGATESTATUS_SHIFT		(4)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLKGATESTATUS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VEC_FE_GRP2_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLKGATESTATUS_MASK		(0x00000008)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLKGATESTATUS_SHIFT		(3)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLKGATESTATUS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VEC_FE_GRP1_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLKGATESTATUS_MASK		(0x00000004)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLKGATESTATUS_SHIFT		(2)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLKGATESTATUS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_REG_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLKGATESTATUS_MASK		(0x00000002)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLKGATESTATUS_SHIFT		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLKGATESTATUS_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_DMAC_CLKGATESTATUS
*/
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLKGATESTATUS_MASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLKGATESTATUS_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLKGATESTATUS_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLKGATESTATUS_LENGTH		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLKGATESTATUS_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLKGATESTATUS_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_MULTICORE_STATUS_OFFSET		(0x0060)

/* MSVDX_CORE, CR_MSVDX_MULTICORE_STATUS, CR_MSVDX_NUM_SLAVES
*/
#define MSVDX_CORE_CR_MSVDX_MULTICORE_STATUS_CR_MSVDX_NUM_SLAVES_MASK		(0x00000003)
#define MSVDX_CORE_CR_MSVDX_MULTICORE_STATUS_CR_MSVDX_NUM_SLAVES_LSBMASK		(0x00000003)
#define MSVDX_CORE_CR_MSVDX_MULTICORE_STATUS_CR_MSVDX_NUM_SLAVES_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_MULTICORE_STATUS_CR_MSVDX_NUM_SLAVES_LENGTH		(2)
#define MSVDX_CORE_CR_MSVDX_MULTICORE_STATUS_CR_MSVDX_NUM_SLAVES_DEFAULT		(1)
#define MSVDX_CORE_CR_MSVDX_MULTICORE_STATUS_CR_MSVDX_NUM_SLAVES_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_OFFSET		(0x0064)

/* MSVDX_CORE, CR_FE_MSVDX_WDT_CONTROL, FE_WDT_CNT_CTRL
*/
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CNT_CTRL_MASK		(0x00060000)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CNT_CTRL_LSBMASK		(0x00000003)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CNT_CTRL_SHIFT		(17)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CNT_CTRL_LENGTH		(2)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CNT_CTRL_DEFAULT		(0)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CNT_CTRL_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_FE_MSVDX_WDT_CONTROL, FE_WDT_ENABLE
*/
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ENABLE_MASK		(0x00010000)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ENABLE_SHIFT		(16)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_FE_MSVDX_WDT_CONTROL, FE_WDT_ACTION1
*/
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION1_MASK		(0x00003000)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION1_LSBMASK		(0x00000003)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION1_SHIFT		(12)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION1_LENGTH		(2)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION1_DEFAULT		(0)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION1_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_FE_MSVDX_WDT_CONTROL, FE_WDT_ACTION0
*/
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION0_MASK		(0x00000100)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION0_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION0_SHIFT		(8)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION0_LENGTH		(1)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION0_DEFAULT		(0)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION0_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_FE_MSVDX_WDT_CONTROL, FE_WDT_CLEAR_SELECT
*/
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLEAR_SELECT_MASK		(0x00000030)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLEAR_SELECT_LSBMASK		(0x00000003)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLEAR_SELECT_SHIFT		(4)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLEAR_SELECT_LENGTH		(2)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLEAR_SELECT_DEFAULT		(0)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLEAR_SELECT_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_FE_MSVDX_WDT_CONTROL, FE_WDT_CLKDIV_SELECT
*/
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_MASK		(0x00000007)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_LSBMASK		(0x00000007)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_SHIFT		(0)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_LENGTH		(3)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_DEFAULT		(0)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_FE_MSVDX_WDTIMER_OFFSET		(0x0068)

/* MSVDX_CORE, CR_FE_MSVDX_WDTIMER, FE_WDT_COUNTER
*/
#define MSVDX_CORE_CR_FE_MSVDX_WDTIMER_FE_WDT_COUNTER_MASK		(0x0000FFFF)
#define MSVDX_CORE_CR_FE_MSVDX_WDTIMER_FE_WDT_COUNTER_LSBMASK		(0x0000FFFF)
#define MSVDX_CORE_CR_FE_MSVDX_WDTIMER_FE_WDT_COUNTER_SHIFT		(0)
#define MSVDX_CORE_CR_FE_MSVDX_WDTIMER_FE_WDT_COUNTER_LENGTH		(16)
#define MSVDX_CORE_CR_FE_MSVDX_WDTIMER_FE_WDT_COUNTER_DEFAULT		(0)
#define MSVDX_CORE_CR_FE_MSVDX_WDTIMER_FE_WDT_COUNTER_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_OFFSET		(0x006C)

/* MSVDX_CORE, CR_FE_MSVDX_WDT_COMPAREMATCH, FE_WDT_CM1
*/
#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM1_MASK		(0xFFFF0000)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM1_LSBMASK		(0x0000FFFF)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM1_SHIFT		(16)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM1_LENGTH		(16)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM1_DEFAULT		(65535)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM1_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_FE_MSVDX_WDT_COMPAREMATCH, FE_WDT_CM0
*/
#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM0_MASK		(0x0000FFFF)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM0_LSBMASK		(0x0000FFFF)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM0_SHIFT		(0)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM0_LENGTH		(16)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM0_DEFAULT		(65535)
#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM0_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_OFFSET		(0x0070)

/* MSVDX_CORE, CR_BE_MSVDX_WDT_CONTROL, BE_WDT_CNT_CTRL
*/
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CNT_CTRL_MASK		(0x001E0000)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CNT_CTRL_LSBMASK		(0x0000000F)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CNT_CTRL_SHIFT		(17)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CNT_CTRL_LENGTH		(4)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CNT_CTRL_DEFAULT		(0)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CNT_CTRL_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_BE_MSVDX_WDT_CONTROL, BE_WDT_ENABLE
*/
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ENABLE_MASK		(0x00010000)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ENABLE_SHIFT		(16)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_BE_MSVDX_WDT_CONTROL, BE_WDT_ACTION0
*/
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ACTION0_MASK		(0x00000100)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ACTION0_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ACTION0_SHIFT		(8)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ACTION0_LENGTH		(1)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ACTION0_DEFAULT		(0)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ACTION0_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_BE_MSVDX_WDT_CONTROL, BE_WDT_CLEAR_SELECT
*/
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLEAR_SELECT_MASK		(0x000000F0)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLEAR_SELECT_LSBMASK		(0x0000000F)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLEAR_SELECT_SHIFT		(4)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLEAR_SELECT_LENGTH		(4)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLEAR_SELECT_DEFAULT		(0)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLEAR_SELECT_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_BE_MSVDX_WDT_CONTROL, BE_WDT_CLKDIV_SELECT
*/
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_MASK		(0x00000007)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_LSBMASK		(0x00000007)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_SHIFT		(0)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_LENGTH		(3)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_DEFAULT		(0)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_BE_MSVDX_WDTIMER_OFFSET		(0x0074)

/* MSVDX_CORE, CR_BE_MSVDX_WDTIMER, BE_WDT_COUNTER
*/
#define MSVDX_CORE_CR_BE_MSVDX_WDTIMER_BE_WDT_COUNTER_MASK		(0x0000FFFF)
#define MSVDX_CORE_CR_BE_MSVDX_WDTIMER_BE_WDT_COUNTER_LSBMASK		(0x0000FFFF)
#define MSVDX_CORE_CR_BE_MSVDX_WDTIMER_BE_WDT_COUNTER_SHIFT		(0)
#define MSVDX_CORE_CR_BE_MSVDX_WDTIMER_BE_WDT_COUNTER_LENGTH		(16)
#define MSVDX_CORE_CR_BE_MSVDX_WDTIMER_BE_WDT_COUNTER_DEFAULT		(0)
#define MSVDX_CORE_CR_BE_MSVDX_WDTIMER_BE_WDT_COUNTER_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_BE_MSVDX_WDT_COMPAREMATCH_OFFSET		(0x0078)

/* MSVDX_CORE, CR_BE_MSVDX_WDT_COMPAREMATCH, BE_WDT_CM0
*/
#define MSVDX_CORE_CR_BE_MSVDX_WDT_COMPAREMATCH_BE_WDT_CM0_MASK		(0x0000FFFF)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_COMPAREMATCH_BE_WDT_CM0_LSBMASK		(0x0000FFFF)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_COMPAREMATCH_BE_WDT_CM0_SHIFT		(0)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_COMPAREMATCH_BE_WDT_CM0_LENGTH		(16)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_COMPAREMATCH_BE_WDT_CM0_DEFAULT		(65535)
#define MSVDX_CORE_CR_BE_MSVDX_WDT_COMPAREMATCH_BE_WDT_CM0_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_CONTROL_2_OFFSET		(0x007C)

/* MSVDX_CORE, CR_MSVDX_CONTROL_2, CR_MTX_CLK_RATIO
*/
#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_MTX_CLK_RATIO_MASK		(0x00000018)
#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_MTX_CLK_RATIO_LSBMASK		(0x00000003)
#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_MTX_CLK_RATIO_SHIFT		(3)
#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_MTX_CLK_RATIO_LENGTH		(2)
#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_MTX_CLK_RATIO_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_MTX_CLK_RATIO_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_CONTROL_2, CR_DMAC_CH_SEL_FOR_MTX
*/
#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_DMAC_CH_SEL_FOR_MTX_MASK		(0x00000007)
#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_DMAC_CH_SEL_FOR_MTX_LSBMASK		(0x00000007)
#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_DMAC_CH_SEL_FOR_MTX_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_DMAC_CH_SEL_FOR_MTX_LENGTH		(3)
#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_DMAC_CH_SEL_FOR_MTX_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_DMAC_CH_SEL_FOR_MTX_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MMU_CONTROL0_OFFSET		(0x0080)

/* MSVDX_CORE, CR_MMU_CONTROL0, CR_MMU_INVALDC
*/
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_INVALDC_MASK		(0x00000008)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_INVALDC_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_INVALDC_SHIFT		(3)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_INVALDC_LENGTH		(1)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_INVALDC_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_INVALDC_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_CONTROL0, CR_MMU_FLUSH
*/
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_FLUSH_MASK		(0x00000004)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_FLUSH_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_FLUSH_SHIFT		(2)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_FLUSH_LENGTH		(1)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_FLUSH_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_FLUSH_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_CONTROL0, CR_MMU_PAUSE
*/
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_PAUSE_MASK		(0x00000002)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_PAUSE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_PAUSE_SHIFT		(1)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_PAUSE_LENGTH		(1)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_PAUSE_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_PAUSE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_CONTROL0, CR_MMU_NOREORDER
*/
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_NOREORDER_MASK		(0x00000001)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_NOREORDER_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_NOREORDER_SHIFT		(0)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_NOREORDER_LENGTH		(1)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_NOREORDER_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_NOREORDER_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_CONTROL0, CR_FLOWRATE_DMAC
*/
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_DMAC_MASK		(0x00000700)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_DMAC_LSBMASK		(0x00000007)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_DMAC_SHIFT		(8)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_DMAC_LENGTH		(3)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_DMAC_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_DMAC_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_CONTROL0, CR_FLOWRATE_VEC
*/
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VEC_MASK		(0x00003800)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VEC_LSBMASK		(0x00000007)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VEC_SHIFT		(11)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VEC_LENGTH		(3)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VEC_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VEC_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_CONTROL0, CR_FLOWRATE_VDMC
*/
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDMC_MASK		(0x0001C000)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDMC_LSBMASK		(0x00000007)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDMC_SHIFT		(14)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDMC_LENGTH		(3)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDMC_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDMC_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_CONTROL0, CR_FLOWRATE_VDEB
*/
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDEB_MASK		(0x000E0000)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDEB_LSBMASK		(0x00000007)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDEB_SHIFT		(17)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDEB_LENGTH		(3)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDEB_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDEB_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_CONTROL0, CR_MMU_BYPASS_DMAC
*/
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_DMAC_MASK		(0x01000000)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_DMAC_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_DMAC_SHIFT		(24)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_DMAC_LENGTH		(1)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_DMAC_DEFAULT		(1)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_DMAC_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_CONTROL0, CR_MMU_BYPASS_VEC
*/
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VEC_MASK		(0x02000000)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VEC_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VEC_SHIFT		(25)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VEC_LENGTH		(1)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VEC_DEFAULT		(1)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VEC_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_CONTROL0, CR_MMU_BYPASS_VDMC
*/
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDMC_MASK		(0x04000000)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDMC_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDMC_SHIFT		(26)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDMC_LENGTH		(1)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDMC_DEFAULT		(1)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDMC_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_CONTROL0, CR_MMU_BYPASS_VDEB
*/
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDEB_MASK		(0x08000000)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDEB_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDEB_SHIFT		(27)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDEB_LENGTH		(1)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDEB_DEFAULT		(1)
#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDEB_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MMU_CONTROL1_OFFSET		(0x0084)

/* MSVDX_CORE, CR_MMU_CONTROL1, CR_MMU_TTE_THRESHOLD
*/
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_TTE_THRESHOLD_MASK		(0x00000FFF)
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_TTE_THRESHOLD_LSBMASK		(0x00000FFF)
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_TTE_THRESHOLD_SHIFT		(0)
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_TTE_THRESHOLD_LENGTH		(12)
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_TTE_THRESHOLD_DEFAULT		(12)
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_TTE_THRESHOLD_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_CONTROL1, CR_MMU_ADT_TTE
*/
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_ADT_TTE_MASK		(0x000FF000)
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_ADT_TTE_LSBMASK		(0x000000FF)
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_ADT_TTE_SHIFT		(12)
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_ADT_TTE_LENGTH		(8)
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_ADT_TTE_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_ADT_TTE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_CONTROL1, CR_MMU_BEST_COUNT
*/
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_BEST_COUNT_MASK		(0x0FF00000)
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_BEST_COUNT_LSBMASK		(0x000000FF)
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_BEST_COUNT_SHIFT		(20)
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_BEST_COUNT_LENGTH		(8)
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_BEST_COUNT_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_BEST_COUNT_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_CONTROL1, CR_MMU_PAGE_SIZE
*/
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_PAGE_SIZE_MASK		(0xF0000000)
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_PAGE_SIZE_LSBMASK		(0x0000000F)
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_PAGE_SIZE_SHIFT		(28)
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_PAGE_SIZE_LENGTH		(4)
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_PAGE_SIZE_DEFAULT		(12)
#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_PAGE_SIZE_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MMU_BANK_INDEX_OFFSET		(0x0088)

/* MSVDX_CORE, CR_MMU_BANK_INDEX, CR_MMU_BANK_SELECT
*/
#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_MASK		(0x00000002)
#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_SHIFT		(1)
#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_LENGTH		(1)
#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_SIGNED_FIELD	(IMG_FALSE)
#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_NO_REPS		(2)
#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_SIZE		(1)

/* MSVDX_CORE, CR_MMU_BANK_INDEX, CR_MMU_BANK_N_INDEX_M
*/
#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_MASK		(0x0000C000)
#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_LSBMASK		(0x00000003)
#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_SHIFT		(14)
#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_LENGTH		(2)
#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_SIGNED_FIELD	(IMG_FALSE)
#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_NO_REPS		(4)
#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_SIZE		(2)

#define MSVDX_CORE_CR_MMU_STATUS_OFFSET		(0x008C)

/* MSVDX_CORE, CR_MMU_STATUS, CR_MMU_FAULT_ADDR
*/
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_ADDR_MASK		(0xFFFFF000)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_ADDR_LSBMASK		(0x000FFFFF)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_ADDR_SHIFT		(12)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_ADDR_LENGTH		(20)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_ADDR_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_ADDR_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_STATUS, CR_MMU_FAULT_CID
*/
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_CID_MASK		(0x00000F00)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_CID_LSBMASK		(0x0000000F)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_CID_SHIFT		(8)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_CID_LENGTH		(4)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_CID_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_CID_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_STATUS, CR_MMU_FAULT_TAG_SB
*/
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_TAG_SB_MASK		(0x000000F0)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_TAG_SB_LSBMASK		(0x0000000F)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_TAG_SB_SHIFT		(4)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_TAG_SB_LENGTH		(4)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_TAG_SB_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_TAG_SB_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_STATUS, CR_MMU_READ_OVERRUN
*/
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_READ_OVERRUN_MASK		(0x00000008)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_READ_OVERRUN_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_READ_OVERRUN_SHIFT		(3)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_READ_OVERRUN_LENGTH		(1)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_READ_OVERRUN_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_READ_OVERRUN_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_STATUS, CR_MMU_36BIT_CAPABLE
*/
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_36BIT_CAPABLE_MASK		(0x00000004)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_36BIT_CAPABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_36BIT_CAPABLE_SHIFT		(2)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_36BIT_CAPABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_36BIT_CAPABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_36BIT_CAPABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_STATUS, CR_MMU_FAULT_RNW
*/
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_RNW_MASK		(0x00000002)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_RNW_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_RNW_SHIFT		(1)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_RNW_LENGTH		(1)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_RNW_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_RNW_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_STATUS, CR_MMU_PF_N_RW
*/
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_PF_N_RW_MASK		(0x00000001)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_PF_N_RW_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_PF_N_RW_SHIFT		(0)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_PF_N_RW_LENGTH		(1)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_PF_N_RW_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_PF_N_RW_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MMU_CONTROL2_OFFSET		(0x0090)

/* MSVDX_CORE, CR_MMU_CONTROL2, CR_MMU_TILING_SCHEME
*/
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_TILING_SCHEME_MASK		(0x00000008)
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_TILING_SCHEME_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_TILING_SCHEME_SHIFT		(3)
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_TILING_SCHEME_LENGTH		(1)
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_TILING_SCHEME_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_TILING_SCHEME_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_CONTROL2, CR_MMU_ENABLE_40BIT_ADDRESSING
*/
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_40BIT_ADDRESSING_MASK		(0x00000004)
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_40BIT_ADDRESSING_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_40BIT_ADDRESSING_SHIFT		(2)
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_40BIT_ADDRESSING_LENGTH		(1)
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_40BIT_ADDRESSING_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_40BIT_ADDRESSING_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_CONTROL2, CR_MMU_ENABLE_OVERRUN_IRQ
*/
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_OVERRUN_IRQ_MASK		(0x00000002)
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_OVERRUN_IRQ_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_OVERRUN_IRQ_SHIFT		(1)
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_OVERRUN_IRQ_LENGTH		(1)
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_OVERRUN_IRQ_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_OVERRUN_IRQ_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MMU_CONTROL2, CR_MMU_ENABLE_36BIT_ADDRESSING
*/
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_36BIT_ADDRESSING_MASK		(0x00000001)
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_36BIT_ADDRESSING_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_36BIT_ADDRESSING_SHIFT		(0)
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_36BIT_ADDRESSING_LENGTH		(1)
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_36BIT_ADDRESSING_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_36BIT_ADDRESSING_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_OFFSET		(0x00C4)

/* MSVDX_CORE, CR_CMD_PRIORITY_ENABLE, CR_CMD_PRI_EN_VDEB
*/
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDEB_MASK		(0x00000010)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDEB_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDEB_SHIFT		(4)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDEB_LENGTH		(1)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDEB_DEFAULT		(0)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDEB_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_CMD_PRIORITY_ENABLE, CR_CMD_PRI_EN_VDMC
*/
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDMC_MASK		(0x00000008)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDMC_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDMC_SHIFT		(3)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDMC_LENGTH		(1)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDMC_DEFAULT		(0)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDMC_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_CMD_PRIORITY_ENABLE, CR_CMD_PRI_EN_VEC
*/
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VEC_MASK		(0x00000004)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VEC_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VEC_SHIFT		(2)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VEC_LENGTH		(1)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VEC_DEFAULT		(0)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VEC_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_CMD_PRIORITY_ENABLE, CR_CMD_PRI_EN_DMAC
*/
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_DMAC_MASK		(0x00000002)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_DMAC_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_DMAC_SHIFT		(1)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_DMAC_LENGTH		(1)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_DMAC_DEFAULT		(0)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_DMAC_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_CMD_PRIORITY_ENABLE, CR_CMD_PRI_EN_BIF
*/
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_BIF_MASK		(0x00000001)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_BIF_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_BIF_SHIFT		(0)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_BIF_LENGTH		(1)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_BIF_DEFAULT		(1)
#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_BIF_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_OFFSET		(0x00C8)

/* MSVDX_CORE, CR_MSVDX_REQ_PRIORITY, CR_REQ_PRIORITY_DECR
*/
#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_MASK		(0x0FFF0000)
#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_LSBMASK		(0x00000FFF)
#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_SHIFT		(16)
#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_LENGTH		(12)
#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_DEFAULT		(600)
#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_REQ_PRIORITY, CR_REQ_PRIORITY_THRESH
*/
#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_MASK		(0x0000FFFF)
#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_LSBMASK		(0x0000FFFF)
#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_LENGTH		(16)
#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_DEFAULT		(65535)
#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_OFFSET		(0x00CC)

/* MSVDX_CORE, CR_MSVDX_LIMITED_THROUGHPUT, CR_REQUEST_GAP
*/
#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_REQUEST_GAP_MASK		(0x0FFF0000)
#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_REQUEST_GAP_LSBMASK		(0x00000FFF)
#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_REQUEST_GAP_SHIFT		(16)
#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_REQUEST_GAP_LENGTH		(12)
#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_REQUEST_GAP_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_REQUEST_GAP_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MSVDX_LIMITED_THROUGHPUT, CR_LIMITED_WORDS
*/
#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_LIMITED_WORDS_MASK		(0x000003FF)
#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_LIMITED_WORDS_LSBMASK		(0x000003FF)
#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_LIMITED_WORDS_SHIFT		(0)
#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_LIMITED_WORDS_LENGTH		(10)
#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_LIMITED_WORDS_DEFAULT		(0)
#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_LIMITED_WORDS_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MMU_MEM_REQ_OFFSET		(0x00D0)

/* MSVDX_CORE, CR_MMU_MEM_REQ, CR_MEM_REQ_STAT_READS
*/
#define MSVDX_CORE_CR_MMU_MEM_REQ_CR_MEM_REQ_STAT_READS_MASK		(0x000000FF)
#define MSVDX_CORE_CR_MMU_MEM_REQ_CR_MEM_REQ_STAT_READS_LSBMASK		(0x000000FF)
#define MSVDX_CORE_CR_MMU_MEM_REQ_CR_MEM_REQ_STAT_READS_SHIFT		(0)
#define MSVDX_CORE_CR_MMU_MEM_REQ_CR_MEM_REQ_STAT_READS_LENGTH		(8)
#define MSVDX_CORE_CR_MMU_MEM_REQ_CR_MEM_REQ_STAT_READS_DEFAULT		(0)
#define MSVDX_CORE_CR_MMU_MEM_REQ_CR_MEM_REQ_STAT_READS_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MEMORY_DEBUG_OFFSET		(0x00EC)

/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_MEM_MONITOR
*/
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_MASK		(0xFFFF0000)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_LSBMASK		(0x0000FFFF)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SHIFT		(16)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_LENGTH		(16)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_DEFAULT		(32768)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_VDEB_MEM_AD_ENABLE
*/
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_ENABLE_MASK		(0x00008000)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_ENABLE_SHIFT		(15)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_ENABLE_DEFAULT		(1)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_VDEB_MEM_AD_VALID
*/
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_VALID_MASK		(0x00004000)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_VALID_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_VALID_SHIFT		(14)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_VALID_LENGTH		(1)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_VALID_DEFAULT		(0)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_VALID_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_VDMC_MEM_AD_ENABLE
*/
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_ENABLE_MASK		(0x00002000)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_ENABLE_SHIFT		(13)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_ENABLE_DEFAULT		(1)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_VDMC_MEM_AD_VALID
*/
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_VALID_MASK		(0x00001000)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_VALID_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_VALID_SHIFT		(12)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_VALID_LENGTH		(1)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_VALID_DEFAULT		(0)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_VALID_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_VEC_MEM_AD_ENABLE
*/
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_ENABLE_MASK		(0x00000800)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_ENABLE_SHIFT		(11)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_ENABLE_DEFAULT		(1)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_VEC_MEM_AD_VALID
*/
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_VALID_MASK		(0x00000400)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_VALID_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_VALID_SHIFT		(10)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_VALID_LENGTH		(1)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_VALID_DEFAULT		(0)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_VALID_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_DMAC_MEM_AD_ENABLE
*/
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_ENABLE_MASK		(0x00000200)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_ENABLE_SHIFT		(9)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_ENABLE_DEFAULT		(1)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_DMAC_MEM_AD_VALID
*/
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_VALID_MASK		(0x00000100)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_VALID_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_VALID_SHIFT		(8)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_VALID_LENGTH		(1)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_VALID_DEFAULT		(0)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_VALID_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_BIF_STALLED
*/
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_STALLED_MASK		(0x00000080)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_STALLED_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_STALLED_SHIFT		(7)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_STALLED_LENGTH		(1)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_STALLED_DEFAULT		(0)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_STALLED_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_BIF_TRANSFER
*/
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_TRANSFER_MASK		(0x00000040)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_TRANSFER_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_TRANSFER_SHIFT		(6)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_TRANSFER_LENGTH		(1)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_TRANSFER_DEFAULT		(0)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_TRANSFER_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_VDEB_USE_ADDR_SIG_ID
*/
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_USE_ADDR_SIG_ID_MASK		(0x00000010)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_USE_ADDR_SIG_ID_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_USE_ADDR_SIG_ID_SHIFT		(4)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_USE_ADDR_SIG_ID_LENGTH		(1)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_USE_ADDR_SIG_ID_DEFAULT		(1)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_USE_ADDR_SIG_ID_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_MEM_MONITOR_SEL
*/
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SEL_MASK		(0x0000000F)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SEL_LSBMASK		(0x0000000F)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SEL_SHIFT		(0)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SEL_LENGTH		(4)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SEL_DEFAULT		(0)
#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SEL_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_MTX_DEBUG_OFFSET		(0x00F0)

/* MSVDX_CORE, CR_MTX_DEBUG, CR_MTX_LAST_RAM_BANK_SIZE
*/
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_LAST_RAM_BANK_SIZE_MASK		(0x0F000000)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_LAST_RAM_BANK_SIZE_LSBMASK		(0x0000000F)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_LAST_RAM_BANK_SIZE_SHIFT		(24)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_LAST_RAM_BANK_SIZE_LENGTH		(4)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_LAST_RAM_BANK_SIZE_DEFAULT		(0)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_LAST_RAM_BANK_SIZE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MTX_DEBUG, CR_MTX_RAM_BANK_SIZE
*/
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANK_SIZE_MASK		(0x000F0000)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANK_SIZE_LSBMASK		(0x0000000F)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANK_SIZE_SHIFT		(16)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANK_SIZE_LENGTH		(4)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANK_SIZE_DEFAULT		(1)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANK_SIZE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MTX_DEBUG, CR_MTX_RAM_BANKS
*/
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANKS_MASK		(0x00000F00)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANKS_LSBMASK		(0x0000000F)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANKS_SHIFT		(8)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANKS_LENGTH		(4)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANKS_DEFAULT		(0)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANKS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MTX_DEBUG, CR_MTX_DBG_GPIO_OUT
*/
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_OUT_MASK		(0x00000018)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_OUT_LSBMASK		(0x00000003)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_OUT_SHIFT		(3)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_OUT_LENGTH		(2)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_OUT_DEFAULT		(0)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_OUT_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MTX_DEBUG, CR_MTX_DBG_IS_SLAVE
*/
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_IS_SLAVE_MASK		(0x00000004)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_IS_SLAVE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_IS_SLAVE_SHIFT		(2)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_IS_SLAVE_LENGTH		(1)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_IS_SLAVE_DEFAULT		(1)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_IS_SLAVE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_MTX_DEBUG, CR_MTX_DBG_GPIO_IN
*/
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_IN_MASK		(0x00000003)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_IN_LSBMASK		(0x00000003)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_IN_SHIFT		(0)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_IN_LENGTH		(2)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_IN_DEFAULT		(0)
#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_IN_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_OFFSET		(0x00F4)

/* MSVDX_CORE, CR_SYS_MSVDX_WDT_CONTROL, SYS_WDT_ENABLE
*/
#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_ENABLE_MASK		(0x00010000)
#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_ENABLE_LSBMASK		(0x00000001)
#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_ENABLE_SHIFT		(16)
#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_ENABLE_LENGTH		(1)
#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_ENABLE_DEFAULT		(0)
#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_SYS_MSVDX_WDT_CONTROL, SYS_WDT_CLKDIV_SELECT
*/
#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_MASK		(0x00000007)
#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_LSBMASK		(0x00000007)
#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_SHIFT		(0)
#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_LENGTH		(3)
#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_DEFAULT		(0)
#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_SYS_MSVDX_WDTIMER_OFFSET		(0x00F8)

/* MSVDX_CORE, CR_SYS_MSVDX_WDTIMER, SYS_WDT_COUNTER
*/
#define MSVDX_CORE_CR_SYS_MSVDX_WDTIMER_SYS_WDT_COUNTER_MASK		(0xFFFFFFFF)
#define MSVDX_CORE_CR_SYS_MSVDX_WDTIMER_SYS_WDT_COUNTER_LSBMASK		(0xFFFFFFFF)
#define MSVDX_CORE_CR_SYS_MSVDX_WDTIMER_SYS_WDT_COUNTER_SHIFT		(0)
#define MSVDX_CORE_CR_SYS_MSVDX_WDTIMER_SYS_WDT_COUNTER_LENGTH		(32)
#define MSVDX_CORE_CR_SYS_MSVDX_WDTIMER_SYS_WDT_COUNTER_DEFAULT		(0)
#define MSVDX_CORE_CR_SYS_MSVDX_WDTIMER_SYS_WDT_COUNTER_SIGNED_FIELD	(IMG_FALSE)

#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_OFFSET		(0x00FC)

/* MSVDX_CORE, CR_SYS_MEMORY_DEBUG2, CR_VDEB_OUTSTANDING_READ_REQS
*/
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_MASK		(0xFF000000)
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_LSBMASK		(0x000000FF)
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_SHIFT		(24)
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_LENGTH		(8)
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_DEFAULT		(0)
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_SYS_MEMORY_DEBUG2, CR_VDMC_OUTSTANDING_READ_REQS
*/
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_MASK		(0x00FF0000)
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_LSBMASK		(0x000000FF)
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_SHIFT		(16)
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_LENGTH		(8)
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_DEFAULT		(0)
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_SYS_MEMORY_DEBUG2, CR_VEC_OUTSTANDING_READ_REQS
*/
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_MASK		(0x0000FF00)
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_LSBMASK		(0x000000FF)
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_SHIFT		(8)
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_LENGTH		(8)
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_DEFAULT		(0)
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_SIGNED_FIELD	(IMG_FALSE)

/* MSVDX_CORE, CR_SYS_MEMORY_DEBUG2, CR_DMAC_OUTSTANDING_READ_REQS
*/
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_MASK		(0x000000FF)
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_LSBMASK		(0x000000FF)
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_SHIFT		(0)
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_LENGTH		(8)
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_DEFAULT		(0)
#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_SIGNED_FIELD	(IMG_FALSE)



#ifdef __cplusplus
}
#endif

#endif /* __MSVDX_CORE_REGS_H__ */
