Analysis & Synthesis report for v2
Mon Jun 04 16:44:25 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_q7g1:auto_generated
 17. Source assignments for RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_q7g1:auto_generated
 18. Parameter Settings for User Entity Instance: pll:pllunit|altpll:altpll_component
 19. Parameter Settings for Inferred Entity Instance: RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0
 20. Parameter Settings for Inferred Entity Instance: RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0
 21. altpll Parameter Settings by Entity Instance
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_15_shift"
 24. Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_14_shift"
 25. Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_13_shift"
 26. Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_12_shift"
 27. Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_11_shift"
 28. Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_10_shift"
 29. Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_9_shift"
 30. Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_8_shift"
 31. Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_7_shift"
 32. Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_6_shift"
 33. Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_5_shift"
 34. Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_4_shift"
 35. Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_3_shift"
 36. Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_2_shift"
 37. Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_1_shift"
 38. Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_0_shift"
 39. Port Connectivity Checks: "EXAMPLE:unit01"
 40. Port Connectivity Checks: "RS232_STANDARD_INTERFACE:unit00"
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 04 16:44:25 2018       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; v2                                          ;
; Top-level Entity Name              ; FPGA                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 7,422                                       ;
;     Total combinational functions  ; 7,252                                       ;
;     Dedicated logic registers      ; 528                                         ;
; Total registers                    ; 528                                         ;
; Total pins                         ; 3                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M08DAF256C8GES   ;                    ;
; Top-level entity name                                                      ; FPGA               ; v2                 ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; xor_des.vhd                      ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/xor_des.vhd                  ;         ;
; sbox.vhd                         ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/sbox.vhd                     ;         ;
; PC_1.vhd                         ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/PC_1.vhd                     ;         ;
; p_block_permutation.vhd          ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/p_block_permutation.vhd      ;         ;
; keys_halves_shift.vhd            ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/keys_halves_shift.vhd        ;         ;
; keys_generator.vhd               ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/keys_generator.vhd           ;         ;
; key_xor.vhd                      ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/key_xor.vhd                  ;         ;
; key_compression.vhd              ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/key_compression.vhd          ;         ;
; initial_permutation.vhd          ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/initial_permutation.vhd      ;         ;
; final_permutation.vhd            ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/final_permutation.vhd        ;         ;
; extended_permutation.vhd         ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/extended_permutation.vhd     ;         ;
; des.vhd                          ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/des.vhd                      ;         ;
; RS232_TRANSMITTER.vhd            ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_TRANSMITTER.vhd        ;         ;
; RS232_STANDARD_INTERFACE.vhd     ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_STANDARD_INTERFACE.vhd ;         ;
; RS232_RECEIVER.vhd               ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_RECEIVER.vhd           ;         ;
; RS232_MEMORY.vhd                 ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_MEMORY.vhd             ;         ;
; RS232_INTERFACE_PKG.vhd          ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_INTERFACE_PKG.vhd      ;         ;
; RS232_INTERFACE.vhd              ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_INTERFACE.vhd          ;         ;
; FPGA.vhd                         ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/FPGA.vhd                     ;         ;
; EXAMPLE.vhd                      ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd                  ;         ;
; COMMAND_CONTROL.vhd              ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/COMMAND_CONTROL.vhd          ;         ;
; BINTOASCII.vhd                   ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/BINTOASCII.vhd               ;         ;
; ASCIITOBIN.vhd                   ; yes             ; User VHDL File               ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/ASCIITOBIN.vhd               ;         ;
; pll.vhd                          ; yes             ; User Wizard-Generated File   ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/pll.vhd                      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/db/pll_altpll.v              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_q7g1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/db/altsyncram_q7g1.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 7,422                                                                          ;
;                                             ;                                                                                ;
; Total combinational functions               ; 7252                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                ;
;     -- 4 input functions                    ; 5693                                                                           ;
;     -- 3 input functions                    ; 702                                                                            ;
;     -- <=2 input functions                  ; 857                                                                            ;
;                                             ;                                                                                ;
; Logic elements by mode                      ;                                                                                ;
;     -- normal mode                          ; 7108                                                                           ;
;     -- arithmetic mode                      ; 144                                                                            ;
;                                             ;                                                                                ;
; Total registers                             ; 528                                                                            ;
;     -- Dedicated logic registers            ; 528                                                                            ;
;     -- I/O registers                        ; 0                                                                              ;
;                                             ;                                                                                ;
; I/O pins                                    ; 3                                                                              ;
; Total memory bits                           ; 2048                                                                           ;
;                                             ;                                                                                ;
; Embedded Multiplier 9-bit elements          ; 0                                                                              ;
;                                             ;                                                                                ;
; Total PLLs                                  ; 1                                                                              ;
;     -- PLLs                                 ; 1                                                                              ;
;                                             ;                                                                                ;
; Maximum fan-out node                        ; pll:pllunit|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 545                                                                            ;
; Total fan-out                               ; 28489                                                                          ;
; Average fan-out                             ; 3.65                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                  ; Entity Name              ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |FPGA                                           ; 7252 (1)            ; 528 (0)                   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 3    ; 0            ; 0          ; |FPGA                                                                                                                                ; FPGA                     ; work         ;
;    |EXAMPLE:unit01|                             ; 6812 (270)          ; 280 (280)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01                                                                                                                 ; EXAMPLE                  ; work         ;
;       |des:DES|                                 ; 6542 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES                                                                                                         ; des                      ; work         ;
;          |key_xor:eight_round_2|                ; 53 (53)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|key_xor:eight_round_2                                                                                   ; key_xor                  ; work         ;
;          |key_xor:eleven_round_2|               ; 56 (56)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|key_xor:eleven_round_2                                                                                  ; key_xor                  ; work         ;
;          |key_xor:fifteen_round_2|              ; 51 (51)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|key_xor:fifteen_round_2                                                                                 ; key_xor                  ; work         ;
;          |key_xor:first_round_2|                ; 46 (46)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|key_xor:first_round_2                                                                                   ; key_xor                  ; work         ;
;          |key_xor:five_round_2|                 ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|key_xor:five_round_2                                                                                    ; key_xor                  ; work         ;
;          |key_xor:four_round_2|                 ; 46 (46)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|key_xor:four_round_2                                                                                    ; key_xor                  ; work         ;
;          |key_xor:fourteen_round_2|             ; 52 (52)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|key_xor:fourteen_round_2                                                                                ; key_xor                  ; work         ;
;          |key_xor:nine_round_2|                 ; 50 (50)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|key_xor:nine_round_2                                                                                    ; key_xor                  ; work         ;
;          |key_xor:second_round_2|               ; 63 (63)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|key_xor:second_round_2                                                                                  ; key_xor                  ; work         ;
;          |key_xor:seven_round_2|                ; 56 (56)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|key_xor:seven_round_2                                                                                   ; key_xor                  ; work         ;
;          |key_xor:six_round_2|                  ; 84 (84)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|key_xor:six_round_2                                                                                     ; key_xor                  ; work         ;
;          |key_xor:sixteen_round_2|              ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|key_xor:sixteen_round_2                                                                                 ; key_xor                  ; work         ;
;          |key_xor:ten_round_2|                  ; 50 (50)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|key_xor:ten_round_2                                                                                     ; key_xor                  ; work         ;
;          |key_xor:third_round_2|                ; 51 (51)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|key_xor:third_round_2                                                                                   ; key_xor                  ; work         ;
;          |key_xor:thirteen_round_2|             ; 51 (51)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|key_xor:thirteen_round_2                                                                                ; key_xor                  ; work         ;
;          |key_xor:twelve_round_2|               ; 51 (51)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|key_xor:twelve_round_2                                                                                  ; key_xor                  ; work         ;
;          |sbox:eight_round_3|                   ; 320 (320)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|sbox:eight_round_3                                                                                      ; sbox                     ; work         ;
;          |sbox:eleven_round_3|                  ; 323 (323)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|sbox:eleven_round_3                                                                                     ; sbox                     ; work         ;
;          |sbox:fifteen_round_3|                 ; 328 (328)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|sbox:fifteen_round_3                                                                                    ; sbox                     ; work         ;
;          |sbox:first_round_3|                   ; 349 (349)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|sbox:first_round_3                                                                                      ; sbox                     ; work         ;
;          |sbox:five_round_3|                    ; 322 (322)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|sbox:five_round_3                                                                                       ; sbox                     ; work         ;
;          |sbox:four_round_3|                    ; 333 (333)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|sbox:four_round_3                                                                                       ; sbox                     ; work         ;
;          |sbox:fourteen_round_3|                ; 317 (317)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|sbox:fourteen_round_3                                                                                   ; sbox                     ; work         ;
;          |sbox:nine_round_3|                    ; 341 (341)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|sbox:nine_round_3                                                                                       ; sbox                     ; work         ;
;          |sbox:second_round_3|                  ; 324 (324)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|sbox:second_round_3                                                                                     ; sbox                     ; work         ;
;          |sbox:seven_round_3|                   ; 322 (322)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|sbox:seven_round_3                                                                                      ; sbox                     ; work         ;
;          |sbox:six_round_3|                     ; 329 (329)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|sbox:six_round_3                                                                                        ; sbox                     ; work         ;
;          |sbox:sixteen_round_3|                 ; 361 (361)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|sbox:sixteen_round_3                                                                                    ; sbox                     ; work         ;
;          |sbox:ten_round_3|                     ; 326 (326)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|sbox:ten_round_3                                                                                        ; sbox                     ; work         ;
;          |sbox:third_round_3|                   ; 328 (328)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|sbox:third_round_3                                                                                      ; sbox                     ; work         ;
;          |sbox:thirteen_round_3|                ; 319 (319)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|sbox:thirteen_round_3                                                                                   ; sbox                     ; work         ;
;          |sbox:twelve_round_3|                  ; 327 (327)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|sbox:twelve_round_3                                                                                     ; sbox                     ; work         ;
;          |xor_des:eight_round_5|                ; 34 (34)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|xor_des:eight_round_5                                                                                   ; xor_des                  ; work         ;
;          |xor_des:eleven_round_5|               ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|xor_des:eleven_round_5                                                                                  ; xor_des                  ; work         ;
;          |xor_des:fifteen_round_5|              ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|xor_des:fifteen_round_5                                                                                 ; xor_des                  ; work         ;
;          |xor_des:first_round_5|                ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|xor_des:first_round_5                                                                                   ; xor_des                  ; work         ;
;          |xor_des:five_round_5|                 ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|xor_des:five_round_5                                                                                    ; xor_des                  ; work         ;
;          |xor_des:four_round_5|                 ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|xor_des:four_round_5                                                                                    ; xor_des                  ; work         ;
;          |xor_des:fourteen_round_5|             ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|xor_des:fourteen_round_5                                                                                ; xor_des                  ; work         ;
;          |xor_des:nine_round_5|                 ; 27 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|xor_des:nine_round_5                                                                                    ; xor_des                  ; work         ;
;          |xor_des:second_round_5|               ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|xor_des:second_round_5                                                                                  ; xor_des                  ; work         ;
;          |xor_des:seven_round_5|                ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|xor_des:seven_round_5                                                                                   ; xor_des                  ; work         ;
;          |xor_des:six_round_5|                  ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|xor_des:six_round_5                                                                                     ; xor_des                  ; work         ;
;          |xor_des:ten_round_5|                  ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|xor_des:ten_round_5                                                                                     ; xor_des                  ; work         ;
;          |xor_des:third_round_5|                ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|xor_des:third_round_5                                                                                   ; xor_des                  ; work         ;
;          |xor_des:thirteen_round_5|             ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|xor_des:thirteen_round_5                                                                                ; xor_des                  ; work         ;
;          |xor_des:twelve_round_5|               ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|EXAMPLE:unit01|des:DES|xor_des:twelve_round_5                                                                                  ; xor_des                  ; work         ;
;    |RS232_STANDARD_INTERFACE:unit00|            ; 439 (0)             ; 248 (0)                   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|RS232_STANDARD_INTERFACE:unit00                                                                                                ; RS232_STANDARD_INTERFACE ; work         ;
;       |COMMAND_CONTROL:unit02|                  ; 286 (273)           ; 138 (138)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02                                                                         ; COMMAND_CONTROL          ; work         ;
;          |ASCIITOBIN:asciitobin_1|              ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|ASCIITOBIN:asciitobin_1                                                 ; ASCIITOBIN               ; work         ;
;          |BINTOASCII:bintoascii_1|              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|BINTOASCII:bintoascii_1                                                 ; BINTOASCII               ; work         ;
;       |RS232_INTERFACE:unit01|                  ; 153 (0)             ; 110 (0)                   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01                                                                         ; RS232_INTERFACE          ; work         ;
;          |RS232_MEMORY:unit01|                  ; 28 (28)             ; 22 (22)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01                                                     ; RS232_MEMORY             ; work         ;
;             |altsyncram:MEM_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0                                ; altsyncram               ; work         ;
;                |altsyncram_q7g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_q7g1:auto_generated ; altsyncram_q7g1          ; work         ;
;          |RS232_MEMORY:unit03|                  ; 28 (28)             ; 22 (22)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03                                                     ; RS232_MEMORY             ; work         ;
;             |altsyncram:MEM_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0                                ; altsyncram               ; work         ;
;                |altsyncram_q7g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_q7g1:auto_generated ; altsyncram_q7g1          ; work         ;
;          |RS232_RECEIVER:unit04|                ; 48 (48)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04                                                   ; RS232_RECEIVER           ; work         ;
;          |RS232_TRANSMITTER:unit02|             ; 49 (49)             ; 34 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02                                                ; RS232_TRANSMITTER        ; work         ;
;    |pll:pllunit|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|pll:pllunit                                                                                                                    ; pll                      ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|pll:pllunit|altpll:altpll_component                                                                                            ; altpll                   ; work         ;
;          |pll_altpll:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|pll:pllunit|altpll:altpll_component|pll_altpll:auto_generated                                                                  ; pll_altpll               ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_q7g1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_q7g1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Altera ; ALTPLL       ; 16.1    ; N/A          ; N/A          ; |FPGA|pll:pllunit ; pll.vhd         ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                                                ; Reason for Removal                                                                      ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; EXAMPLE:unit01|DOUT[3]~reg0                                                                  ; Stuck at GND due to stuck port data_in                                                  ;
; EXAMPLE:unit01|DOUT[2]~reg0                                                                  ; Stuck at GND due to stuck port data_in                                                  ;
; EXAMPLE:unit01|DOUT[1]~reg0                                                                  ; Stuck at GND due to stuck port data_in                                                  ;
; EXAMPLE:unit01|DOUT[0]~reg0                                                                  ; Stuck at GND due to stuck port data_in                                                  ;
; EXAMPLE:unit01|DOUT[24]~en                                                                   ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[23]~en                                                                   ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[22]~en                                                                   ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[21]~en                                                                   ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[20]~en                                                                   ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[19]~en                                                                   ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[18]~en                                                                   ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[17]~en                                                                   ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[16]~en                                                                   ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[15]~en                                                                   ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[14]~en                                                                   ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[13]~en                                                                   ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[12]~en                                                                   ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[11]~en                                                                   ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[10]~en                                                                   ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[9]~en                                                                    ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[8]~en                                                                    ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[7]~en                                                                    ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[6]~en                                                                    ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[5]~en                                                                    ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[4]~en                                                                    ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[3]~en                                                                    ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[2]~en                                                                    ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[1]~en                                                                    ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[0]~en                                                                    ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[25]~en                                                                   ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[26]~en                                                                   ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[27]~en                                                                   ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[28]~en                                                                   ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[29]~en                                                                   ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[30]~en                                                                   ; Lost fanout                                                                             ;
; EXAMPLE:unit01|DOUT[31]~en                                                                   ; Lost fanout                                                                             ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[2]~en        ; Lost fanout                                                                             ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[1]~en        ; Lost fanout                                                                             ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[0]~en        ; Lost fanout                                                                             ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[3]~en        ; Lost fanout                                                                             ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[4]~en        ; Lost fanout                                                                             ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[5]~en        ; Lost fanout                                                                             ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[6]~en        ; Lost fanout                                                                             ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[7]~en        ; Lost fanout                                                                             ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[2]~en        ; Lost fanout                                                                             ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[1]~en        ; Lost fanout                                                                             ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[0]~en        ; Lost fanout                                                                             ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[3]~en        ; Lost fanout                                                                             ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[4]~en        ; Lost fanout                                                                             ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[5]~en        ; Lost fanout                                                                             ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[6]~en        ; Lost fanout                                                                             ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[7]~en        ; Lost fanout                                                                             ;
; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[1,4..6]              ; Merged with RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[7]  ;
; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[0,2]                 ; Merged with RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[3]  ;
; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[9,12,13]             ; Merged with RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[14] ;
; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[8,10]                ; Merged with RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[11] ;
; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[21]                  ; Merged with RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[22] ;
; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[16]                  ; Merged with RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[18] ;
; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[29]                  ; Merged with RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[30] ;
; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[37]                  ; Merged with RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[38] ;
; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[45]                  ; Merged with RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[46] ;
; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|FSM[7]                                ; Merged with RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|FSM[6]               ;
; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[7,15,23,31,39,47,55] ; Stuck at GND due to stuck port data_in                                                  ;
; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[3]                   ; Merged with RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[14] ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|FSM[3]       ; Stuck at GND due to stuck port data_in                                                  ;
; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|FSM[6]                                ; Stuck at GND due to stuck port data_in                                                  ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|FSM[3]          ; Stuck at GND due to stuck port data_in                                                  ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXS[7]            ; Lost fanout                                                                             ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|IXL[7]            ; Lost fanout                                                                             ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXS[7]            ; Lost fanout                                                                             ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|IXL[7]            ; Lost fanout                                                                             ;
; Total Number of Removed Registers = 84                                                       ;                                                                                         ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                           ;
+----------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------+
; Register name                                                              ; Reason for Removal        ; Registers Removed due to This Register                                       ;
+----------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------+
; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[7] ; Stuck at GND              ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[15], ;
;                                                                            ; due to stuck port data_in ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[23], ;
;                                                                            ;                           ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[31], ;
;                                                                            ;                           ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[39], ;
;                                                                            ;                           ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[47], ;
;                                                                            ;                           ; RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[55]  ;
; EXAMPLE:unit01|DOUT[3]~reg0                                                ; Stuck at GND              ; EXAMPLE:unit01|DOUT[3]~en                                                    ;
;                                                                            ; due to stuck port data_in ;                                                                              ;
; EXAMPLE:unit01|DOUT[2]~reg0                                                ; Stuck at GND              ; EXAMPLE:unit01|DOUT[2]~en                                                    ;
;                                                                            ; due to stuck port data_in ;                                                                              ;
; EXAMPLE:unit01|DOUT[1]~reg0                                                ; Stuck at GND              ; EXAMPLE:unit01|DOUT[1]~en                                                    ;
;                                                                            ; due to stuck port data_in ;                                                                              ;
; EXAMPLE:unit01|DOUT[0]~reg0                                                ; Stuck at GND              ; EXAMPLE:unit01|DOUT[0]~en                                                    ;
;                                                                            ; due to stuck port data_in ;                                                                              ;
+----------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 528   ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 41    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 483   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                     ;
+----------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------+---------+
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|TX_REG ; 2       ;
; Total number of inverted registers = 1                                                 ;         ;
+----------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+
; Register Name                                                                           ; Megafunction                                                                         ; Type ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[0]~reg0 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|MEM_rtl_0 ; RAM  ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[1]~reg0 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|MEM_rtl_0 ; RAM  ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[2]~reg0 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|MEM_rtl_0 ; RAM  ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[3]~reg0 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|MEM_rtl_0 ; RAM  ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[4]~reg0 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|MEM_rtl_0 ; RAM  ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[5]~reg0 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|MEM_rtl_0 ; RAM  ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[6]~reg0 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|MEM_rtl_0 ; RAM  ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[7]~reg0 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|MEM_rtl_0 ; RAM  ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[0]~reg0 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|MEM_rtl_0 ; RAM  ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[1]~reg0 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|MEM_rtl_0 ; RAM  ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[2]~reg0 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|MEM_rtl_0 ; RAM  ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[3]~reg0 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|MEM_rtl_0 ; RAM  ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[4]~reg0 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|MEM_rtl_0 ; RAM  ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[5]~reg0 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|MEM_rtl_0 ; RAM  ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[6]~reg0 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|MEM_rtl_0 ; RAM  ;
; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[7]~reg0 ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|MEM_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGA|RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|CLOCK_COUNTER[7]     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FPGA|RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|TRANSMIT_REGISTER[0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA|RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|TRANSMIT_REGISTER[6] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA|RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|COUNTER_READ[2]                               ;
; 3:1                ; 44 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |FPGA|RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_WRITE[7]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA|RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|BIT_COUNTER[2]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA|EXAMPLE:unit01|COUNTER[40]                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |FPGA|RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|RECEIVE_REGISTER[3]     ;
; 4:1                ; 39 bits   ; 78 LEs        ; 78 LEs               ; 0 LEs                  ; Yes        ; |FPGA|RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_MESSAGE[46]                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA|RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[0]                              ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |FPGA|RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|REGISTER_READ[17]                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |FPGA|RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04|CLOCK_COUNTER[9]        ;
; 18:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |FPGA|RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|FSM[3]               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |FPGA|RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02|FSM[1]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FPGA|RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|Mux2                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |FPGA|RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|INT_ADDR[0]                                   ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |FPGA|RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|RS232_DOUT[1]                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0|altsyncram_q7g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0|altsyncram_q7g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pllunit|altpll:altpll_component ;
+-------------------------------+-----------------------+--------------------------+
; Parameter Name                ; Value                 ; Type                     ;
+-------------------------------+-----------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                  ;
; PLL_TYPE                      ; AUTO                  ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 100000                ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                  ;
; LOCK_HIGH                     ; 1                     ; Untyped                  ;
; LOCK_LOW                      ; 1                     ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                  ;
; SKIP_VCO                      ; OFF                   ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                  ;
; BANDWIDTH                     ; 0                     ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                  ;
; DOWN_SPREAD                   ; 0                     ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                  ;
; DPA_DIVIDER                   ; 0                     ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                  ;
; VCO_MIN                       ; 0                     ; Untyped                  ;
; VCO_MAX                       ; 0                     ; Untyped                  ;
; VCO_CENTER                    ; 0                     ; Untyped                  ;
; PFD_MIN                       ; 0                     ; Untyped                  ;
; PFD_MAX                       ; 0                     ; Untyped                  ;
; M_INITIAL                     ; 0                     ; Untyped                  ;
; M                             ; 0                     ; Untyped                  ;
; N                             ; 1                     ; Untyped                  ;
; M2                            ; 1                     ; Untyped                  ;
; N2                            ; 1                     ; Untyped                  ;
; SS                            ; 1                     ; Untyped                  ;
; C0_HIGH                       ; 0                     ; Untyped                  ;
; C1_HIGH                       ; 0                     ; Untyped                  ;
; C2_HIGH                       ; 0                     ; Untyped                  ;
; C3_HIGH                       ; 0                     ; Untyped                  ;
; C4_HIGH                       ; 0                     ; Untyped                  ;
; C5_HIGH                       ; 0                     ; Untyped                  ;
; C6_HIGH                       ; 0                     ; Untyped                  ;
; C7_HIGH                       ; 0                     ; Untyped                  ;
; C8_HIGH                       ; 0                     ; Untyped                  ;
; C9_HIGH                       ; 0                     ; Untyped                  ;
; C0_LOW                        ; 0                     ; Untyped                  ;
; C1_LOW                        ; 0                     ; Untyped                  ;
; C2_LOW                        ; 0                     ; Untyped                  ;
; C3_LOW                        ; 0                     ; Untyped                  ;
; C4_LOW                        ; 0                     ; Untyped                  ;
; C5_LOW                        ; 0                     ; Untyped                  ;
; C6_LOW                        ; 0                     ; Untyped                  ;
; C7_LOW                        ; 0                     ; Untyped                  ;
; C8_LOW                        ; 0                     ; Untyped                  ;
; C9_LOW                        ; 0                     ; Untyped                  ;
; C0_INITIAL                    ; 0                     ; Untyped                  ;
; C1_INITIAL                    ; 0                     ; Untyped                  ;
; C2_INITIAL                    ; 0                     ; Untyped                  ;
; C3_INITIAL                    ; 0                     ; Untyped                  ;
; C4_INITIAL                    ; 0                     ; Untyped                  ;
; C5_INITIAL                    ; 0                     ; Untyped                  ;
; C6_INITIAL                    ; 0                     ; Untyped                  ;
; C7_INITIAL                    ; 0                     ; Untyped                  ;
; C8_INITIAL                    ; 0                     ; Untyped                  ;
; C9_INITIAL                    ; 0                     ; Untyped                  ;
; C0_MODE                       ; BYPASS                ; Untyped                  ;
; C1_MODE                       ; BYPASS                ; Untyped                  ;
; C2_MODE                       ; BYPASS                ; Untyped                  ;
; C3_MODE                       ; BYPASS                ; Untyped                  ;
; C4_MODE                       ; BYPASS                ; Untyped                  ;
; C5_MODE                       ; BYPASS                ; Untyped                  ;
; C6_MODE                       ; BYPASS                ; Untyped                  ;
; C7_MODE                       ; BYPASS                ; Untyped                  ;
; C8_MODE                       ; BYPASS                ; Untyped                  ;
; C9_MODE                       ; BYPASS                ; Untyped                  ;
; C0_PH                         ; 0                     ; Untyped                  ;
; C1_PH                         ; 0                     ; Untyped                  ;
; C2_PH                         ; 0                     ; Untyped                  ;
; C3_PH                         ; 0                     ; Untyped                  ;
; C4_PH                         ; 0                     ; Untyped                  ;
; C5_PH                         ; 0                     ; Untyped                  ;
; C6_PH                         ; 0                     ; Untyped                  ;
; C7_PH                         ; 0                     ; Untyped                  ;
; C8_PH                         ; 0                     ; Untyped                  ;
; C9_PH                         ; 0                     ; Untyped                  ;
; L0_HIGH                       ; 1                     ; Untyped                  ;
; L1_HIGH                       ; 1                     ; Untyped                  ;
; G0_HIGH                       ; 1                     ; Untyped                  ;
; G1_HIGH                       ; 1                     ; Untyped                  ;
; G2_HIGH                       ; 1                     ; Untyped                  ;
; G3_HIGH                       ; 1                     ; Untyped                  ;
; E0_HIGH                       ; 1                     ; Untyped                  ;
; E1_HIGH                       ; 1                     ; Untyped                  ;
; E2_HIGH                       ; 1                     ; Untyped                  ;
; E3_HIGH                       ; 1                     ; Untyped                  ;
; L0_LOW                        ; 1                     ; Untyped                  ;
; L1_LOW                        ; 1                     ; Untyped                  ;
; G0_LOW                        ; 1                     ; Untyped                  ;
; G1_LOW                        ; 1                     ; Untyped                  ;
; G2_LOW                        ; 1                     ; Untyped                  ;
; G3_LOW                        ; 1                     ; Untyped                  ;
; E0_LOW                        ; 1                     ; Untyped                  ;
; E1_LOW                        ; 1                     ; Untyped                  ;
; E2_LOW                        ; 1                     ; Untyped                  ;
; E3_LOW                        ; 1                     ; Untyped                  ;
; L0_INITIAL                    ; 1                     ; Untyped                  ;
; L1_INITIAL                    ; 1                     ; Untyped                  ;
; G0_INITIAL                    ; 1                     ; Untyped                  ;
; G1_INITIAL                    ; 1                     ; Untyped                  ;
; G2_INITIAL                    ; 1                     ; Untyped                  ;
; G3_INITIAL                    ; 1                     ; Untyped                  ;
; E0_INITIAL                    ; 1                     ; Untyped                  ;
; E1_INITIAL                    ; 1                     ; Untyped                  ;
; E2_INITIAL                    ; 1                     ; Untyped                  ;
; E3_INITIAL                    ; 1                     ; Untyped                  ;
; L0_MODE                       ; BYPASS                ; Untyped                  ;
; L1_MODE                       ; BYPASS                ; Untyped                  ;
; G0_MODE                       ; BYPASS                ; Untyped                  ;
; G1_MODE                       ; BYPASS                ; Untyped                  ;
; G2_MODE                       ; BYPASS                ; Untyped                  ;
; G3_MODE                       ; BYPASS                ; Untyped                  ;
; E0_MODE                       ; BYPASS                ; Untyped                  ;
; E1_MODE                       ; BYPASS                ; Untyped                  ;
; E2_MODE                       ; BYPASS                ; Untyped                  ;
; E3_MODE                       ; BYPASS                ; Untyped                  ;
; L0_PH                         ; 0                     ; Untyped                  ;
; L1_PH                         ; 0                     ; Untyped                  ;
; G0_PH                         ; 0                     ; Untyped                  ;
; G1_PH                         ; 0                     ; Untyped                  ;
; G2_PH                         ; 0                     ; Untyped                  ;
; G3_PH                         ; 0                     ; Untyped                  ;
; E0_PH                         ; 0                     ; Untyped                  ;
; E1_PH                         ; 0                     ; Untyped                  ;
; E2_PH                         ; 0                     ; Untyped                  ;
; E3_PH                         ; 0                     ; Untyped                  ;
; M_PH                          ; 0                     ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; CLK0_COUNTER                  ; G0                    ; Untyped                  ;
; CLK1_COUNTER                  ; G0                    ; Untyped                  ;
; CLK2_COUNTER                  ; G0                    ; Untyped                  ;
; CLK3_COUNTER                  ; G0                    ; Untyped                  ;
; CLK4_COUNTER                  ; G0                    ; Untyped                  ;
; CLK5_COUNTER                  ; G0                    ; Untyped                  ;
; CLK6_COUNTER                  ; E0                    ; Untyped                  ;
; CLK7_COUNTER                  ; E1                    ; Untyped                  ;
; CLK8_COUNTER                  ; E2                    ; Untyped                  ;
; CLK9_COUNTER                  ; E3                    ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                  ;
; M_TIME_DELAY                  ; 0                     ; Untyped                  ;
; N_TIME_DELAY                  ; 0                     ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                  ;
; VCO_POST_SCALE                ; 0                     ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                  ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                  ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                  ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                  ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE           ;
+-------------------------------+-----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                                                              ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                              ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                                                              ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                              ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_q7g1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                                                              ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                              ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                                                              ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                              ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_q7g1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; pll:pllunit|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 100000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                               ;
; Entity Instance                           ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                               ;
;     -- NUMWORDS_A                         ; 128                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                               ;
;     -- NUMWORDS_B                         ; 128                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                        ;
; Entity Instance                           ; RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|altsyncram:MEM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                               ;
;     -- NUMWORDS_A                         ; 128                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                               ;
;     -- NUMWORDS_B                         ; 128                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                        ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_15_shift" ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_14_shift" ;
+---------+-------+----------+----------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------+
; b[3..1] ; Input ; Info     ; Stuck at VCC                                                                     ;
; b[0]    ; Input ; Info     ; Stuck at GND                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_13_shift" ;
+---------+-------+----------+----------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at VCC                                                                     ;
; b[1]    ; Input ; Info     ; Stuck at GND                                                                     ;
; b[0]    ; Input ; Info     ; Stuck at VCC                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_12_shift" ;
+---------+-------+----------+----------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at VCC                                                                     ;
; b[1..0] ; Input ; Info     ; Stuck at GND                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_11_shift" ;
+---------+-------+----------+----------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at VCC                                                                     ;
; b[3]    ; Input ; Info     ; Stuck at VCC                                                                     ;
; b[2]    ; Input ; Info     ; Stuck at GND                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_10_shift" ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; b[3] ; Input ; Info     ; Stuck at VCC                                                                        ;
; b[2] ; Input ; Info     ; Stuck at GND                                                                        ;
; b[1] ; Input ; Info     ; Stuck at VCC                                                                        ;
; b[0] ; Input ; Info     ; Stuck at GND                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_9_shift" ;
+---------+-------+----------+---------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------+
; b[2..1] ; Input ; Info     ; Stuck at GND                                                                    ;
; b[3]    ; Input ; Info     ; Stuck at VCC                                                                    ;
; b[0]    ; Input ; Info     ; Stuck at VCC                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_8_shift" ;
+---------+-------+----------+---------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------+
; b[2..0] ; Input ; Info     ; Stuck at GND                                                                    ;
; b[3]    ; Input ; Info     ; Stuck at VCC                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_7_shift" ;
+---------+-------+----------+---------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------+
; b[2..0] ; Input ; Info     ; Stuck at VCC                                                                    ;
; b[3]    ; Input ; Info     ; Stuck at GND                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_6_shift" ;
+---------+-------+----------+---------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------+
; b[2..1] ; Input ; Info     ; Stuck at VCC                                                                    ;
; b[3]    ; Input ; Info     ; Stuck at GND                                                                    ;
; b[0]    ; Input ; Info     ; Stuck at GND                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_5_shift" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; b[3] ; Input ; Info     ; Stuck at GND                                                                       ;
; b[2] ; Input ; Info     ; Stuck at VCC                                                                       ;
; b[1] ; Input ; Info     ; Stuck at GND                                                                       ;
; b[0] ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_4_shift" ;
+---------+-------+----------+---------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at GND                                                                    ;
; b[3]    ; Input ; Info     ; Stuck at GND                                                                    ;
; b[2]    ; Input ; Info     ; Stuck at VCC                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_3_shift" ;
+---------+-------+----------+---------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at VCC                                                                    ;
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_2_shift" ;
+---------+-------+----------+---------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                    ;
; b[1]    ; Input ; Info     ; Stuck at VCC                                                                    ;
; b[0]    ; Input ; Info     ; Stuck at GND                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_1_shift" ;
+---------+-------+----------+---------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------+
; b[3..1] ; Input ; Info     ; Stuck at GND                                                                    ;
; b[0]    ; Input ; Info     ; Stuck at VCC                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_0_shift" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "EXAMPLE:unit01" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; init ; Input ; Info     ; Stuck at GND     ;
+------+-------+----------+------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "RS232_STANDARD_INTERFACE:unit00" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; init ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 3                           ;
; cycloneiii_ff         ; 528                         ;
;     ENA               ; 427                         ;
;     ENA SCLR          ; 16                          ;
;     ENA SLD           ; 40                          ;
;     SLD               ; 1                           ;
;     plain             ; 44                          ;
; cycloneiii_lcell_comb ; 7253                        ;
;     arith             ; 144                         ;
;         2 data inputs ; 131                         ;
;         3 data inputs ; 13                          ;
;     normal            ; 7109                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 714                         ;
;         3 data inputs ; 689                         ;
;         4 data inputs ; 5693                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 102.00                      ;
; Average LUT depth     ; 84.22                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon Jun 04 16:42:45 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACOMMEXAMPLE -c v2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file xor_des.vhd
    Info (12022): Found design unit 1: xor_des-ARCH_xor_des File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/xor_des.vhd Line: 14
    Info (12023): Found entity 1: xor_des File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/xor_des.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sbox.vhd
    Info (12022): Found design unit 1: sbox-ARCH_sbox File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/sbox.vhd Line: 11
    Info (12023): Found entity 1: sbox File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/sbox.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pc_1.vhd
    Info (12022): Found design unit 1: PC_1-ARCH_PC_1 File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/PC_1.vhd Line: 12
    Info (12023): Found entity 1: PC_1 File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/PC_1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file p_block_permutation.vhd
    Info (12022): Found design unit 1: p_block_permutation-ARCH_p_block_permutation File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/p_block_permutation.vhd Line: 12
    Info (12023): Found entity 1: p_block_permutation File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/p_block_permutation.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file keys_halves_shift.vhd
    Info (12022): Found design unit 1: keys_halves_shift-ARCH_keys_halves_shift File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/keys_halves_shift.vhd Line: 12
    Info (12023): Found entity 1: keys_halves_shift File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/keys_halves_shift.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file keys_generator.vhd
    Info (12022): Found design unit 1: keys_generator-ARCH_keys_generator File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/keys_generator.vhd Line: 12
    Info (12023): Found entity 1: keys_generator File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/keys_generator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file key_xor.vhd
    Info (12022): Found design unit 1: key_xor-ARCH_key_xor File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/key_xor.vhd Line: 13
    Info (12023): Found entity 1: key_xor File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/key_xor.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file key_compression.vhd
    Info (12022): Found design unit 1: key_compression-ARCH_key_compression File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/key_compression.vhd Line: 11
    Info (12023): Found entity 1: key_compression File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/key_compression.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file initial_permutation.vhd
    Info (12022): Found design unit 1: initial_permutation-ARCH_initial_permutation File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/initial_permutation.vhd Line: 11
    Info (12023): Found entity 1: initial_permutation File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/initial_permutation.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file final_permutation.vhd
    Info (12022): Found design unit 1: final_permutation-ARCH_final_permutation File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/final_permutation.vhd Line: 11
    Info (12023): Found entity 1: final_permutation File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/final_permutation.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file extended_permutation.vhd
    Info (12022): Found design unit 1: extended_permutation-ARCH_extended_permutation File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/extended_permutation.vhd Line: 12
    Info (12023): Found entity 1: extended_permutation File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/extended_permutation.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file des.vhd
    Info (12022): Found design unit 1: des-ARCH_des File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/des.vhd Line: 12
    Info (12023): Found entity 1: des File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/des.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rs232_transmitter.vhd
    Info (12022): Found design unit 1: RS232_TRANSMITTER-RS232_RS232_TRANSMITTER File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_TRANSMITTER.vhd Line: 28
    Info (12023): Found entity 1: RS232_TRANSMITTER File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_TRANSMITTER.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file rs232_standard_interface.vhd
    Info (12022): Found design unit 1: RS232_STANDARD_INTERFACE-RS232_STANDARD_INTERFACE_ARCH File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_STANDARD_INTERFACE.vhd Line: 29
    Info (12023): Found entity 1: RS232_STANDARD_INTERFACE File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_STANDARD_INTERFACE.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file rs232_receiver.vhd
    Info (12022): Found design unit 1: RS232_RECEIVER-RS232_RECEIVER_ARCH File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_RECEIVER.vhd Line: 27
    Info (12023): Found entity 1: RS232_RECEIVER File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_RECEIVER.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file rs232_memory.vhd
    Info (12022): Found design unit 1: RS232_MEMORY-RS232_MEMORY_ARCH File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_MEMORY.vhd Line: 29
    Info (12023): Found entity 1: RS232_MEMORY File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_MEMORY.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file rs232_interface_pkg.vhd
    Info (12022): Found design unit 1: RS232_INTERFACE_PKG File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_INTERFACE_PKG.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file rs232_interface.vhd
    Info (12022): Found design unit 1: RS232_INTERFACE-RS232_INTERFACE_ARCH File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_INTERFACE.vhd Line: 33
    Info (12023): Found entity 1: RS232_INTERFACE File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_INTERFACE.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file fpga.vhd
    Info (12022): Found design unit 1: FPGA-FPGA_ARCH File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/FPGA.vhd Line: 23
    Info (12023): Found entity 1: FPGA File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/FPGA.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file example.vhd
    Info (12022): Found design unit 1: EXAMPLE-EXAMPLE_ARCH File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 25
    Info (12023): Found entity 1: EXAMPLE File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file command_control.vhd
    Info (12022): Found design unit 1: COMMAND_CONTROL-COMMAND_CONTROL_ARCH File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/COMMAND_CONTROL.vhd Line: 32
    Info (12023): Found entity 1: COMMAND_CONTROL File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/COMMAND_CONTROL.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file bintoascii.vhd
    Info (12022): Found design unit 1: BINTOASCII-BINTOASCII_ARCH File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/BINTOASCII.vhd Line: 21
    Info (12023): Found entity 1: BINTOASCII File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/BINTOASCII.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file asciitobin.vhd
    Info (12022): Found design unit 1: ASCIITOBIN-ASCIITOBIN_ARCH File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/ASCIITOBIN.vhd Line: 21
    Info (12023): Found entity 1: ASCIITOBIN File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/ASCIITOBIN.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/pll.vhd Line: 52
    Info (12023): Found entity 1: pll File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/pll.vhd Line: 43
Info (12127): Elaborating entity "FPGA" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pllunit" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/FPGA.vhd Line: 39
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pllunit|altpll:altpll_component" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/pll.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "pll:pllunit|altpll:altpll_component" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/pll.vhd Line: 134
Info (12133): Instantiated megafunction "pll:pllunit|altpll:altpll_component" with the following parameter: File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/pll.vhd Line: 134
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "100000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pllunit|altpll:altpll_component|pll_altpll:auto_generated" File: d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "RS232_STANDARD_INTERFACE" for hierarchy "RS232_STANDARD_INTERFACE:unit00" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/FPGA.vhd Line: 44
Info (12128): Elaborating entity "RS232_INTERFACE" for hierarchy "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_STANDARD_INTERFACE.vhd Line: 38
Info (12128): Elaborating entity "RS232_MEMORY" for hierarchy "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_INTERFACE.vhd Line: 43
Info (12128): Elaborating entity "RS232_TRANSMITTER" for hierarchy "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_TRANSMITTER:unit02" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_INTERFACE.vhd Line: 44
Info (12128): Elaborating entity "RS232_RECEIVER" for hierarchy "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_RECEIVER:unit04" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_INTERFACE.vhd Line: 47
Info (12128): Elaborating entity "COMMAND_CONTROL" for hierarchy "RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_STANDARD_INTERFACE.vhd Line: 39
Info (12128): Elaborating entity "ASCIITOBIN" for hierarchy "RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|ASCIITOBIN:asciitobin_1" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/COMMAND_CONTROL.vhd Line: 105
Info (12128): Elaborating entity "BINTOASCII" for hierarchy "RS232_STANDARD_INTERFACE:unit00|COMMAND_CONTROL:unit02|BINTOASCII:bintoascii_1" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/COMMAND_CONTROL.vhd Line: 109
Info (12128): Elaborating entity "EXAMPLE" for hierarchy "EXAMPLE:unit01" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/FPGA.vhd Line: 55
Info (12128): Elaborating entity "des" for hierarchy "EXAMPLE:unit01|des:DES" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 143
Info (12128): Elaborating entity "initial_permutation" for hierarchy "EXAMPLE:unit01|des:DES|initial_permutation:initial_permutation" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/des.vhd Line: 131
Info (12128): Elaborating entity "keys_generator" for hierarchy "EXAMPLE:unit01|des:DES|keys_generator:key_making" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/des.vhd Line: 132
Info (12128): Elaborating entity "PC_1" for hierarchy "EXAMPLE:unit01|des:DES|keys_generator:key_making|PC_1:PC1" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/keys_generator.vhd Line: 22
Info (12128): Elaborating entity "keys_halves_shift" for hierarchy "EXAMPLE:unit01|des:DES|keys_generator:key_making|keys_halves_shift:round_0_shift" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/keys_generator.vhd Line: 24
Warning (10540): VHDL Signal Declaration warning at keys_halves_shift.vhd(13): used explicit default value for signal "shift_number" because signal was never assigned a value File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/keys_halves_shift.vhd Line: 13
Info (12128): Elaborating entity "key_compression" for hierarchy "EXAMPLE:unit01|des:DES|keys_generator:key_making|key_compression:round_0_compression" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/keys_generator.vhd Line: 25
Info (12128): Elaborating entity "extended_permutation" for hierarchy "EXAMPLE:unit01|des:DES|extended_permutation:first_round_1" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/des.vhd Line: 137
Info (12128): Elaborating entity "key_xor" for hierarchy "EXAMPLE:unit01|des:DES|key_xor:first_round_2" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/des.vhd Line: 138
Info (12128): Elaborating entity "sbox" for hierarchy "EXAMPLE:unit01|des:DES|sbox:first_round_3" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/des.vhd Line: 139
Info (12128): Elaborating entity "p_block_permutation" for hierarchy "EXAMPLE:unit01|des:DES|p_block_permutation:first_round_4" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/des.vhd Line: 140
Info (12128): Elaborating entity "xor_des" for hierarchy "EXAMPLE:unit01|des:DES|xor_des:first_round_5" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/des.vhd Line: 141
Info (12128): Elaborating entity "final_permutation" for hierarchy "EXAMPLE:unit01|des:DES|final_permutation:final" File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/des.vhd Line: 249
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[24]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[23]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[22]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[21]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[20]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[19]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[18]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[17]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[16]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[15]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[14]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[13]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[12]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[11]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[10]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[9]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[8]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[7]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[6]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[5]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[4]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[3]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[2]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[1]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[0]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[25]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[26]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[27]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[28]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[29]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[30]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "EXAMPLE:unit01|DOUT[31]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/EXAMPLE.vhd Line: 120
    Warning (13049): Converted tri-state buffer "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[2]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_MEMORY.vhd Line: 99
    Warning (13049): Converted tri-state buffer "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[1]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_MEMORY.vhd Line: 99
    Warning (13049): Converted tri-state buffer "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[0]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_MEMORY.vhd Line: 99
    Warning (13049): Converted tri-state buffer "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[3]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_MEMORY.vhd Line: 99
    Warning (13049): Converted tri-state buffer "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[4]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_MEMORY.vhd Line: 99
    Warning (13049): Converted tri-state buffer "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[5]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_MEMORY.vhd Line: 99
    Warning (13049): Converted tri-state buffer "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[6]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_MEMORY.vhd Line: 99
    Warning (13049): Converted tri-state buffer "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|DOUT[7]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_MEMORY.vhd Line: 99
    Warning (13049): Converted tri-state buffer "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[2]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_MEMORY.vhd Line: 99
    Warning (13049): Converted tri-state buffer "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[1]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_MEMORY.vhd Line: 99
    Warning (13049): Converted tri-state buffer "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[0]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_MEMORY.vhd Line: 99
    Warning (13049): Converted tri-state buffer "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[3]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_MEMORY.vhd Line: 99
    Warning (13049): Converted tri-state buffer "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[4]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_MEMORY.vhd Line: 99
    Warning (13049): Converted tri-state buffer "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[5]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_MEMORY.vhd Line: 99
    Warning (13049): Converted tri-state buffer "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[6]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_MEMORY.vhd Line: 99
    Warning (13049): Converted tri-state buffer "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|DOUT[7]" feeding internal logic into a wire File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/RS232_MEMORY.vhd Line: 99
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit03|MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0"
Info (12133): Instantiated megafunction "RS232_STANDARD_INTERFACE:unit00|RS232_INTERFACE:unit01|RS232_MEMORY:unit01|altsyncram:MEM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q7g1.tdf
    Info (12023): Found entity 1: altsyncram_q7g1 File: D:/intelFPGA_lite/projects/despll/FPGACOMMEXAMPLE/db/altsyncram_q7g1.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 52 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7475 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 7455 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 756 megabytes
    Info: Processing ended: Mon Jun 04 16:44:25 2018
    Info: Elapsed time: 00:01:40
    Info: Total CPU time (on all processors): 00:02:01


