{"Source Block": ["verilog-ethernet/rtl/axis_cobs_encode.v@96:106@HdlIdDef", "\nwire [7:0] code_fifo_out_tdata;\nwire code_fifo_out_tvalid;\nwire code_fifo_out_tlast;\nwire code_fifo_out_tuser;\nreg code_fifo_out_tready;\n\naxis_fifo #(\n    .DEPTH(256),\n    .DATA_WIDTH(8),\n    .KEEP_ENABLE(0),\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_cobs_encode.v@94:104", "reg code_fifo_in_tuser;\nwire code_fifo_in_tready;\n\nwire [7:0] code_fifo_out_tdata;\nwire code_fifo_out_tvalid;\nwire code_fifo_out_tlast;\nwire code_fifo_out_tuser;\nreg code_fifo_out_tready;\n\naxis_fifo #(\n    .DEPTH(256),\n"], ["verilog-ethernet/rtl/axis_cobs_encode.v@95:105", "wire code_fifo_in_tready;\n\nwire [7:0] code_fifo_out_tdata;\nwire code_fifo_out_tvalid;\nwire code_fifo_out_tlast;\nwire code_fifo_out_tuser;\nreg code_fifo_out_tready;\n\naxis_fifo #(\n    .DEPTH(256),\n    .DATA_WIDTH(8),\n"]], "Diff Content": {"Delete": [], "Add": [[101, "assign s_axis_tready = code_fifo_in_tready && data_fifo_in_tready && s_axis_tready_mask;\n"]]}}