===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.5507 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3415 ( 17.1%)    0.3415 ( 22.0%)  FIR Parser
    1.3361 ( 66.9%)    0.8901 ( 57.4%)  'firrtl.circuit' Pipeline
    0.1611 (  8.1%)    0.0850 (  5.5%)    'firrtl.module' Pipeline
    0.1417 (  7.1%)    0.0749 (  4.8%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0193 (  1.0%)    0.0100 (  0.6%)      LowerCHIRRTL
    0.0171 (  0.9%)    0.0171 (  1.1%)    InferWidths
    0.0656 (  3.3%)    0.0656 (  4.2%)    InferResets
    0.0033 (  0.2%)    0.0033 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1436 (  7.2%)    0.1436 (  9.3%)    LowerFIRRTLTypes
    0.7507 ( 37.6%)    0.3808 ( 24.6%)    'firrtl.module' Pipeline
    0.1078 (  5.4%)    0.0594 (  3.8%)      ExpandWhens
    0.6429 ( 32.2%)    0.3215 ( 20.7%)      Canonicalizer
    0.0258 (  1.3%)    0.0258 (  1.7%)    Inliner
    0.0366 (  1.8%)    0.0366 (  2.4%)    IMConstProp
    0.0006 (  0.0%)    0.0006 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1352 (  6.8%)    0.1352 (  8.7%)    'firrtl.module' Pipeline
    0.1352 (  6.8%)    0.1352 (  8.7%)      Canonicalizer
    0.1046 (  5.2%)    0.1046 (  6.7%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1202 (  6.0%)    0.1202 (  7.8%)  'hw.module' Pipeline
    0.0013 (  0.1%)    0.0013 (  0.1%)    HWCleanup
    0.0337 (  1.7%)    0.0337 (  2.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0842 (  4.2%)    0.0842 (  5.4%)    Canonicalizer
    0.0011 (  0.1%)    0.0011 (  0.1%)    HWLegalizeModules
    0.0069 (  0.3%)    0.0069 (  0.4%)  HWLegalizeNames
    0.0175 (  0.9%)    0.0175 (  1.1%)  'hw.module' Pipeline
    0.0175 (  0.9%)    0.0175 (  1.1%)    PrettifyVerilog
    0.0687 (  3.4%)    0.0687 (  4.4%)  Output
    0.0011 (  0.1%)    0.0011 (  0.1%)  Rest
    1.9967 (100.0%)    1.5507 (100.0%)  Total

{
  totalTime: 1.562,
  maxMemory: 70029312
}
