Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Jan 14 16:57:27 2025
| Host         : enty-vm running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file vc707_timing.rpt
| Design       : vc707
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (39)
6. checking no_output_delay (82)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (39)
-------------------------------
 There are 39 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (82)
--------------------------------
 There are 82 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.296        0.000                      0                28773        0.059        0.000                      0                28773        0.264        0.000                       0                 10298  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
clk200_p       {0.000 2.500}        5.000           200.000         
  crg_clkout0  {0.000 4.000}        8.000           125.000         
  crg_clkout1  {0.000 1.000}        2.000           500.000         
  crg_clkout2  {0.000 2.500}        5.000           200.000         
  mmcm_fb      {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200_p             4.273        0.000                      0                    7        0.172        0.000                      0                    7        1.100        0.000                       0                    10  
  crg_clkout0        0.296        0.000                      0                28204        0.059        0.000                      0                28204        3.232        0.000                       0                 10141  
  crg_clkout1                                                                                                                                                    0.591        0.000                       0                   133  
  crg_clkout2        1.596        0.000                      0                   14        0.108        0.000                      0                   14        0.264        0.000                       0                    12  
  mmcm_fb                                                                                                                                                        3.929        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  crg_clkout0        crg_clkout0              2.964        0.000                      0                  548        0.314        0.000                      0                  548  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200_p
  To Clock:  clk200_p

Setup :            0  Failing Endpoints,  Worst Slack        4.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.259ns (36.281%)  route 0.455ns (63.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 8.809 - 5.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.279     4.192    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y221       FDCE (Prop_fdce_C_Q)         0.259     4.451 r  FDCE_1/Q
                         net (fo=1, routed)           0.455     4.906    reset1
    SLICE_X150Y221       FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734     7.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.141     8.809    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_2/C
                         clock pessimism              0.383     9.192    
                         clock uncertainty           -0.035     9.156    
    SLICE_X150Y221       FDCE (Setup_fdce_C_D)        0.022     9.178    FDCE_2
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.236ns (39.514%)  route 0.361ns (60.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 8.809 - 5.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.279     4.192    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y221       FDCE (Prop_fdce_C_Q)         0.236     4.428 r  FDCE_6/Q
                         net (fo=1, routed)           0.361     4.789    reset6
    SLICE_X150Y221       FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734     7.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.141     8.809    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_7/C
                         clock pessimism              0.383     9.192    
                         clock uncertainty           -0.035     9.156    
    SLICE_X150Y221       FDCE (Setup_fdce_C_D)       -0.070     9.086    FDCE_7
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.259ns (41.676%)  route 0.362ns (58.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 8.809 - 5.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.279     4.192    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y221       FDCE (Prop_fdce_C_Q)         0.259     4.451 r  FDCE_2/Q
                         net (fo=1, routed)           0.362     4.813    reset2
    SLICE_X150Y221       FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734     7.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.141     8.809    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_3/C
                         clock pessimism              0.383     9.192    
                         clock uncertainty           -0.035     9.156    
    SLICE_X150Y221       FDCE (Setup_fdce_C_D)        0.023     9.179    FDCE_3
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.259ns (43.854%)  route 0.332ns (56.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 8.809 - 5.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.279     4.192    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y221       FDCE (Prop_fdce_C_Q)         0.259     4.451 r  FDCE_3/Q
                         net (fo=1, routed)           0.332     4.782    reset3
    SLICE_X150Y221       FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734     7.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.141     8.809    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_4/C
                         clock pessimism              0.383     9.192    
                         clock uncertainty           -0.035     9.156    
    SLICE_X150Y221       FDCE (Setup_fdce_C_D)        0.000     9.156    FDCE_4
  -------------------------------------------------------------------
                         required time                          9.156    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.259ns (48.800%)  route 0.272ns (51.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 8.809 - 5.000 ) 
    Source Clock Delay      (SCD):    4.194ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.281     4.194    crg_clkin
    SLICE_X150Y220       FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y220       FDCE (Prop_fdce_C_Q)         0.259     4.453 r  FDCE/Q
                         net (fo=1, routed)           0.272     4.724    reset0
    SLICE_X150Y221       FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734     7.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.141     8.809    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_1/C
                         clock pessimism              0.361     9.170    
                         clock uncertainty           -0.035     9.134    
    SLICE_X150Y221       FDCE (Setup_fdce_C_D)        0.021     9.155    FDCE_1
  -------------------------------------------------------------------
                         required time                          9.155    
                         arrival time                          -4.724    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.236ns (51.819%)  route 0.219ns (48.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 8.809 - 5.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.279     4.192    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y221       FDCE (Prop_fdce_C_Q)         0.236     4.428 r  FDCE_5/Q
                         net (fo=1, routed)           0.219     4.647    reset5
    SLICE_X150Y221       FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734     7.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.141     8.809    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_6/C
                         clock pessimism              0.383     9.192    
                         clock uncertainty           -0.035     9.156    
    SLICE_X150Y221       FDCE (Setup_fdce_C_D)       -0.076     9.080    FDCE_6
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.259ns (57.191%)  route 0.194ns (42.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 8.809 - 5.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.279     4.192    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y221       FDCE (Prop_fdce_C_Q)         0.259     4.451 r  FDCE_4/Q
                         net (fo=1, routed)           0.194     4.645    reset4
    SLICE_X150Y221       FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734     7.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.141     8.809    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_5/C
                         clock pessimism              0.383     9.192    
                         clock uncertainty           -0.035     9.156    
    SLICE_X150Y221       FDCE (Setup_fdce_C_D)        0.011     9.167    FDCE_5
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  4.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.566     1.940    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y221       FDCE (Prop_fdce_C_Q)         0.118     2.058 r  FDCE_4/Q
                         net (fo=1, routed)           0.096     2.154    reset4
    SLICE_X150Y221       FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.770     2.299    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.359     1.940    
    SLICE_X150Y221       FDCE (Hold_fdce_C_D)         0.042     1.982    FDCE_5
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.118ns (45.961%)  route 0.139ns (54.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.567     1.941    crg_clkin
    SLICE_X150Y220       FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y220       FDCE (Prop_fdce_C_Q)         0.118     2.059 r  FDCE/Q
                         net (fo=1, routed)           0.139     2.198    reset0
    SLICE_X150Y221       FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.770     2.299    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.347     1.952    
    SLICE_X150Y221       FDCE (Hold_fdce_C_D)         0.059     2.011    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.566     1.940    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y221       FDCE (Prop_fdce_C_Q)         0.107     2.047 r  FDCE_5/Q
                         net (fo=1, routed)           0.105     2.152    reset5
    SLICE_X150Y221       FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.770     2.299    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.359     1.940    
    SLICE_X150Y221       FDCE (Hold_fdce_C_D)         0.002     1.942    FDCE_6
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.509%)  route 0.160ns (57.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.566     1.940    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y221       FDCE (Prop_fdce_C_Q)         0.118     2.058 r  FDCE_3/Q
                         net (fo=1, routed)           0.160     2.218    reset3
    SLICE_X150Y221       FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.770     2.299    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.359     1.940    
    SLICE_X150Y221       FDCE (Hold_fdce_C_D)         0.040     1.980    FDCE_4
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.118ns (39.272%)  route 0.182ns (60.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.566     1.940    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y221       FDCE (Prop_fdce_C_Q)         0.118     2.058 r  FDCE_2/Q
                         net (fo=1, routed)           0.182     2.241    reset2
    SLICE_X150Y221       FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.770     2.299    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.359     1.940    
    SLICE_X150Y221       FDCE (Hold_fdce_C_D)         0.059     1.999    FDCE_3
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.107ns (37.776%)  route 0.176ns (62.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.566     1.940    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y221       FDCE (Prop_fdce_C_Q)         0.107     2.047 r  FDCE_6/Q
                         net (fo=1, routed)           0.176     2.223    reset6
    SLICE_X150Y221       FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.770     2.299    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.359     1.940    
    SLICE_X150Y221       FDCE (Hold_fdce_C_D)         0.007     1.947    FDCE_7
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.118ns (29.657%)  route 0.280ns (70.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.566     1.940    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y221       FDCE (Prop_fdce_C_Q)         0.118     2.058 r  FDCE_1/Q
                         net (fo=1, routed)           0.280     2.338    reset1
    SLICE_X150Y221       FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.770     2.299    crg_clkin
    SLICE_X150Y221       FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.359     1.940    
    SLICE_X150Y221       FDCE (Hold_fdce_C_D)         0.059     1.999    FDCE_2
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.339    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.408         5.000       3.591      BUFGCTRL_X0Y16   IBUFDS_n_0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         5.000       4.250      SLICE_X150Y221   FDCE_5/C
Min Period        n/a     FDCE/C             n/a            0.750         5.000       4.250      SLICE_X150Y221   FDCE_6/C
Min Period        n/a     FDCE/C             n/a            0.750         5.000       4.250      SLICE_X150Y221   FDCE_7/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X150Y220   FDCE/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X150Y221   FDCE_1/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X150Y221   FDCE_2/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X150Y221   FDCE_3/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X150Y221   FDCE_4/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X150Y221   FDCE_5/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X150Y221   FDCE_5/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X150Y221   FDCE_6/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X150Y221   FDCE_6/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X150Y221   FDCE_7/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X150Y221   FDCE_7/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X150Y220   FDCE/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X150Y220   FDCE/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X150Y220   FDCE/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X150Y220   FDCE/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X150Y221   FDCE_1/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X150Y221   FDCE_1/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X150Y221   FDCE_2/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X150Y221   FDCE_2/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X150Y221   FDCE_3/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X150Y221   FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout0
  To Clock:  crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sdcard_mem2block_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.746ns  (logic 0.236ns (3.047%)  route 7.510ns (96.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.629ns = ( 16.629 - 8.000 ) 
    Source Clock Delay      (SCD):    8.728ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG/O
                         net (fo=10139, routed)       1.216     8.728    sys_clk
    SLICE_X126Y176       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y176       FDPE (Prop_fdpe_C_Q)         0.236     8.964 r  FDPE_1/Q
                         net (fo=2088, routed)        7.510    16.474    sys_rst
    SLICE_X56Y38         FDRE                                         r  sdcard_mem2block_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734    10.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791    12.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.532 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.344    14.876    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.959 r  BUFG/O
                         net (fo=10139, routed)       1.670    16.629    sys_clk
    SLICE_X56Y38         FDRE                                         r  sdcard_mem2block_count_reg[6]/C
                         clock pessimism              0.566    17.195    
                         clock uncertainty           -0.064    17.131    
    SLICE_X56Y38         FDRE (Setup_fdre_C_R)       -0.361    16.770    sdcard_mem2block_count_reg[6]
  -------------------------------------------------------------------
                         required time                         16.770    
                         arrival time                         -16.474    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sdcard_mem2block_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.746ns  (logic 0.236ns (3.047%)  route 7.510ns (96.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.629ns = ( 16.629 - 8.000 ) 
    Source Clock Delay      (SCD):    8.728ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG/O
                         net (fo=10139, routed)       1.216     8.728    sys_clk
    SLICE_X126Y176       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y176       FDPE (Prop_fdpe_C_Q)         0.236     8.964 r  FDPE_1/Q
                         net (fo=2088, routed)        7.510    16.474    sys_rst
    SLICE_X56Y38         FDRE                                         r  sdcard_mem2block_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734    10.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791    12.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.532 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.344    14.876    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.959 r  BUFG/O
                         net (fo=10139, routed)       1.670    16.629    sys_clk
    SLICE_X56Y38         FDRE                                         r  sdcard_mem2block_count_reg[7]/C
                         clock pessimism              0.566    17.195    
                         clock uncertainty           -0.064    17.131    
    SLICE_X56Y38         FDRE (Setup_fdre_C_R)       -0.361    16.770    sdcard_mem2block_count_reg[7]
  -------------------------------------------------------------------
                         required time                         16.770    
                         arrival time                         -16.474    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sdcard_mem2block_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.746ns  (logic 0.236ns (3.047%)  route 7.510ns (96.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.629ns = ( 16.629 - 8.000 ) 
    Source Clock Delay      (SCD):    8.728ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG/O
                         net (fo=10139, routed)       1.216     8.728    sys_clk
    SLICE_X126Y176       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y176       FDPE (Prop_fdpe_C_Q)         0.236     8.964 r  FDPE_1/Q
                         net (fo=2088, routed)        7.510    16.474    sys_rst
    SLICE_X56Y38         FDRE                                         r  sdcard_mem2block_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734    10.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791    12.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.532 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.344    14.876    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.959 r  BUFG/O
                         net (fo=10139, routed)       1.670    16.629    sys_clk
    SLICE_X56Y38         FDRE                                         r  sdcard_mem2block_count_reg[8]/C
                         clock pessimism              0.566    17.195    
                         clock uncertainty           -0.064    17.131    
    SLICE_X56Y38         FDRE (Setup_fdre_C_R)       -0.361    16.770    sdcard_mem2block_count_reg[8]
  -------------------------------------------------------------------
                         required time                         16.770    
                         arrival time                         -16.474    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dataw_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.736ns  (logic 0.236ns (3.051%)  route 7.500ns (96.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.629ns = ( 16.629 - 8.000 ) 
    Source Clock Delay      (SCD):    8.728ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG/O
                         net (fo=10139, routed)       1.216     8.728    sys_clk
    SLICE_X126Y176       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y176       FDPE (Prop_fdpe_C_Q)         0.236     8.964 r  FDPE_1/Q
                         net (fo=2088, routed)        7.500    16.464    sys_rst
    SLICE_X58Y37         FDRE                                         r  dataw_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734    10.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791    12.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.532 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.344    14.876    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.959 r  BUFG/O
                         net (fo=10139, routed)       1.670    16.629    sys_clk
    SLICE_X58Y37         FDRE                                         r  dataw_count_reg[5]/C
                         clock pessimism              0.566    17.195    
                         clock uncertainty           -0.064    17.131    
    SLICE_X58Y37         FDRE (Setup_fdre_C_R)       -0.361    16.770    dataw_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.770    
                         arrival time                         -16.464    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dataw_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.736ns  (logic 0.236ns (3.051%)  route 7.500ns (96.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.629ns = ( 16.629 - 8.000 ) 
    Source Clock Delay      (SCD):    8.728ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG/O
                         net (fo=10139, routed)       1.216     8.728    sys_clk
    SLICE_X126Y176       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y176       FDPE (Prop_fdpe_C_Q)         0.236     8.964 r  FDPE_1/Q
                         net (fo=2088, routed)        7.500    16.464    sys_rst
    SLICE_X58Y37         FDRE                                         r  dataw_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734    10.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791    12.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.532 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.344    14.876    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.959 r  BUFG/O
                         net (fo=10139, routed)       1.670    16.629    sys_clk
    SLICE_X58Y37         FDRE                                         r  dataw_count_reg[6]/C
                         clock pessimism              0.566    17.195    
                         clock uncertainty           -0.064    17.131    
    SLICE_X58Y37         FDRE (Setup_fdre_C_R)       -0.361    16.770    dataw_count_reg[6]
  -------------------------------------------------------------------
                         required time                         16.770    
                         arrival time                         -16.464    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dataw_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.736ns  (logic 0.236ns (3.051%)  route 7.500ns (96.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.629ns = ( 16.629 - 8.000 ) 
    Source Clock Delay      (SCD):    8.728ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG/O
                         net (fo=10139, routed)       1.216     8.728    sys_clk
    SLICE_X126Y176       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y176       FDPE (Prop_fdpe_C_Q)         0.236     8.964 r  FDPE_1/Q
                         net (fo=2088, routed)        7.500    16.464    sys_rst
    SLICE_X58Y37         FDRE                                         r  dataw_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734    10.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791    12.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.532 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.344    14.876    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.959 r  BUFG/O
                         net (fo=10139, routed)       1.670    16.629    sys_clk
    SLICE_X58Y37         FDRE                                         r  dataw_count_reg[7]/C
                         clock pessimism              0.566    17.195    
                         clock uncertainty           -0.064    17.131    
    SLICE_X58Y37         FDRE (Setup_fdre_C_R)       -0.361    16.770    dataw_count_reg[7]
  -------------------------------------------------------------------
                         required time                         16.770    
                         arrival time                         -16.464    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 interface1_dat_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sdcard_core_block_length_storage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 0.259ns (3.413%)  route 7.330ns (96.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.411ns = ( 16.411 - 8.000 ) 
    Source Clock Delay      (SCD):    8.949ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG/O
                         net (fo=10139, routed)       1.437     8.949    sys_clk
    SLICE_X138Y267       FDRE                                         r  interface1_dat_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y267       FDRE (Prop_fdre_C_Q)         0.259     9.208 r  interface1_dat_w_reg[1]/Q
                         net (fo=48, routed)          7.330    16.538    soclinux_uart_tx_fifo_wrport_dat_w[1]
    SLICE_X79Y93         FDRE                                         r  sdcard_core_block_length_storage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734    10.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791    12.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.532 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.344    14.876    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.959 r  BUFG/O
                         net (fo=10139, routed)       1.452    16.411    sys_clk
    SLICE_X79Y93         FDRE                                         r  sdcard_core_block_length_storage_reg[1]/C
                         clock pessimism              0.553    16.964    
                         clock uncertainty           -0.064    16.900    
    SLICE_X79Y93         FDRE (Setup_fdre_C_D)       -0.022    16.878    sdcard_core_block_length_storage_reg[1]
  -------------------------------------------------------------------
                         required time                         16.878    
                         arrival time                         -16.538    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 interface1_dat_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sdcard_core_cmd_command_storage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 0.259ns (3.424%)  route 7.305ns (96.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.412ns = ( 16.412 - 8.000 ) 
    Source Clock Delay      (SCD):    8.949ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG/O
                         net (fo=10139, routed)       1.437     8.949    sys_clk
    SLICE_X138Y267       FDRE                                         r  interface1_dat_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y267       FDRE (Prop_fdre_C_Q)         0.259     9.208 r  interface1_dat_w_reg[1]/Q
                         net (fo=48, routed)          7.305    16.513    soclinux_uart_tx_fifo_wrport_dat_w[1]
    SLICE_X79Y94         FDRE                                         r  sdcard_core_cmd_command_storage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734    10.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791    12.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.532 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.344    14.876    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.959 r  BUFG/O
                         net (fo=10139, routed)       1.453    16.412    sys_clk
    SLICE_X79Y94         FDRE                                         r  sdcard_core_cmd_command_storage_reg[1]/C
                         clock pessimism              0.553    16.965    
                         clock uncertainty           -0.064    16.901    
    SLICE_X79Y94         FDRE (Setup_fdre_C_D)       -0.022    16.879    sdcard_core_cmd_command_storage_reg[1]
  -------------------------------------------------------------------
                         required time                         16.879    
                         arrival time                         -16.513    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dataw_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 0.236ns (3.078%)  route 7.431ns (96.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.629ns = ( 16.629 - 8.000 ) 
    Source Clock Delay      (SCD):    8.728ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG/O
                         net (fo=10139, routed)       1.216     8.728    sys_clk
    SLICE_X126Y176       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y176       FDPE (Prop_fdpe_C_Q)         0.236     8.964 r  FDPE_1/Q
                         net (fo=2088, routed)        7.431    16.395    sys_rst
    SLICE_X58Y38         FDRE                                         r  dataw_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734    10.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791    12.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.532 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.344    14.876    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.959 r  BUFG/O
                         net (fo=10139, routed)       1.670    16.629    sys_clk
    SLICE_X58Y38         FDRE                                         r  dataw_count_reg[1]/C
                         clock pessimism              0.566    17.195    
                         clock uncertainty           -0.064    17.131    
    SLICE_X58Y38         FDRE (Setup_fdre_C_R)       -0.361    16.770    dataw_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.770    
                         arrival time                         -16.395    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dataw_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 0.236ns (3.078%)  route 7.431ns (96.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.629ns = ( 16.629 - 8.000 ) 
    Source Clock Delay      (SCD):    8.728ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG/O
                         net (fo=10139, routed)       1.216     8.728    sys_clk
    SLICE_X126Y176       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y176       FDPE (Prop_fdpe_C_Q)         0.236     8.964 r  FDPE_1/Q
                         net (fo=2088, routed)        7.431    16.395    sys_rst
    SLICE_X58Y38         FDRE                                         r  dataw_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734    10.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791    12.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.532 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.344    14.876    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.959 r  BUFG/O
                         net (fo=10139, routed)       1.670    16.629    sys_clk
    SLICE_X58Y38         FDRE                                         r  dataw_count_reg[3]/C
                         clock pessimism              0.566    17.195    
                         clock uncertainty           -0.064    17.131    
    SLICE_X58Y38         FDRE (Setup_fdre_C_R)       -0.361    16.770    dataw_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.770    
                         arrival time                         -16.395    
  -------------------------------------------------------------------
                         slack                                  0.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soclinux_bankmachine6_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_8_reg_0_7_18_21/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.091ns (32.981%)  route 0.185ns (67.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.733ns
    Source Clock Delay      (SCD):    4.007ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG/O
                         net (fo=10139, routed)       0.656     4.007    sys_clk
    SLICE_X151Y260       FDRE                                         r  soclinux_bankmachine6_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y260       FDRE (Prop_fdre_C_Q)         0.091     4.098 r  soclinux_bankmachine6_produce_reg[2]/Q
                         net (fo=33, routed)          0.185     4.283    storage_8_reg_0_7_18_21/ADDRD2
    SLICE_X152Y260       RAMD32                                       r  storage_8_reg_0_7_18_21/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG/O
                         net (fo=10139, routed)       0.882     4.733    storage_8_reg_0_7_18_21/WCLK
    SLICE_X152Y260       RAMD32                                       r  storage_8_reg_0_7_18_21/RAMA/CLK
                         clock pessimism             -0.712     4.021    
    SLICE_X152Y260       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     4.224    storage_8_reg_0_7_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -4.224    
                         arrival time                           4.283    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soclinux_bankmachine6_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_8_reg_0_7_18_21/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.091ns (32.981%)  route 0.185ns (67.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.733ns
    Source Clock Delay      (SCD):    4.007ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG/O
                         net (fo=10139, routed)       0.656     4.007    sys_clk
    SLICE_X151Y260       FDRE                                         r  soclinux_bankmachine6_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y260       FDRE (Prop_fdre_C_Q)         0.091     4.098 r  soclinux_bankmachine6_produce_reg[2]/Q
                         net (fo=33, routed)          0.185     4.283    storage_8_reg_0_7_18_21/ADDRD2
    SLICE_X152Y260       RAMD32                                       r  storage_8_reg_0_7_18_21/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG/O
                         net (fo=10139, routed)       0.882     4.733    storage_8_reg_0_7_18_21/WCLK
    SLICE_X152Y260       RAMD32                                       r  storage_8_reg_0_7_18_21/RAMA_D1/CLK
                         clock pessimism             -0.712     4.021    
    SLICE_X152Y260       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     4.224    storage_8_reg_0_7_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.224    
                         arrival time                           4.283    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soclinux_bankmachine6_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_8_reg_0_7_18_21/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.091ns (32.981%)  route 0.185ns (67.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.733ns
    Source Clock Delay      (SCD):    4.007ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG/O
                         net (fo=10139, routed)       0.656     4.007    sys_clk
    SLICE_X151Y260       FDRE                                         r  soclinux_bankmachine6_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y260       FDRE (Prop_fdre_C_Q)         0.091     4.098 r  soclinux_bankmachine6_produce_reg[2]/Q
                         net (fo=33, routed)          0.185     4.283    storage_8_reg_0_7_18_21/ADDRD2
    SLICE_X152Y260       RAMD32                                       r  storage_8_reg_0_7_18_21/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG/O
                         net (fo=10139, routed)       0.882     4.733    storage_8_reg_0_7_18_21/WCLK
    SLICE_X152Y260       RAMD32                                       r  storage_8_reg_0_7_18_21/RAMB/CLK
                         clock pessimism             -0.712     4.021    
    SLICE_X152Y260       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     4.224    storage_8_reg_0_7_18_21/RAMB
  -------------------------------------------------------------------
                         required time                         -4.224    
                         arrival time                           4.283    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soclinux_bankmachine6_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_8_reg_0_7_18_21/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.091ns (32.981%)  route 0.185ns (67.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.733ns
    Source Clock Delay      (SCD):    4.007ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG/O
                         net (fo=10139, routed)       0.656     4.007    sys_clk
    SLICE_X151Y260       FDRE                                         r  soclinux_bankmachine6_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y260       FDRE (Prop_fdre_C_Q)         0.091     4.098 r  soclinux_bankmachine6_produce_reg[2]/Q
                         net (fo=33, routed)          0.185     4.283    storage_8_reg_0_7_18_21/ADDRD2
    SLICE_X152Y260       RAMD32                                       r  storage_8_reg_0_7_18_21/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG/O
                         net (fo=10139, routed)       0.882     4.733    storage_8_reg_0_7_18_21/WCLK
    SLICE_X152Y260       RAMD32                                       r  storage_8_reg_0_7_18_21/RAMB_D1/CLK
                         clock pessimism             -0.712     4.021    
    SLICE_X152Y260       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     4.224    storage_8_reg_0_7_18_21/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.224    
                         arrival time                           4.283    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soclinux_bankmachine6_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_8_reg_0_7_18_21/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.091ns (32.981%)  route 0.185ns (67.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.733ns
    Source Clock Delay      (SCD):    4.007ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG/O
                         net (fo=10139, routed)       0.656     4.007    sys_clk
    SLICE_X151Y260       FDRE                                         r  soclinux_bankmachine6_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y260       FDRE (Prop_fdre_C_Q)         0.091     4.098 r  soclinux_bankmachine6_produce_reg[2]/Q
                         net (fo=33, routed)          0.185     4.283    storage_8_reg_0_7_18_21/ADDRD2
    SLICE_X152Y260       RAMD32                                       r  storage_8_reg_0_7_18_21/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG/O
                         net (fo=10139, routed)       0.882     4.733    storage_8_reg_0_7_18_21/WCLK
    SLICE_X152Y260       RAMD32                                       r  storage_8_reg_0_7_18_21/RAMC/CLK
                         clock pessimism             -0.712     4.021    
    SLICE_X152Y260       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     4.224    storage_8_reg_0_7_18_21/RAMC
  -------------------------------------------------------------------
                         required time                         -4.224    
                         arrival time                           4.283    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soclinux_bankmachine6_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_8_reg_0_7_18_21/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.091ns (32.981%)  route 0.185ns (67.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.733ns
    Source Clock Delay      (SCD):    4.007ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG/O
                         net (fo=10139, routed)       0.656     4.007    sys_clk
    SLICE_X151Y260       FDRE                                         r  soclinux_bankmachine6_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y260       FDRE (Prop_fdre_C_Q)         0.091     4.098 r  soclinux_bankmachine6_produce_reg[2]/Q
                         net (fo=33, routed)          0.185     4.283    storage_8_reg_0_7_18_21/ADDRD2
    SLICE_X152Y260       RAMD32                                       r  storage_8_reg_0_7_18_21/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG/O
                         net (fo=10139, routed)       0.882     4.733    storage_8_reg_0_7_18_21/WCLK
    SLICE_X152Y260       RAMD32                                       r  storage_8_reg_0_7_18_21/RAMC_D1/CLK
                         clock pessimism             -0.712     4.021    
    SLICE_X152Y260       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     4.224    storage_8_reg_0_7_18_21/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.224    
                         arrival time                           4.283    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soclinux_bankmachine6_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_8_reg_0_7_18_21/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.091ns (32.981%)  route 0.185ns (67.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.733ns
    Source Clock Delay      (SCD):    4.007ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG/O
                         net (fo=10139, routed)       0.656     4.007    sys_clk
    SLICE_X151Y260       FDRE                                         r  soclinux_bankmachine6_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y260       FDRE (Prop_fdre_C_Q)         0.091     4.098 r  soclinux_bankmachine6_produce_reg[2]/Q
                         net (fo=33, routed)          0.185     4.283    storage_8_reg_0_7_18_21/ADDRD2
    SLICE_X152Y260       RAMS32                                       r  storage_8_reg_0_7_18_21/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG/O
                         net (fo=10139, routed)       0.882     4.733    storage_8_reg_0_7_18_21/WCLK
    SLICE_X152Y260       RAMS32                                       r  storage_8_reg_0_7_18_21/RAMD/CLK
                         clock pessimism             -0.712     4.021    
    SLICE_X152Y260       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.203     4.224    storage_8_reg_0_7_18_21/RAMD
  -------------------------------------------------------------------
                         required time                         -4.224    
                         arrival time                           4.283    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soclinux_bankmachine6_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_8_reg_0_7_18_21/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.091ns (32.981%)  route 0.185ns (67.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.733ns
    Source Clock Delay      (SCD):    4.007ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG/O
                         net (fo=10139, routed)       0.656     4.007    sys_clk
    SLICE_X151Y260       FDRE                                         r  soclinux_bankmachine6_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y260       FDRE (Prop_fdre_C_Q)         0.091     4.098 r  soclinux_bankmachine6_produce_reg[2]/Q
                         net (fo=33, routed)          0.185     4.283    storage_8_reg_0_7_18_21/ADDRD2
    SLICE_X152Y260       RAMS32                                       r  storage_8_reg_0_7_18_21/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG/O
                         net (fo=10139, routed)       0.882     4.733    storage_8_reg_0_7_18_21/WCLK
    SLICE_X152Y260       RAMS32                                       r  storage_8_reg_0_7_18_21/RAMD_D1/CLK
                         clock pessimism             -0.712     4.021    
    SLICE_X152Y260       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.203     4.224    storage_8_reg_0_7_18_21/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.224    
                         arrival time                           4.283    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ptr_push_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.758%)  route 0.138ns (60.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.724ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG/O
                         net (fo=10139, routed)       0.648     3.999    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/out
    SLICE_X159Y273       FDCE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ptr_push_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y273       FDCE (Prop_fdce_C_Q)         0.091     4.090 r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ptr_push_reg[4]/Q
                         net (fo=12, routed)          0.138     4.228    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5/ADDRD4
    SLICE_X158Y272       RAMD32                                       r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG/O
                         net (fo=10139, routed)       0.873     4.724    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5/WCLK
    SLICE_X158Y272       RAMD32                                       r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.712     4.012    
    SLICE_X158Y272       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     4.159    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -4.159    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ptr_push_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.758%)  route 0.138ns (60.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.724ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG/O
                         net (fo=10139, routed)       0.648     3.999    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/out
    SLICE_X159Y273       FDCE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ptr_push_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y273       FDCE (Prop_fdce_C_Q)         0.091     4.090 r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ptr_push_reg[4]/Q
                         net (fo=12, routed)          0.138     4.228    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5/ADDRD4
    SLICE_X158Y272       RAMD32                                       r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG/O
                         net (fo=10139, routed)       0.873     4.724    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5/WCLK
    SLICE_X158Y272       RAMD32                                       r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.712     4.012    
    SLICE_X158Y272       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     4.159    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.159    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X9Y90     storage_11_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X5Y32     storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X9Y56     VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X9Y110    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X9Y110    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X9Y118    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X9Y118    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X9Y58     VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/ways_0_data/ram_block_reg/CLKARDCLK
Min Period        n/a     IDELAYE2/C          n/a            2.000         8.000       6.000      IDELAY_X1Y303    IDELAYE2/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         8.000       6.000      IDELAY_X1Y306    IDELAYE2_1/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y284   VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y284   VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y284   VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y284   VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y284   VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y284   VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y284   VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y284   VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y284   VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y284   VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y284   VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y284   VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y284   VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y284   VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y284   VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y284   VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y284   VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y284   VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y284   VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y284   VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout1
  To Clock:  crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408         2.000       0.591      BUFGCTRL_X0Y1    BUFG_1/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.000       0.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y303    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y303    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y306    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y306    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y321    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y321    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y322    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y322    ISERDESE2_11/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout2
  To Clock:  crg_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.334ns  (logic 0.223ns (66.790%)  route 0.111ns (33.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.047ns
    Source Clock Delay      (SCD):    8.728ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.477     7.419    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG_2/O
                         net (fo=10, routed)          1.216     8.728    crg_clkout_buf2
    SLICE_X127Y176       FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y176       FDPE (Prop_fdpe_C_Q)         0.223     8.951 r  FDPE_4/Q
                         net (fo=1, routed)           0.111     9.062    impl_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X127Y176       FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E19                                               0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     2.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734     4.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791     6.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.532 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.344     8.876    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.959 r  BUFG_2/O
                         net (fo=10, routed)          1.088    10.047    crg_clkout_buf2
    SLICE_X127Y176       FDPE                                         r  FDPE_5/C
                         clock pessimism              0.681    10.728    
                         clock uncertainty           -0.060    10.667    
    SLICE_X127Y176       FDPE (Setup_fdpe_C_D)       -0.010    10.657    FDPE_5
  -------------------------------------------------------------------
                         required time                         10.657    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.204ns (9.111%)  route 2.035ns (90.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.101ns = ( 13.101 - 5.000 ) 
    Source Clock Delay      (SCD):    8.728ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.477     7.419    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG_2/O
                         net (fo=10, routed)          1.216     8.728    crg_clkout_buf2
    SLICE_X127Y176       FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y176       FDPE (Prop_fdpe_C_Q)         0.204     8.932 r  FDPE_5/Q
                         net (fo=5, routed)           2.035    10.967    idelay_rst
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734     7.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791     9.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.532 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.344    11.876    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.959 r  BUFG_2/O
                         net (fo=10, routed)          1.142    13.101    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism              0.553    13.654    
                         clock uncertainty           -0.060    13.593    
    SLICE_X161Y224       FDSE (Setup_fdse_C_S)       -0.387    13.206    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.206    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.204ns (9.111%)  route 2.035ns (90.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.101ns = ( 13.101 - 5.000 ) 
    Source Clock Delay      (SCD):    8.728ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.477     7.419    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG_2/O
                         net (fo=10, routed)          1.216     8.728    crg_clkout_buf2
    SLICE_X127Y176       FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y176       FDPE (Prop_fdpe_C_Q)         0.204     8.932 r  FDPE_5/Q
                         net (fo=5, routed)           2.035    10.967    idelay_rst
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734     7.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791     9.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.532 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.344    11.876    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.959 r  BUFG_2/O
                         net (fo=10, routed)          1.142    13.101    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.553    13.654    
                         clock uncertainty           -0.060    13.593    
    SLICE_X161Y224       FDSE (Setup_fdse_C_S)       -0.387    13.206    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.206    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.204ns (9.111%)  route 2.035ns (90.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.101ns = ( 13.101 - 5.000 ) 
    Source Clock Delay      (SCD):    8.728ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.477     7.419    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG_2/O
                         net (fo=10, routed)          1.216     8.728    crg_clkout_buf2
    SLICE_X127Y176       FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y176       FDPE (Prop_fdpe_C_Q)         0.204     8.932 r  FDPE_5/Q
                         net (fo=5, routed)           2.035    10.967    idelay_rst
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734     7.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791     9.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.532 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.344    11.876    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.959 r  BUFG_2/O
                         net (fo=10, routed)          1.142    13.101    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism              0.553    13.654    
                         clock uncertainty           -0.060    13.593    
    SLICE_X161Y224       FDSE (Setup_fdse_C_S)       -0.387    13.206    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.206    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.204ns (9.111%)  route 2.035ns (90.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.101ns = ( 13.101 - 5.000 ) 
    Source Clock Delay      (SCD):    8.728ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.477     7.419    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG_2/O
                         net (fo=10, routed)          1.216     8.728    crg_clkout_buf2
    SLICE_X127Y176       FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y176       FDPE (Prop_fdpe_C_Q)         0.204     8.932 r  FDPE_5/Q
                         net (fo=5, routed)           2.035    10.967    idelay_rst
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734     7.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791     9.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.532 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.344    11.876    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.959 r  BUFG_2/O
                         net (fo=10, routed)          1.142    13.101    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism              0.553    13.654    
                         clock uncertainty           -0.060    13.593    
    SLICE_X161Y224       FDSE (Setup_fdse_C_S)       -0.387    13.206    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.206    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.330ns (12.826%)  route 2.243ns (87.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.102ns = ( 13.102 - 5.000 ) 
    Source Clock Delay      (SCD):    8.728ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.477     7.419    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG_2/O
                         net (fo=10, routed)          1.216     8.728    crg_clkout_buf2
    SLICE_X127Y176       FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y176       FDPE (Prop_fdpe_C_Q)         0.204     8.932 r  FDPE_5/Q
                         net (fo=5, routed)           2.243    11.175    idelay_rst
    SLICE_X162Y224       LUT3 (Prop_lut3_I2_O)        0.126    11.301 r  crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    11.301    crg_ic_reset_i_1_n_0
    SLICE_X162Y224       FDRE                                         r  crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734     7.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791     9.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.532 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.344    11.876    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.959 r  BUFG_2/O
                         net (fo=10, routed)          1.143    13.102    crg_clkout_buf2
    SLICE_X162Y224       FDRE                                         r  crg_ic_reset_reg/C
                         clock pessimism              0.553    13.655    
                         clock uncertainty           -0.060    13.594    
    SLICE_X162Y224       FDRE (Setup_fdre_C_D)        0.064    13.658    crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         13.658    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.330ns (27.466%)  route 0.871ns (72.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.101ns = ( 13.101 - 5.000 ) 
    Source Clock Delay      (SCD):    8.792ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.477     7.419    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG_2/O
                         net (fo=10, routed)          1.280     8.792    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y224       FDSE (Prop_fdse_C_Q)         0.204     8.996 r  crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.482     9.478    crg_reset_counter[1]
    SLICE_X161Y224       LUT4 (Prop_lut4_I0_O)        0.126     9.604 r  crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.389     9.993    crg_reset_counter[3]_i_1_n_0
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734     7.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791     9.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.532 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.344    11.876    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.959 r  BUFG_2/O
                         net (fo=10, routed)          1.142    13.101    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism              0.691    13.792    
                         clock uncertainty           -0.060    13.731    
    SLICE_X161Y224       FDSE (Setup_fdse_C_CE)      -0.201    13.530    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.530    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.330ns (27.466%)  route 0.871ns (72.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.101ns = ( 13.101 - 5.000 ) 
    Source Clock Delay      (SCD):    8.792ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.477     7.419    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG_2/O
                         net (fo=10, routed)          1.280     8.792    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y224       FDSE (Prop_fdse_C_Q)         0.204     8.996 r  crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.482     9.478    crg_reset_counter[1]
    SLICE_X161Y224       LUT4 (Prop_lut4_I0_O)        0.126     9.604 r  crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.389     9.993    crg_reset_counter[3]_i_1_n_0
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734     7.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791     9.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.532 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.344    11.876    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.959 r  BUFG_2/O
                         net (fo=10, routed)          1.142    13.101    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.691    13.792    
                         clock uncertainty           -0.060    13.731    
    SLICE_X161Y224       FDSE (Setup_fdse_C_CE)      -0.201    13.530    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.530    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.330ns (27.466%)  route 0.871ns (72.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.101ns = ( 13.101 - 5.000 ) 
    Source Clock Delay      (SCD):    8.792ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.477     7.419    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG_2/O
                         net (fo=10, routed)          1.280     8.792    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y224       FDSE (Prop_fdse_C_Q)         0.204     8.996 r  crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.482     9.478    crg_reset_counter[1]
    SLICE_X161Y224       LUT4 (Prop_lut4_I0_O)        0.126     9.604 r  crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.389     9.993    crg_reset_counter[3]_i_1_n_0
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734     7.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791     9.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.532 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.344    11.876    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.959 r  BUFG_2/O
                         net (fo=10, routed)          1.142    13.101    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism              0.691    13.792    
                         clock uncertainty           -0.060    13.731    
    SLICE_X161Y224       FDSE (Setup_fdse_C_CE)      -0.201    13.530    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.530    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.330ns (27.466%)  route 0.871ns (72.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.101ns = ( 13.101 - 5.000 ) 
    Source Clock Delay      (SCD):    8.792ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.477     7.419    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG_2/O
                         net (fo=10, routed)          1.280     8.792    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y224       FDSE (Prop_fdse_C_Q)         0.204     8.996 r  crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.482     9.478    crg_reset_counter[1]
    SLICE_X161Y224       LUT4 (Prop_lut4_I0_O)        0.126     9.604 r  crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.389     9.993    crg_reset_counter[3]_i_1_n_0
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734     7.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791     9.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.532 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.344    11.876    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.959 r  BUFG_2/O
                         net (fo=10, routed)          1.142    13.101    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism              0.691    13.792    
                         clock uncertainty           -0.060    13.731    
    SLICE_X161Y224       FDSE (Setup_fdse_C_CE)      -0.201    13.530    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.530    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  3.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.586ns
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.133     3.325    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG_2/O
                         net (fo=10, routed)          0.538     3.889    crg_clkout_buf2
    SLICE_X127Y176       FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y176       FDPE (Prop_fdpe_C_Q)         0.100     3.989 r  FDPE_4/Q
                         net (fo=1, routed)           0.055     4.044    impl_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X127Y176       FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.201     3.821    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG_2/O
                         net (fo=10, routed)          0.735     4.586    crg_clkout_buf2
    SLICE_X127Y176       FDPE                                         r  FDPE_5/C
                         clock pessimism             -0.697     3.889    
    SLICE_X127Y176       FDPE (Hold_fdpe_C_D)         0.047     3.936    FDPE_5
  -------------------------------------------------------------------
                         required time                         -3.936    
                         arrival time                           4.044    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.129ns (46.967%)  route 0.146ns (53.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.622ns
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.133     3.325    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG_2/O
                         net (fo=10, routed)          0.567     3.918    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y224       FDSE (Prop_fdse_C_Q)         0.100     4.018 r  crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.146     4.164    crg_reset_counter[0]
    SLICE_X161Y224       LUT2 (Prop_lut2_I0_O)        0.029     4.193 r  crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.193    crg_reset_counter[1]_i_1_n_0
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.201     3.821    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG_2/O
                         net (fo=10, routed)          0.771     4.622    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism             -0.704     3.918    
    SLICE_X161Y224       FDSE (Hold_fdse_C_D)         0.075     3.993    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.993    
                         arrival time                           4.193    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.130ns (46.820%)  route 0.148ns (53.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.622ns
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.133     3.325    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG_2/O
                         net (fo=10, routed)          0.567     3.918    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y224       FDSE (Prop_fdse_C_Q)         0.100     4.018 r  crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.148     4.166    crg_reset_counter[0]
    SLICE_X161Y224       LUT4 (Prop_lut4_I1_O)        0.030     4.196 r  crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.196    crg_reset_counter[3]_i_2_n_0
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.201     3.821    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG_2/O
                         net (fo=10, routed)          0.771     4.622    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism             -0.704     3.918    
    SLICE_X161Y224       FDSE (Hold_fdse_C_D)         0.075     3.993    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.993    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 crg_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.992%)  route 0.146ns (50.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.622ns
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.133     3.325    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG_2/O
                         net (fo=10, routed)          0.568     3.919    crg_clkout_buf2
    SLICE_X162Y224       FDRE                                         r  crg_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y224       FDRE (Prop_fdre_C_Q)         0.118     4.037 r  crg_ic_reset_reg/Q
                         net (fo=4, routed)           0.146     4.183    crg_ic_reset
    SLICE_X162Y224       LUT3 (Prop_lut3_I1_O)        0.028     4.211 r  crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     4.211    crg_ic_reset_i_1_n_0
    SLICE_X162Y224       FDRE                                         r  crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.201     3.821    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG_2/O
                         net (fo=10, routed)          0.771     4.622    crg_clkout_buf2
    SLICE_X162Y224       FDRE                                         r  crg_ic_reset_reg/C
                         clock pessimism             -0.703     3.919    
    SLICE_X162Y224       FDRE (Hold_fdre_C_D)         0.087     4.006    crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -4.006    
                         arrival time                           4.211    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.773%)  route 0.146ns (53.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.622ns
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.133     3.325    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG_2/O
                         net (fo=10, routed)          0.567     3.918    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y224       FDSE (Prop_fdse_C_Q)         0.100     4.018 f  crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.146     4.164    crg_reset_counter[0]
    SLICE_X161Y224       LUT1 (Prop_lut1_I0_O)        0.028     4.192 r  crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.192    crg_reset_counter0[0]
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.201     3.821    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG_2/O
                         net (fo=10, routed)          0.771     4.622    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.704     3.918    
    SLICE_X161Y224       FDSE (Hold_fdse_C_D)         0.060     3.978    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.978    
                         arrival time                           4.192    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.434%)  route 0.148ns (53.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.622ns
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.133     3.325    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG_2/O
                         net (fo=10, routed)          0.567     3.918    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y224       FDSE (Prop_fdse_C_Q)         0.100     4.018 r  crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.148     4.166    crg_reset_counter[0]
    SLICE_X161Y224       LUT3 (Prop_lut3_I1_O)        0.028     4.194 r  crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.194    crg_reset_counter[2]_i_1_n_0
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.201     3.821    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG_2/O
                         net (fo=10, routed)          0.771     4.622    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism             -0.704     3.918    
    SLICE_X161Y224       FDSE (Hold_fdse_C_D)         0.060     3.978    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.978    
                         arrival time                           4.194    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.155ns (34.795%)  route 0.290ns (65.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.622ns
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.133     3.325    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG_2/O
                         net (fo=10, routed)          0.567     3.918    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y224       FDSE (Prop_fdse_C_Q)         0.091     4.009 r  crg_reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.084     4.093    crg_reset_counter[3]
    SLICE_X161Y224       LUT4 (Prop_lut4_I3_O)        0.064     4.157 r  crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.206     4.364    crg_reset_counter[3]_i_1_n_0
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.201     3.821    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG_2/O
                         net (fo=10, routed)          0.771     4.622    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.704     3.918    
    SLICE_X161Y224       FDSE (Hold_fdse_C_CE)        0.010     3.928    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.928    
                         arrival time                           4.364    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.155ns (34.795%)  route 0.290ns (65.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.622ns
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.133     3.325    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG_2/O
                         net (fo=10, routed)          0.567     3.918    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y224       FDSE (Prop_fdse_C_Q)         0.091     4.009 r  crg_reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.084     4.093    crg_reset_counter[3]
    SLICE_X161Y224       LUT4 (Prop_lut4_I3_O)        0.064     4.157 r  crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.206     4.364    crg_reset_counter[3]_i_1_n_0
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.201     3.821    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG_2/O
                         net (fo=10, routed)          0.771     4.622    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism             -0.704     3.918    
    SLICE_X161Y224       FDSE (Hold_fdse_C_CE)        0.010     3.928    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.928    
                         arrival time                           4.364    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.155ns (34.795%)  route 0.290ns (65.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.622ns
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.133     3.325    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG_2/O
                         net (fo=10, routed)          0.567     3.918    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y224       FDSE (Prop_fdse_C_Q)         0.091     4.009 r  crg_reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.084     4.093    crg_reset_counter[3]
    SLICE_X161Y224       LUT4 (Prop_lut4_I3_O)        0.064     4.157 r  crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.206     4.364    crg_reset_counter[3]_i_1_n_0
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.201     3.821    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG_2/O
                         net (fo=10, routed)          0.771     4.622    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism             -0.704     3.918    
    SLICE_X161Y224       FDSE (Hold_fdse_C_CE)        0.010     3.928    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.928    
                         arrival time                           4.364    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.155ns (34.795%)  route 0.290ns (65.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.622ns
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.133     3.325    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG_2/O
                         net (fo=10, routed)          0.567     3.918    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y224       FDSE (Prop_fdse_C_Q)         0.091     4.009 r  crg_reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.084     4.093    crg_reset_counter[3]
    SLICE_X161Y224       LUT4 (Prop_lut4_I3_O)        0.064     4.157 r  crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.206     4.364    crg_reset_counter[3]_i_1_n_0
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.201     3.821    crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG_2/O
                         net (fo=10, routed)          0.771     4.622    crg_clkout_buf2
    SLICE_X161Y224       FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism             -0.704     3.918    
    SLICE_X161Y224       FDSE (Hold_fdse_C_CE)        0.010     3.928    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.928    
                         arrival time                           4.364    
  -------------------------------------------------------------------
                         slack                                  0.435    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y4  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y5  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y6  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I              n/a            1.408         5.000       3.591      BUFGCTRL_X0Y2    BUFG_2/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT2
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X127Y176   FDPE_5/C
Min Period        n/a     FDSE/C              n/a            0.750         5.000       4.250      SLICE_X161Y224   crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C              n/a            0.750         5.000       4.250      SLICE_X161Y224   crg_reset_counter_reg[3]/C
Min Period        n/a     FDPE/C              n/a            0.700         5.000       4.300      SLICE_X127Y176   FDPE_4/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X162Y224   crg_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y4  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y5  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y6  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT2
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X127Y176   FDPE_5/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X127Y176   FDPE_5/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X161Y224   crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X161Y224   crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X161Y224   crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X161Y224   crg_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X127Y176   FDPE_4/C
Low Pulse Width   Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X127Y176   FDPE_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X162Y224   crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X162Y224   crg_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X127Y176   FDPE_4/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X127Y176   FDPE_4/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X127Y176   FDPE_5/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X127Y176   FDPE_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X162Y224   crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X162Y224   crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X161Y224   crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X161Y224   crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X161Y224   crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X161Y224   crg_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  crg_clkout0
  To Clock:  crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_4/buffers_0_reg/PRE
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 0.359ns (7.613%)  route 4.356ns (92.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.097ns = ( 16.097 - 8.000 ) 
    Source Clock Delay      (SCD):    8.728ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG/O
                         net (fo=10139, routed)       1.216     8.728    sys_clk
    SLICE_X126Y176       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y176       FDPE (Prop_fdpe_C_Q)         0.236     8.964 f  FDPE_1/Q
                         net (fo=2088, routed)        4.028    12.992    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_4/sys_rst
    SLICE_X149Y220       LUT4 (Prop_lut4_I3_O)        0.123    13.115 f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_4/buffers_0_i_1/O
                         net (fo=2, routed)           0.328    13.443    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_4/debugCd_external_reset0
    SLICE_X145Y220       FDPE                                         f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_4/buffers_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734    10.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791    12.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.532 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.344    14.876    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.959 r  BUFG/O
                         net (fo=10139, routed)       1.138    16.097    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_4/buffers_1_reg_0
    SLICE_X145Y220       FDPE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_4/buffers_0_reg/C
                         clock pessimism              0.553    16.650    
                         clock uncertainty           -0.064    16.586    
    SLICE_X145Y220       FDPE (Recov_fdpe_C_PRE)     -0.178    16.408    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_4/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         16.408    
                         arrival time                         -13.443    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_4/buffers_1_reg/PRE
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 0.359ns (7.613%)  route 4.356ns (92.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.097ns = ( 16.097 - 8.000 ) 
    Source Clock Delay      (SCD):    8.728ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG/O
                         net (fo=10139, routed)       1.216     8.728    sys_clk
    SLICE_X126Y176       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y176       FDPE (Prop_fdpe_C_Q)         0.236     8.964 f  FDPE_1/Q
                         net (fo=2088, routed)        4.028    12.992    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_4/sys_rst
    SLICE_X149Y220       LUT4 (Prop_lut4_I3_O)        0.123    13.115 f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_4/buffers_0_i_1/O
                         net (fo=2, routed)           0.328    13.443    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_4/debugCd_external_reset0
    SLICE_X145Y220       FDPE                                         f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_4/buffers_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734    10.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791    12.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.532 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.344    14.876    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.959 r  BUFG/O
                         net (fo=10139, routed)       1.138    16.097    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_4/buffers_1_reg_0
    SLICE_X145Y220       FDPE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_4/buffers_1_reg/C
                         clock pessimism              0.553    16.650    
                         clock uncertainty           -0.064    16.586    
    SLICE_X145Y220       FDPE (Recov_fdpe_C_PRE)     -0.178    16.408    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_4/buffers_1_reg
  -------------------------------------------------------------------
                         required time                         16.408    
                         arrival time                         -13.443    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/HazardSimplePlugin_writeBackBuffer_valid_reg/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 0.259ns (6.359%)  route 3.814ns (93.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.170ns = ( 16.170 - 8.000 ) 
    Source Clock Delay      (SCD):    8.880ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG/O
                         net (fo=10139, routed)       1.368     8.880    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/out
    SLICE_X130Y273       FDRE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y273       FDRE (Prop_fdre_C_Q)         0.259     9.139 f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=520, routed)         3.814    12.952    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/systemCd_logic_outputReset
    SLICE_X118Y289       FDCE                                         f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/HazardSimplePlugin_writeBackBuffer_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734    10.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791    12.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.532 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.344    14.876    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.959 r  BUFG/O
                         net (fo=10139, routed)       1.211    16.170    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/out
    SLICE_X118Y289       FDCE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/HazardSimplePlugin_writeBackBuffer_valid_reg/C
                         clock pessimism              0.676    16.846    
                         clock uncertainty           -0.064    16.782    
    SLICE_X118Y289       FDCE (Recov_fdce_C_CLR)     -0.154    16.628    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/HazardSimplePlugin_writeBackBuffer_valid_reg
  -------------------------------------------------------------------
                         required time                         16.628    
                         arrival time                         -12.952    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_0_reg[0]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.259ns (6.643%)  route 3.640ns (93.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.372ns = ( 16.372 - 8.000 ) 
    Source Clock Delay      (SCD):    8.880ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG/O
                         net (fo=10139, routed)       1.368     8.880    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/out
    SLICE_X130Y273       FDRE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y273       FDRE (Prop_fdre_C_Q)         0.259     9.139 f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=520, routed)         3.640    12.779    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/systemCd_logic_outputReset
    SLICE_X160Y312       FDCE                                         f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734    10.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791    12.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.532 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.344    14.876    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.959 r  BUFG/O
                         net (fo=10139, routed)       1.413    16.372    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/out
    SLICE_X160Y312       FDCE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_0_reg[0]/C
                         clock pessimism              0.596    16.968    
                         clock uncertainty           -0.064    16.904    
    SLICE_X160Y312       FDCE (Recov_fdce_C_CLR)     -0.154    16.750    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_0_reg[0]
  -------------------------------------------------------------------
                         required time                         16.750    
                         arrival time                         -12.779    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_0_reg[1]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.259ns (6.643%)  route 3.640ns (93.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.372ns = ( 16.372 - 8.000 ) 
    Source Clock Delay      (SCD):    8.880ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG/O
                         net (fo=10139, routed)       1.368     8.880    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/out
    SLICE_X130Y273       FDRE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y273       FDRE (Prop_fdre_C_Q)         0.259     9.139 f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=520, routed)         3.640    12.779    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/systemCd_logic_outputReset
    SLICE_X160Y312       FDCE                                         f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734    10.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791    12.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.532 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.344    14.876    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.959 r  BUFG/O
                         net (fo=10139, routed)       1.413    16.372    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/out
    SLICE_X160Y312       FDCE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_0_reg[1]/C
                         clock pessimism              0.596    16.968    
                         clock uncertainty           -0.064    16.904    
    SLICE_X160Y312       FDCE (Recov_fdce_C_CLR)     -0.154    16.750    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_0_reg[1]
  -------------------------------------------------------------------
                         required time                         16.750    
                         arrival time                         -12.779    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_0_reg[2]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.259ns (6.643%)  route 3.640ns (93.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.372ns = ( 16.372 - 8.000 ) 
    Source Clock Delay      (SCD):    8.880ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG/O
                         net (fo=10139, routed)       1.368     8.880    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/out
    SLICE_X130Y273       FDRE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y273       FDRE (Prop_fdre_C_Q)         0.259     9.139 f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=520, routed)         3.640    12.779    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/systemCd_logic_outputReset
    SLICE_X160Y312       FDCE                                         f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734    10.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791    12.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.532 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.344    14.876    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.959 r  BUFG/O
                         net (fo=10139, routed)       1.413    16.372    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/out
    SLICE_X160Y312       FDCE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_0_reg[2]/C
                         clock pessimism              0.596    16.968    
                         clock uncertainty           -0.064    16.904    
    SLICE_X160Y312       FDCE (Recov_fdce_C_CLR)     -0.154    16.750    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_0_reg[2]
  -------------------------------------------------------------------
                         required time                         16.750    
                         arrival time                         -12.779    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_0_reg[3]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.259ns (6.643%)  route 3.640ns (93.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.372ns = ( 16.372 - 8.000 ) 
    Source Clock Delay      (SCD):    8.880ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG/O
                         net (fo=10139, routed)       1.368     8.880    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/out
    SLICE_X130Y273       FDRE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y273       FDRE (Prop_fdre_C_Q)         0.259     9.139 f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=520, routed)         3.640    12.779    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/systemCd_logic_outputReset
    SLICE_X160Y312       FDCE                                         f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734    10.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791    12.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.532 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.344    14.876    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.959 r  BUFG/O
                         net (fo=10139, routed)       1.413    16.372    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/out
    SLICE_X160Y312       FDCE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_0_reg[3]/C
                         clock pessimism              0.596    16.968    
                         clock uncertainty           -0.064    16.904    
    SLICE_X160Y312       FDCE (Recov_fdce_C_CLR)     -0.154    16.750    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_0_reg[3]
  -------------------------------------------------------------------
                         required time                         16.750    
                         arrival time                         -12.779    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/_zz_5_reg/PRE
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.259ns (6.972%)  route 3.456ns (93.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.173ns = ( 16.173 - 8.000 ) 
    Source Clock Delay      (SCD):    8.880ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG/O
                         net (fo=10139, routed)       1.368     8.880    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/out
    SLICE_X130Y273       FDRE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y273       FDRE (Prop_fdre_C_Q)         0.259     9.139 f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=520, routed)         3.456    12.595    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/systemCd_logic_outputReset
    SLICE_X124Y291       FDPE                                         f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/_zz_5_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734    10.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791    12.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.532 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.344    14.876    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.959 r  BUFG/O
                         net (fo=10139, routed)       1.214    16.173    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/out
    SLICE_X124Y291       FDPE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/_zz_5_reg/C
                         clock pessimism              0.676    16.849    
                         clock uncertainty           -0.064    16.785    
    SLICE_X124Y291       FDPE (Recov_fdpe_C_PRE)     -0.187    16.598    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/_zz_5_reg
  -------------------------------------------------------------------
                         required time                         16.598    
                         arrival time                         -12.595    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_3_reg[0]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.259ns (6.818%)  route 3.540ns (93.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.372ns = ( 16.372 - 8.000 ) 
    Source Clock Delay      (SCD):    8.880ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG/O
                         net (fo=10139, routed)       1.368     8.880    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/out
    SLICE_X130Y273       FDRE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y273       FDRE (Prop_fdre_C_Q)         0.259     9.139 f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=520, routed)         3.540    12.678    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/systemCd_logic_outputReset
    SLICE_X159Y313       FDCE                                         f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734    10.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791    12.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.532 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.344    14.876    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.959 r  BUFG/O
                         net (fo=10139, routed)       1.413    16.372    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/out
    SLICE_X159Y313       FDCE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_3_reg[0]/C
                         clock pessimism              0.596    16.968    
                         clock uncertainty           -0.064    16.904    
    SLICE_X159Y313       FDCE (Recov_fdce_C_CLR)     -0.212    16.692    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_3_reg[0]
  -------------------------------------------------------------------
                         required time                         16.692    
                         arrival time                         -12.678    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_3_reg[1]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.259ns (6.818%)  route 3.540ns (93.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.372ns = ( 16.372 - 8.000 ) 
    Source Clock Delay      (SCD):    8.880ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS/O
                         net (fo=1, routed)           1.866     2.820    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.952     4.865    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  BUFG/O
                         net (fo=10139, routed)       1.368     8.880    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/out
    SLICE_X130Y273       FDRE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y273       FDRE (Prop_fdre_C_Q)         0.259     9.139 f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=520, routed)         3.540    12.678    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/systemCd_logic_outputReset
    SLICE_X159Y313       FDCE                                         f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    E19                                               0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  IBUFDS/O
                         net (fo=1, routed)           1.734    10.585    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.668 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.791    12.459    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.532 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.344    14.876    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.959 r  BUFG/O
                         net (fo=10139, routed)       1.413    16.372    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/out
    SLICE_X159Y313       FDCE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_3_reg[1]/C
                         clock pessimism              0.596    16.968    
                         clock uncertainty           -0.064    16.904    
    SLICE_X159Y313       FDCE (Recov_fdce_C_CLR)     -0.212    16.692    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_3_reg[1]
  -------------------------------------------------------------------
                         required time                         16.692    
                         arrival time                         -12.678    
  -------------------------------------------------------------------
                         slack                                  4.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_debugReset_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_6/buffers_0_reg/PRE
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.189%)  route 0.155ns (56.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.680ns
    Source Clock Delay      (SCD):    3.958ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG/O
                         net (fo=10139, routed)       0.607     3.958    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/out
    SLICE_X130Y278       FDRE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_debugReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y278       FDRE (Prop_fdre_C_Q)         0.118     4.076 f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_debugReset_reg/Q
                         net (fo=2, routed)           0.155     4.231    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_6/cores_0_cpu_debugReset
    SLICE_X130Y277       FDPE                                         f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_6/buffers_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG/O
                         net (fo=10139, routed)       0.829     4.680    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_6/out
    SLICE_X130Y277       FDPE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_6/buffers_0_reg/C
                         clock pessimism             -0.711     3.969    
    SLICE_X130Y277       FDPE (Remov_fdpe_C_PRE)     -0.052     3.917    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_6/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         -3.917    
                         arrival time                           4.231    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_debugReset_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_6/buffers_1_reg/PRE
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.189%)  route 0.155ns (56.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.680ns
    Source Clock Delay      (SCD):    3.958ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG/O
                         net (fo=10139, routed)       0.607     3.958    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/out
    SLICE_X130Y278       FDRE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_debugReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y278       FDRE (Prop_fdre_C_Q)         0.118     4.076 f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_debugReset_reg/Q
                         net (fo=2, routed)           0.155     4.231    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_6/cores_0_cpu_debugReset
    SLICE_X130Y277       FDPE                                         f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_6/buffers_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG/O
                         net (fo=10139, routed)       0.829     4.680    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_6/out
    SLICE_X130Y277       FDPE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_6/buffers_1_reg/C
                         clock pessimism             -0.711     3.969    
    SLICE_X130Y277       FDPE (Remov_fdpe_C_PRE)     -0.052     3.917    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_6/buffers_1_reg
  -------------------------------------------------------------------
                         required time                         -3.917    
                         arrival time                           4.231    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[0]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.118ns (30.850%)  route 0.264ns (69.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG/O
                         net (fo=10139, routed)       0.605     3.956    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/out
    SLICE_X130Y273       FDRE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y273       FDRE (Prop_fdre_C_Q)         0.118     4.074 f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=520, routed)         0.264     4.339    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/systemCd_logic_outputReset
    SLICE_X138Y273       FDCE                                         f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG/O
                         net (fo=10139, routed)       0.860     4.711    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/out
    SLICE_X138Y273       FDCE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[0]/C
                         clock pessimism             -0.693     4.018    
    SLICE_X138Y273       FDCE (Remov_fdce_C_CLR)     -0.050     3.968    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.968    
                         arrival time                           4.339    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[1]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.118ns (30.850%)  route 0.264ns (69.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG/O
                         net (fo=10139, routed)       0.605     3.956    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/out
    SLICE_X130Y273       FDRE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y273       FDRE (Prop_fdre_C_Q)         0.118     4.074 f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=520, routed)         0.264     4.339    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/systemCd_logic_outputReset
    SLICE_X138Y273       FDCE                                         f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG/O
                         net (fo=10139, routed)       0.860     4.711    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/out
    SLICE_X138Y273       FDCE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[1]/C
                         clock pessimism             -0.693     4.018    
    SLICE_X138Y273       FDCE (Remov_fdce_C_CLR)     -0.050     3.968    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.968    
                         arrival time                           4.339    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[2]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.118ns (30.850%)  route 0.264ns (69.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG/O
                         net (fo=10139, routed)       0.605     3.956    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/out
    SLICE_X130Y273       FDRE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y273       FDRE (Prop_fdre_C_Q)         0.118     4.074 f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=520, routed)         0.264     4.339    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/systemCd_logic_outputReset
    SLICE_X138Y273       FDCE                                         f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG/O
                         net (fo=10139, routed)       0.860     4.711    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/out
    SLICE_X138Y273       FDCE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[2]/C
                         clock pessimism             -0.693     4.018    
    SLICE_X138Y273       FDCE (Remov_fdce_C_CLR)     -0.050     3.968    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.968    
                         arrival time                           4.339    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[3]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.118ns (30.850%)  route 0.264ns (69.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG/O
                         net (fo=10139, routed)       0.605     3.956    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/out
    SLICE_X130Y273       FDRE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y273       FDRE (Prop_fdre_C_Q)         0.118     4.074 f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=520, routed)         0.264     4.339    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/systemCd_logic_outputReset
    SLICE_X138Y273       FDCE                                         f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG/O
                         net (fo=10139, routed)       0.860     4.711    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/out
    SLICE_X138Y273       FDCE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[3]/C
                         clock pessimism             -0.693     4.018    
    SLICE_X138Y273       FDCE (Remov_fdce_C_CLR)     -0.050     3.968    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.968    
                         arrival time                           4.339    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_harts_0_softwareInterrupt_reg/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.118ns (29.123%)  route 0.287ns (70.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.713ns
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG/O
                         net (fo=10139, routed)       0.605     3.956    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/out
    SLICE_X130Y273       FDRE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y273       FDRE (Prop_fdre_C_Q)         0.118     4.074 f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=520, routed)         0.287     4.361    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/systemCd_logic_outputReset
    SLICE_X137Y270       FDCE                                         f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_harts_0_softwareInterrupt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG/O
                         net (fo=10139, routed)       0.862     4.713    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/out
    SLICE_X137Y270       FDCE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_harts_0_softwareInterrupt_reg/C
                         clock pessimism             -0.693     4.020    
    SLICE_X137Y270       FDCE (Remov_fdce_C_CLR)     -0.069     3.951    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_harts_0_softwareInterrupt_reg
  -------------------------------------------------------------------
                         required time                         -3.951    
                         arrival time                           4.361    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[4]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.118ns (27.445%)  route 0.312ns (72.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.710ns
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG/O
                         net (fo=10139, routed)       0.605     3.956    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/out
    SLICE_X130Y273       FDRE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y273       FDRE (Prop_fdre_C_Q)         0.118     4.074 f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=520, routed)         0.312     4.386    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/systemCd_logic_outputReset
    SLICE_X138Y274       FDCE                                         f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG/O
                         net (fo=10139, routed)       0.859     4.710    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/out
    SLICE_X138Y274       FDCE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[4]/C
                         clock pessimism             -0.693     4.017    
    SLICE_X138Y274       FDCE (Remov_fdce_C_CLR)     -0.050     3.967    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.967    
                         arrival time                           4.386    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[5]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.118ns (27.445%)  route 0.312ns (72.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.710ns
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG/O
                         net (fo=10139, routed)       0.605     3.956    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/out
    SLICE_X130Y273       FDRE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y273       FDRE (Prop_fdre_C_Q)         0.118     4.074 f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=520, routed)         0.312     4.386    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/systemCd_logic_outputReset
    SLICE_X138Y274       FDCE                                         f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG/O
                         net (fo=10139, routed)       0.859     4.710    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/out
    SLICE_X138Y274       FDCE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[5]/C
                         clock pessimism             -0.693     4.017    
    SLICE_X138Y274       FDCE (Remov_fdce_C_CLR)     -0.050     3.967    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.967    
                         arrival time                           4.386    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[6]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.118ns (27.445%)  route 0.312ns (72.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.710ns
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS/O
                         net (fo=1, routed)           0.912     1.348    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.768     2.142    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  BUFG/O
                         net (fo=10139, routed)       0.605     3.956    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/out
    SLICE_X130Y273       FDRE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y273       FDRE (Prop_fdre_C_Q)         0.118     4.074 f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset_reg/Q
                         net (fo=520, routed)         0.312     4.386    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/systemCd_logic_outputReset
    SLICE_X138Y274       FDCE                                         f  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS/O
                         net (fo=1, routed)           0.981     1.499    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.038     2.567    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  BUFG/O
                         net (fo=10139, routed)       0.859     4.710    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/out
    SLICE_X138Y274       FDCE                                         r  VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[6]/C
                         clock pessimism             -0.693     4.017    
    SLICE_X138Y274       FDCE (Remov_fdce_C_CLR)     -0.050     3.967    VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/clint_logic/logic_time_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.967    
                         arrival time                           4.386    
  -------------------------------------------------------------------
                         slack                                  0.419    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------------+----------------+----------+---------------+---------+---------------+---------+-------------+
Reference | Input          | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal    |
Clock     | Port           | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock       |
----------+----------------+----------------+----------+---------------+---------+---------------+---------+-------------+
clk200_p  | cpu_reset      | FDCE           | -        |     1.860 (r) | SLOW    |    -0.477 (r) | SLOW    |             |
clk200_p  | sdcard_cmd     | IDDR (IO)      | -        |    -3.708 (r) | FAST    |     9.129 (r) | SLOW    | crg_clkout0 |
clk200_p  | sdcard_cmd     | IDDR (IO)      | -        |    -3.708 (f) | FAST    |     9.129 (f) | SLOW    | crg_clkout0 |
clk200_p  | sdcard_data[0] | IDDR (IO)      | -        |    -3.702 (r) | FAST    |     9.123 (r) | SLOW    | crg_clkout0 |
clk200_p  | sdcard_data[0] | IDDR (IO)      | -        |    -3.702 (f) | FAST    |     9.123 (f) | SLOW    | crg_clkout0 |
clk200_p  | sdcard_data[1] | IDDR (IO)      | -        |    -3.680 (r) | FAST    |     9.102 (r) | SLOW    | crg_clkout0 |
clk200_p  | sdcard_data[1] | IDDR (IO)      | -        |    -3.680 (f) | FAST    |     9.102 (f) | SLOW    | crg_clkout0 |
clk200_p  | sdcard_data[2] | IDDR (IO)      | -        |    -3.684 (r) | FAST    |     9.106 (r) | SLOW    | crg_clkout0 |
clk200_p  | sdcard_data[2] | IDDR (IO)      | -        |    -3.684 (f) | FAST    |     9.106 (f) | SLOW    | crg_clkout0 |
clk200_p  | sdcard_data[3] | IDDR (IO)      | -        |    -3.707 (r) | FAST    |     9.128 (r) | SLOW    | crg_clkout0 |
clk200_p  | sdcard_data[3] | IDDR (IO)      | -        |    -3.707 (f) | FAST    |     9.128 (f) | SLOW    | crg_clkout0 |
clk200_p  | serial_rx      | FDRE           | -        |     0.022 (r) | FAST    |     3.927 (r) | SLOW    | crg_clkout0 |
clk200_p  | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -3.287 (r) | FAST    |     8.153 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -3.209 (f) | FAST    |     8.153 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -3.266 (r) | FAST    |     8.130 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -3.188 (f) | FAST    |     8.130 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -3.281 (r) | FAST    |     8.146 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -3.203 (f) | FAST    |     8.146 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -3.280 (r) | FAST    |     8.145 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -3.202 (f) | FAST    |     8.145 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -3.266 (r) | FAST    |     8.131 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -3.188 (f) | FAST    |     8.131 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -3.290 (r) | FAST    |     8.155 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -3.212 (f) | FAST    |     8.155 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -3.266 (r) | FAST    |     8.132 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -3.188 (f) | FAST    |     8.132 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -3.267 (r) | FAST    |     8.131 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -3.189 (f) | FAST    |     8.131 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -3.269 (r) | FAST    |     8.134 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -3.191 (f) | FAST    |     8.134 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -3.272 (r) | FAST    |     8.137 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -3.194 (f) | FAST    |     8.137 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -3.251 (r) | FAST    |     8.114 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -3.173 (f) | FAST    |     8.114 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -3.253 (r) | FAST    |     8.116 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -3.175 (f) | FAST    |     8.116 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -3.280 (r) | FAST    |     8.145 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -3.202 (f) | FAST    |     8.145 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -3.284 (r) | FAST    |     8.149 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -3.206 (f) | FAST    |     8.149 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -3.260 (r) | FAST    |     8.121 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -3.182 (f) | FAST    |     8.121 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -3.266 (r) | FAST    |     8.130 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -3.188 (f) | FAST    |     8.130 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -3.246 (r) | FAST    |     8.111 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -3.168 (f) | FAST    |     8.111 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -3.224 (r) | FAST    |     8.089 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -3.146 (f) | FAST    |     8.089 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -3.241 (r) | FAST    |     8.104 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -3.163 (f) | FAST    |     8.104 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -3.226 (r) | FAST    |     8.091 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -3.148 (f) | FAST    |     8.091 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -3.243 (r) | FAST    |     8.105 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -3.165 (f) | FAST    |     8.105 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -3.244 (r) | FAST    |     8.106 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -3.166 (f) | FAST    |     8.106 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -3.243 (r) | FAST    |     8.105 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -3.165 (f) | FAST    |     8.105 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -3.241 (r) | FAST    |     8.103 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -3.163 (f) | FAST    |     8.103 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -3.230 (r) | FAST    |     8.096 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -3.152 (f) | FAST    |     8.096 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -3.227 (r) | FAST    |     8.092 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -3.149 (f) | FAST    |     8.092 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -3.236 (r) | FAST    |     8.102 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -3.158 (f) | FAST    |     8.102 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -3.243 (r) | FAST    |     8.108 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -3.165 (f) | FAST    |     8.108 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -3.240 (r) | FAST    |     8.105 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -3.162 (f) | FAST    |     8.105 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -3.228 (r) | FAST    |     8.093 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -3.150 (f) | FAST    |     8.093 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -3.244 (r) | FAST    |     8.109 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -3.166 (f) | FAST    |     8.109 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -3.247 (r) | FAST    |     8.113 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -3.169 (f) | FAST    |     8.113 (f) | SLOW    | crg_clkout1 |
----------+----------------+----------------+----------+---------------+---------+---------------+---------+-------------+


Output Ports Clock-to-out

----------+----------------+----------------+----------+----------------+---------+----------------+---------+-------------+
Reference | Output         | IO Reg         | Delay    | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal    |
Clock     | Port           | Type           | Type     |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock       |
----------+----------------+----------------+----------+----------------+---------+----------------+---------+-------------+
clk200_p  | ddram_dq[0]    | FDRE           | -        |     12.308 (r) | SLOW    |      5.374 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[1]    | FDRE           | -        |     12.517 (r) | SLOW    |      5.474 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[2]    | FDRE           | -        |     12.681 (r) | SLOW    |      5.566 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[3]    | FDRE           | -        |     12.641 (r) | SLOW    |      5.548 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[4]    | FDRE           | -        |     12.236 (r) | SLOW    |      5.322 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[5]    | FDRE           | -        |     12.392 (r) | SLOW    |      5.418 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[6]    | FDRE           | -        |     12.145 (r) | SLOW    |      5.274 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[7]    | FDRE           | -        |     12.757 (r) | SLOW    |      5.605 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[8]    | FDRE           | -        |     12.938 (r) | SLOW    |      5.706 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[9]    | FDRE           | -        |     12.845 (r) | SLOW    |      5.658 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[10]   | FDRE           | -        |     13.310 (r) | SLOW    |      5.893 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[11]   | FDRE           | -        |     13.409 (r) | SLOW    |      5.941 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[12]   | FDRE           | -        |     12.746 (r) | SLOW    |      5.610 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[13]   | FDRE           | -        |     12.652 (r) | SLOW    |      5.562 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[14]   | FDRE           | -        |     13.491 (r) | SLOW    |      5.989 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[15]   | FDRE           | -        |     13.029 (r) | SLOW    |      5.754 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[16]   | FDRE           | -        |     14.368 (r) | SLOW    |      6.449 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[17]   | FDRE           | -        |     14.117 (r) | SLOW    |      6.306 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[18]   | FDRE           | -        |     13.907 (r) | SLOW    |      6.206 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[19]   | FDRE           | -        |     14.206 (r) | SLOW    |      6.354 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[20]   | FDRE           | -        |     13.623 (r) | SLOW    |      6.058 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[21]   | FDRE           | -        |     14.004 (r) | SLOW    |      6.258 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[22]   | FDRE           | -        |     13.723 (r) | SLOW    |      6.111 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[23]   | FDRE           | -        |     13.711 (r) | SLOW    |      6.102 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[24]   | FDRE           | -        |     14.956 (r) | SLOW    |      6.752 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[25]   | FDRE           | -        |     14.675 (r) | SLOW    |      6.603 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[26]   | FDRE           | -        |     15.039 (r) | SLOW    |      6.799 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[27]   | FDRE           | -        |     14.478 (r) | SLOW    |      6.507 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[28]   | FDRE           | -        |     14.752 (r) | SLOW    |      6.651 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[29]   | FDRE           | -        |     14.402 (r) | SLOW    |      6.458 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[30]   | FDRE           | -        |     15.117 (r) | SLOW    |      6.843 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[31]   | FDRE           | -        |     14.564 (r) | SLOW    |      6.555 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dqs_n[0] | FDRE           | -        |     12.327 (r) | SLOW    |      5.371 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dqs_n[1] | FDRE           | -        |     12.624 (r) | SLOW    |      5.521 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dqs_n[2] | FDRE           | -        |     13.546 (r) | SLOW    |      6.236 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dqs_n[3] | FDRE           | -        |     13.852 (r) | SLOW    |      6.383 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dqs_p[0] | FDRE           | -        |     12.328 (r) | SLOW    |      5.371 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dqs_p[1] | FDRE           | -        |     12.626 (r) | SLOW    |      5.521 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dqs_p[2] | FDRE           | -        |     13.540 (r) | SLOW    |      6.236 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dqs_p[3] | FDRE           | -        |     13.850 (r) | SLOW    |      6.383 (r) | FAST    | crg_clkout0 |
clk200_p  | sdcard_clk     | ODDR (IO)      | -        |     12.059 (r) | SLOW    |      5.325 (r) | FAST    | crg_clkout0 |
clk200_p  | sdcard_clk     | ODDR (IO)      | -        |     12.059 (f) | SLOW    |      5.325 (f) | FAST    | crg_clkout0 |
clk200_p  | sdcard_cmd     | ODDR (IO)      | -        |     12.059 (r) | SLOW    |      4.556 (r) | FAST    | crg_clkout0 |
clk200_p  | sdcard_cmd     | ODDR (IO)      | -        |     12.059 (f) | SLOW    |      4.556 (f) | FAST    | crg_clkout0 |
clk200_p  | sdcard_data[0] | ODDR (IO)      | -        |     12.063 (r) | SLOW    |      4.555 (r) | FAST    | crg_clkout0 |
clk200_p  | sdcard_data[0] | ODDR (IO)      | -        |     12.063 (f) | SLOW    |      4.555 (f) | FAST    | crg_clkout0 |
clk200_p  | sdcard_data[1] | ODDR (IO)      | -        |     12.086 (r) | SLOW    |      4.555 (r) | FAST    | crg_clkout0 |
clk200_p  | sdcard_data[1] | ODDR (IO)      | -        |     12.086 (f) | SLOW    |      4.555 (f) | FAST    | crg_clkout0 |
clk200_p  | sdcard_data[2] | ODDR (IO)      | -        |     12.082 (r) | SLOW    |      4.555 (r) | FAST    | crg_clkout0 |
clk200_p  | sdcard_data[2] | ODDR (IO)      | -        |     12.082 (f) | SLOW    |      4.555 (f) | FAST    | crg_clkout0 |
clk200_p  | sdcard_data[3] | ODDR (IO)      | -        |     12.058 (r) | SLOW    |      4.555 (r) | FAST    | crg_clkout0 |
clk200_p  | sdcard_data[3] | ODDR (IO)      | -        |     12.058 (f) | SLOW    |      4.555 (f) | FAST    | crg_clkout0 |
clk200_p  | serial_tx      | FDSE           | -        |     17.140 (r) | SLOW    |      8.210 (r) | FAST    | crg_clkout0 |
clk200_p  | user_led0      | FDRE           | -        |     17.149 (r) | SLOW    |      8.163 (r) | FAST    | crg_clkout0 |
clk200_p  | user_led1      | FDRE           | -        |     16.416 (r) | SLOW    |      7.567 (r) | FAST    | crg_clkout0 |
clk200_p  | user_led2      | FDRE           | -        |     16.770 (r) | SLOW    |      7.747 (r) | FAST    | crg_clkout0 |
clk200_p  | user_led3      | FDRE           | -        |     16.743 (r) | SLOW    |      7.845 (r) | FAST    | crg_clkout0 |
clk200_p  | user_led4      | FDRE           | -        |     17.271 (r) | SLOW    |      7.979 (r) | FAST    | crg_clkout0 |
clk200_p  | user_led5      | FDRE           | -        |     17.066 (r) | SLOW    |      8.055 (r) | FAST    | crg_clkout0 |
clk200_p  | user_led6      | FDRE           | -        |     16.217 (r) | SLOW    |      7.449 (r) | FAST    | crg_clkout0 |
clk200_p  | user_led7      | FDRE           | -        |     16.330 (r) | SLOW    |      7.551 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_a[0]     | OSERDESE2 (IO) | VARIABLE |     11.889 (r) | SLOW    |      5.248 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[1]     | OSERDESE2 (IO) | VARIABLE |     11.872 (r) | SLOW    |      5.230 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[2]     | OSERDESE2 (IO) | VARIABLE |     11.861 (r) | SLOW    |      5.221 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[3]     | OSERDESE2 (IO) | VARIABLE |     11.893 (r) | SLOW    |      5.252 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[4]     | OSERDESE2 (IO) | VARIABLE |     11.877 (r) | SLOW    |      5.236 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[5]     | OSERDESE2 (IO) | VARIABLE |     11.890 (r) | SLOW    |      5.248 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[6]     | OSERDESE2 (IO) | VARIABLE |     11.854 (r) | SLOW    |      5.214 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[7]     | OSERDESE2 (IO) | VARIABLE |     11.871 (r) | SLOW    |      5.230 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[8]     | OSERDESE2 (IO) | VARIABLE |     11.851 (r) | SLOW    |      5.213 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[9]     | OSERDESE2 (IO) | VARIABLE |     11.870 (r) | SLOW    |      5.228 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[10]    | OSERDESE2 (IO) | VARIABLE |     11.886 (r) | SLOW    |      5.244 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[11]    | OSERDESE2 (IO) | VARIABLE |     11.879 (r) | SLOW    |      5.238 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[12]    | OSERDESE2 (IO) | VARIABLE |     11.889 (r) | SLOW    |      5.247 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[13]    | OSERDESE2 (IO) | VARIABLE |     11.889 (r) | SLOW    |      5.247 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[14]    | OSERDESE2 (IO) | VARIABLE |     11.849 (r) | SLOW    |      5.208 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[15]    | OSERDESE2 (IO) | VARIABLE |     11.848 (r) | SLOW    |      5.208 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_ba[0]    | OSERDESE2 (IO) | VARIABLE |     11.875 (r) | SLOW    |      5.235 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_ba[1]    | OSERDESE2 (IO) | VARIABLE |     11.875 (r) | SLOW    |      5.235 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_ba[2]    | OSERDESE2 (IO) | VARIABLE |     11.863 (r) | SLOW    |      5.224 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_cas_n    | OSERDESE2 (IO) | VARIABLE |     11.814 (r) | SLOW    |      5.174 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_cke      | OSERDESE2 (IO) | VARIABLE |     11.829 (r) | SLOW    |      5.190 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_clk_n    | OSERDESE2 (IO) | VARIABLE |     11.829 (r) | SLOW    |      5.192 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_clk_p    | OSERDESE2 (IO) | VARIABLE |     11.829 (r) | SLOW    |      5.191 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_cs_n     | OSERDESE2 (IO) | VARIABLE |     11.832 (r) | SLOW    |      5.192 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dm[0]    | OSERDESE2 (IO) | VARIABLE |     11.970 (r) | SLOW    |      5.250 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dm[1]    | OSERDESE2 (IO) | VARIABLE |     11.957 (r) | SLOW    |      5.238 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dm[2]    | OSERDESE2 (IO) | VARIABLE |     11.994 (r) | SLOW    |      5.276 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dm[3]    | OSERDESE2 (IO) | VARIABLE |     12.022 (r) | SLOW    |      5.300 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[0]    | OSERDESE2 (IO) | VARIABLE |     11.955 (r) | SLOW    |      4.561 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[1]    | OSERDESE2 (IO) | VARIABLE |     11.974 (r) | SLOW    |      4.560 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[2]    | OSERDESE2 (IO) | VARIABLE |     11.958 (r) | SLOW    |      4.559 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[3]    | OSERDESE2 (IO) | VARIABLE |     11.959 (r) | SLOW    |      4.559 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[4]    | OSERDESE2 (IO) | VARIABLE |     11.977 (r) | SLOW    |      4.561 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[5]    | OSERDESE2 (IO) | VARIABLE |     11.953 (r) | SLOW    |      4.561 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[6]    | OSERDESE2 (IO) | VARIABLE |     11.976 (r) | SLOW    |      4.561 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[7]    | OSERDESE2 (IO) | VARIABLE |     11.971 (r) | SLOW    |      4.559 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[8]    | OSERDESE2 (IO) | VARIABLE |     11.964 (r) | SLOW    |      4.557 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[9]    | OSERDESE2 (IO) | VARIABLE |     11.961 (r) | SLOW    |      4.557 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[10]   | OSERDESE2 (IO) | VARIABLE |     11.971 (r) | SLOW    |      4.552 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[11]   | OSERDESE2 (IO) | VARIABLE |     11.969 (r) | SLOW    |      4.552 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[12]   | OSERDESE2 (IO) | VARIABLE |     11.953 (r) | SLOW    |      4.557 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[13]   | OSERDESE2 (IO) | VARIABLE |     11.950 (r) | SLOW    |      4.557 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[14]   | OSERDESE2 (IO) | VARIABLE |     11.959 (r) | SLOW    |      4.551 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[15]   | OSERDESE2 (IO) | VARIABLE |     11.962 (r) | SLOW    |      4.555 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[16]   | OSERDESE2 (IO) | VARIABLE |     11.988 (r) | SLOW    |      4.557 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[17]   | OSERDESE2 (IO) | VARIABLE |     12.009 (r) | SLOW    |      4.557 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[18]   | OSERDESE2 (IO) | VARIABLE |     11.980 (r) | SLOW    |      4.552 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[19]   | OSERDESE2 (IO) | VARIABLE |     12.008 (r) | SLOW    |      4.557 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[20]   | OSERDESE2 (IO) | VARIABLE |     11.975 (r) | SLOW    |      4.551 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[21]   | OSERDESE2 (IO) | VARIABLE |     11.980 (r) | SLOW    |      4.553 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[22]   | OSERDESE2 (IO) | VARIABLE |     11.979 (r) | SLOW    |      4.552 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[23]   | OSERDESE2 (IO) | VARIABLE |     11.978 (r) | SLOW    |      4.551 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[24]   | OSERDESE2 (IO) | VARIABLE |     12.013 (r) | SLOW    |      4.561 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[25]   | OSERDESE2 (IO) | VARIABLE |     12.013 (r) | SLOW    |      4.560 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[26]   | OSERDESE2 (IO) | VARIABLE |     12.007 (r) | SLOW    |      4.561 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[27]   | OSERDESE2 (IO) | VARIABLE |     11.996 (r) | SLOW    |      4.559 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[28]   | OSERDESE2 (IO) | VARIABLE |     12.000 (r) | SLOW    |      4.560 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[29]   | OSERDESE2 (IO) | VARIABLE |     12.010 (r) | SLOW    |      4.559 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[30]   | OSERDESE2 (IO) | VARIABLE |     11.999 (r) | SLOW    |      4.561 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[31]   | OSERDESE2 (IO) | VARIABLE |     11.992 (r) | SLOW    |      4.559 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dqs_n[0] | OSERDESE2 (IO) | VARIABLE |     12.331 (r) | SLOW    |      4.560 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dqs_n[1] | OSERDESE2 (IO) | VARIABLE |     12.340 (r) | SLOW    |      4.553 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dqs_n[2] | OSERDESE2 (IO) | VARIABLE |     12.349 (r) | SLOW    |      4.555 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dqs_n[3] | OSERDESE2 (IO) | VARIABLE |     12.385 (r) | SLOW    |      4.560 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dqs_p[0] | OSERDESE2 (IO) | VARIABLE |     12.332 (r) | SLOW    |      4.560 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dqs_p[1] | OSERDESE2 (IO) | VARIABLE |     12.341 (r) | SLOW    |      4.553 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dqs_p[2] | OSERDESE2 (IO) | VARIABLE |     12.344 (r) | SLOW    |      4.555 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dqs_p[3] | OSERDESE2 (IO) | VARIABLE |     12.383 (r) | SLOW    |      4.560 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_odt      | OSERDESE2 (IO) | VARIABLE |     11.848 (r) | SLOW    |      5.207 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_ras_n    | OSERDESE2 (IO) | VARIABLE |     11.856 (r) | SLOW    |      5.217 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_reset_n  | OSERDESE2 (IO) | VARIABLE |     12.113 (r) | SLOW    |      5.453 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_we_n     | OSERDESE2 (IO) | VARIABLE |     11.857 (r) | SLOW    |      5.218 (r) | FAST    | crg_clkout1 |
----------+----------------+----------------+----------+----------------+---------+----------------+---------+-------------+


Setup between Clocks

---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source   | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock    | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk200_p | clk200_p    |         7.704 | SLOW    |               |         |               |         |               |         |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 5.009 ns
Ideal Clock Offset to Actual Clock: 5.651 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -3.287 (r) | FAST    |   8.153 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -3.209 (f) | FAST    |   8.153 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.266 (r) | FAST    |   8.130 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.188 (f) | FAST    |   8.130 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.281 (r) | FAST    |   8.146 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.203 (f) | FAST    |   8.146 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.280 (r) | FAST    |   8.145 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.202 (f) | FAST    |   8.145 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.266 (r) | FAST    |   8.131 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.188 (f) | FAST    |   8.131 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.290 (r) | FAST    |   8.155 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.212 (f) | FAST    |   8.155 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.266 (r) | FAST    |   8.132 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.188 (f) | FAST    |   8.132 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.267 (r) | FAST    |   8.131 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.189 (f) | FAST    |   8.131 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.269 (r) | FAST    |   8.134 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.191 (f) | FAST    |   8.134 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.272 (r) | FAST    |   8.137 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.194 (f) | FAST    |   8.137 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.251 (r) | FAST    |   8.114 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.173 (f) | FAST    |   8.114 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.253 (r) | FAST    |   8.116 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.175 (f) | FAST    |   8.116 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.280 (r) | FAST    |   8.145 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.202 (f) | FAST    |   8.145 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.284 (r) | FAST    |   8.149 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.206 (f) | FAST    |   8.149 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.260 (r) | FAST    |   8.121 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.182 (f) | FAST    |   8.121 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.266 (r) | FAST    |   8.130 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.188 (f) | FAST    |   8.130 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -3.246 (r) | FAST    |   8.111 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -3.168 (f) | FAST    |   8.111 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -3.224 (r) | FAST    |   8.089 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -3.146 (f) | FAST    |   8.089 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -3.241 (r) | FAST    |   8.104 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -3.163 (f) | FAST    |   8.104 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -3.226 (r) | FAST    |   8.091 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -3.148 (f) | FAST    |   8.091 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -3.243 (r) | FAST    |   8.105 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -3.165 (f) | FAST    |   8.105 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -3.244 (r) | FAST    |   8.106 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -3.166 (f) | FAST    |   8.106 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -3.243 (r) | FAST    |   8.105 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -3.165 (f) | FAST    |   8.105 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -3.241 (r) | FAST    |   8.103 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -3.163 (f) | FAST    |   8.103 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -3.230 (r) | FAST    |   8.096 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -3.152 (f) | FAST    |   8.096 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -3.227 (r) | FAST    |   8.092 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -3.149 (f) | FAST    |   8.092 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -3.236 (r) | FAST    |   8.102 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -3.158 (f) | FAST    |   8.102 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -3.243 (r) | FAST    |   8.108 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -3.165 (f) | FAST    |   8.108 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -3.240 (r) | FAST    |   8.105 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -3.162 (f) | FAST    |   8.105 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -3.228 (r) | FAST    |   8.093 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -3.150 (f) | FAST    |   8.093 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -3.244 (r) | FAST    |   8.109 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -3.166 (f) | FAST    |   8.109 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -3.247 (r) | FAST    |   8.113 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -3.169 (f) | FAST    |   8.113 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -3.146 (f) | FAST    |   8.155 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 5.448 ns
Ideal Clock Offset to Actual Clock: 6.404 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
sdcard_data[0]     |  -3.702 (r) | FAST    |   9.123 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[0]     |  -3.702 (f) | FAST    |   9.123 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[1]     |  -3.680 (r) | FAST    |   9.102 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[1]     |  -3.680 (f) | FAST    |   9.102 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[2]     |  -3.684 (r) | FAST    |   9.106 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[2]     |  -3.684 (f) | FAST    |   9.106 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[3]     |  -3.707 (r) | FAST    |   9.128 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[3]     |  -3.707 (f) | FAST    |   9.128 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -3.680 (r) | FAST    |   9.128 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.045 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   11.889 (r) | SLOW    |   5.248 (r) | FAST    |    0.041 |
ddram_a[1]         |   11.872 (r) | SLOW    |   5.230 (r) | FAST    |    0.023 |
ddram_a[2]         |   11.861 (r) | SLOW    |   5.221 (r) | FAST    |    0.013 |
ddram_a[3]         |   11.893 (r) | SLOW    |   5.252 (r) | FAST    |    0.045 |
ddram_a[4]         |   11.877 (r) | SLOW    |   5.236 (r) | FAST    |    0.029 |
ddram_a[5]         |   11.890 (r) | SLOW    |   5.248 (r) | FAST    |    0.042 |
ddram_a[6]         |   11.854 (r) | SLOW    |   5.214 (r) | FAST    |    0.006 |
ddram_a[7]         |   11.871 (r) | SLOW    |   5.230 (r) | FAST    |    0.023 |
ddram_a[8]         |   11.851 (r) | SLOW    |   5.213 (r) | FAST    |    0.005 |
ddram_a[9]         |   11.870 (r) | SLOW    |   5.228 (r) | FAST    |    0.021 |
ddram_a[10]        |   11.886 (r) | SLOW    |   5.244 (r) | FAST    |    0.038 |
ddram_a[11]        |   11.879 (r) | SLOW    |   5.238 (r) | FAST    |    0.031 |
ddram_a[12]        |   11.889 (r) | SLOW    |   5.247 (r) | FAST    |    0.041 |
ddram_a[13]        |   11.889 (r) | SLOW    |   5.247 (r) | FAST    |    0.040 |
ddram_a[14]        |   11.849 (r) | SLOW    |   5.208 (r) | FAST    |    0.001 |
ddram_a[15]        |   11.848 (r) | SLOW    |   5.208 (r) | FAST    |    0.000 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.893 (r) | SLOW    |   5.208 (r) | FAST    |    0.045 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.013 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   11.875 (r) | SLOW    |   5.235 (r) | FAST    |    0.013 |
ddram_ba[1]        |   11.875 (r) | SLOW    |   5.235 (r) | FAST    |    0.012 |
ddram_ba[2]        |   11.863 (r) | SLOW    |   5.224 (r) | FAST    |    0.000 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.875 (r) | SLOW    |   5.224 (r) | FAST    |    0.013 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.065 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   11.970 (r) | SLOW    |   5.250 (r) | FAST    |    0.013 |
ddram_dm[1]        |   11.957 (r) | SLOW    |   5.238 (r) | FAST    |    0.000 |
ddram_dm[2]        |   11.994 (r) | SLOW    |   5.276 (r) | FAST    |    0.038 |
ddram_dm[3]        |   12.022 (r) | SLOW    |   5.300 (r) | FAST    |    0.065 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.022 (r) | SLOW    |   5.238 (r) | FAST    |    0.065 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 2.972 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   12.308 (r) | SLOW    |   4.561 (r) | FAST    |    0.163 |
ddram_dq[1]        |   12.517 (r) | SLOW    |   4.560 (r) | FAST    |    0.372 |
ddram_dq[2]        |   12.681 (r) | SLOW    |   4.559 (r) | FAST    |    0.536 |
ddram_dq[3]        |   12.641 (r) | SLOW    |   4.559 (r) | FAST    |    0.496 |
ddram_dq[4]        |   12.236 (r) | SLOW    |   4.561 (r) | FAST    |    0.091 |
ddram_dq[5]        |   12.392 (r) | SLOW    |   4.561 (r) | FAST    |    0.247 |
ddram_dq[6]        |   12.145 (r) | SLOW    |   4.561 (r) | FAST    |    0.010 |
ddram_dq[7]        |   12.757 (r) | SLOW    |   4.559 (r) | FAST    |    0.612 |
ddram_dq[8]        |   12.938 (r) | SLOW    |   4.557 (r) | FAST    |    0.792 |
ddram_dq[9]        |   12.845 (r) | SLOW    |   4.557 (r) | FAST    |    0.699 |
ddram_dq[10]       |   13.310 (r) | SLOW    |   4.552 (r) | FAST    |    1.165 |
ddram_dq[11]       |   13.409 (r) | SLOW    |   4.552 (r) | FAST    |    1.263 |
ddram_dq[12]       |   12.746 (r) | SLOW    |   4.557 (r) | FAST    |    0.601 |
ddram_dq[13]       |   12.652 (r) | SLOW    |   4.557 (r) | FAST    |    0.507 |
ddram_dq[14]       |   13.491 (r) | SLOW    |   4.551 (r) | FAST    |    1.346 |
ddram_dq[15]       |   13.029 (r) | SLOW    |   4.555 (r) | FAST    |    0.883 |
ddram_dq[16]       |   14.368 (r) | SLOW    |   4.557 (r) | FAST    |    2.223 |
ddram_dq[17]       |   14.117 (r) | SLOW    |   4.557 (r) | FAST    |    1.972 |
ddram_dq[18]       |   13.907 (r) | SLOW    |   4.552 (r) | FAST    |    1.762 |
ddram_dq[19]       |   14.206 (r) | SLOW    |   4.557 (r) | FAST    |    2.061 |
ddram_dq[20]       |   13.623 (r) | SLOW    |   4.551 (r) | FAST    |    1.477 |
ddram_dq[21]       |   14.004 (r) | SLOW    |   4.553 (r) | FAST    |    1.859 |
ddram_dq[22]       |   13.723 (r) | SLOW    |   4.552 (r) | FAST    |    1.578 |
ddram_dq[23]       |   13.711 (r) | SLOW    |   4.551 (r) | FAST    |    1.565 |
ddram_dq[24]       |   14.956 (r) | SLOW    |   4.561 (r) | FAST    |    2.811 |
ddram_dq[25]       |   14.675 (r) | SLOW    |   4.560 (r) | FAST    |    2.530 |
ddram_dq[26]       |   15.039 (r) | SLOW    |   4.561 (r) | FAST    |    2.893 |
ddram_dq[27]       |   14.478 (r) | SLOW    |   4.559 (r) | FAST    |    2.333 |
ddram_dq[28]       |   14.752 (r) | SLOW    |   4.560 (r) | FAST    |    2.606 |
ddram_dq[29]       |   14.402 (r) | SLOW    |   4.559 (r) | FAST    |    2.257 |
ddram_dq[30]       |   15.117 (r) | SLOW    |   4.561 (r) | FAST    |    2.972 |
ddram_dq[31]       |   14.564 (r) | SLOW    |   4.559 (r) | FAST    |    2.419 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.117 (r) | SLOW    |   4.551 (r) | FAST    |    2.972 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 1.521 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   12.331 (r) | SLOW    |   4.560 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   12.624 (r) | SLOW    |   4.553 (r) | FAST    |    0.293 |
ddram_dqs_n[2]     |   13.546 (r) | SLOW    |   4.555 (r) | FAST    |    1.214 |
ddram_dqs_n[3]     |   13.852 (r) | SLOW    |   4.560 (r) | FAST    |    1.521 |
ddram_dqs_p[0]     |   12.332 (r) | SLOW    |   4.560 (r) | FAST    |    0.007 |
ddram_dqs_p[1]     |   12.626 (r) | SLOW    |   4.553 (r) | FAST    |    0.295 |
ddram_dqs_p[2]     |   13.540 (r) | SLOW    |   4.555 (r) | FAST    |    1.209 |
ddram_dqs_p[3]     |   13.850 (r) | SLOW    |   4.560 (r) | FAST    |    1.519 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.852 (r) | SLOW    |   4.553 (r) | FAST    |    1.521 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.028 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
sdcard_data[0]     |   12.063 (r) | SLOW    |   4.555 (r) | FAST    |    0.005 |
sdcard_data[0]     |   12.063 (f) | SLOW    |   4.555 (f) | FAST    |    0.005 |
sdcard_data[1]     |   12.086 (r) | SLOW    |   4.555 (r) | FAST    |    0.028 |
sdcard_data[1]     |   12.086 (f) | SLOW    |   4.555 (f) | FAST    |    0.028 |
sdcard_data[2]     |   12.082 (r) | SLOW    |   4.555 (r) | FAST    |    0.024 |
sdcard_data[2]     |   12.082 (f) | SLOW    |   4.555 (f) | FAST    |    0.024 |
sdcard_data[3]     |   12.058 (r) | SLOW    |   4.555 (r) | FAST    |    0.000 |
sdcard_data[3]     |   12.058 (f) | SLOW    |   4.555 (f) | FAST    |    0.000 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.086 (r) | SLOW    |   4.555 (r) | FAST    |    0.028 |
-------------------+--------------+---------+-------------+---------+----------+




