0.6
2018.3
Dec  7 2018
00:33:28
E:/Documents/lab/lab5/lab5.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/Documents/lab/lab5/lab5.srcs/sources_1/ip/RAM_B/sim/RAM_B.v,1749558259,verilog,,E:/Documents/计算机组成原理/实验/lab5/lab5.srcs/sources_1/imports/code/DISPLAY.v,,RAM_B,,,,,,,,
E:/Documents/计算机组成原理/实验/lab5/lab5.srcs/sources_1/imports/code/DISPLAY.v,1745560348,verilog,,E:/Documents/计算机组成原理/实验/lab5/lab5.srcs/sources_1/imports/code/TOP.v,,DISPLAY,,,,,,,,
E:/Documents/计算机组成原理/实验/lab5/lab5.srcs/sources_1/imports/code/TOP.v,1749796473,verilog,,,,TOP,,,,,,,,
