# Reading pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:01 on Dec 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:51:02 on Dec 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:02 on Dec 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 15:51:02 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:02 on Dec 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 15:51:02 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:02 on Dec 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 15:51:02 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:02 on Dec 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 15:51:02 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:02 on Dec 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 15:51:02 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:02 on Dec 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:51:02 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:02 on Dec 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:51:03 on Dec 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:03 on Dec 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 15:51:03 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:03 on Dec 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 15:51:03 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:03 on Dec 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 15:51:03 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:03 on Dec 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 15:51:03 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/shifter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:03 on Dec 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/shifter.sv 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 15:51:03 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfileF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:03 on Dec 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfileF.sv 
# -- Compiling module regfileF
# 
# Top level modules:
# 	regfileF
# End time: 15:51:03 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfileD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:03 on Dec 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfileD.sv 
# -- Compiling module regfileD
# 
# Top level modules:
# 	regfileD
# End time: 15:51:03 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfileEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:03 on Dec 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfileEM.sv 
# -- Compiling module regfileEM
# 
# Top level modules:
# 	regfileEM
# End time: 15:51:03 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfileCF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:03 on Dec 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfileCF.sv 
# -- Compiling module regfileCF
# 
# Top level modules:
# 	regfileCF
# End time: 15:51:03 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfileCMW.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:03 on Dec 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/regfileCMW.sv 
# -- Compiling module regfileCMW
# 
# Top level modules:
# 	regfileCMW
# End time: 15:51:03 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:04 on Dec 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 15:51:04 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ Without\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:04 on Dec 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - Without Hazard/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 15:51:04 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
