# Asad - June- 17- 2022
# This is the tcl script

# Created Project

create_project project_1 F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_1 -part xc7z045ffg900-2
set_property board_part xilinx.com:zc706:part0:1.4 [current_project]

# Create Block Design

create_bd_design "design_1"
update_compile_order -fileset sources_1

# Update repository of the project

update_compile_order -fileset sources_1
set_property  ip_repo_paths  F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/mycores/ip_repo [current_project]
update_ip_catalog


#  Add sample generator in Project


startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:sample_generator:1.0 sample_generator_0
endgroup
set_property location {0.5 -44 -143} [get_bd_cells sample_generator_0]

# Add Axi4-Stream Data Fifo

startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup

# Add FFT block

create_bd_cell -type ip -vlnv xilinx.com:ip:xfft:9.1 xfft_0
create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1538.676 ; gain = 0.000
endgroup
regenerate_bd_layout





# Add Zync PS block

startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup

apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]


# Add AXI DMA

startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup

# Add AXI Slave port on zynq

startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup

# Run automation

apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]

###########################################################################################
# Connections
connect_bd_intf_net [get_bd_intf_pins sample_generator_0/M_AXIS] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins xfft_0/S_AXIS_DATA]
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins xfft_0/M_AXIS_DATA] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
