Protel Design System Design Rule Check
PCB File : Q:\Alitium\EDL_Final\edl_final.PcbDoc
Date     : 4/5/2018
Time     : 12:35:08 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
   Violation between Clearance Constraint: (4.077mil < 6mil) Between Pad 328p-1(13374.803mil,-77.953mil) on Top Layer And Pad 328p-28(13353.15mil,-99.606mil) on Top Layer 
   Violation between Clearance Constraint: (4.077mil < 6mil) Between Pad 328p-21(13225.197mil,-77.953mil) on Top Layer And Pad 328p-22(13246.85mil,-99.606mil) on Top Layer 
   Violation between Clearance Constraint: (4.077mil < 6mil) Between Pad 328p-14(13246.85mil,50mil) on Top Layer And Pad 328p-15(13225.197mil,28.346mil) on Top Layer 
   Violation between Clearance Constraint: (4.077mil < 6mil) Between Pad 328p-7(13374.803mil,28.346mil) on Top Layer And Pad 328p-8(13353.15mil,50mil) on Top Layer 
Rule Violations :4

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=100mil) (Preferred=6mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=11.811mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (204.724mil > 100mil) Pad K1-2(800mil,4875.591mil) on Multi-Layer Actual Hole Size = 204.724mil
   Violation between Hole Size Constraint: (204.724mil > 100mil) Pad K1-1(800mil,4600mil) on Multi-Layer Actual Hole Size = 204.724mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad Free-0(600mil,2000mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad Free-0(550mil,100mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad Free-0(2600mil,1400mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad Free-0(2600mil,300mil) on Multi-Layer Actual Hole Size = 125.984mil
Rule Violations :6

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R19-2(1620mil,9106.638mil) on Top Layer And Pad R19-1(1620mil,9061.362mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R18-2(16950mil,12900mil) on Top Layer And Pad R18-1(16950mil,12854.724mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R17-2(16396.555mil,12895.276mil) on Top Layer And Pad R17-1(16396.555mil,12850mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R15-2(1299.638mil,8778mil) on Top Layer And Pad R15-1(1254.362mil,8778mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R14-2(1254.362mil,8970mil) on Top Layer And Pad R14-1(1299.638mil,8970mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R12-2(13031mil,840.638mil) on Top Layer And Pad R12-1(13031mil,795.362mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R11-2(16400mil,3400mil) on Top Layer And Pad R11-1(16400mil,3354.724mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R10-2(850mil,8945.276mil) on Top Layer And Pad R10-1(850mil,8900mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R9-2(12853mil,842.638mil) on Top Layer And Pad R9-1(12853mil,797.362mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R8-2(2504.724mil,2550mil) on Top Layer And Pad R8-1(2550mil,2550mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R7-2(2504.724mil,2725mil) on Top Layer And Pad R7-1(2550mil,2725mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R6-2(2754.724mil,2625mil) on Top Layer And Pad R6-1(2800mil,2625mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R5-2(2772.638mil,2825mil) on Top Layer And Pad R5-1(2727.362mil,2825mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad C11-1(12927mil,811.677mil) on Top Layer And Pad C11-2(12927mil,846.323mil) on Top Layer [Top Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad C9-1(1512mil,8768mil) on Top Layer And Pad C9-2(1546.646mil,8768mil) on Top Layer [Top Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C8-2(13566.575mil,-100mil) on Top Layer And Pad C8-1(13513.425mil,-100mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C7-2(13503.425mil,110mil) on Top Layer And Pad C7-1(13556.575mil,110mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad C6-1(2850mil,2132.677mil) on Top Layer And Pad C6-2(2850mil,2167.323mil) on Top Layer [Top Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad C5-1(13171mil,17.646mil) on Top Layer And Pad C5-2(13171mil,-17mil) on Top Layer [Top Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad 1-2(13450mil,-20mil) on Top Layer And Pad 1-3(13494.488mil,-20mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad 1-1(13450mil,36.299mil) on Top Layer And Pad 1-4(13494.488mil,36.299mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R4-2(3603.362mil,4825mil) on Top Layer And Pad R4-1(3648.638mil,4825mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R3-2(3648.638mil,5050mil) on Top Layer And Pad R3-1(3603.362mil,5050mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.037mil < 10mil) Between Pad Attiny84-20(1484.567mil,8935.055mil) on Top Layer And Pad Attiny84-1(1460.945mil,8911.433mil) on Top Layer [Top Solder] Mask Sliver [3.037mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.791mil < 10mil) Between Pad Attiny84-21(1520mil,8876mil) on Top Layer And Pad Attiny84-1(1460.945mil,8911.433mil) on Top Layer [Top Solder] Mask Sliver [6.791mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.037mil < 10mil) Between Pad Attiny84-6(1484.567mil,8816.945mil) on Top Layer And Pad Attiny84-5(1460.945mil,8840.567mil) on Top Layer [Top Solder] Mask Sliver [3.037mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.791mil < 10mil) Between Pad Attiny84-21(1520mil,8876mil) on Top Layer And Pad Attiny84-5(1460.945mil,8840.567mil) on Top Layer [Top Solder] Mask Sliver [6.791mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.791mil < 10mil) Between Pad Attiny84-21(1520mil,8876mil) on Top Layer And Pad Attiny84-6(1484.567mil,8816.945mil) on Top Layer [Top Solder] Mask Sliver [6.791mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.037mil < 10mil) Between Pad Attiny84-11(1579.055mil,8840.567mil) on Top Layer And Pad Attiny84-10(1555.433mil,8816.945mil) on Top Layer [Top Solder] Mask Sliver [3.037mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.791mil < 10mil) Between Pad Attiny84-21(1520mil,8876mil) on Top Layer And Pad Attiny84-10(1555.433mil,8816.945mil) on Top Layer [Top Solder] Mask Sliver [6.791mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.791mil < 10mil) Between Pad Attiny84-21(1520mil,8876mil) on Top Layer And Pad Attiny84-11(1579.055mil,8840.567mil) on Top Layer [Top Solder] Mask Sliver [6.791mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.037mil < 10mil) Between Pad Attiny84-16(1555.433mil,8935.055mil) on Top Layer And Pad Attiny84-15(1579.055mil,8911.433mil) on Top Layer [Top Solder] Mask Sliver [3.037mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.791mil < 10mil) Between Pad Attiny84-21(1520mil,8876mil) on Top Layer And Pad Attiny84-15(1579.055mil,8911.433mil) on Top Layer [Top Solder] Mask Sliver [6.791mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.791mil < 10mil) Between Pad Attiny84-21(1520mil,8876mil) on Top Layer And Pad Attiny84-16(1555.433mil,8935.055mil) on Top Layer [Top Solder] Mask Sliver [6.791mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.791mil < 10mil) Between Pad Attiny84-21(1520mil,8876mil) on Top Layer And Pad Attiny84-20(1484.567mil,8935.055mil) on Top Layer [Top Solder] Mask Sliver [6.791mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad C1-2(3722mil,5048.646mil) on Top Layer And Pad C1-1(3722mil,5014mil) on Top Layer [Top Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad C2-2(3916.677mil,5077mil) on Top Layer And Pad C2-1(3951.323mil,5077mil) on Top Layer [Top Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad C3-2(3977mil,4906.677mil) on Top Layer And Pad C3-1(3977mil,4941.323mil) on Top Layer [Top Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad C4-2(3979.354mil,4993mil) on Top Layer And Pad C4-1(4014mil,4993mil) on Top Layer [Top Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.037mil < 10mil) Between Pad ACCL-1(3800.787mil,4874.213mil) on Top Layer And Pad ACCL-24(3774.213mil,4900.787mil) on Top Layer [Top Solder] Mask Sliver [3.037mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-23(3774.213mil,4920.472mil) on Top Layer And Pad ACCL-24(3774.213mil,4900.787mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-22(3774.213mil,4940.158mil) on Top Layer And Pad ACCL-23(3774.213mil,4920.472mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-21(3774.213mil,4959.842mil) on Top Layer And Pad ACCL-22(3774.213mil,4940.158mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-20(3774.213mil,4979.528mil) on Top Layer And Pad ACCL-21(3774.213mil,4959.842mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-19(3774.213mil,4999.213mil) on Top Layer And Pad ACCL-20(3774.213mil,4979.528mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.037mil < 10mil) Between Pad ACCL-18(3800.787mil,5025.787mil) on Top Layer And Pad ACCL-19(3774.213mil,4999.213mil) on Top Layer [Top Solder] Mask Sliver [3.037mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-17(3820.472mil,5025.787mil) on Top Layer And Pad ACCL-18(3800.787mil,5025.787mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-16(3840.157mil,5025.787mil) on Top Layer And Pad ACCL-17(3820.472mil,5025.787mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-15(3859.843mil,5025.787mil) on Top Layer And Pad ACCL-16(3840.157mil,5025.787mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-14(3879.528mil,5025.787mil) on Top Layer And Pad ACCL-15(3859.843mil,5025.787mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-13(3899.213mil,5025.787mil) on Top Layer And Pad ACCL-14(3879.528mil,5025.787mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.037mil < 10mil) Between Pad ACCL-12(3925.787mil,4999.213mil) on Top Layer And Pad ACCL-13(3899.213mil,5025.787mil) on Top Layer [Top Solder] Mask Sliver [3.037mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-11(3925.787mil,4979.528mil) on Top Layer And Pad ACCL-12(3925.787mil,4999.213mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-10(3925.787mil,4959.842mil) on Top Layer And Pad ACCL-11(3925.787mil,4979.528mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-9(3925.787mil,4940.158mil) on Top Layer And Pad ACCL-10(3925.787mil,4959.842mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-8(3925.787mil,4920.472mil) on Top Layer And Pad ACCL-9(3925.787mil,4940.158mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-7(3925.787mil,4900.787mil) on Top Layer And Pad ACCL-8(3925.787mil,4920.472mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.037mil < 10mil) Between Pad ACCL-6(3899.213mil,4874.213mil) on Top Layer And Pad ACCL-7(3925.787mil,4900.787mil) on Top Layer [Top Solder] Mask Sliver [3.037mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-5(3879.528mil,4874.213mil) on Top Layer And Pad ACCL-6(3899.213mil,4874.213mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-4(3859.843mil,4874.213mil) on Top Layer And Pad ACCL-5(3879.528mil,4874.213mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-3(3840.157mil,4874.213mil) on Top Layer And Pad ACCL-4(3859.843mil,4874.213mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-2(3820.472mil,4874.213mil) on Top Layer And Pad ACCL-3(3840.157mil,4874.213mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-1(3800.787mil,4874.213mil) on Top Layer And Pad ACCL-2(3820.472mil,4874.213mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R1-1(12665.362mil,-473mil) on Top Layer And Pad R1-2(12710.638mil,-473mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R2-1(12657.724mil,-402mil) on Top Layer And Pad R2-2(12703mil,-402mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C14-1(16050mil,5763.189mil) on Top Layer And Pad C14-2(16050mil,5816.339mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C15-1(16250mil,5763.189mil) on Top Layer And Pad C15-2(16250mil,5816.339mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C16-1(16950mil,5763.189mil) on Top Layer And Pad C16-2(16950mil,5816.339mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C17-1(16750mil,5763.189mil) on Top Layer And Pad C17-2(16750mil,5816.339mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C18-1(15100mil,8396.85mil) on Top Layer And Pad C18-2(15100mil,8450mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C19-1(15300mil,8396.85mil) on Top Layer And Pad C19-2(15300mil,8450mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C20-1(15900mil,8396.85mil) on Top Layer And Pad C20-2(15900mil,8450mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C21-1(16100mil,8396.85mil) on Top Layer And Pad C21-2(16100mil,8450mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
Rule Violations :73

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.885mil < 10mil) Between Arc (1453.071mil,8942.929mil) on Top Overlay And Pad Attiny84-1(1460.945mil,8911.433mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (10.822mil < 10mil) Between Arc (1453.071mil,8942.929mil) on Top Overlay And Pad Attiny84-20(1484.567mil,8935.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.68mil < 10mil) Between Arc (1433.386mil,8927.181mil) on Top Overlay And Pad Attiny84-1(1460.945mil,8911.433mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.68mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (16368.11mil,5829.134mil) on Top Overlay And Pad 5V-1(16409.449mil,5775.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (15468.11mil,8462.795mil) on Top Overlay And Pad 3.3V-1(15509.449mil,8409.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2655.512mil,948.031mil)(2655.512mil,1248.031mil) on Top Overlay And Pad ICSP-6(2605.512mil,998.031mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2455.512mil,948.031mil)(2655.512mil,948.031mil) on Top Overlay And Pad ICSP-6(2605.512mil,998.031mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2455.512mil,948.031mil)(2455.512mil,1223.031mil) on Top Overlay And Pad ICSP-5(2505.512mil,998.031mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2455.512mil,948.031mil)(2655.512mil,948.031mil) on Top Overlay And Pad ICSP-5(2505.512mil,998.031mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2655.512mil,948.031mil)(2655.512mil,1248.031mil) on Top Overlay And Pad ICSP-4(2605.512mil,1098.031mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2455.512mil,948.031mil)(2455.512mil,1223.031mil) on Top Overlay And Pad ICSP-3(2505.512mil,1098.031mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2455.512mil,1148.031mil)(2555.512mil,1148.031mil) on Top Overlay And Pad ICSP-3(2505.512mil,1098.031mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2655.512mil,948.031mil)(2655.512mil,1248.031mil) on Top Overlay And Pad ICSP-2(2605.512mil,1198.031mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2555.512mil,1148.031mil)(2555.512mil,1248.031mil) on Top Overlay And Pad ICSP-2(2605.512mil,1198.031mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2480.512mil,1248.031mil)(2655.512mil,1248.031mil) on Top Overlay And Pad ICSP-2(2605.512mil,1198.031mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2455.512mil,948.031mil)(2455.512mil,1223.031mil) on Top Overlay And Pad ICSP-1(2505.512mil,1198.031mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2455.512mil,1148.031mil)(2555.512mil,1148.031mil) on Top Overlay And Pad ICSP-1(2505.512mil,1198.031mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2555.512mil,1148.031mil)(2555.512mil,1248.031mil) on Top Overlay And Pad ICSP-1(2505.512mil,1198.031mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2480.512mil,1248.031mil)(2655.512mil,1248.031mil) on Top Overlay And Pad ICSP-1(2505.512mil,1198.031mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1635mil,9039mil)(1640mil,9039mil) on Top Overlay And Pad R19-1(1620mil,9061.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1640mil,9039mil)(1640mil,9129mil) on Top Overlay And Pad R19-1(1620mil,9061.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1600mil,9084mil)(1640mil,9084mil) on Top Overlay And Pad R19-1(1620mil,9061.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1600mil,9039mil)(1605mil,9039mil) on Top Overlay And Pad R19-1(1620mil,9061.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1600mil,9039mil)(1600mil,9129mil) on Top Overlay And Pad R19-1(1620mil,9061.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1635mil,9129mil)(1640mil,9129mil) on Top Overlay And Pad R19-2(1620mil,9106.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1640mil,9039mil)(1640mil,9129mil) on Top Overlay And Pad R19-2(1620mil,9106.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1600mil,9084mil)(1640mil,9084mil) on Top Overlay And Pad R19-2(1620mil,9106.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1600mil,9129mil)(1605mil,9129mil) on Top Overlay And Pad R19-2(1620mil,9106.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1600mil,9039mil)(1600mil,9129mil) on Top Overlay And Pad R19-2(1620mil,9106.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (16930mil,12832.362mil)(16935mil,12832.362mil) on Top Overlay And Pad R18-1(16950mil,12854.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (16965mil,12832.362mil)(16970mil,12832.362mil) on Top Overlay And Pad R18-1(16950mil,12854.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (16930mil,12832.362mil)(16930mil,12922.362mil) on Top Overlay And Pad R18-1(16950mil,12854.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (16970mil,12832.362mil)(16970mil,12922.362mil) on Top Overlay And Pad R18-1(16950mil,12854.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16930mil,12877.362mil)(16970mil,12877.362mil) on Top Overlay And Pad R18-1(16950mil,12854.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (16930mil,12922.362mil)(16935mil,12922.362mil) on Top Overlay And Pad R18-2(16950mil,12900mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (16965mil,12922.362mil)(16970mil,12922.362mil) on Top Overlay And Pad R18-2(16950mil,12900mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (16930mil,12832.362mil)(16930mil,12922.362mil) on Top Overlay And Pad R18-2(16950mil,12900mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (16970mil,12832.362mil)(16970mil,12922.362mil) on Top Overlay And Pad R18-2(16950mil,12900mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16930mil,12877.362mil)(16970mil,12877.362mil) on Top Overlay And Pad R18-2(16950mil,12900mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (16376.555mil,12827.638mil)(16381.555mil,12827.638mil) on Top Overlay And Pad R17-1(16396.555mil,12850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (16411.555mil,12827.638mil)(16416.555mil,12827.638mil) on Top Overlay And Pad R17-1(16396.555mil,12850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (16376.555mil,12827.638mil)(16376.555mil,12917.638mil) on Top Overlay And Pad R17-1(16396.555mil,12850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (16416.555mil,12827.638mil)(16416.555mil,12917.638mil) on Top Overlay And Pad R17-1(16396.555mil,12850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16376.555mil,12872.638mil)(16416.555mil,12872.638mil) on Top Overlay And Pad R17-1(16396.555mil,12850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (16376.555mil,12917.638mil)(16381.555mil,12917.638mil) on Top Overlay And Pad R17-2(16396.555mil,12895.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (16411.555mil,12917.638mil)(16416.555mil,12917.638mil) on Top Overlay And Pad R17-2(16396.555mil,12895.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (16376.555mil,12827.638mil)(16376.555mil,12917.638mil) on Top Overlay And Pad R17-2(16396.555mil,12895.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (16416.555mil,12827.638mil)(16416.555mil,12917.638mil) on Top Overlay And Pad R17-2(16396.555mil,12895.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16376.555mil,12872.638mil)(16416.555mil,12872.638mil) on Top Overlay And Pad R17-2(16396.555mil,12895.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1232mil,8758mil)(1232mil,8763mil) on Top Overlay And Pad R15-1(1254.362mil,8778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1232mil,8793mil)(1232mil,8798mil) on Top Overlay And Pad R15-1(1254.362mil,8778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1277mil,8758mil)(1277mil,8798mil) on Top Overlay And Pad R15-1(1254.362mil,8778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1232mil,8758mil)(1322mil,8758mil) on Top Overlay And Pad R15-1(1254.362mil,8778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1232mil,8798mil)(1322mil,8798mil) on Top Overlay And Pad R15-1(1254.362mil,8778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1322mil,8758mil)(1322mil,8763mil) on Top Overlay And Pad R15-2(1299.638mil,8778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1322mil,8793mil)(1322mil,8798mil) on Top Overlay And Pad R15-2(1299.638mil,8778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1277mil,8758mil)(1277mil,8798mil) on Top Overlay And Pad R15-2(1299.638mil,8778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1232mil,8758mil)(1322mil,8758mil) on Top Overlay And Pad R15-2(1299.638mil,8778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1232mil,8798mil)(1322mil,8798mil) on Top Overlay And Pad R15-2(1299.638mil,8778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1277mil,8950mil)(1277mil,8990mil) on Top Overlay And Pad R14-1(1299.638mil,8970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1322mil,8985mil)(1322mil,8990mil) on Top Overlay And Pad R14-1(1299.638mil,8970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1322mil,8950mil)(1322mil,8955mil) on Top Overlay And Pad R14-1(1299.638mil,8970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1232mil,8990mil)(1322mil,8990mil) on Top Overlay And Pad R14-1(1299.638mil,8970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1232mil,8950mil)(1322mil,8950mil) on Top Overlay And Pad R14-1(1299.638mil,8970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1232mil,8985mil)(1232mil,8990mil) on Top Overlay And Pad R14-2(1254.362mil,8970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1232mil,8950mil)(1232mil,8955mil) on Top Overlay And Pad R14-2(1254.362mil,8970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1277mil,8950mil)(1277mil,8990mil) on Top Overlay And Pad R14-2(1254.362mil,8970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1232mil,8990mil)(1322mil,8990mil) on Top Overlay And Pad R14-2(1254.362mil,8970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1232mil,8950mil)(1322mil,8950mil) on Top Overlay And Pad R14-2(1254.362mil,8970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (13011mil,773mil)(13016mil,773mil) on Top Overlay And Pad R12-1(13031mil,795.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (13046mil,773mil)(13051mil,773mil) on Top Overlay And Pad R12-1(13031mil,795.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (13011mil,773mil)(13011mil,863mil) on Top Overlay And Pad R12-1(13031mil,795.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (13051mil,773mil)(13051mil,863mil) on Top Overlay And Pad R12-1(13031mil,795.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (13011mil,818mil)(13051mil,818mil) on Top Overlay And Pad R12-1(13031mil,795.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (13011mil,863mil)(13016mil,863mil) on Top Overlay And Pad R12-2(13031mil,840.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (13046mil,863mil)(13051mil,863mil) on Top Overlay And Pad R12-2(13031mil,840.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (13011mil,773mil)(13011mil,863mil) on Top Overlay And Pad R12-2(13031mil,840.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (13051mil,773mil)(13051mil,863mil) on Top Overlay And Pad R12-2(13031mil,840.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (13011mil,818mil)(13051mil,818mil) on Top Overlay And Pad R12-2(13031mil,840.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (16380mil,3332.362mil)(16385mil,3332.362mil) on Top Overlay And Pad R11-1(16400mil,3354.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (16380mil,3332.362mil)(16380mil,3422.362mil) on Top Overlay And Pad R11-1(16400mil,3354.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (16420mil,3332.362mil)(16420mil,3422.362mil) on Top Overlay And Pad R11-1(16400mil,3354.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (16415mil,3332.362mil)(16420mil,3332.362mil) on Top Overlay And Pad R11-1(16400mil,3354.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16380mil,3377.362mil)(16420mil,3377.362mil) on Top Overlay And Pad R11-1(16400mil,3354.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (16380mil,3422.362mil)(16385mil,3422.362mil) on Top Overlay And Pad R11-2(16400mil,3400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (16415mil,3422.362mil)(16420mil,3422.362mil) on Top Overlay And Pad R11-2(16400mil,3400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (16380mil,3332.362mil)(16380mil,3422.362mil) on Top Overlay And Pad R11-2(16400mil,3400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (16420mil,3332.362mil)(16420mil,3422.362mil) on Top Overlay And Pad R11-2(16400mil,3400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16380mil,3377.362mil)(16420mil,3377.362mil) on Top Overlay And Pad R11-2(16400mil,3400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (830mil,8922.638mil)(870mil,8922.638mil) on Top Overlay And Pad R10-1(850mil,8900mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (830mil,8877.638mil)(835mil,8877.638mil) on Top Overlay And Pad R10-1(850mil,8900mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (865mil,8877.638mil)(870mil,8877.638mil) on Top Overlay And Pad R10-1(850mil,8900mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (830mil,8877.638mil)(830mil,8967.638mil) on Top Overlay And Pad R10-1(850mil,8900mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (870mil,8877.638mil)(870mil,8967.638mil) on Top Overlay And Pad R10-1(850mil,8900mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (830mil,8922.638mil)(870mil,8922.638mil) on Top Overlay And Pad R10-2(850mil,8945.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (830mil,8967.638mil)(835mil,8967.638mil) on Top Overlay And Pad R10-2(850mil,8945.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (865mil,8967.638mil)(870mil,8967.638mil) on Top Overlay And Pad R10-2(850mil,8945.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (830mil,8877.638mil)(830mil,8967.638mil) on Top Overlay And Pad R10-2(850mil,8945.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (870mil,8877.638mil)(870mil,8967.638mil) on Top Overlay And Pad R10-2(850mil,8945.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (12833mil,820mil)(12873mil,820mil) on Top Overlay And Pad R9-1(12853mil,797.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (12833mil,775mil)(12838mil,775mil) on Top Overlay And Pad R9-1(12853mil,797.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (12868mil,775mil)(12873mil,775mil) on Top Overlay And Pad R9-1(12853mil,797.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (12833mil,775mil)(12833mil,865mil) on Top Overlay And Pad R9-1(12853mil,797.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (12873mil,775mil)(12873mil,865mil) on Top Overlay And Pad R9-1(12853mil,797.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (12833mil,820mil)(12873mil,820mil) on Top Overlay And Pad R9-2(12853mil,842.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (12833mil,865mil)(12838mil,865mil) on Top Overlay And Pad R9-2(12853mil,842.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (12868mil,865mil)(12873mil,865mil) on Top Overlay And Pad R9-2(12853mil,842.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (12833mil,775mil)(12833mil,865mil) on Top Overlay And Pad R9-2(12853mil,842.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (12873mil,775mil)(12873mil,865mil) on Top Overlay And Pad R9-2(12853mil,842.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (2572.362mil,2565mil)(2572.362mil,2570mil) on Top Overlay And Pad R8-1(2550mil,2550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2527.362mil,2530mil)(2527.362mil,2570mil) on Top Overlay And Pad R8-1(2550mil,2550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (2572.362mil,2530mil)(2572.362mil,2535mil) on Top Overlay And Pad R8-1(2550mil,2550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (2482.362mil,2570mil)(2572.362mil,2570mil) on Top Overlay And Pad R8-1(2550mil,2550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (2482.362mil,2530mil)(2572.362mil,2530mil) on Top Overlay And Pad R8-1(2550mil,2550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2527.362mil,2530mil)(2527.362mil,2570mil) on Top Overlay And Pad R8-2(2504.724mil,2550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (2482.362mil,2565mil)(2482.362mil,2570mil) on Top Overlay And Pad R8-2(2504.724mil,2550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (2482.362mil,2570mil)(2572.362mil,2570mil) on Top Overlay And Pad R8-2(2504.724mil,2550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (2482.362mil,2530mil)(2572.362mil,2530mil) on Top Overlay And Pad R8-2(2504.724mil,2550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (2482.362mil,2530mil)(2482.362mil,2535mil) on Top Overlay And Pad R8-2(2504.724mil,2550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2527.362mil,2705mil)(2527.362mil,2745mil) on Top Overlay And Pad R7-1(2550mil,2725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (2572.362mil,2705mil)(2572.362mil,2710mil) on Top Overlay And Pad R7-1(2550mil,2725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (2572.362mil,2740mil)(2572.362mil,2745mil) on Top Overlay And Pad R7-1(2550mil,2725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (2482.362mil,2705mil)(2572.362mil,2705mil) on Top Overlay And Pad R7-1(2550mil,2725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (2482.362mil,2745mil)(2572.362mil,2745mil) on Top Overlay And Pad R7-1(2550mil,2725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2527.362mil,2705mil)(2527.362mil,2745mil) on Top Overlay And Pad R7-2(2504.724mil,2725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (2482.362mil,2705mil)(2572.362mil,2705mil) on Top Overlay And Pad R7-2(2504.724mil,2725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (2482.362mil,2705mil)(2482.362mil,2710mil) on Top Overlay And Pad R7-2(2504.724mil,2725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (2482.362mil,2740mil)(2482.362mil,2745mil) on Top Overlay And Pad R7-2(2504.724mil,2725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (2482.362mil,2745mil)(2572.362mil,2745mil) on Top Overlay And Pad R7-2(2504.724mil,2725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (2822.362mil,2640mil)(2822.362mil,2645mil) on Top Overlay And Pad R6-1(2800mil,2625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2777.362mil,2605mil)(2777.362mil,2645mil) on Top Overlay And Pad R6-1(2800mil,2625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (2822.362mil,2605mil)(2822.362mil,2610mil) on Top Overlay And Pad R6-1(2800mil,2625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (2732.362mil,2605mil)(2822.362mil,2605mil) on Top Overlay And Pad R6-1(2800mil,2625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (2732.362mil,2645mil)(2822.362mil,2645mil) on Top Overlay And Pad R6-1(2800mil,2625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (2732.362mil,2640mil)(2732.362mil,2645mil) on Top Overlay And Pad R6-2(2754.724mil,2625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2777.362mil,2605mil)(2777.362mil,2645mil) on Top Overlay And Pad R6-2(2754.724mil,2625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (2732.362mil,2605mil)(2732.362mil,2610mil) on Top Overlay And Pad R6-2(2754.724mil,2625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (2732.362mil,2605mil)(2822.362mil,2605mil) on Top Overlay And Pad R6-2(2754.724mil,2625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (2732.362mil,2645mil)(2822.362mil,2645mil) on Top Overlay And Pad R6-2(2754.724mil,2625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (2705mil,2840mil)(2705mil,2845mil) on Top Overlay And Pad R5-1(2727.362mil,2825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (2705mil,2805mil)(2705mil,2810mil) on Top Overlay And Pad R5-1(2727.362mil,2825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2750mil,2805mil)(2750mil,2845mil) on Top Overlay And Pad R5-1(2727.362mil,2825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (2705mil,2845mil)(2795mil,2845mil) on Top Overlay And Pad R5-1(2727.362mil,2825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (2705mil,2805mil)(2795mil,2805mil) on Top Overlay And Pad R5-1(2727.362mil,2825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2750mil,2805mil)(2750mil,2845mil) on Top Overlay And Pad R5-2(2772.638mil,2825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (2795mil,2840mil)(2795mil,2845mil) on Top Overlay And Pad R5-2(2772.638mil,2825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (2795mil,2805mil)(2795mil,2810mil) on Top Overlay And Pad R5-2(2772.638mil,2825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (2705mil,2845mil)(2795mil,2845mil) on Top Overlay And Pad R5-2(2772.638mil,2825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (2705mil,2805mil)(2795mil,2805mil) on Top Overlay And Pad R5-2(2772.638mil,2825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (12907.315mil,868.37mil)(12915.189mil,868.37mil) on Top Overlay And Pad C11-2(12927mil,846.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (12938.811mil,868.37mil)(12946.685mil,868.37mil) on Top Overlay And Pad C11-2(12927mil,846.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (12907.315mil,789.63mil)(12907.315mil,868.37mil) on Top Overlay And Pad C11-2(12927mil,846.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (12946.685mil,789.63mil)(12946.685mil,868.37mil) on Top Overlay And Pad C11-2(12927mil,846.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (12907.315mil,789.63mil)(12915.189mil,789.63mil) on Top Overlay And Pad C11-1(12927mil,811.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (12938.811mil,789.63mil)(12946.685mil,789.63mil) on Top Overlay And Pad C11-1(12927mil,811.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (12907.315mil,789.63mil)(12907.315mil,868.37mil) on Top Overlay And Pad C11-1(12927mil,811.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (12946.685mil,789.63mil)(12946.685mil,868.37mil) on Top Overlay And Pad C11-1(12927mil,811.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (17134.449mil,3314.567mil)(17134.449mil,3385.433mil) on Top Overlay And Pad C10-2(17168.898mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Track (17201.378mil,3314.567mil)(17201.378mil,3322.441mil) on Top Overlay And Pad C10-2(17168.898mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Track (17201.378mil,3377.559mil)(17201.378mil,3385.433mil) on Top Overlay And Pad C10-2(17168.898mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (17067.52mil,3314.567mil)(17201.378mil,3314.567mil) on Top Overlay And Pad C10-2(17168.898mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (17067.52mil,3385.433mil)(17201.378mil,3385.433mil) on Top Overlay And Pad C10-2(17168.898mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Track (17067.52mil,3314.567mil)(17067.52mil,3322.441mil) on Top Overlay And Pad C10-1(17100mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Track (17067.52mil,3377.559mil)(17067.52mil,3385.433mil) on Top Overlay And Pad C10-1(17100mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (17134.449mil,3314.567mil)(17134.449mil,3385.433mil) on Top Overlay And Pad C10-1(17100mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (17067.52mil,3314.567mil)(17201.378mil,3314.567mil) on Top Overlay And Pad C10-1(17100mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (17067.52mil,3385.433mil)(17201.378mil,3385.433mil) on Top Overlay And Pad C10-1(17100mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1568.693mil,8748.315mil)(1568.693mil,8756.189mil) on Top Overlay And Pad C9-2(1546.646mil,8768mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1568.693mil,8779.811mil)(1568.693mil,8787.685mil) on Top Overlay And Pad C9-2(1546.646mil,8768mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1489.953mil,8748.315mil)(1568.693mil,8748.315mil) on Top Overlay And Pad C9-2(1546.646mil,8768mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1489.953mil,8787.685mil)(1568.693mil,8787.685mil) on Top Overlay And Pad C9-2(1546.646mil,8768mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1489.953mil,8748.315mil)(1489.953mil,8756.189mil) on Top Overlay And Pad C9-1(1512mil,8768mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1489.953mil,8779.811mil)(1489.953mil,8787.685mil) on Top Overlay And Pad C9-1(1512mil,8768mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1489.953mil,8748.315mil)(1568.693mil,8748.315mil) on Top Overlay And Pad C9-1(1512mil,8768mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1489.953mil,8787.685mil)(1568.693mil,8787.685mil) on Top Overlay And Pad C9-1(1512mil,8768mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (13484.882mil,-127.559mil)(13484.882mil,-115.748mil) on Top Overlay And Pad C8-1(13513.425mil,-100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (13484.882mil,-84.252mil)(13484.882mil,-72.441mil) on Top Overlay And Pad C8-1(13513.425mil,-100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (13540mil,-127.559mil)(13540mil,-72.441mil) on Top Overlay And Pad C8-1(13513.425mil,-100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (13484.882mil,-127.559mil)(13595.118mil,-127.559mil) on Top Overlay And Pad C8-1(13513.425mil,-100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (13484.882mil,-72.441mil)(13595.118mil,-72.441mil) on Top Overlay And Pad C8-1(13513.425mil,-100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (13595.118mil,-127.559mil)(13595.118mil,-115.748mil) on Top Overlay And Pad C8-2(13566.575mil,-100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (13595.118mil,-84.252mil)(13595.118mil,-72.441mil) on Top Overlay And Pad C8-2(13566.575mil,-100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (13540mil,-127.559mil)(13540mil,-72.441mil) on Top Overlay And Pad C8-2(13566.575mil,-100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (13484.882mil,-127.559mil)(13595.118mil,-127.559mil) on Top Overlay And Pad C8-2(13566.575mil,-100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (13484.882mil,-72.441mil)(13595.118mil,-72.441mil) on Top Overlay And Pad C8-2(13566.575mil,-100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (13585.118mil,82.441mil)(13585.118mil,94.252mil) on Top Overlay And Pad C7-1(13556.575mil,110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (13585.118mil,125.748mil)(13585.118mil,137.559mil) on Top Overlay And Pad C7-1(13556.575mil,110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (13530mil,82.441mil)(13530mil,137.559mil) on Top Overlay And Pad C7-1(13556.575mil,110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (13474.882mil,82.441mil)(13585.118mil,82.441mil) on Top Overlay And Pad C7-1(13556.575mil,110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (13474.882mil,137.559mil)(13585.118mil,137.559mil) on Top Overlay And Pad C7-1(13556.575mil,110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (13474.882mil,82.441mil)(13474.882mil,94.252mil) on Top Overlay And Pad C7-2(13503.425mil,110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (13474.882mil,125.748mil)(13474.882mil,137.559mil) on Top Overlay And Pad C7-2(13503.425mil,110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (13530mil,82.441mil)(13530mil,137.559mil) on Top Overlay And Pad C7-2(13503.425mil,110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (13474.882mil,82.441mil)(13585.118mil,82.441mil) on Top Overlay And Pad C7-2(13503.425mil,110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (13474.882mil,137.559mil)(13585.118mil,137.559mil) on Top Overlay And Pad C7-2(13503.425mil,110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (2830.315mil,2189.37mil)(2838.189mil,2189.37mil) on Top Overlay And Pad C6-2(2850mil,2167.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (2861.811mil,2189.37mil)(2869.685mil,2189.37mil) on Top Overlay And Pad C6-2(2850mil,2167.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (2830.315mil,2110.63mil)(2830.315mil,2189.37mil) on Top Overlay And Pad C6-2(2850mil,2167.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (2869.685mil,2110.63mil)(2869.685mil,2189.37mil) on Top Overlay And Pad C6-2(2850mil,2167.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (2830.315mil,2110.63mil)(2838.189mil,2110.63mil) on Top Overlay And Pad C6-1(2850mil,2132.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (2861.811mil,2110.63mil)(2869.685mil,2110.63mil) on Top Overlay And Pad C6-1(2850mil,2132.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (2830.315mil,2110.63mil)(2830.315mil,2189.37mil) on Top Overlay And Pad C6-1(2850mil,2132.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (2869.685mil,2110.63mil)(2869.685mil,2189.37mil) on Top Overlay And Pad C6-1(2850mil,2132.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (13182.811mil,-39.047mil)(13190.685mil,-39.047mil) on Top Overlay And Pad C5-2(13171mil,-17mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (13151.315mil,-39.047mil)(13159.189mil,-39.047mil) on Top Overlay And Pad C5-2(13171mil,-17mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (13190.685mil,-39.047mil)(13190.685mil,39.693mil) on Top Overlay And Pad C5-2(13171mil,-17mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (13151.315mil,-39.047mil)(13151.315mil,39.693mil) on Top Overlay And Pad C5-2(13171mil,-17mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (13182.811mil,39.693mil)(13190.685mil,39.693mil) on Top Overlay And Pad C5-1(13171mil,17.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (13151.315mil,39.693mil)(13159.189mil,39.693mil) on Top Overlay And Pad C5-1(13171mil,17.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (13190.685mil,-39.047mil)(13190.685mil,39.693mil) on Top Overlay And Pad C5-1(13171mil,17.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (13151.315mil,-39.047mil)(13151.315mil,39.693mil) on Top Overlay And Pad C5-1(13171mil,17.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (16946.89mil,12584.528mil)(16946.89mil,12589.528mil) on Top Overlay And Pad 5V-2(16956.89mil,12559.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (16929.331mil,12584.528mil)(16946.89mil,12584.528mil) on Top Overlay And Pad 5V-2(16956.89mil,12559.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16948.032mil,12536.417mil)(16956.89mil,12536.417mil) on Top Overlay And Pad 5V-2(16956.89mil,12559.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (16966.89mil,12584.528mil)(16966.89mil,12589.528mil) on Top Overlay And Pad 5V-2(16956.89mil,12559.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (16966.89mil,12584.528mil)(16984.449mil,12584.528mil) on Top Overlay And Pad 5V-2(16956.89mil,12559.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16947.047mil,12522.638mil)(16956.89mil,12536.417mil) on Top Overlay And Pad 5V-2(16956.89mil,12559.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (16929.331mil,12469.528mil)(16929.331mil,12588.583mil) on Top Overlay And Pad 5V-2(16956.89mil,12559.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (16984.449mil,12469.528mil)(16984.449mil,12588.583mil) on Top Overlay And Pad 5V-2(16956.89mil,12559.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16956.89mil,12536.417mil)(16965.748mil,12536.417mil) on Top Overlay And Pad 5V-2(16956.89mil,12559.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16956.89mil,12536.417mil)(16966.732mil,12522.638mil) on Top Overlay And Pad 5V-2(16956.89mil,12559.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16947.047mil,12522.638mil)(16956.89mil,12522.638mil) on Top Overlay And Pad 5V-1(16956.89mil,12500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16947.047mil,12522.638mil)(16956.89mil,12536.417mil) on Top Overlay And Pad 5V-1(16956.89mil,12500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (16929.331mil,12469.528mil)(16929.331mil,12588.583mil) on Top Overlay And Pad 5V-1(16956.89mil,12500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (16984.449mil,12469.528mil)(16984.449mil,12588.583mil) on Top Overlay And Pad 5V-1(16956.89mil,12500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16956.89mil,12522.638mil)(16966.732mil,12522.638mil) on Top Overlay And Pad 5V-1(16956.89mil,12500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16956.89mil,12536.417mil)(16966.732mil,12522.638mil) on Top Overlay And Pad 5V-1(16956.89mil,12500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (16393.445mil,12584.528mil)(16393.445mil,12589.528mil) on Top Overlay And Pad 3.3V-2(16403.445mil,12559.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (16375.886mil,12584.528mil)(16393.445mil,12584.528mil) on Top Overlay And Pad 3.3V-2(16403.445mil,12559.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (16413.445mil,12584.528mil)(16413.445mil,12589.528mil) on Top Overlay And Pad 3.3V-2(16403.445mil,12559.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (16413.445mil,12584.528mil)(16431.004mil,12584.528mil) on Top Overlay And Pad 3.3V-2(16403.445mil,12559.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16403.445mil,12536.417mil)(16412.303mil,12536.417mil) on Top Overlay And Pad 3.3V-2(16403.445mil,12559.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16403.445mil,12536.417mil)(16413.287mil,12522.638mil) on Top Overlay And Pad 3.3V-2(16403.445mil,12559.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (16375.886mil,12469.528mil)(16375.886mil,12588.583mil) on Top Overlay And Pad 3.3V-2(16403.445mil,12559.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (16431.004mil,12469.528mil)(16431.004mil,12588.583mil) on Top Overlay And Pad 3.3V-2(16403.445mil,12559.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16394.587mil,12536.417mil)(16403.445mil,12536.417mil) on Top Overlay And Pad 3.3V-2(16403.445mil,12559.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16393.602mil,12522.638mil)(16403.445mil,12536.417mil) on Top Overlay And Pad 3.3V-2(16403.445mil,12559.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16403.445mil,12522.638mil)(16413.287mil,12522.638mil) on Top Overlay And Pad 3.3V-1(16403.445mil,12500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16403.445mil,12536.417mil)(16413.287mil,12522.638mil) on Top Overlay And Pad 3.3V-1(16403.445mil,12500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (16375.886mil,12469.528mil)(16375.886mil,12588.583mil) on Top Overlay And Pad 3.3V-1(16403.445mil,12500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (16431.004mil,12469.528mil)(16431.004mil,12588.583mil) on Top Overlay And Pad 3.3V-1(16403.445mil,12500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16393.602mil,12522.638mil)(16403.445mil,12522.638mil) on Top Overlay And Pad 3.3V-1(16403.445mil,12500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16393.602mil,12522.638mil)(16403.445mil,12536.417mil) on Top Overlay And Pad 3.3V-1(16403.445mil,12500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 10mil) Between Track (13503.74mil,4.213mil)(13503.74mil,12.087mil) on Top Overlay And Pad 1-3(13494.488mil,-20mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 10mil) Between Track (13503.74mil,4.213mil)(13503.74mil,12.087mil) on Top Overlay And Pad 1-4(13494.488mil,36.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 10mil) Between Track (13440.748mil,4.213mil)(13440.748mil,12.087mil) on Top Overlay And Pad 1-2(13450mil,-20mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 10mil) Between Track (13440.748mil,4.213mil)(13440.748mil,12.087mil) on Top Overlay And Pad 1-1(13450mil,36.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (3626mil,4805mil)(3626mil,4845mil) on Top Overlay And Pad R4-1(3648.638mil,4825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (3671mil,4805mil)(3671mil,4810mil) on Top Overlay And Pad R4-1(3648.638mil,4825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (3671mil,4840mil)(3671mil,4845mil) on Top Overlay And Pad R4-1(3648.638mil,4825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (3581mil,4805mil)(3671mil,4805mil) on Top Overlay And Pad R4-1(3648.638mil,4825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (3581mil,4845mil)(3671mil,4845mil) on Top Overlay And Pad R4-1(3648.638mil,4825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (3581mil,4805mil)(3581mil,4810mil) on Top Overlay And Pad R4-2(3603.362mil,4825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (3581mil,4840mil)(3581mil,4845mil) on Top Overlay And Pad R4-2(3603.362mil,4825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (3626mil,4805mil)(3626mil,4845mil) on Top Overlay And Pad R4-2(3603.362mil,4825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (3581mil,4805mil)(3671mil,4805mil) on Top Overlay And Pad R4-2(3603.362mil,4825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (3581mil,4845mil)(3671mil,4845mil) on Top Overlay And Pad R4-2(3603.362mil,4825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (3581mil,5065mil)(3581mil,5070mil) on Top Overlay And Pad R3-1(3603.362mil,5050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (3581mil,5030mil)(3581mil,5035mil) on Top Overlay And Pad R3-1(3603.362mil,5050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (3626mil,5030mil)(3626mil,5070mil) on Top Overlay And Pad R3-1(3603.362mil,5050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (3581mil,5070mil)(3671mil,5070mil) on Top Overlay And Pad R3-1(3603.362mil,5050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (3581mil,5030mil)(3671mil,5030mil) on Top Overlay And Pad R3-1(3603.362mil,5050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (3626mil,5030mil)(3626mil,5070mil) on Top Overlay And Pad R3-2(3648.638mil,5050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (3671mil,5065mil)(3671mil,5070mil) on Top Overlay And Pad R3-2(3648.638mil,5050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (3671mil,5030mil)(3671mil,5035mil) on Top Overlay And Pad R3-2(3648.638mil,5050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (3581mil,5070mil)(3671mil,5070mil) on Top Overlay And Pad R3-2(3648.638mil,5050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (3581mil,5030mil)(3671mil,5030mil) on Top Overlay And Pad R3-2(3648.638mil,5050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.885mil < 10mil) Between Track (1453.071mil,8927.181mil)(1453.071mil,8942.929mil) on Top Overlay And Pad Attiny84-1(1460.945mil,8911.433mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.885mil < 10mil) Between Track (1453.071mil,8809.071mil)(1453.071mil,8824.819mil) on Top Overlay And Pad Attiny84-5(1460.945mil,8840.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.885mil < 10mil) Between Track (1453.071mil,8809.071mil)(1468.819mil,8809.071mil) on Top Overlay And Pad Attiny84-6(1484.567mil,8816.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.885mil < 10mil) Between Track (1571.181mil,8809.071mil)(1586.929mil,8809.071mil) on Top Overlay And Pad Attiny84-10(1555.433mil,8816.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.885mil < 10mil) Between Track (1586.929mil,8809.071mil)(1586.929mil,8824.819mil) on Top Overlay And Pad Attiny84-11(1579.055mil,8840.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.885mil < 10mil) Between Track (1586.929mil,8927.181mil)(1586.929mil,8942.929mil) on Top Overlay And Pad Attiny84-15(1579.055mil,8911.433mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.885mil < 10mil) Between Track (1571.181mil,8942.929mil)(1586.929mil,8942.929mil) on Top Overlay And Pad Attiny84-16(1555.433mil,8935.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.885mil < 10mil) Between Track (1453.071mil,8942.929mil)(1468.819mil,8942.929mil) on Top Overlay And Pad Attiny84-20(1484.567mil,8935.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (3733.811mil,4991.953mil)(3741.685mil,4991.953mil) on Top Overlay And Pad C1-1(3722mil,5014mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (3702.315mil,4991.953mil)(3710.189mil,4991.953mil) on Top Overlay And Pad C1-1(3722mil,5014mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (3741.685mil,4991.953mil)(3741.685mil,5070.693mil) on Top Overlay And Pad C1-1(3722mil,5014mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (3702.315mil,4991.953mil)(3702.315mil,5070.693mil) on Top Overlay And Pad C1-1(3722mil,5014mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (3733.811mil,5070.693mil)(3741.685mil,5070.693mil) on Top Overlay And Pad C1-2(3722mil,5048.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (3702.315mil,5070.693mil)(3710.189mil,5070.693mil) on Top Overlay And Pad C1-2(3722mil,5048.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (3741.685mil,4991.953mil)(3741.685mil,5070.693mil) on Top Overlay And Pad C1-2(3722mil,5048.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (3702.315mil,4991.953mil)(3702.315mil,5070.693mil) on Top Overlay And Pad C1-2(3722mil,5048.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (3973.37mil,5057.315mil)(3973.37mil,5065.189mil) on Top Overlay And Pad C2-1(3951.323mil,5077mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (3973.37mil,5088.811mil)(3973.37mil,5096.685mil) on Top Overlay And Pad C2-1(3951.323mil,5077mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (3894.63mil,5057.315mil)(3973.37mil,5057.315mil) on Top Overlay And Pad C2-1(3951.323mil,5077mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (3894.63mil,5096.685mil)(3973.37mil,5096.685mil) on Top Overlay And Pad C2-1(3951.323mil,5077mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (3894.63mil,5057.315mil)(3894.63mil,5065.189mil) on Top Overlay And Pad C2-2(3916.677mil,5077mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (3894.63mil,5088.811mil)(3894.63mil,5096.685mil) on Top Overlay And Pad C2-2(3916.677mil,5077mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (3894.63mil,5057.315mil)(3973.37mil,5057.315mil) on Top Overlay And Pad C2-2(3916.677mil,5077mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (3894.63mil,5096.685mil)(3973.37mil,5096.685mil) on Top Overlay And Pad C2-2(3916.677mil,5077mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (3957.315mil,4963.37mil)(3965.189mil,4963.37mil) on Top Overlay And Pad C3-1(3977mil,4941.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (3988.811mil,4963.37mil)(3996.685mil,4963.37mil) on Top Overlay And Pad C3-1(3977mil,4941.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (3957.315mil,4884.63mil)(3957.315mil,4963.37mil) on Top Overlay And Pad C3-1(3977mil,4941.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (3996.685mil,4884.63mil)(3996.685mil,4963.37mil) on Top Overlay And Pad C3-1(3977mil,4941.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (3957.315mil,4884.63mil)(3965.189mil,4884.63mil) on Top Overlay And Pad C3-2(3977mil,4906.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (3988.811mil,4884.63mil)(3996.685mil,4884.63mil) on Top Overlay And Pad C3-2(3977mil,4906.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (3957.315mil,4884.63mil)(3957.315mil,4963.37mil) on Top Overlay And Pad C3-2(3977mil,4906.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (3996.685mil,4884.63mil)(3996.685mil,4963.37mil) on Top Overlay And Pad C3-2(3977mil,4906.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (4036.047mil,4973.315mil)(4036.047mil,4981.189mil) on Top Overlay And Pad C4-1(4014mil,4993mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (4036.047mil,5004.811mil)(4036.047mil,5012.685mil) on Top Overlay And Pad C4-1(4014mil,4993mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (3957.307mil,4973.315mil)(4036.047mil,4973.315mil) on Top Overlay And Pad C4-1(4014mil,4993mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (3957.307mil,5012.685mil)(4036.047mil,5012.685mil) on Top Overlay And Pad C4-1(4014mil,4993mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (3957.307mil,4973.315mil)(3957.307mil,4981.189mil) on Top Overlay And Pad C4-2(3979.354mil,4993mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (3957.307mil,5004.811mil)(3957.307mil,5012.685mil) on Top Overlay And Pad C4-2(3979.354mil,4993mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (3957.307mil,4973.315mil)(4036.047mil,4973.315mil) on Top Overlay And Pad C4-2(3979.354mil,4993mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (3957.307mil,5012.685mil)(4036.047mil,5012.685mil) on Top Overlay And Pad C4-2(3979.354mil,4993mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (12688mil,-493mil)(12688mil,-453mil) on Top Overlay And Pad R1-2(12710.638mil,-473mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (12733mil,-493mil)(12733mil,-488mil) on Top Overlay And Pad R1-2(12710.638mil,-473mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (12733mil,-458mil)(12733mil,-453mil) on Top Overlay And Pad R1-2(12710.638mil,-473mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (12643mil,-493mil)(12733mil,-493mil) on Top Overlay And Pad R1-2(12710.638mil,-473mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (12643mil,-453mil)(12733mil,-453mil) on Top Overlay And Pad R1-2(12710.638mil,-473mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (12643mil,-493mil)(12643mil,-488mil) on Top Overlay And Pad R1-1(12665.362mil,-473mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (12643mil,-458mil)(12643mil,-453mil) on Top Overlay And Pad R1-1(12665.362mil,-473mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (12688mil,-493mil)(12688mil,-453mil) on Top Overlay And Pad R1-1(12665.362mil,-473mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (12643mil,-493mil)(12733mil,-493mil) on Top Overlay And Pad R1-1(12665.362mil,-473mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (12643mil,-453mil)(12733mil,-453mil) on Top Overlay And Pad R1-1(12665.362mil,-473mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (12680.362mil,-422mil)(12680.362mil,-382mil) on Top Overlay And Pad R2-2(12703mil,-402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (12725.362mil,-422mil)(12725.362mil,-417mil) on Top Overlay And Pad R2-2(12703mil,-402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (12725.362mil,-387mil)(12725.362mil,-382mil) on Top Overlay And Pad R2-2(12703mil,-402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (12635.362mil,-422mil)(12725.362mil,-422mil) on Top Overlay And Pad R2-2(12703mil,-402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (12635.362mil,-382mil)(12725.362mil,-382mil) on Top Overlay And Pad R2-2(12703mil,-402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (12635.362mil,-422mil)(12635.362mil,-417mil) on Top Overlay And Pad R2-1(12657.724mil,-402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (12635.362mil,-387mil)(12635.362mil,-382mil) on Top Overlay And Pad R2-1(12657.724mil,-402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (12680.362mil,-422mil)(12680.362mil,-382mil) on Top Overlay And Pad R2-1(12657.724mil,-402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (12635.362mil,-422mil)(12725.362mil,-422mil) on Top Overlay And Pad R2-1(12657.724mil,-402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (12635.362mil,-382mil)(12725.362mil,-382mil) on Top Overlay And Pad R2-1(12657.724mil,-402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16667.323mil,10620.079mil)(16702.756mil,10620.079mil) on Top Overlay And Pad C12-1(16750mil,10633.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16797.244mil,10620.079mil)(16832.677mil,10620.079mil) on Top Overlay And Pad C12-1(16750mil,10633.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16620.079mil,10879.921mil)(16702.756mil,10879.921mil) on Top Overlay And Pad C12-2(16750mil,10866.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16797.244mil,10879.921mil)(16879.921mil,10879.921mil) on Top Overlay And Pad C12-2(16750mil,10866.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (14097.244mil,10520.079mil)(14132.677mil,10520.079mil) on Top Overlay And Pad C13-1(14050mil,10533.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (13967.323mil,10520.079mil)(14002.756mil,10520.079mil) on Top Overlay And Pad C13-1(14050mil,10533.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (14097.244mil,10779.921mil)(14179.921mil,10779.921mil) on Top Overlay And Pad C13-2(14050mil,10766.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (13920.079mil,10779.921mil)(14002.756mil,10779.921mil) on Top Overlay And Pad C13-2(14050mil,10766.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16022.441mil,5844.882mil)(16034.252mil,5844.882mil) on Top Overlay And Pad C14-2(16050mil,5816.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16022.441mil,5734.646mil)(16022.441mil,5844.882mil) on Top Overlay And Pad C14-2(16050mil,5816.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (16022.441mil,5789.764mil)(16077.559mil,5789.764mil) on Top Overlay And Pad C14-2(16050mil,5816.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16065.748mil,5844.882mil)(16077.559mil,5844.882mil) on Top Overlay And Pad C14-2(16050mil,5816.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16077.559mil,5734.646mil)(16077.559mil,5844.882mil) on Top Overlay And Pad C14-2(16050mil,5816.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16022.441mil,5734.646mil)(16034.252mil,5734.646mil) on Top Overlay And Pad C14-1(16050mil,5763.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16022.441mil,5734.646mil)(16022.441mil,5844.882mil) on Top Overlay And Pad C14-1(16050mil,5763.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16065.748mil,5734.646mil)(16077.559mil,5734.646mil) on Top Overlay And Pad C14-1(16050mil,5763.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (16022.441mil,5789.764mil)(16077.559mil,5789.764mil) on Top Overlay And Pad C14-1(16050mil,5763.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16077.559mil,5734.646mil)(16077.559mil,5844.882mil) on Top Overlay And Pad C14-1(16050mil,5763.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16222.441mil,5844.882mil)(16234.252mil,5844.882mil) on Top Overlay And Pad C15-2(16250mil,5816.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16265.748mil,5844.882mil)(16277.559mil,5844.882mil) on Top Overlay And Pad C15-2(16250mil,5816.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16222.441mil,5734.646mil)(16222.441mil,5844.882mil) on Top Overlay And Pad C15-2(16250mil,5816.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16277.559mil,5734.646mil)(16277.559mil,5844.882mil) on Top Overlay And Pad C15-2(16250mil,5816.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (16222.441mil,5789.764mil)(16277.559mil,5789.764mil) on Top Overlay And Pad C15-2(16250mil,5816.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16222.441mil,5734.646mil)(16234.252mil,5734.646mil) on Top Overlay And Pad C15-1(16250mil,5763.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16265.748mil,5734.646mil)(16277.559mil,5734.646mil) on Top Overlay And Pad C15-1(16250mil,5763.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16222.441mil,5734.646mil)(16222.441mil,5844.882mil) on Top Overlay And Pad C15-1(16250mil,5763.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16277.559mil,5734.646mil)(16277.559mil,5844.882mil) on Top Overlay And Pad C15-1(16250mil,5763.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (16222.441mil,5789.764mil)(16277.559mil,5789.764mil) on Top Overlay And Pad C15-1(16250mil,5763.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16922.441mil,5844.882mil)(16934.252mil,5844.882mil) on Top Overlay And Pad C16-2(16950mil,5816.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16965.748mil,5844.882mil)(16977.559mil,5844.882mil) on Top Overlay And Pad C16-2(16950mil,5816.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16922.441mil,5734.646mil)(16922.441mil,5844.882mil) on Top Overlay And Pad C16-2(16950mil,5816.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16977.559mil,5734.646mil)(16977.559mil,5844.882mil) on Top Overlay And Pad C16-2(16950mil,5816.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (16922.441mil,5789.764mil)(16977.559mil,5789.764mil) on Top Overlay And Pad C16-2(16950mil,5816.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16922.441mil,5734.646mil)(16934.252mil,5734.646mil) on Top Overlay And Pad C16-1(16950mil,5763.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16965.748mil,5734.646mil)(16977.559mil,5734.646mil) on Top Overlay And Pad C16-1(16950mil,5763.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16922.441mil,5734.646mil)(16922.441mil,5844.882mil) on Top Overlay And Pad C16-1(16950mil,5763.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16977.559mil,5734.646mil)(16977.559mil,5844.882mil) on Top Overlay And Pad C16-1(16950mil,5763.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (16922.441mil,5789.764mil)(16977.559mil,5789.764mil) on Top Overlay And Pad C16-1(16950mil,5763.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16765.748mil,5844.882mil)(16777.559mil,5844.882mil) on Top Overlay And Pad C17-2(16750mil,5816.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16777.559mil,5734.646mil)(16777.559mil,5844.882mil) on Top Overlay And Pad C17-2(16750mil,5816.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16722.441mil,5844.882mil)(16734.252mil,5844.882mil) on Top Overlay And Pad C17-2(16750mil,5816.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16722.441mil,5734.646mil)(16722.441mil,5844.882mil) on Top Overlay And Pad C17-2(16750mil,5816.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (16722.441mil,5789.764mil)(16777.559mil,5789.764mil) on Top Overlay And Pad C17-2(16750mil,5816.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16765.748mil,5734.646mil)(16777.559mil,5734.646mil) on Top Overlay And Pad C17-1(16750mil,5763.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16777.559mil,5734.646mil)(16777.559mil,5844.882mil) on Top Overlay And Pad C17-1(16750mil,5763.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16722.441mil,5734.646mil)(16734.252mil,5734.646mil) on Top Overlay And Pad C17-1(16750mil,5763.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16722.441mil,5734.646mil)(16722.441mil,5844.882mil) on Top Overlay And Pad C17-1(16750mil,5763.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (16722.441mil,5789.764mil)(16777.559mil,5789.764mil) on Top Overlay And Pad C17-1(16750mil,5763.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15072.441mil,8478.543mil)(15084.252mil,8478.543mil) on Top Overlay And Pad C18-2(15100mil,8450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (15072.441mil,8368.307mil)(15072.441mil,8478.543mil) on Top Overlay And Pad C18-2(15100mil,8450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (15127.559mil,8368.307mil)(15127.559mil,8478.543mil) on Top Overlay And Pad C18-2(15100mil,8450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (15072.441mil,8423.425mil)(15127.559mil,8423.425mil) on Top Overlay And Pad C18-2(15100mil,8450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15115.748mil,8478.543mil)(15127.559mil,8478.543mil) on Top Overlay And Pad C18-2(15100mil,8450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15072.441mil,8368.307mil)(15084.252mil,8368.307mil) on Top Overlay And Pad C18-1(15100mil,8396.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (15072.441mil,8368.307mil)(15072.441mil,8478.543mil) on Top Overlay And Pad C18-1(15100mil,8396.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (15127.559mil,8368.307mil)(15127.559mil,8478.543mil) on Top Overlay And Pad C18-1(15100mil,8396.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (15072.441mil,8423.425mil)(15127.559mil,8423.425mil) on Top Overlay And Pad C18-1(15100mil,8396.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15115.748mil,8368.307mil)(15127.559mil,8368.307mil) on Top Overlay And Pad C18-1(15100mil,8396.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15315.748mil,8478.543mil)(15327.559mil,8478.543mil) on Top Overlay And Pad C19-2(15300mil,8450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (15272.441mil,8368.307mil)(15272.441mil,8478.543mil) on Top Overlay And Pad C19-2(15300mil,8450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (15327.559mil,8368.307mil)(15327.559mil,8478.543mil) on Top Overlay And Pad C19-2(15300mil,8450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (15272.441mil,8423.425mil)(15327.559mil,8423.425mil) on Top Overlay And Pad C19-2(15300mil,8450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15272.441mil,8478.543mil)(15284.252mil,8478.543mil) on Top Overlay And Pad C19-2(15300mil,8450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15315.748mil,8368.307mil)(15327.559mil,8368.307mil) on Top Overlay And Pad C19-1(15300mil,8396.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (15272.441mil,8368.307mil)(15272.441mil,8478.543mil) on Top Overlay And Pad C19-1(15300mil,8396.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (15327.559mil,8368.307mil)(15327.559mil,8478.543mil) on Top Overlay And Pad C19-1(15300mil,8396.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (15272.441mil,8423.425mil)(15327.559mil,8423.425mil) on Top Overlay And Pad C19-1(15300mil,8396.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15272.441mil,8368.307mil)(15284.252mil,8368.307mil) on Top Overlay And Pad C19-1(15300mil,8396.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15872.441mil,8478.543mil)(15884.252mil,8478.543mil) on Top Overlay And Pad C20-2(15900mil,8450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (15872.441mil,8368.307mil)(15872.441mil,8478.543mil) on Top Overlay And Pad C20-2(15900mil,8450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (15927.559mil,8368.307mil)(15927.559mil,8478.543mil) on Top Overlay And Pad C20-2(15900mil,8450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (15872.441mil,8423.425mil)(15927.559mil,8423.425mil) on Top Overlay And Pad C20-2(15900mil,8450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15915.748mil,8478.543mil)(15927.559mil,8478.543mil) on Top Overlay And Pad C20-2(15900mil,8450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15872.441mil,8368.307mil)(15884.252mil,8368.307mil) on Top Overlay And Pad C20-1(15900mil,8396.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (15872.441mil,8368.307mil)(15872.441mil,8478.543mil) on Top Overlay And Pad C20-1(15900mil,8396.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (15927.559mil,8368.307mil)(15927.559mil,8478.543mil) on Top Overlay And Pad C20-1(15900mil,8396.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (15872.441mil,8423.425mil)(15927.559mil,8423.425mil) on Top Overlay And Pad C20-1(15900mil,8396.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (15915.748mil,8368.307mil)(15927.559mil,8368.307mil) on Top Overlay And Pad C20-1(15900mil,8396.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16115.748mil,8478.543mil)(16127.559mil,8478.543mil) on Top Overlay And Pad C21-2(16100mil,8450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16072.441mil,8368.307mil)(16072.441mil,8478.543mil) on Top Overlay And Pad C21-2(16100mil,8450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16127.559mil,8368.307mil)(16127.559mil,8478.543mil) on Top Overlay And Pad C21-2(16100mil,8450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16072.441mil,8478.543mil)(16084.252mil,8478.543mil) on Top Overlay And Pad C21-2(16100mil,8450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (16072.441mil,8423.425mil)(16127.559mil,8423.425mil) on Top Overlay And Pad C21-2(16100mil,8450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16115.748mil,8368.307mil)(16127.559mil,8368.307mil) on Top Overlay And Pad C21-1(16100mil,8396.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16072.441mil,8368.307mil)(16072.441mil,8478.543mil) on Top Overlay And Pad C21-1(16100mil,8396.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (16127.559mil,8368.307mil)(16127.559mil,8478.543mil) on Top Overlay And Pad C21-1(16100mil,8396.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (16072.441mil,8368.307mil)(16084.252mil,8368.307mil) on Top Overlay And Pad C21-1(16100mil,8396.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (16072.441mil,8423.425mil)(16127.559mil,8423.425mil) on Top Overlay And Pad C21-1(16100mil,8396.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (14563.346mil,10357.598mil)(14563.346mil,11145mil) on Top Overlay And Pad IC7-4(14565mil,10355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (14563.346mil,10357.598mil)(16335mil,10357.598mil) on Top Overlay And Pad IC7-4(14565mil,10355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :417

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01