$date
	Tue Sep 23 00:07:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_TLatch $end
$var wire 1 ! q $end
$var reg 1 " en $end
$var reg 1 # t $end
$scope module uut $end
$var wire 1 " en $end
$var wire 1 # t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#10
1#
#20
1"
#40
0#
#50
1#
0"
#60
1"
#70
0#
#80
1#
#100
