Analysis & Synthesis report for project_uart
Thu Dec 03 10:11:55 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Top-level Entity: |uart
 14. Parameter Settings for User Entity Instance: transmitter:tx
 15. Parameter Settings for User Entity Instance: transmitter:tx|Divide_By_N_Counter:div16
 16. Parameter Settings for User Entity Instance: reciever:rx
 17. Port Connectivity Checks: "FIFO:rxfifo"
 18. Port Connectivity Checks: "reciever:rx"
 19. Port Connectivity Checks: "FIFO:txfifo"
 20. Port Connectivity Checks: "transmitter:tx|Divide_By_N_Counter:div16"
 21. Port Connectivity Checks: "transmitter:tx"
 22. Port Connectivity Checks: "BAUD_GEN:baudGen"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 03 10:11:55 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; project_uart                                ;
; Top-level Entity Name           ; uart                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 450                                         ;
; Total pins                      ; 127                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; uart               ; project_uart       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                     ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------------------+---------+
; uart.v                           ; yes             ; User Verilog HDL File  ; C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v                ;         ;
; BAUD_GEN.v                       ; yes             ; User Verilog HDL File  ; C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/BAUD_GEN.v            ;         ;
; FIFO.v                           ; yes             ; User Verilog HDL File  ; C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/FIFO.v                ;         ;
; ClockGenNM.v                     ; yes             ; User Verilog HDL File  ; C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v          ;         ;
; transmitter.v                    ; yes             ; User Verilog HDL File  ; C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/transmitter.v         ;         ;
; reciever.v                       ; yes             ; User Verilog HDL File  ; C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/reciever.v            ;         ;
; Divide_By_N_Counter.v            ; yes             ; User Verilog HDL File  ; C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/Divide_By_N_Counter.v ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 781         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 870         ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 508         ;
;     -- 5 input functions                    ; 89          ;
;     -- 4 input functions                    ; 121         ;
;     -- <=3 input functions                  ; 152         ;
;                                             ;             ;
; Dedicated logic registers                   ; 450         ;
;                                             ;             ;
; I/O pins                                    ; 127         ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 473         ;
; Total fan-out                               ; 6452        ;
; Average fan-out                             ; 4.10        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                              ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                            ; Entity Name         ; Library Name ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------+---------------------+--------------+
; |uart                             ; 870 (40)            ; 450 (153)                 ; 0                 ; 0          ; 127  ; 0            ; |uart                                          ; uart                ; work         ;
;    |BAUD_GEN:baudGen|             ; 166 (1)             ; 58 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |uart|BAUD_GEN:baudGen                         ; BAUD_GEN            ; work         ;
;       |ClockGenNM:baudGen|        ; 165 (165)           ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |uart|BAUD_GEN:baudGen|ClockGenNM:baudGen      ; ClockGenNM          ; work         ;
;    |FIFO:rxfifo|                  ; 108 (108)           ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |uart|FIFO:rxfifo                              ; FIFO                ; work         ;
;    |FIFO:txfifo|                  ; 495 (495)           ; 166 (166)                 ; 0                 ; 0          ; 0    ; 0            ; |uart|FIFO:txfifo                              ; FIFO                ; work         ;
;    |reciever:rx|                  ; 41 (41)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |uart|reciever:rx                              ; reciever            ; work         ;
;    |transmitter:tx|               ; 20 (15)             ; 25 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |uart|transmitter:tx                           ; transmitter         ; work         ;
;       |Divide_By_N_Counter:div16| ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |uart|transmitter:tx|Divide_By_N_Counter:div16 ; Divide_By_N_Counter ; work         ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; reciever:rx|FE                          ; Stuck at VCC due to stuck port data_in ;
; FIFO:rxfifo|DataOut[2..8]               ; Merged with FIFO:rxfifo|DataOut[1]     ;
; FIFO:rxfifo|Stack[15][2]                ; Merged with FIFO:rxfifo|Stack[15][1]   ;
; FIFO:rxfifo|Stack[15][3]                ; Merged with FIFO:rxfifo|Stack[15][1]   ;
; FIFO:rxfifo|Stack[15][4]                ; Merged with FIFO:rxfifo|Stack[15][1]   ;
; FIFO:rxfifo|Stack[15][5]                ; Merged with FIFO:rxfifo|Stack[15][1]   ;
; FIFO:rxfifo|Stack[15][6]                ; Merged with FIFO:rxfifo|Stack[15][1]   ;
; FIFO:rxfifo|Stack[15][7]                ; Merged with FIFO:rxfifo|Stack[15][1]   ;
; FIFO:rxfifo|Stack[15][8]                ; Merged with FIFO:rxfifo|Stack[15][1]   ;
; FIFO:rxfifo|Stack[14][2]                ; Merged with FIFO:rxfifo|Stack[14][1]   ;
; FIFO:rxfifo|Stack[14][3]                ; Merged with FIFO:rxfifo|Stack[14][1]   ;
; FIFO:rxfifo|Stack[14][4]                ; Merged with FIFO:rxfifo|Stack[14][1]   ;
; FIFO:rxfifo|Stack[14][5]                ; Merged with FIFO:rxfifo|Stack[14][1]   ;
; FIFO:rxfifo|Stack[14][6]                ; Merged with FIFO:rxfifo|Stack[14][1]   ;
; FIFO:rxfifo|Stack[14][7]                ; Merged with FIFO:rxfifo|Stack[14][1]   ;
; FIFO:rxfifo|Stack[14][8]                ; Merged with FIFO:rxfifo|Stack[14][1]   ;
; FIFO:rxfifo|Stack[13][2]                ; Merged with FIFO:rxfifo|Stack[13][1]   ;
; FIFO:rxfifo|Stack[13][3]                ; Merged with FIFO:rxfifo|Stack[13][1]   ;
; FIFO:rxfifo|Stack[13][4]                ; Merged with FIFO:rxfifo|Stack[13][1]   ;
; FIFO:rxfifo|Stack[13][5]                ; Merged with FIFO:rxfifo|Stack[13][1]   ;
; FIFO:rxfifo|Stack[13][6]                ; Merged with FIFO:rxfifo|Stack[13][1]   ;
; FIFO:rxfifo|Stack[13][7]                ; Merged with FIFO:rxfifo|Stack[13][1]   ;
; FIFO:rxfifo|Stack[13][8]                ; Merged with FIFO:rxfifo|Stack[13][1]   ;
; FIFO:rxfifo|Stack[12][2]                ; Merged with FIFO:rxfifo|Stack[12][1]   ;
; FIFO:rxfifo|Stack[12][3]                ; Merged with FIFO:rxfifo|Stack[12][1]   ;
; FIFO:rxfifo|Stack[12][4]                ; Merged with FIFO:rxfifo|Stack[12][1]   ;
; FIFO:rxfifo|Stack[12][5]                ; Merged with FIFO:rxfifo|Stack[12][1]   ;
; FIFO:rxfifo|Stack[12][6]                ; Merged with FIFO:rxfifo|Stack[12][1]   ;
; FIFO:rxfifo|Stack[12][7]                ; Merged with FIFO:rxfifo|Stack[12][1]   ;
; FIFO:rxfifo|Stack[12][8]                ; Merged with FIFO:rxfifo|Stack[12][1]   ;
; FIFO:rxfifo|Stack[11][2]                ; Merged with FIFO:rxfifo|Stack[11][1]   ;
; FIFO:rxfifo|Stack[11][3]                ; Merged with FIFO:rxfifo|Stack[11][1]   ;
; FIFO:rxfifo|Stack[11][4]                ; Merged with FIFO:rxfifo|Stack[11][1]   ;
; FIFO:rxfifo|Stack[11][5]                ; Merged with FIFO:rxfifo|Stack[11][1]   ;
; FIFO:rxfifo|Stack[11][6]                ; Merged with FIFO:rxfifo|Stack[11][1]   ;
; FIFO:rxfifo|Stack[11][7]                ; Merged with FIFO:rxfifo|Stack[11][1]   ;
; FIFO:rxfifo|Stack[11][8]                ; Merged with FIFO:rxfifo|Stack[11][1]   ;
; FIFO:rxfifo|Stack[10][2]                ; Merged with FIFO:rxfifo|Stack[10][1]   ;
; FIFO:rxfifo|Stack[10][3]                ; Merged with FIFO:rxfifo|Stack[10][1]   ;
; FIFO:rxfifo|Stack[10][4]                ; Merged with FIFO:rxfifo|Stack[10][1]   ;
; FIFO:rxfifo|Stack[10][5]                ; Merged with FIFO:rxfifo|Stack[10][1]   ;
; FIFO:rxfifo|Stack[10][6]                ; Merged with FIFO:rxfifo|Stack[10][1]   ;
; FIFO:rxfifo|Stack[10][7]                ; Merged with FIFO:rxfifo|Stack[10][1]   ;
; FIFO:rxfifo|Stack[10][8]                ; Merged with FIFO:rxfifo|Stack[10][1]   ;
; FIFO:rxfifo|Stack[9][2]                 ; Merged with FIFO:rxfifo|Stack[9][1]    ;
; FIFO:rxfifo|Stack[9][3]                 ; Merged with FIFO:rxfifo|Stack[9][1]    ;
; FIFO:rxfifo|Stack[9][4]                 ; Merged with FIFO:rxfifo|Stack[9][1]    ;
; FIFO:rxfifo|Stack[9][5]                 ; Merged with FIFO:rxfifo|Stack[9][1]    ;
; FIFO:rxfifo|Stack[9][6]                 ; Merged with FIFO:rxfifo|Stack[9][1]    ;
; FIFO:rxfifo|Stack[9][7]                 ; Merged with FIFO:rxfifo|Stack[9][1]    ;
; FIFO:rxfifo|Stack[9][8]                 ; Merged with FIFO:rxfifo|Stack[9][1]    ;
; FIFO:rxfifo|Stack[8][2]                 ; Merged with FIFO:rxfifo|Stack[8][1]    ;
; FIFO:rxfifo|Stack[8][3]                 ; Merged with FIFO:rxfifo|Stack[8][1]    ;
; FIFO:rxfifo|Stack[8][4]                 ; Merged with FIFO:rxfifo|Stack[8][1]    ;
; FIFO:rxfifo|Stack[8][5]                 ; Merged with FIFO:rxfifo|Stack[8][1]    ;
; FIFO:rxfifo|Stack[8][6]                 ; Merged with FIFO:rxfifo|Stack[8][1]    ;
; FIFO:rxfifo|Stack[8][7]                 ; Merged with FIFO:rxfifo|Stack[8][1]    ;
; FIFO:rxfifo|Stack[8][8]                 ; Merged with FIFO:rxfifo|Stack[8][1]    ;
; FIFO:rxfifo|Stack[7][2]                 ; Merged with FIFO:rxfifo|Stack[7][1]    ;
; FIFO:rxfifo|Stack[7][3]                 ; Merged with FIFO:rxfifo|Stack[7][1]    ;
; FIFO:rxfifo|Stack[7][4]                 ; Merged with FIFO:rxfifo|Stack[7][1]    ;
; FIFO:rxfifo|Stack[7][5]                 ; Merged with FIFO:rxfifo|Stack[7][1]    ;
; FIFO:rxfifo|Stack[7][6]                 ; Merged with FIFO:rxfifo|Stack[7][1]    ;
; FIFO:rxfifo|Stack[7][7]                 ; Merged with FIFO:rxfifo|Stack[7][1]    ;
; FIFO:rxfifo|Stack[7][8]                 ; Merged with FIFO:rxfifo|Stack[7][1]    ;
; FIFO:rxfifo|Stack[6][2]                 ; Merged with FIFO:rxfifo|Stack[6][1]    ;
; FIFO:rxfifo|Stack[6][3]                 ; Merged with FIFO:rxfifo|Stack[6][1]    ;
; FIFO:rxfifo|Stack[6][4]                 ; Merged with FIFO:rxfifo|Stack[6][1]    ;
; FIFO:rxfifo|Stack[6][5]                 ; Merged with FIFO:rxfifo|Stack[6][1]    ;
; FIFO:rxfifo|Stack[6][6]                 ; Merged with FIFO:rxfifo|Stack[6][1]    ;
; FIFO:rxfifo|Stack[6][7]                 ; Merged with FIFO:rxfifo|Stack[6][1]    ;
; FIFO:rxfifo|Stack[6][8]                 ; Merged with FIFO:rxfifo|Stack[6][1]    ;
; FIFO:rxfifo|Stack[5][2]                 ; Merged with FIFO:rxfifo|Stack[5][1]    ;
; FIFO:rxfifo|Stack[5][3]                 ; Merged with FIFO:rxfifo|Stack[5][1]    ;
; FIFO:rxfifo|Stack[5][4]                 ; Merged with FIFO:rxfifo|Stack[5][1]    ;
; FIFO:rxfifo|Stack[5][5]                 ; Merged with FIFO:rxfifo|Stack[5][1]    ;
; FIFO:rxfifo|Stack[5][6]                 ; Merged with FIFO:rxfifo|Stack[5][1]    ;
; FIFO:rxfifo|Stack[5][7]                 ; Merged with FIFO:rxfifo|Stack[5][1]    ;
; FIFO:rxfifo|Stack[5][8]                 ; Merged with FIFO:rxfifo|Stack[5][1]    ;
; FIFO:rxfifo|Stack[4][2]                 ; Merged with FIFO:rxfifo|Stack[4][1]    ;
; FIFO:rxfifo|Stack[4][3]                 ; Merged with FIFO:rxfifo|Stack[4][1]    ;
; FIFO:rxfifo|Stack[4][4]                 ; Merged with FIFO:rxfifo|Stack[4][1]    ;
; FIFO:rxfifo|Stack[4][5]                 ; Merged with FIFO:rxfifo|Stack[4][1]    ;
; FIFO:rxfifo|Stack[4][6]                 ; Merged with FIFO:rxfifo|Stack[4][1]    ;
; FIFO:rxfifo|Stack[4][7]                 ; Merged with FIFO:rxfifo|Stack[4][1]    ;
; FIFO:rxfifo|Stack[4][8]                 ; Merged with FIFO:rxfifo|Stack[4][1]    ;
; FIFO:rxfifo|Stack[3][2]                 ; Merged with FIFO:rxfifo|Stack[3][1]    ;
; FIFO:rxfifo|Stack[3][3]                 ; Merged with FIFO:rxfifo|Stack[3][1]    ;
; FIFO:rxfifo|Stack[3][4]                 ; Merged with FIFO:rxfifo|Stack[3][1]    ;
; FIFO:rxfifo|Stack[3][5]                 ; Merged with FIFO:rxfifo|Stack[3][1]    ;
; FIFO:rxfifo|Stack[3][6]                 ; Merged with FIFO:rxfifo|Stack[3][1]    ;
; FIFO:rxfifo|Stack[3][7]                 ; Merged with FIFO:rxfifo|Stack[3][1]    ;
; FIFO:rxfifo|Stack[3][8]                 ; Merged with FIFO:rxfifo|Stack[3][1]    ;
; FIFO:rxfifo|Stack[2][2]                 ; Merged with FIFO:rxfifo|Stack[2][1]    ;
; FIFO:rxfifo|Stack[2][3]                 ; Merged with FIFO:rxfifo|Stack[2][1]    ;
; FIFO:rxfifo|Stack[2][4]                 ; Merged with FIFO:rxfifo|Stack[2][1]    ;
; FIFO:rxfifo|Stack[2][5]                 ; Merged with FIFO:rxfifo|Stack[2][1]    ;
; FIFO:rxfifo|Stack[2][6]                 ; Merged with FIFO:rxfifo|Stack[2][1]    ;
; FIFO:rxfifo|Stack[2][7]                 ; Merged with FIFO:rxfifo|Stack[2][1]    ;
; FIFO:rxfifo|Stack[2][8]                 ; Merged with FIFO:rxfifo|Stack[2][1]    ;
; FIFO:rxfifo|Stack[1][2]                 ; Merged with FIFO:rxfifo|Stack[1][1]    ;
; FIFO:rxfifo|Stack[1][3]                 ; Merged with FIFO:rxfifo|Stack[1][1]    ;
; FIFO:rxfifo|Stack[1][4]                 ; Merged with FIFO:rxfifo|Stack[1][1]    ;
; FIFO:rxfifo|Stack[1][5]                 ; Merged with FIFO:rxfifo|Stack[1][1]    ;
; FIFO:rxfifo|Stack[1][6]                 ; Merged with FIFO:rxfifo|Stack[1][1]    ;
; FIFO:rxfifo|Stack[1][7]                 ; Merged with FIFO:rxfifo|Stack[1][1]    ;
; FIFO:rxfifo|Stack[1][8]                 ; Merged with FIFO:rxfifo|Stack[1][1]    ;
; FIFO:rxfifo|Stack[0][2]                 ; Merged with FIFO:rxfifo|Stack[0][1]    ;
; FIFO:rxfifo|Stack[0][3]                 ; Merged with FIFO:rxfifo|Stack[0][1]    ;
; FIFO:rxfifo|Stack[0][4]                 ; Merged with FIFO:rxfifo|Stack[0][1]    ;
; FIFO:rxfifo|Stack[0][5]                 ; Merged with FIFO:rxfifo|Stack[0][1]    ;
; FIFO:rxfifo|Stack[0][6]                 ; Merged with FIFO:rxfifo|Stack[0][1]    ;
; FIFO:rxfifo|Stack[0][7]                 ; Merged with FIFO:rxfifo|Stack[0][1]    ;
; FIFO:rxfifo|Stack[0][8]                 ; Merged with FIFO:rxfifo|Stack[0][1]    ;
; STATUS[7..31]                           ; Stuck at GND due to stuck port data_in ;
; FIFO:rxfifo|Stack[15][1]                ; Stuck at GND due to stuck port data_in ;
; FIFO:rxfifo|Stack[14][1]                ; Stuck at GND due to stuck port data_in ;
; FIFO:rxfifo|Stack[13][1]                ; Stuck at GND due to stuck port data_in ;
; FIFO:rxfifo|Stack[12][1]                ; Stuck at GND due to stuck port data_in ;
; FIFO:rxfifo|Stack[11][1]                ; Stuck at GND due to stuck port data_in ;
; FIFO:rxfifo|Stack[10][1]                ; Stuck at GND due to stuck port data_in ;
; FIFO:rxfifo|Stack[9][1]                 ; Stuck at GND due to stuck port data_in ;
; FIFO:rxfifo|Stack[8][1]                 ; Stuck at GND due to stuck port data_in ;
; FIFO:rxfifo|Stack[7][1]                 ; Stuck at GND due to stuck port data_in ;
; FIFO:rxfifo|Stack[6][1]                 ; Stuck at GND due to stuck port data_in ;
; FIFO:rxfifo|Stack[5][1]                 ; Stuck at GND due to stuck port data_in ;
; FIFO:rxfifo|Stack[4][1]                 ; Stuck at GND due to stuck port data_in ;
; FIFO:rxfifo|Stack[3][1]                 ; Stuck at GND due to stuck port data_in ;
; FIFO:rxfifo|Stack[2][1]                 ; Stuck at GND due to stuck port data_in ;
; FIFO:rxfifo|Stack[1][1]                 ; Stuck at GND due to stuck port data_in ;
; FIFO:rxfifo|Stack[0][1]                 ; Stuck at GND due to stuck port data_in ;
; FIFO:rxfifo|DataOut[1]                  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 162 ;                                        ;
+-----------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                   ;
+--------------------------+---------------------------+----------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------+---------------------------+----------------------------------------+
; FIFO:rxfifo|Stack[15][1] ; Stuck at GND              ; FIFO:rxfifo|DataOut[1]                 ;
;                          ; due to stuck port data_in ;                                        ;
+--------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 450   ;
; Number of registers using Synchronous Clear  ; 57    ;
; Number of registers using Synchronous Load   ; 170   ;
; Number of registers using Asynchronous Clear ; 242   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 360   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; reciever:rx|state[2]                    ; 18      ;
; reciever:rx|state[3]                    ; 16      ;
; transmitter:tx|state[0]                 ; 12      ;
; transmitter:tx|state[1]                 ; 12      ;
; transmitter:tx|state[3]                 ; 12      ;
; reciever:rx|nextstate[2]                ; 3       ;
; reciever:rx|nextstate[3]                ; 3       ;
; transmitter:tx|nextstate[0]             ; 1       ;
; transmitter:tx|nextstate[1]             ; 1       ;
; transmitter:tx|nextstate[3]             ; 1       ;
; Total number of inverted registers = 10 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |uart|FIFO:rxfifo|ReadPtr[3]                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |uart|FIFO:rxfifo|WritePtr[1]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |uart|FIFO:txfifo|ReadPtr[3]                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |uart|FIFO:txfifo|WritePtr[1]                           ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |uart|RXFO_TXFO_FE_PE_clear_request[23]                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |uart|transmitter:tx|Divide_By_N_Counter:div16|COUNT[0] ;
; 5:1                ; 25 bits   ; 75 LEs        ; 0 LEs                ; 75 LEs                 ; Yes        ; |uart|readdata[16]~reg0                                 ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |uart|readdata[1]~reg0                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |uart|FIFO:rxfifo|PtrDiff[3]                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |uart|FIFO:txfifo|PtrDiff[4]                            ;
; 11:1               ; 4 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; Yes        ; |uart|reciever:rx|phase[1]                              ;
; 49:1               ; 9 bits    ; 288 LEs       ; 288 LEs              ; 0 LEs                  ; Yes        ; |uart|FIFO:txfifo|DataOut[0]                            ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |uart|transmitter:tx|nextstate[1]                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |uart ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATA_REG       ; 000   ; Unsigned Binary                             ;
; STATUS_REG     ; 001   ; Unsigned Binary                             ;
; CONTROL_REG    ; 010   ; Unsigned Binary                             ;
; BRD_REG        ; 011   ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transmitter:tx ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; START          ; 0000  ; Unsigned Binary                    ;
; A              ; 0001  ; Unsigned Binary                    ;
; B              ; 0010  ; Unsigned Binary                    ;
; C              ; 0011  ; Unsigned Binary                    ;
; D              ; 0100  ; Unsigned Binary                    ;
; E              ; 0101  ; Unsigned Binary                    ;
; F              ; 0110  ; Unsigned Binary                    ;
; G              ; 0111  ; Unsigned Binary                    ;
; H              ; 1000  ; Unsigned Binary                    ;
; I              ; 1001  ; Unsigned Binary                    ;
; J              ; 1010  ; Unsigned Binary                    ;
; IDLE           ; 1011  ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transmitter:tx|Divide_By_N_Counter:div16 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 0000  ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: reciever:rx ;
+-----------------+-------+--------------------------------+
; Parameter Name  ; Value ; Type                           ;
+-----------------+-------+--------------------------------+
; FINDFALLINGEDGE ; 0000  ; Unsigned Binary                ;
; VERIFYSTART     ; 0001  ; Unsigned Binary                ;
; B0              ; 0010  ; Unsigned Binary                ;
; B1              ; 0011  ; Unsigned Binary                ;
; B2              ; 0100  ; Unsigned Binary                ;
; B3              ; 0101  ; Unsigned Binary                ;
; B4              ; 0110  ; Unsigned Binary                ;
; B5              ; 0111  ; Unsigned Binary                ;
; B6              ; 1000  ; Unsigned Binary                ;
; B7              ; 1001  ; Unsigned Binary                ;
; BP              ; 1010  ; Unsigned Binary                ;
; STOP            ; 1011  ; Unsigned Binary                ;
; IDLE            ; 1100  ; Unsigned Binary                ;
+-----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:rxfifo"                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DataIn  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "DataIn[8..1]" will be connected to GND. ;
; Full    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                       ;
; Empty   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                       ;
; OV      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                       ;
; turnOff ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reciever:rx"                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; rx_data ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (1 bits) it drives; bit(s) "rx_data[8..1]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:txfifo"                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DataIn  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Full    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; Empty   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; OV      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; turnOff ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmitter:tx|Divide_By_N_Counter:div16"                                                                 ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; COUNT ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmitter:tx"                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; txCLK      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; clk_enable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BAUD_GEN:baudGen"                                                                                          ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; count  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; target ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 450                         ;
;     CLR               ; 75                          ;
;     ENA               ; 24                          ;
;     ENA CLR           ; 135                         ;
;     ENA CLR SCLR      ; 31                          ;
;     ENA CLR SCLR SLD  ; 1                           ;
;     ENA SCLR SLD      ; 25                          ;
;     ENA SLD           ; 144                         ;
;     plain             ; 15                          ;
; arriav_lcell_comb     ; 876                         ;
;     arith             ; 56                          ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 33                          ;
;     normal            ; 820                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 46                          ;
;         4 data inputs ; 121                         ;
;         5 data inputs ; 89                          ;
;         6 data inputs ; 508                         ;
; boundary_port         ; 127                         ;
;                       ;                             ;
; Max LUT depth         ; 6.10                        ;
; Average LUT depth     ; 3.59                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Dec 03 10:11:42 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project_uart -c project_uart
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10275): Verilog HDL Module Instantiation warning at uart.v(319): ignored dangling comma in List of Port Connections File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 319
Info (12021): Found 1 design units, including 1 entities, in source file uart.v
    Info (12023): Found entity 1: uart File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file baud_gen.v
    Info (12023): Found entity 1: BAUD_GEN File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/BAUD_GEN.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: FIFO File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/FIFO.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clockgennm.v
    Info (12023): Found entity 1: ClockGenNM File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at transmitter.v(57): ignored dangling comma in List of Port Connections File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/transmitter.v Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file transmitter.v
    Info (12023): Found entity 1: transmitter File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reciever.v
    Info (12023): Found entity 1: reciever File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/reciever.v Line: 1
Warning (10229): Verilog HDL Expression warning at Divide_By_N_Counter.v(2): truncated literal to match 4 bits File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/Divide_By_N_Counter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file divide_by_n_counter.v
    Info (12023): Found entity 1: Divide_By_N_Counter File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/Divide_By_N_Counter.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at uart.v(284): created implicit net for "tx_clk_test" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 284
Warning (10236): Verilog HDL Implicit Net warning at FIFO.v(20): created implicit net for "LEDR" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/FIFO.v Line: 20
Info (12127): Elaborating entity "uart" for the top level hierarchy
Warning (10136): Verilog HDL Module Declaration warning at uart.v(33): port "rx_states" already exists in the list of ports File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 33
Warning (10034): Output port "rx_data_toFifo" at uart.v(99) has no driver File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 99
Warning (10034): Output port "EMPTY_rxfifo" at uart.v(95) has no driver File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 95
Warning (10034): Output port "OVERFULL_rxfifo" at uart.v(96) has no driver File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 96
Warning (10034): Output port "FULL_rxfifo" at uart.v(97) has no driver File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 97
Warning (10034): Output port "EMPTY_txfifo" at uart.v(85) has no driver File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 85
Warning (10034): Output port "OVERFULL_txfifo" at uart.v(86) has no driver File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 86
Warning (10034): Output port "FULL_txfifo" at uart.v(87) has no driver File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 87
Info (12128): Elaborating entity "BAUD_GEN" for hierarchy "BAUD_GEN:baudGen" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 230
Info (12128): Elaborating entity "ClockGenNM" for hierarchy "BAUD_GEN:baudGen|ClockGenNM:baudGen" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/BAUD_GEN.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at ClockGenNM.v(8): inferring latch(es) for variable "count", which holds its previous value in one or more paths through the always construct File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 8
Info (10041): Inferred latch for "count[0]" at ClockGenNM.v(8) File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 8
Info (10041): Inferred latch for "count[1]" at ClockGenNM.v(8) File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 8
Info (10041): Inferred latch for "count[2]" at ClockGenNM.v(8) File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 8
Info (10041): Inferred latch for "count[3]" at ClockGenNM.v(8) File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 8
Info (10041): Inferred latch for "count[4]" at ClockGenNM.v(8) File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 8
Info (10041): Inferred latch for "count[5]" at ClockGenNM.v(8) File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 8
Info (10041): Inferred latch for "count[6]" at ClockGenNM.v(8) File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 8
Info (12128): Elaborating entity "transmitter" for hierarchy "transmitter:tx" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 285
Info (12128): Elaborating entity "Divide_By_N_Counter" for hierarchy "transmitter:tx|Divide_By_N_Counter:div16" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/transmitter.v Line: 57
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:txfifo" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 299
Warning (10036): Verilog HDL or VHDL warning at FIFO.v(20): object "LEDR" assigned a value but never read File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/FIFO.v Line: 20
Warning (10034): Output port "turnOff" at FIFO.v(8) has no driver File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/FIFO.v Line: 8
Info (12128): Elaborating entity "reciever" for hierarchy "reciever:rx" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 319
Warning (10034): Output port "PE" at reciever.v(9) has no driver File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/reciever.v Line: 9
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[7]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[7]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[7]~1" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[8]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[8]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[8]~5" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[9]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[9]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[9]~9" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[10]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[10]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[10]~13" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[11]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[11]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[11]~17" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[12]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[12]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[12]~21" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[13]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[13]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[13]~25" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[14]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[14]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[14]~29" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[15]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[15]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[15]~33" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[16]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[16]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[16]~37" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[17]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[17]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[17]~41" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[18]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[18]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[18]~45" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[19]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[19]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[19]~49" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[20]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[20]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[20]~53" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[21]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[21]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[21]~57" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[22]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[22]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[22]~61" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[23]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[23]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[23]~65" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[24]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[24]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[24]~69" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[25]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[25]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[25]~73" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[26]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[26]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[26]~77" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[27]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[27]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[27]~81" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[28]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[28]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[28]~85" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[29]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[29]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[29]~89" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[30]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[30]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[30]~93" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[31]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[31]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[31]~97" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[6]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[6]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[6]~101" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[5]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[5]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[5]~105" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[4]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[4]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[4]~109" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[3]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[3]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[3]~113" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[2]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[2]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[2]~117" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[1]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[1]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[1]~121" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
    Warning (13310): Register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[0]" is converted into an equivalent circuit using register "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[0]~_emulated" and latch "BAUD_GEN:baudGen|ClockGenNM:baudGen|target[0]~125" File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v Line: 18
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "EMPTY_rxfifo" is stuck at GND File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 95
    Warning (13410): Pin "OVERFULL_rxfifo" is stuck at GND File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 96
    Warning (13410): Pin "FULL_rxfifo" is stuck at GND File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 97
    Warning (13410): Pin "rx_data_toFifo[0]" is stuck at GND File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 99
    Warning (13410): Pin "rx_data_toFifo[1]" is stuck at GND File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 99
    Warning (13410): Pin "rx_data_toFifo[2]" is stuck at GND File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 99
    Warning (13410): Pin "rx_data_toFifo[3]" is stuck at GND File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 99
    Warning (13410): Pin "rx_data_toFifo[4]" is stuck at GND File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 99
    Warning (13410): Pin "rx_data_toFifo[5]" is stuck at GND File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 99
    Warning (13410): Pin "rx_data_toFifo[6]" is stuck at GND File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 99
    Warning (13410): Pin "rx_data_toFifo[7]" is stuck at GND File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 99
    Warning (13410): Pin "rx_data_toFifo[8]" is stuck at GND File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 99
    Warning (13410): Pin "EMPTY_txfifo" is stuck at GND File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 85
    Warning (13410): Pin "OVERFULL_txfifo" is stuck at GND File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 86
    Warning (13410): Pin "FULL_txfifo" is stuck at GND File: C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v Line: 87
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/output_files/project_uart.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1294 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 40 input pins
    Info (21059): Implemented 87 output pins
    Info (21061): Implemented 1167 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 692 megabytes
    Info: Processing ended: Thu Dec 03 10:11:55 2020
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/output_files/project_uart.map.smsg.


