<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="encodingindex.xsl" name="generator"/><title>A64 - Index by Encoding</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><span class="goodlink"><a href="index.html">Base Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="sveindex.html">SVE Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="mortlachindex.html">SME Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="encodingindex.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="shared_pseudocode.html">Shared Pseudocode</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><hr/><h1 class="topleveltable"><a id="top"/>A64 instruction set encoding</h1><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">op0</td><td class="lr" colspan="2"/><td class="lr" colspan="4">op1</td><td class="lr" colspan="25"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
          0
        </td><td class="bitfield">
          0000
        </td><td class="iformname"><a href="#reserved">Reserved</a></td></tr><tr class="instructiontable"><td class="bitfield">
          1
        </td><td class="bitfield">
          0000
        </td><td class="iformname"><a href="#sme">SME encodings</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          0010
        </td><td class="iformname"><a href="#sve">SVE encodings</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          00x1
        </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          100x
        </td><td class="iformname"><a href="#dpimm">Data Processing -- Immediate</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          101x
        </td><td class="iformname"><a href="#control">Branches, Exception Generating and System instructions</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          x101
        </td><td class="iformname"><a href="#dpreg">Data Processing -- Register</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          x111
        </td><td class="iformname"><a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          x1x0
        </td><td class="iformname"><a href="#ldst">Loads and Stores</a></td></tr></table></div><hr/><h2><a id="reserved"/>Reserved</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#top">A64 instruction set encoding</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr" colspan="2">op0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="9">op1</td><td class="lr" colspan="16"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            000000000
          </td><td class="iformname"><span class="brokenlink" title="file udf_perm_undef.html unchanged">UDF</span></td></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            != 000000000
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            != 00
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><h2><a id="sme"/>SME encodings</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#top">A64 instruction set encoding</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="lr" colspan="2">op0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="15">op1</td><td class="lr" colspan="4"/><td class="lr" colspan="6">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            x00xxxxx0x00000
          </td><td class="bitfield">
            0xx0xx
          </td><td class="iformname"><a href="#mortlach2_prod4">SME2 Quarter Tile Outer Product - 16-bit and 32-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            x00xxxxx0x00000
          </td><td class="bitfield">
            1xx0xx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            x00xxxxx0x00001
          </td><td class="bitfield">
            xxx0xx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            x00xxxxx0x0001x
          </td><td class="bitfield">
            xxx0xx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            x00xxxxx0x001xx
          </td><td class="bitfield">
            xxx0xx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            x00xxxxx0x01xxx
          </td><td class="bitfield">
            xxx0xx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            x00xxxxx1x0xxxx
          </td><td class="bitfield">
            xxx0xx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            x01xxxxxxx0xxxx
          </td><td class="bitfield">
            xxx0xx
          </td><td class="iformname"><a href="#mortlach2_ss_prod">SME2 Sparse Outer Product</a></td></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            x0xxxxxxxx0xxxx
          </td><td class="bitfield">
            xxx1xx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            x0xxxxxxxx1xxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            x10xxxxxxxxxxxx
          </td><td class="bitfield">
            xx00xx
          </td><td class="iformname"><a href="#mortlach_32bit_fp_prod">SME FP Outer Product - 32 bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            x10xxxxxxxxxxxx
          </td><td class="bitfield">
            xx10xx
          </td><td class="iformname"><a href="#mortlach2_misc_prod">SME2 Outer Product - Misc</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01
          </td><td class="bitfield">
            00xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01
          </td><td class="bitfield">
            10xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01
          </td><td class="bitfield">
            x10xxxxxxxxxxxx
          </td><td class="bitfield">
            xxx0xx
          </td><td class="iformname"><a href="#mortlach_32bit_int_prod">SME Integer Outer Product - 32 bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x
          </td><td class="bitfield">
            x10xxxxxxxxxxxx
          </td><td class="bitfield">
            xxx1xx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x
          </td><td class="bitfield">
            x11xxxxx0000000
          </td><td class="bitfield">
            0x1xxx
          </td><td class="iformname"><a href="#mortlach2_64bit_prod4">SME2 Quarter Tile Outer Product - 64-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x
          </td><td class="bitfield">
            x11xxxxx0000000
          </td><td class="bitfield">
            1x1xxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x
          </td><td class="bitfield">
            x11xxxxx0000001
          </td><td class="bitfield">
            xx1xxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x
          </td><td class="bitfield">
            x11xxxxx000001x
          </td><td class="bitfield">
            xx1xxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x
          </td><td class="bitfield">
            x11xxxxx00001xx
          </td><td class="bitfield">
            xx1xxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x
          </td><td class="bitfield">
            x11xxxxx0001xxx
          </td><td class="bitfield">
            xx1xxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x
          </td><td class="bitfield">
            x11xxxxx001xxxx
          </td><td class="bitfield">
            xx1xxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x
          </td><td class="bitfield">
            x11xxxxx01xxxxx
          </td><td class="bitfield">
            xx1xxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x
          </td><td class="bitfield">
            x11xxxxx1xxxxxx
          </td><td class="bitfield">
            xx1xxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x
          </td><td class="bitfield">
            x11xxxxxxxxxxxx
          </td><td class="bitfield">
            xx0xxx
          </td><td class="iformname"><a href="#mortlach_64bit_prod">SME Outer Product - 64 bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            0000010xxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_zero">SME zero array</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            0000011xxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multizero">SME2 Multiple Zero</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            0010010xxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_zero_zt">SME2 zero lookup table</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            0010011xxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_mov_zt">SME2 Move Lookup Table</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            00x011xxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            010011xxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_zt_expand_nctg">SME2 Expand Lookup Table (Non-contiguous)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            011011xxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            01x001xxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_zt_expand_ctg">SME2 Expand Lookup Table (Contiguous)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            0xx000x0xxxxxxx
          </td><td class="bitfield">
            x0xxxx
          </td><td class="iformname"><a href="#mortlach_ins">SME Move into Array</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            0xx000x0xxxxxxx
          </td><td class="bitfield">
            x1xxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            0xx000x1xxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_ext">SME Move from Array</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            0xx010xxxxxxxxx
          </td><td class="bitfield">
            xx0xxx
          </td><td class="iformname"><a href="#mortlach_hvadd">SME Add Vector to Array</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            0xx010xxxxxxxxx
          </td><td class="bitfield">
            xx1xxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            0xx1xxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            10x10xxxx0xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_array_1a">SME2 Multi-vector - Multiple and Single Array Vectors (Two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            10x11xxxx0xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_array_1b">SME2 Multi-vector - Multiple and Single Array Vectors (Four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            11x1xxxx00xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            11x1xxxx10xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx00xxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_indexed_1">SME2 Multi-vector - Indexed (One register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx01xxxx0xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx01xxxx1xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx10xxxx10100x
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_sve_2a">SME2 Multi-vector - Multiple and Single SVE Destructive (Two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx10xxxx10101x
          </td><td class="bitfield">
            xxxx0x
          </td><td class="iformname"><a href="#mortlach_multi_sve_2b">SME2 Multi-vector - Multiple and Single SVE Destructive (Four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx10xxxx10101x
          </td><td class="bitfield">
            xxxx1x
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx11xxxx1010xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxx00101110
          </td><td class="bitfield">
            xxxx0x
          </td><td class="iformname"><a href="#mortlach_multi_sve_2d0">SME2 Multi-vector - Multiple Vectors SVE Destructive (Four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxx00101111
          </td><td class="bitfield">
            xxxx0x
          </td><td class="iformname"><a href="#mortlach_multi_sve_2d1">SME2 Multi-vector - Multiple Vectors SVE Saturating Multiply (Four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxx0010111x
          </td><td class="bitfield">
            xxxx1x
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxx1010111x
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxxx0101100
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_sve_2c0">SME2 Multi-vector - Multiple Vectors SVE Destructive (Two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxxx0101101
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_sve_2c1">SME2 Multi-vector - Multiple Vectors SVE Saturating Multiply (Two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxxx01111xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxxx11x11xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxxxx100xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_sve_1">SME2 Multi-vector - SVE Select</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxxxx110xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxxxx111000
          </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxxxx111001
          </td><td class="bitfield">
            0xxxx0
          </td><td class="iformname"><a href="#mortlach_multi_sve_5a">SME2 Multi-vector - FP Multiply</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxxxx111001
          </td><td class="bitfield">
            0xxxx1
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxxxx111001
          </td><td class="bitfield">
            1xxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxxxx111010
          </td><td class="bitfield">
            0xxxx0
          </td><td class="iformname"><a href="#mortlach_multi_sve_5b">SME2 Multiple and Single Vector - FP multiply</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxxxx111010
          </td><td class="bitfield">
            0xxxx1
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxxxx111010
          </td><td class="bitfield">
            1xxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            1xx1xxxxx111011
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_mem">SME Memory</a></td></tr></table></div><hr/><h2><a id="mortlach2_prod4"/>SME2 Quarter Tile Outer Product - 16-bit and 32-bit</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op0</td><td class="l">0</td><td class="r">0</td><td class="lr">op1</td><td class="lr" colspan="4"/><td class="lr">0</td><td class="lr">op2</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4"/><td class="lr">0</td><td class="lr" colspan="2">op3</td><td class="lr">0</td><td class="lr">op4</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_f32f32_prod4">SME2 FP32 non-widening quarter tile outer product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_f8f32_prod4">SME2 FP8 to FP32 quarter tile outer product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_f8f16_prod4">SME2 FP8 to FP16 quarter tile outer product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_b16f32_prod4">SME2 BF16 to FP32 quarter tile outer product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_f16f16_prod4">SME2 FP16 non-widening quarter tile outer product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_f16f32_prod4">SME2 FP16 to FP32 quarter tile outer product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_b16b16_prod4">SME2 BF16 non-widening quarter tile outer product</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_i16i32_prod4">SME2 Int16 to Int32 quarter tile outer product</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_i8i32_prod4">SME2 Int8 to Int32 quarter tile outer product</a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_f32f32_prod4"><a id="mortlach_f32f32_prod4"/><h3 class="iclass">SME2 FP32 non-widening quarter tile outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach2_prod4">SME2 Quarter Tile Outer Product - 16-bit and 32-bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr">M</td><td class="lr" colspan="3">Zm</td><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">N</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">S</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_f32f32_prod4"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za_zz.html unchanged">FMOP4A (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4a_za_zz.html unchanged">Single-precision, single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmop4s_za_zz.html unchanged">FMOP4S (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4s_za_zz.html unchanged">Single-precision, single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za_zz.html unchanged">FMOP4A (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4a_za_zz.html unchanged">Single-precision, multiple and single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmop4s_za_zz.html unchanged">FMOP4S (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4s_za_zz.html unchanged">Single-precision, multiple and single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za_zz.html unchanged">FMOP4A (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4a_za_zz.html unchanged">Single-precision, single and multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmop4s_za_zz.html unchanged">FMOP4S (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4s_za_zz.html unchanged">Single-precision, single and multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za_zz.html unchanged">FMOP4A (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4a_za_zz.html unchanged">Single-precision, multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmop4s_za_zz.html unchanged">FMOP4S (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4s_za_zz.html unchanged">Single-precision, multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_f8f32_prod4"><a id="mortlach_f8f32_prod4"/><h3 class="iclass">SME2 FP8 to FP32 quarter tile outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach2_prod4">SME2 Quarter Tile Outer Product - 16-bit and 32-bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="lr">M</td><td class="lr" colspan="3">Zm</td><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">N</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_f8f32_prod4"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za32_z8z8.html unchanged">FMOP4A (widening, 4-way)</span>
            —
            <span class="brokenlink" title="file fmop4a_za32_z8z8.html unchanged">Single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F8F32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za32_z8z8.html unchanged">FMOP4A (widening, 4-way)</span>
            —
            <span class="brokenlink" title="file fmop4a_za32_z8z8.html unchanged">Multiple and single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F8F32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za32_z8z8.html unchanged">FMOP4A (widening, 4-way)</span>
            —
            <span class="brokenlink" title="file fmop4a_za32_z8z8.html unchanged">Single and multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F8F32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za32_z8z8.html unchanged">FMOP4A (widening, 4-way)</span>
            —
            <span class="brokenlink" title="file fmop4a_za32_z8z8.html unchanged">Multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F8F32</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_f8f16_prod4"><a id="mortlach_f8f16_prod4"/><h3 class="iclass">SME2 FP8 to FP16 quarter tile outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach2_prod4">SME2 Quarter Tile Outer Product - 16-bit and 32-bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="lr">M</td><td class="lr" colspan="3">Zm</td><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">N</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="lr">0</td><td class="lr">0</td><td class="lr">ZA</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_f8f16_prod4"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za16_z8z8.html unchanged">FMOP4A (widening, 2-way, FP8 to FP16)</span>
            —
            <span class="brokenlink" title="file fmop4a_za16_z8z8.html unchanged">Single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F8F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za16_z8z8.html unchanged">FMOP4A (widening, 2-way, FP8 to FP16)</span>
            —
            <span class="brokenlink" title="file fmop4a_za16_z8z8.html unchanged">Multiple and single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F8F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za16_z8z8.html unchanged">FMOP4A (widening, 2-way, FP8 to FP16)</span>
            —
            <span class="brokenlink" title="file fmop4a_za16_z8z8.html unchanged">Single and multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F8F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za16_z8z8.html unchanged">FMOP4A (widening, 2-way, FP8 to FP16)</span>
            —
            <span class="brokenlink" title="file fmop4a_za16_z8z8.html unchanged">Multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F8F16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_b16f32_prod4"><a id="mortlach_b16f32_prod4"/><h3 class="iclass">SME2 BF16 to FP32 quarter tile outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach2_prod4">SME2 Quarter Tile Outer Product - 16-bit and 32-bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr">M</td><td class="lr" colspan="3">Zm</td><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">N</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">S</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_b16f32_prod4"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmop4a_za32_zz.html unchanged">BFMOP4A (widening)</span>
            —
            <span class="brokenlink" title="file bfmop4a_za32_zz.html unchanged">Single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmop4s_za32_zz.html unchanged">BFMOP4S (widening)</span>
            —
            <span class="brokenlink" title="file bfmop4s_za32_zz.html unchanged">Single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmop4a_za32_zz.html unchanged">BFMOP4A (widening)</span>
            —
            <span class="brokenlink" title="file bfmop4a_za32_zz.html unchanged">Multiple and single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmop4s_za32_zz.html unchanged">BFMOP4S (widening)</span>
            —
            <span class="brokenlink" title="file bfmop4s_za32_zz.html unchanged">Multiple and single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmop4a_za32_zz.html unchanged">BFMOP4A (widening)</span>
            —
            <span class="brokenlink" title="file bfmop4a_za32_zz.html unchanged">Single and multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmop4s_za32_zz.html unchanged">BFMOP4S (widening)</span>
            —
            <span class="brokenlink" title="file bfmop4s_za32_zz.html unchanged">Single and multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmop4a_za32_zz.html unchanged">BFMOP4A (widening)</span>
            —
            <span class="brokenlink" title="file bfmop4a_za32_zz.html unchanged">Multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmop4s_za32_zz.html unchanged">BFMOP4S (widening)</span>
            —
            <span class="brokenlink" title="file bfmop4s_za32_zz.html unchanged">Multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_f16f16_prod4"><a id="mortlach_f16f16_prod4"/><h3 class="iclass">SME2 FP16 non-widening quarter tile outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach2_prod4">SME2 Quarter Tile Outer Product - 16-bit and 32-bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr">M</td><td class="lr" colspan="3">Zm</td><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">N</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="lr">ZA</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_f16f16_prod4"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za_zz.html unchanged">FMOP4A (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4a_za_zz.html unchanged">Half-precision, single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F16F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmop4s_za_zz.html unchanged">FMOP4S (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4s_za_zz.html unchanged">Half-precision, single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F16F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za_zz.html unchanged">FMOP4A (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4a_za_zz.html unchanged">Half-precision, multiple and single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F16F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmop4s_za_zz.html unchanged">FMOP4S (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4s_za_zz.html unchanged">Half-precision, multiple and single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za_zz.html unchanged">FMOP4A (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4a_za_zz.html unchanged">Half-precision, single and multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmop4s_za_zz.html unchanged">FMOP4S (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4s_za_zz.html unchanged">Half-precision, single and multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za_zz.html unchanged">FMOP4A (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4a_za_zz.html unchanged">Half-precision, multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmop4s_za_zz.html unchanged">FMOP4S (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4s_za_zz.html unchanged">Half-precision, multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F16F16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_f16f32_prod4"><a id="mortlach_f16f32_prod4"/><h3 class="iclass">SME2 FP16 to FP32 quarter tile outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach2_prod4">SME2 Quarter Tile Outer Product - 16-bit and 32-bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="lr">M</td><td class="lr" colspan="3">Zm</td><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">N</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">S</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_f16f32_prod4"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za32_zz.html unchanged">FMOP4A (widening, 2-way, FP16 to FP32)</span>
            —
            <span class="brokenlink" title="file fmop4a_za32_zz.html unchanged">Single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmop4s_za32_zz.html unchanged">FMOP4S (widening)</span>
            —
            <span class="brokenlink" title="file fmop4s_za32_zz.html unchanged">Single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za32_zz.html unchanged">FMOP4A (widening, 2-way, FP16 to FP32)</span>
            —
            <span class="brokenlink" title="file fmop4a_za32_zz.html unchanged">Multiple and single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmop4s_za32_zz.html unchanged">FMOP4S (widening)</span>
            —
            <span class="brokenlink" title="file fmop4s_za32_zz.html unchanged">Multiple and single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za32_zz.html unchanged">FMOP4A (widening, 2-way, FP16 to FP32)</span>
            —
            <span class="brokenlink" title="file fmop4a_za32_zz.html unchanged">Single and multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmop4s_za32_zz.html unchanged">FMOP4S (widening)</span>
            —
            <span class="brokenlink" title="file fmop4s_za32_zz.html unchanged">Single and multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za32_zz.html unchanged">FMOP4A (widening, 2-way, FP16 to FP32)</span>
            —
            <span class="brokenlink" title="file fmop4a_za32_zz.html unchanged">Multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmop4s_za32_zz.html unchanged">FMOP4S (widening)</span>
            —
            <span class="brokenlink" title="file fmop4s_za32_zz.html unchanged">Multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_b16b16_prod4"><a id="mortlach_b16b16_prod4"/><h3 class="iclass">SME2 BF16 non-widening quarter tile outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach2_prod4">SME2 Quarter Tile Outer Product - 16-bit and 32-bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="lr">M</td><td class="lr" colspan="3">Zm</td><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">N</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="lr">ZA</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_b16b16_prod4"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmop4a_za_zz.html unchanged">BFMOP4A (non-widening)</span>
            —
            <span class="brokenlink" title="file bfmop4a_za_zz.html unchanged">Single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_B16B16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmop4s_za_zz.html unchanged">BFMOP4S (non-widening)</span>
            —
            <span class="brokenlink" title="file bfmop4s_za_zz.html unchanged">Single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_B16B16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmop4a_za_zz.html unchanged">BFMOP4A (non-widening)</span>
            —
            <span class="brokenlink" title="file bfmop4a_za_zz.html unchanged">Multiple and single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_B16B16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmop4s_za_zz.html unchanged">BFMOP4S (non-widening)</span>
            —
            <span class="brokenlink" title="file bfmop4s_za_zz.html unchanged">Multiple and single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmop4a_za_zz.html unchanged">BFMOP4A (non-widening)</span>
            —
            <span class="brokenlink" title="file bfmop4a_za_zz.html unchanged">Single and multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmop4s_za_zz.html unchanged">BFMOP4S (non-widening)</span>
            —
            <span class="brokenlink" title="file bfmop4s_za_zz.html unchanged">Single and multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmop4a_za_zz.html unchanged">BFMOP4A (non-widening)</span>
            —
            <span class="brokenlink" title="file bfmop4a_za_zz.html unchanged">Multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmop4s_za_zz.html unchanged">BFMOP4S (non-widening)</span>
            —
            <span class="brokenlink" title="file bfmop4s_za_zz.html unchanged">Multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_i16i32_prod4"><a id="mortlach_i16i32_prod4"/><h3 class="iclass">SME2 Int16 to Int32 quarter tile outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach2_prod4">SME2 Quarter Tile Outer Product - 16-bit and 32-bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">u0</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr">M</td><td class="lr" colspan="3">Zm</td><td class="lr">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">N</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_i16i32_prod4"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">u0</th><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smop4a_za32_zz.html unchanged">SMOP4A (2-way)</span>
            —
            <span class="brokenlink" title="file smop4a_za32_zz.html unchanged">Single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smop4s_za32_zz.html unchanged">SMOP4S (2-way)</span>
            —
            <span class="brokenlink" title="file smop4s_za32_zz.html unchanged">Single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smop4a_za32_zz.html unchanged">SMOP4A (2-way)</span>
            —
            <span class="brokenlink" title="file smop4a_za32_zz.html unchanged">Multiple and single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smop4s_za32_zz.html unchanged">SMOP4S (2-way)</span>
            —
            <span class="brokenlink" title="file smop4s_za32_zz.html unchanged">Multiple and single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smop4a_za32_zz.html unchanged">SMOP4A (2-way)</span>
            —
            <span class="brokenlink" title="file smop4a_za32_zz.html unchanged">Single and multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smop4s_za32_zz.html unchanged">SMOP4S (2-way)</span>
            —
            <span class="brokenlink" title="file smop4s_za32_zz.html unchanged">Single and multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smop4a_za32_zz.html unchanged">SMOP4A (2-way)</span>
            —
            <span class="brokenlink" title="file smop4a_za32_zz.html unchanged">Multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smop4s_za32_zz.html unchanged">SMOP4S (2-way)</span>
            —
            <span class="brokenlink" title="file smop4s_za32_zz.html unchanged">Multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umop4a_za32_zz.html unchanged">UMOP4A (2-way)</span>
            —
            <span class="brokenlink" title="file umop4a_za32_zz.html unchanged">Single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umop4s_za32_zz.html unchanged">UMOP4S (2-way)</span>
            —
            <span class="brokenlink" title="file umop4s_za32_zz.html unchanged">Single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umop4a_za32_zz.html unchanged">UMOP4A (2-way)</span>
            —
            <span class="brokenlink" title="file umop4a_za32_zz.html unchanged">Multiple and single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umop4s_za32_zz.html unchanged">UMOP4S (2-way)</span>
            —
            <span class="brokenlink" title="file umop4s_za32_zz.html unchanged">Multiple and single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umop4a_za32_zz.html unchanged">UMOP4A (2-way)</span>
            —
            <span class="brokenlink" title="file umop4a_za32_zz.html unchanged">Single and multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umop4s_za32_zz.html unchanged">UMOP4S (2-way)</span>
            —
            <span class="brokenlink" title="file umop4s_za32_zz.html unchanged">Single and multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umop4a_za32_zz.html unchanged">UMOP4A (2-way)</span>
            —
            <span class="brokenlink" title="file umop4a_za32_zz.html unchanged">Multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umop4s_za32_zz.html unchanged">UMOP4S (2-way)</span>
            —
            <span class="brokenlink" title="file umop4s_za32_zz.html unchanged">Multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_i8i32_prod4"><a id="mortlach_i8i32_prod4"/><h3 class="iclass">SME2 Int8 to Int32 quarter tile outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach2_prod4">SME2 Quarter Tile Outer Product - 16-bit and 32-bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">u0</td><td class="l">0</td><td class="r">0</td><td class="lr">u1</td><td class="lr">M</td><td class="lr" colspan="3">Zm</td><td class="lr">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">N</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">S</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_i8i32_prod4"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">u0</th><th class="bitfields" colspan="" rowspan="">u1</th><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smop4a_za_zz.html unchanged">SMOP4A (4-way)</span>
            —
            <span class="brokenlink" title="file smop4a_za_zz.html unchanged">32-bit, single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smop4s_za_zz.html unchanged">SMOP4S (4-way)</span>
            —
            <span class="brokenlink" title="file smop4s_za_zz.html unchanged">32-bit, single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smop4a_za_zz.html unchanged">SMOP4A (4-way)</span>
            —
            <span class="brokenlink" title="file smop4a_za_zz.html unchanged">32-bit, multiple and single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smop4s_za_zz.html unchanged">SMOP4S (4-way)</span>
            —
            <span class="brokenlink" title="file smop4s_za_zz.html unchanged">32-bit, multiple and single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smop4a_za_zz.html unchanged">SMOP4A (4-way)</span>
            —
            <span class="brokenlink" title="file smop4a_za_zz.html unchanged">32-bit, single and multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smop4s_za_zz.html unchanged">SMOP4S (4-way)</span>
            —
            <span class="brokenlink" title="file smop4s_za_zz.html unchanged">32-bit, single and multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smop4a_za_zz.html unchanged">SMOP4A (4-way)</span>
            —
            <span class="brokenlink" title="file smop4a_za_zz.html unchanged">32-bit, multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smop4s_za_zz.html unchanged">SMOP4S (4-way)</span>
            —
            <span class="brokenlink" title="file smop4s_za_zz.html unchanged">32-bit, multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sumop4a_za_zz.html unchanged">SUMOP4A</span>
            —
            <span class="brokenlink" title="file sumop4a_za_zz.html unchanged">32-bit, single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sumop4s_za_zz.html unchanged">SUMOP4S</span>
            —
            <span class="brokenlink" title="file sumop4s_za_zz.html unchanged">32-bit, single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sumop4a_za_zz.html unchanged">SUMOP4A</span>
            —
            <span class="brokenlink" title="file sumop4a_za_zz.html unchanged">32-bit, multiple and single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sumop4s_za_zz.html unchanged">SUMOP4S</span>
            —
            <span class="brokenlink" title="file sumop4s_za_zz.html unchanged">32-bit, multiple and single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sumop4a_za_zz.html unchanged">SUMOP4A</span>
            —
            <span class="brokenlink" title="file sumop4a_za_zz.html unchanged">32-bit, single and multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sumop4s_za_zz.html unchanged">SUMOP4S</span>
            —
            <span class="brokenlink" title="file sumop4s_za_zz.html unchanged">32-bit, single and multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sumop4a_za_zz.html unchanged">SUMOP4A</span>
            —
            <span class="brokenlink" title="file sumop4a_za_zz.html unchanged">32-bit, multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sumop4s_za_zz.html unchanged">SUMOP4S</span>
            —
            <span class="brokenlink" title="file sumop4s_za_zz.html unchanged">32-bit, multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file usmop4a_za_zz.html unchanged">USMOP4A</span>
            —
            <span class="brokenlink" title="file usmop4a_za_zz.html unchanged">32-bit, single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usmop4s_za_zz.html unchanged">USMOP4S</span>
            —
            <span class="brokenlink" title="file usmop4s_za_zz.html unchanged">32-bit, single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file usmop4a_za_zz.html unchanged">USMOP4A</span>
            —
            <span class="brokenlink" title="file usmop4a_za_zz.html unchanged">32-bit, multiple and single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usmop4s_za_zz.html unchanged">USMOP4S</span>
            —
            <span class="brokenlink" title="file usmop4s_za_zz.html unchanged">32-bit, multiple and single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file usmop4a_za_zz.html unchanged">USMOP4A</span>
            —
            <span class="brokenlink" title="file usmop4a_za_zz.html unchanged">32-bit, single and multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usmop4s_za_zz.html unchanged">USMOP4S</span>
            —
            <span class="brokenlink" title="file usmop4s_za_zz.html unchanged">32-bit, single and multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file usmop4a_za_zz.html unchanged">USMOP4A</span>
            —
            <span class="brokenlink" title="file usmop4a_za_zz.html unchanged">32-bit, multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usmop4s_za_zz.html unchanged">USMOP4S</span>
            —
            <span class="brokenlink" title="file usmop4s_za_zz.html unchanged">32-bit, multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umop4a_za_zz.html unchanged">UMOP4A (4-way)</span>
            —
            <span class="brokenlink" title="file umop4a_za_zz.html unchanged">32-bit, single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umop4s_za_zz.html unchanged">UMOP4S (4-way)</span>
            —
            <span class="brokenlink" title="file umop4s_za_zz.html unchanged">32-bit, single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umop4a_za_zz.html unchanged">UMOP4A (4-way)</span>
            —
            <span class="brokenlink" title="file umop4a_za_zz.html unchanged">32-bit, multiple and single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umop4s_za_zz.html unchanged">UMOP4S (4-way)</span>
            —
            <span class="brokenlink" title="file umop4s_za_zz.html unchanged">32-bit, multiple and single vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umop4a_za_zz.html unchanged">UMOP4A (4-way)</span>
            —
            <span class="brokenlink" title="file umop4a_za_zz.html unchanged">32-bit, single and multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umop4s_za_zz.html unchanged">UMOP4S (4-way)</span>
            —
            <span class="brokenlink" title="file umop4s_za_zz.html unchanged">32-bit, single and multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umop4a_za_zz.html unchanged">UMOP4A (4-way)</span>
            —
            <span class="brokenlink" title="file umop4a_za_zz.html unchanged">32-bit, multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umop4s_za_zz.html unchanged">UMOP4S (4-way)</span>
            —
            <span class="brokenlink" title="file umop4s_za_zz.html unchanged">32-bit, multiple vectors</span></td><td>FEAT_SME_MOP4</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach2_ss_prod"/>SME2 Sparse Outer Product</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op0</td><td class="l">0</td><td class="r">1</td><td class="lr">op1</td><td class="lr" colspan="5"/><td class="lr">op2</td><td class="lr">0</td><td class="lr">op3</td><td class="lr" colspan="9"/><td class="lr">op4</td><td class="lr">0</td><td class="lr">op5</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="6">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th><th class="bitfields">op5</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file ftmopa_za_zzzi.html unchanged">FTMOPA (non-widening)</span>
                      —
                      <span class="brokenlink" title="file ftmopa_za_zzzi.html unchanged">Single-precision</span></td><td>FEAT_SME_TMOP</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file ftmopa_za32_z8z8zi.html unchanged">FTMOPA (widening, 4-way)</span></td><td>FEAT_SME_TMOP &amp;&amp; FEAT_SME_F8F32</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file ftmopa_za16_z8z8zi.html unchanged">FTMOPA (widening, 2-way, FP8 to FP16)</span></td><td>FEAT_SME_TMOP &amp;&amp; FEAT_SME_F8F16</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file bftmopa_za32_zzzi.html unchanged">BFTMOPA (widening)</span></td><td>FEAT_SME_TMOP</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file ftmopa_za_zzzi.html unchanged">FTMOPA (non-widening)</span>
                      —
                      <span class="brokenlink" title="file ftmopa_za_zzzi.html unchanged">Half-precision</span></td><td>FEAT_SME_TMOP &amp;&amp; FEAT_SME_F16F16</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file ftmopa_za32_zzzi.html unchanged">FTMOPA (widening, 2-way, FP16 to FP32)</span></td><td>FEAT_SME_TMOP</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file bftmopa_za_zzzi.html unchanged">BFTMOPA (non-widening)</span></td><td>FEAT_SME_TMOP &amp;&amp; FEAT_SME_B16B16</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_i16i32_2in4ss_prod">SME2 Int16 to Int32 sparse outer product</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_i8i32_2in4ss_prod">SME Int8 to Int32 sparse outer product</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_i16i32_2in4ss_prod"><a id="mortlach_i16i32_2in4ss_prod"/><h3 class="iclass">SME2 Int16 to Int32 sparse outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach2_ss_prod">SME2 Sparse Outer Product</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">u0</td><td class="l">0</td><td class="r">1</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">0</td><td class="lr">0</td><td class="lr">K</td><td class="lr" colspan="2">Zk</td><td class="lr" colspan="4">Zn</td><td class="lr" colspan="2">i2</td><td class="lr">1</td><td class="lr">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_i16i32_2in4ss_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">u0</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stmopa_za32_zzzi.html unchanged">STMOPA (2-way)</span></td><td>FEAT_SME_TMOP</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file utmopa_za32_zzzi.html unchanged">UTMOPA (2-way)</span></td><td>FEAT_SME_TMOP</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_i8i32_2in4ss_prod"><a id="mortlach_i8i32_2in4ss_prod"/><h3 class="iclass">SME Int8 to Int32 sparse outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach2_ss_prod">SME2 Sparse Outer Product</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">u0</td><td class="l">0</td><td class="r">1</td><td class="lr">u1</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">0</td><td class="lr">0</td><td class="lr">K</td><td class="lr" colspan="2">Zk</td><td class="lr" colspan="4">Zn</td><td class="lr" colspan="2">i2</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_i8i32_2in4ss_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">u0</th><th class="bitfields" colspan="" rowspan="">u1</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stmopa_za_zzzi.html unchanged">STMOPA (4-way)</span></td><td>FEAT_SME_TMOP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sutmopa_za_zzzi.html unchanged">SUTMOPA</span></td><td>FEAT_SME_TMOP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ustmopa_za_zzzi.html unchanged">USTMOPA</span></td><td>FEAT_SME_TMOP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file utmopa_za_zzzi.html unchanged">UTMOPA (4-way)</span></td><td>FEAT_SME_TMOP</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_32bit_fp_prod"/>SME FP Outer Product - 32 bit</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op0</td><td class="l">1</td><td class="r">0</td><td class="lr">op1</td><td class="lr" colspan="16"/><td class="lr">op2</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_f32f32_prod">SME FP32 outer product</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file fmopa_za32_pp_z8z8.html unchanged">FMOPA (widening, 4-way)</span></td><td>FEAT_SME_F8F32</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_b16f32_prod">SME BF16 widening outer product</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_f16f32_prod">SME FP16 widening outer product</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_f32f32_prod"><a id="mortlach_f32f32_prod"/><h3 class="iclass">SME FP32 outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach_32bit_fp_prod">SME FP Outer Product - 32 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_f32f32_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmopa_za_pp_zz.html unchanged">FMOPA (non-widening)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmops_za_pp_zz.html unchanged">FMOPS (non-widening)</span></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_b16f32_prod"><a id="mortlach_b16f32_prod"/><h3 class="iclass">SME BF16 widening outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach_32bit_fp_prod">SME FP Outer Product - 32 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_b16f32_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmopa_za32_pp_zz.html unchanged">BFMOPA (widening)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmops_za32_pp_zz.html unchanged">BFMOPS (widening)</span></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_f16f32_prod"><a id="mortlach_f16f32_prod"/><h3 class="iclass">SME FP16 widening outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach_32bit_fp_prod">SME FP Outer Product - 32 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_f16f32_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmopa_za32_pp_zz.html unchanged">FMOPA (widening, 2-way, FP16 to FP32)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmops_za32_pp_zz.html unchanged">FMOPS (widening)</span></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach2_misc_prod"/>SME2 Outer Product - Misc</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op0</td><td class="l">1</td><td class="r">0</td><td class="lr">op1</td><td class="lr" colspan="16"/><td class="lr">op2</td><td class="l">1</td><td class="r">0</td><td class="lr">op3</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_bini32_prod">SME2 32-bit binary outer product</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file fmopa_za16_pp_z8z8.html unchanged">FMOPA (widening, 2-way, FP8 to FP16)</span></td><td>FEAT_SME_F8F16</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_f16f16_prod">SME2 FP16 non-widening outer product</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_b16b16_prod">SME2 BF16 non-widening outer product</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_bini32_prod"><a id="mortlach_bini32_prod"/><h3 class="iclass">SME2 32-bit binary outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach2_misc_prod">SME2 Outer Product - Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_bini32_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bmopa_za_pp_zz.html unchanged">BMOPA</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bmops_za_pp_zz.html unchanged">BMOPS</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_f16f16_prod"><a id="mortlach_f16f16_prod"/><h3 class="iclass">SME2 FP16 non-widening outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach2_misc_prod">SME2 Outer Product - Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="lr">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_f16f16_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmopa_za_pp_zz.html unchanged">FMOPA (non-widening)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmops_za_pp_zz.html unchanged">FMOPS (non-widening)</span></td><td>FEAT_SME_F16F16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_b16b16_prod"><a id="mortlach_b16b16_prod"/><h3 class="iclass">SME2 BF16 non-widening outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach2_misc_prod">SME2 Outer Product - Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="lr">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_b16b16_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmopa_za_pp_zz.html unchanged">BFMOPA (non-widening)</span></td><td>FEAT_SME_B16B16</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmops_za_pp_zz.html unchanged">BFMOPS (non-widening)</span></td><td>FEAT_SME_B16B16</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_mem_ctg"/>SME2 Multi-vector - Memory (Contiguous)</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="4"/><td class="lr">op1</td><td class="lr" colspan="13"/><td class="lr">op2</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              00x
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cld_cldnt_ss_ctg">SME2 multi-vec contiguous load (scalar plus scalar, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00x
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cld_cldnt_ss_ctg">SME2 multi-vec contiguous load (scalar plus scalar, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01x
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cst_cstnt_ss_ctg">SME2 multi-vec contiguous store (scalar plus scalar, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01x
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cst_cstnt_ss_ctg">SME2 multi-vec contiguous store (scalar plus scalar, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0x1
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              100
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cld_cldnt_si_ctg">SME2 multi-vec contiguous load (scalar plus immediate, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              100
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cld_cldnt_si_ctg">SME2 multi-vec contiguous load (scalar plus immediate, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cst_cstnt_si_ctg">SME2 multi-vec contiguous store (scalar plus immediate, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cst_cstnt_si_ctg">SME2 multi-vec contiguous store (scalar plus immediate, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              xx0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cld_cldnt_ss_ctg"><a id="mortlach_multi2_cld_cldnt_ss_ctg"/><h3 class="iclass">SME2 multi-vec contiguous load (scalar plus scalar, two registers)</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="4">Zt</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cld_cldnt_ss_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1b_mz_p_br.html unchanged">LD1B (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1b_mz_p_br.html unchanged">LDNT1B (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1h_mz_p_br.html unchanged">LD1H (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1h_mz_p_br.html unchanged">LDNT1H (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1w_mz_p_br.html unchanged">LD1W (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1w_mz_p_br.html unchanged">LDNT1W (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1d_mz_p_br.html unchanged">LD1D (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1d_mz_p_br.html unchanged">LDNT1D (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cld_cldnt_ss_ctg"><a id="mortlach_multi4_cld_cldnt_ss_ctg"/><h3 class="iclass">SME2 multi-vec contiguous load (scalar plus scalar, four registers)</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="3">Zt</td><td class="lr">0</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cld_cldnt_ss_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1b_mz_p_br.html unchanged">LD1B (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1b_mz_p_br.html unchanged">LDNT1B (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1h_mz_p_br.html unchanged">LD1H (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1h_mz_p_br.html unchanged">LDNT1H (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1w_mz_p_br.html unchanged">LD1W (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1w_mz_p_br.html unchanged">LDNT1W (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1d_mz_p_br.html unchanged">LD1D (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1d_mz_p_br.html unchanged">LDNT1D (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cst_cstnt_ss_ctg"><a id="mortlach_multi2_cst_cstnt_ss_ctg"/><h3 class="iclass">SME2 multi-vec contiguous store (scalar plus scalar, two registers)</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="4">Zt</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cst_cstnt_ss_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1b_mz_p_br.html unchanged">ST1B (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1b_mz_p_br.html unchanged">STNT1B (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1h_mz_p_br.html unchanged">ST1H (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1h_mz_p_br.html unchanged">STNT1H (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1w_mz_p_br.html unchanged">ST1W (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1w_mz_p_br.html unchanged">STNT1W (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1d_mz_p_br.html unchanged">ST1D (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1d_mz_p_br.html unchanged">STNT1D (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cst_cstnt_ss_ctg"><a id="mortlach_multi4_cst_cstnt_ss_ctg"/><h3 class="iclass">SME2 multi-vec contiguous store (scalar plus scalar, four registers)</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="3">Zt</td><td class="lr">0</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cst_cstnt_ss_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1b_mz_p_br.html unchanged">ST1B (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1b_mz_p_br.html unchanged">STNT1B (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1h_mz_p_br.html unchanged">ST1H (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1h_mz_p_br.html unchanged">STNT1H (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1w_mz_p_br.html unchanged">ST1W (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1w_mz_p_br.html unchanged">STNT1W (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1d_mz_p_br.html unchanged">ST1D (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1d_mz_p_br.html unchanged">STNT1D (scalar plus scalar, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cld_cldnt_si_ctg"><a id="mortlach_multi2_cld_cldnt_si_ctg"/><h3 class="iclass">SME2 multi-vec contiguous load (scalar plus immediate, two registers)</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="4">Zt</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cld_cldnt_si_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1b_mz_p_bi.html unchanged">LD1B (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1b_mz_p_bi.html unchanged">LDNT1B (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1h_mz_p_bi.html unchanged">LD1H (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1h_mz_p_bi.html unchanged">LDNT1H (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1w_mz_p_bi.html unchanged">LD1W (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1w_mz_p_bi.html unchanged">LDNT1W (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1d_mz_p_bi.html unchanged">LD1D (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1d_mz_p_bi.html unchanged">LDNT1D (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cld_cldnt_si_ctg"><a id="mortlach_multi4_cld_cldnt_si_ctg"/><h3 class="iclass">SME2 multi-vec contiguous load (scalar plus immediate, four registers)</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="3">Zt</td><td class="lr">0</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cld_cldnt_si_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1b_mz_p_bi.html unchanged">LD1B (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1b_mz_p_bi.html unchanged">LDNT1B (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1h_mz_p_bi.html unchanged">LD1H (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1h_mz_p_bi.html unchanged">LDNT1H (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1w_mz_p_bi.html unchanged">LD1W (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1w_mz_p_bi.html unchanged">LDNT1W (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1d_mz_p_bi.html unchanged">LD1D (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1d_mz_p_bi.html unchanged">LDNT1D (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cst_cstnt_si_ctg"><a id="mortlach_multi2_cst_cstnt_si_ctg"/><h3 class="iclass">SME2 multi-vec contiguous store (scalar plus immediate, two registers)</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="4">Zt</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cst_cstnt_si_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1b_mz_p_bi.html unchanged">ST1B (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1b_mz_p_bi.html unchanged">STNT1B (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1h_mz_p_bi.html unchanged">ST1H (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1h_mz_p_bi.html unchanged">STNT1H (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1w_mz_p_bi.html unchanged">ST1W (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1w_mz_p_bi.html unchanged">STNT1W (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1d_mz_p_bi.html unchanged">ST1D (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1d_mz_p_bi.html unchanged">STNT1D (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cst_cstnt_si_ctg"><a id="mortlach_multi4_cst_cstnt_si_ctg"/><h3 class="iclass">SME2 multi-vec contiguous store (scalar plus immediate, four registers)</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="3">Zt</td><td class="lr">0</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cst_cstnt_si_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1b_mz_p_bi.html unchanged">ST1B (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1b_mz_p_bi.html unchanged">STNT1B (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1h_mz_p_bi.html unchanged">ST1H (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1h_mz_p_bi.html unchanged">STNT1H (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1w_mz_p_bi.html unchanged">ST1W (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1w_mz_p_bi.html unchanged">STNT1W (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1d_mz_p_bi.html unchanged">ST1D (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1d_mz_p_bi.html unchanged">STNT1D (scalar plus immediate, consecutive registers)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_mem_nctg"/>SME2 Multi-vector - Memory (Strided)</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="4"/><td class="lr">op1</td><td class="lr" colspan="12"/><td class="lr">op2</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              00x
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cld_cldnt_ss_nctg">SME2 multi-vec non-contiguous load (scalar plus scalar, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00x
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cld_cldnt_ss_nctg">SME2 multi-vec non-contiguous load (scalar plus scalar, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01x
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cst_cstnt_ss_nctg">SME2 multi-vec non-contiguous store (scalar plus scalar, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01x
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cst_cstnt_ss_nctg">SME2 multi-vec non-contiguous store (scalar plus scalar, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0x1
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              100
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cld_cldnt_si_nctg">SME2 multi-vec non-contiguous load (scalar plus immediate, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              100
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cld_cldnt_si_nctg">SME2 multi-vec non-contiguous load (scalar plus immediate, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cst_cstnt_si_nctg">SME2 multi-vec non-contiguous store (scalar plus immediate, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cst_cstnt_si_nctg">SME2 multi-vec non-contiguous store (scalar plus immediate, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              xx0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cld_cldnt_ss_nctg"><a id="mortlach_multi2_cld_cldnt_ss_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous load (scalar plus scalar, two registers)</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">T</td><td class="lr">N</td><td class="lr" colspan="3">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cld_cldnt_ss_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1b_mzx_p_br.html unchanged">LD1B (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1b_mzx_p_br.html unchanged">LDNT1B (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1h_mzx_p_br.html unchanged">LD1H (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1h_mzx_p_br.html unchanged">LDNT1H (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1w_mzx_p_br.html unchanged">LD1W (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1w_mzx_p_br.html unchanged">LDNT1W (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1d_mzx_p_br.html unchanged">LD1D (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1d_mzx_p_br.html unchanged">LDNT1D (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cld_cldnt_ss_nctg"><a id="mortlach_multi4_cld_cldnt_ss_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous load (scalar plus scalar, four registers)</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">T</td><td class="lr">N</td><td class="lr">0</td><td class="lr" colspan="2">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cld_cldnt_ss_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1b_mzx_p_br.html unchanged">LD1B (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1b_mzx_p_br.html unchanged">LDNT1B (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1h_mzx_p_br.html unchanged">LD1H (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1h_mzx_p_br.html unchanged">LDNT1H (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1w_mzx_p_br.html unchanged">LD1W (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1w_mzx_p_br.html unchanged">LDNT1W (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1d_mzx_p_br.html unchanged">LD1D (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1d_mzx_p_br.html unchanged">LDNT1D (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cst_cstnt_ss_nctg"><a id="mortlach_multi2_cst_cstnt_ss_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous store (scalar plus scalar, two registers)</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">T</td><td class="lr">N</td><td class="lr" colspan="3">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cst_cstnt_ss_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1b_mzx_p_br.html unchanged">ST1B (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1b_mzx_p_br.html unchanged">STNT1B (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1h_mzx_p_br.html unchanged">ST1H (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1h_mzx_p_br.html unchanged">STNT1H (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1w_mzx_p_br.html unchanged">ST1W (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1w_mzx_p_br.html unchanged">STNT1W (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1d_mzx_p_br.html unchanged">ST1D (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1d_mzx_p_br.html unchanged">STNT1D (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cst_cstnt_ss_nctg"><a id="mortlach_multi4_cst_cstnt_ss_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous store (scalar plus scalar, four registers)</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">T</td><td class="lr">N</td><td class="lr">0</td><td class="lr" colspan="2">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cst_cstnt_ss_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1b_mzx_p_br.html unchanged">ST1B (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1b_mzx_p_br.html unchanged">STNT1B (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1h_mzx_p_br.html unchanged">ST1H (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1h_mzx_p_br.html unchanged">STNT1H (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1w_mzx_p_br.html unchanged">ST1W (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1w_mzx_p_br.html unchanged">STNT1W (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1d_mzx_p_br.html unchanged">ST1D (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1d_mzx_p_br.html unchanged">STNT1D (scalar plus scalar, strided registers)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cld_cldnt_si_nctg"><a id="mortlach_multi2_cld_cldnt_si_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous load (scalar plus immediate, two registers)</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">T</td><td class="lr">N</td><td class="lr" colspan="3">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cld_cldnt_si_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1b_mzx_p_bi.html unchanged">LD1B (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1b_mzx_p_bi.html unchanged">LDNT1B (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1h_mzx_p_bi.html unchanged">LD1H (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1h_mzx_p_bi.html unchanged">LDNT1H (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1w_mzx_p_bi.html unchanged">LD1W (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1w_mzx_p_bi.html unchanged">LDNT1W (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1d_mzx_p_bi.html unchanged">LD1D (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1d_mzx_p_bi.html unchanged">LDNT1D (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cld_cldnt_si_nctg"><a id="mortlach_multi4_cld_cldnt_si_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous load (scalar plus immediate, four registers)</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">T</td><td class="lr">N</td><td class="lr">0</td><td class="lr" colspan="2">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cld_cldnt_si_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1b_mzx_p_bi.html unchanged">LD1B (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1b_mzx_p_bi.html unchanged">LDNT1B (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1h_mzx_p_bi.html unchanged">LD1H (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1h_mzx_p_bi.html unchanged">LDNT1H (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1w_mzx_p_bi.html unchanged">LD1W (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1w_mzx_p_bi.html unchanged">LDNT1W (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1d_mzx_p_bi.html unchanged">LD1D (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1d_mzx_p_bi.html unchanged">LDNT1D (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cst_cstnt_si_nctg"><a id="mortlach_multi2_cst_cstnt_si_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous store (scalar plus immediate, two registers)</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">T</td><td class="lr">N</td><td class="lr" colspan="3">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cst_cstnt_si_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1b_mzx_p_bi.html unchanged">ST1B (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1b_mzx_p_bi.html unchanged">STNT1B (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1h_mzx_p_bi.html unchanged">ST1H (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1h_mzx_p_bi.html unchanged">STNT1H (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1w_mzx_p_bi.html unchanged">ST1W (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1w_mzx_p_bi.html unchanged">STNT1W (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1d_mzx_p_bi.html unchanged">ST1D (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1d_mzx_p_bi.html unchanged">STNT1D (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cst_cstnt_si_nctg"><a id="mortlach_multi4_cst_cstnt_si_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous store (scalar plus immediate, four registers)</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">T</td><td class="lr">N</td><td class="lr">0</td><td class="lr" colspan="2">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cst_cstnt_si_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1b_mzx_p_bi.html unchanged">ST1B (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1b_mzx_p_bi.html unchanged">STNT1B (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1h_mzx_p_bi.html unchanged">ST1H (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1h_mzx_p_bi.html unchanged">STNT1H (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1w_mzx_p_bi.html unchanged">ST1W (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1w_mzx_p_bi.html unchanged">STNT1W (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1d_mzx_p_bi.html unchanged">ST1D (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stnt1d_mzx_p_bi.html unchanged">STNT1D (scalar plus immediate, strided registers)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_32bit_int_prod"/>SME Integer Outer Product - 32 bit</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"/><td class="l">1</td><td class="r">0</td><td class="lr">op0</td><td class="lr" colspan="17"/><td class="lr">op1</td><td class="lr">0</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#mortlach_i16i32_prod">SME2 Int16 two-way outer product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_i8i32_prod">SME Int8 outer product</a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_i16i32_prod"><a id="mortlach_i16i32_prod"/><h3 class="iclass">SME2 Int16 two-way outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach_32bit_int_prod">SME Integer Outer Product - 32 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">u0</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">1</td><td class="lr">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_i16i32_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">u0</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smopa_za32_pp_zz.html unchanged">SMOPA (2-way)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smops_za32_pp_zz.html unchanged">SMOPS (2-way)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umopa_za32_pp_zz.html unchanged">UMOPA (2-way)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umops_za32_pp_zz.html unchanged">UMOPS (2-way)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_i8i32_prod"><a id="mortlach_i8i32_prod"/><h3 class="iclass">SME Int8 outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach_32bit_int_prod">SME Integer Outer Product - 32 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">u0</td><td class="l">1</td><td class="r">0</td><td class="lr">u1</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_i8i32_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">u0</th><th class="bitfields" colspan="" rowspan="">u1</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smopa_za_pp_zz.html unchanged">SMOPA (4-way)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smops_za_pp_zz.html unchanged">SMOPS (4-way)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sumopa_za_pp_zz.html">SUMOPA<ins> (4-way)</ins></a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sumops_za_pp_zz.html unchanged">SUMOPS</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="usmopa_za_pp_zz.html">USMOPA<ins> (4-way)</ins></a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usmops_za_pp_zz.html unchanged">USMOPS</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umopa_za_pp_zz.html unchanged">UMOPA (4-way)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umops_za_pp_zz.html unchanged">UMOPS (4-way)</span></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach2_64bit_prod4"/>SME2 Quarter Tile Outer Product - 64-bit</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="lr">op0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op1</td><td class="l">1</td><td class="r">1</td><td class="lr">op2</td><td class="lr" colspan="4"/><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4"/><td class="lr">0</td><td class="lr" colspan="1"/><td class="lr">1</td><td class="lr" colspan="3"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_f64f64_prod4">SME2 FP64 non-widening quarter tile outer product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_i16i64_prod4">SME2 Int16 to Int64 quarter tile outer product</a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_f64f64_prod4"><a id="mortlach_f64f64_prod4"/><h3 class="iclass">SME2 FP64 non-widening quarter tile outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach2_64bit_prod4">SME2 Quarter Tile Outer Product - 64-bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="lr">0</td><td class="lr">M</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">N</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">S</td><td class="lr">1</td><td class="lr" colspan="3">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_f64f64_prod4"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za_zz.html unchanged">FMOP4A (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4a_za_zz.html unchanged">Double-precision, single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F64F64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmop4s_za_zz.html unchanged">FMOP4S (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4s_za_zz.html unchanged">Double-precision, single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F64F64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za_zz.html unchanged">FMOP4A (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4a_za_zz.html unchanged">Double-precision, multiple and single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F64F64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmop4s_za_zz.html unchanged">FMOP4S (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4s_za_zz.html unchanged">Double-precision, multiple and single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F64F64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za_zz.html unchanged">FMOP4A (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4a_za_zz.html unchanged">Double-precision, single and multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F64F64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmop4s_za_zz.html unchanged">FMOP4S (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4s_za_zz.html unchanged">Double-precision, single and multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F64F64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmop4a_za_zz.html unchanged">FMOP4A (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4a_za_zz.html unchanged">Double-precision, multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F64F64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmop4s_za_zz.html unchanged">FMOP4S (non-widening)</span>
            —
            <span class="brokenlink" title="file fmop4s_za_zz.html unchanged">Double-precision, multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_F64F64</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_i16i64_prod4"><a id="mortlach_i16i64_prod4"/><h3 class="iclass">SME2 Int16 to Int64 quarter tile outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach2_64bit_prod4">SME2 Quarter Tile Outer Product - 64-bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">u0</td><td class="l">1</td><td class="r">1</td><td class="lr">u1</td><td class="lr">M</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">N</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">S</td><td class="lr">1</td><td class="lr" colspan="3">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_i16i64_prod4"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">u0</th><th class="bitfields" colspan="" rowspan="">u1</th><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smop4a_za_zz.html unchanged">SMOP4A (4-way)</span>
            —
            <span class="brokenlink" title="file smop4a_za_zz.html unchanged">64-bit, single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smop4s_za_zz.html unchanged">SMOP4S (4-way)</span>
            —
            <span class="brokenlink" title="file smop4s_za_zz.html unchanged">64-bit, single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smop4a_za_zz.html unchanged">SMOP4A (4-way)</span>
            —
            <span class="brokenlink" title="file smop4a_za_zz.html unchanged">64-bit, multiple and single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smop4s_za_zz.html unchanged">SMOP4S (4-way)</span>
            —
            <span class="brokenlink" title="file smop4s_za_zz.html unchanged">64-bit, multiple and single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smop4a_za_zz.html unchanged">SMOP4A (4-way)</span>
            —
            <span class="brokenlink" title="file smop4a_za_zz.html unchanged">64-bit, single and multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smop4s_za_zz.html unchanged">SMOP4S (4-way)</span>
            —
            <span class="brokenlink" title="file smop4s_za_zz.html unchanged">64-bit, single and multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smop4a_za_zz.html unchanged">SMOP4A (4-way)</span>
            —
            <span class="brokenlink" title="file smop4a_za_zz.html unchanged">64-bit, multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smop4s_za_zz.html unchanged">SMOP4S (4-way)</span>
            —
            <span class="brokenlink" title="file smop4s_za_zz.html unchanged">64-bit, multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sumop4a_za_zz.html unchanged">SUMOP4A</span>
            —
            <span class="brokenlink" title="file sumop4a_za_zz.html unchanged">64-bit, single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sumop4s_za_zz.html unchanged">SUMOP4S</span>
            —
            <span class="brokenlink" title="file sumop4s_za_zz.html unchanged">64-bit, single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sumop4a_za_zz.html unchanged">SUMOP4A</span>
            —
            <span class="brokenlink" title="file sumop4a_za_zz.html unchanged">64-bit, multiple and single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sumop4s_za_zz.html unchanged">SUMOP4S</span>
            —
            <span class="brokenlink" title="file sumop4s_za_zz.html unchanged">64-bit, multiple and single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sumop4a_za_zz.html unchanged">SUMOP4A</span>
            —
            <span class="brokenlink" title="file sumop4a_za_zz.html unchanged">64-bit, single and multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sumop4s_za_zz.html unchanged">SUMOP4S</span>
            —
            <span class="brokenlink" title="file sumop4s_za_zz.html unchanged">64-bit, single and multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sumop4a_za_zz.html unchanged">SUMOP4A</span>
            —
            <span class="brokenlink" title="file sumop4a_za_zz.html unchanged">64-bit, multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sumop4s_za_zz.html unchanged">SUMOP4S</span>
            —
            <span class="brokenlink" title="file sumop4s_za_zz.html unchanged">64-bit, multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file usmop4a_za_zz.html unchanged">USMOP4A</span>
            —
            <span class="brokenlink" title="file usmop4a_za_zz.html unchanged">64-bit, single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usmop4s_za_zz.html unchanged">USMOP4S</span>
            —
            <span class="brokenlink" title="file usmop4s_za_zz.html unchanged">64-bit, single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file usmop4a_za_zz.html unchanged">USMOP4A</span>
            —
            <span class="brokenlink" title="file usmop4a_za_zz.html unchanged">64-bit, multiple and single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usmop4s_za_zz.html unchanged">USMOP4S</span>
            —
            <span class="brokenlink" title="file usmop4s_za_zz.html unchanged">64-bit, multiple and single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file usmop4a_za_zz.html unchanged">USMOP4A</span>
            —
            <span class="brokenlink" title="file usmop4a_za_zz.html unchanged">64-bit, single and multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usmop4s_za_zz.html unchanged">USMOP4S</span>
            —
            <span class="brokenlink" title="file usmop4s_za_zz.html unchanged">64-bit, single and multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file usmop4a_za_zz.html unchanged">USMOP4A</span>
            —
            <span class="brokenlink" title="file usmop4a_za_zz.html unchanged">64-bit, multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usmop4s_za_zz.html unchanged">USMOP4S</span>
            —
            <span class="brokenlink" title="file usmop4s_za_zz.html unchanged">64-bit, multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umop4a_za_zz.html unchanged">UMOP4A (4-way)</span>
            —
            <span class="brokenlink" title="file umop4a_za_zz.html unchanged">64-bit, single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umop4s_za_zz.html unchanged">UMOP4S (4-way)</span>
            —
            <span class="brokenlink" title="file umop4s_za_zz.html unchanged">64-bit, single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umop4a_za_zz.html unchanged">UMOP4A (4-way)</span>
            —
            <span class="brokenlink" title="file umop4a_za_zz.html unchanged">64-bit, multiple and single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umop4s_za_zz.html unchanged">UMOP4S (4-way)</span>
            —
            <span class="brokenlink" title="file umop4s_za_zz.html unchanged">64-bit, multiple and single vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umop4a_za_zz.html unchanged">UMOP4A (4-way)</span>
            —
            <span class="brokenlink" title="file umop4a_za_zz.html unchanged">64-bit, single and multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umop4s_za_zz.html unchanged">UMOP4S (4-way)</span>
            —
            <span class="brokenlink" title="file umop4s_za_zz.html unchanged">64-bit, single and multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umop4a_za_zz.html unchanged">UMOP4A (4-way)</span>
            —
            <span class="brokenlink" title="file umop4a_za_zz.html unchanged">64-bit, multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umop4s_za_zz.html unchanged">UMOP4S (4-way)</span>
            —
            <span class="brokenlink" title="file umop4s_za_zz.html unchanged">64-bit, multiple vectors</span></td><td>FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_64bit_prod"/>SME Outer Product - 64 bit</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="lr">op0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op1</td><td class="l">1</td><td class="r">1</td><td class="lr">op2</td><td class="lr" colspan="17"/><td class="lr">0</td><td class="lr" colspan="3"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_f64f64_prod">SME FP64 outer product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_i16i64_prod">SME Int16 outer product</a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_f64f64_prod"><a id="mortlach_f64f64_prod"/><h3 class="iclass">SME FP64 outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach_64bit_prod">SME Outer Product - 64 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="3">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_f64f64_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmopa_za_pp_zz.html unchanged">FMOPA (non-widening)</span></td><td>FEAT_SME_F64F64</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmops_za_pp_zz.html unchanged">FMOPS (non-widening)</span></td><td>FEAT_SME_F64F64</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_i16i64_prod"><a id="mortlach_i16i64_prod"/><h3 class="iclass">SME Int16 outer product</h3><p>The encodings in this section are decoded from <a href="#mortlach_64bit_prod">SME Outer Product - 64 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">u0</td><td class="l">1</td><td class="r">1</td><td class="lr">u1</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="3">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_i16i64_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">u0</th><th class="bitfields" colspan="" rowspan="">u1</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smopa_za_pp_zz.html unchanged">SMOPA (4-way)</span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smops_za_pp_zz.html unchanged">SMOPS (4-way)</span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sumopa_za_pp_zz.html">SUMOPA<ins> (4-way)</ins></a></span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sumops_za_pp_zz.html unchanged">SUMOPS</span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="usmopa_za_pp_zz.html">USMOPA<ins> (4-way)</ins></a></span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usmops_za_pp_zz.html unchanged">USMOPS</span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umopa_za_pp_zz.html unchanged">UMOPA (4-way)</span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umops_za_pp_zz.html unchanged">UMOPS (4-way)</span></td><td>FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_zero"/>SME zero array</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="10">op0</td><td class="lr" colspan="8"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0000000000
            </td><td class="iformname"><span class="brokenlink" title="file zero_za_i.html unchanged">ZERO (tiles)</span></td><td>FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              != 0000000000
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><h2><a id="mortlach_multizero"/>SME2 Multiple Zero</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="5"/><td class="lr" colspan="10">op0</td><td class="lr" colspan="3"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0000000000
            </td><td class="iformname"><a href="#mortlach_multi_zero">SME multiple vectors zero array</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 0000000000
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi_zero"><a id="mortlach_multi_zero"/><h3 class="iclass">SME multiple vectors zero array</h3><p>The encodings in this section are decoded from <a href="#mortlach_multizero">SME2 Multiple Zero</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi_zero"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">x1x</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file zero_za1_ri.html unchanged">ZERO (single-vector)</span>
            —
            <span class="brokenlink" title="file zero_za1_ri.html unchanged">Two ZA single-vectors</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file zero_za2_ri.html unchanged">ZERO (double-vector)</span>
            —
            <span class="brokenlink" title="file zero_za2_ri.html unchanged">One ZA double-vector</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">010</td><td class="bitfield">0xx</td><td class="iformname"><span class="brokenlink" title="file zero_za2_ri.html unchanged">ZERO (double-vector)</span>
            —
            <span class="brokenlink" title="file zero_za2_ri.html unchanged">Two ZA double-vectors</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">011</td><td class="bitfield">0xx</td><td class="iformname"><span class="brokenlink" title="file zero_za2_ri.html unchanged">ZERO (double-vector)</span>
            —
            <span class="brokenlink" title="file zero_za2_ri.html unchanged">Four ZA double-vectors</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file zero_za1_ri.html unchanged">ZERO (single-vector)</span>
            —
            <span class="brokenlink" title="file zero_za1_ri.html unchanged">Four ZA single-vectors</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">101</td><td class="bitfield">0xx</td><td class="iformname"><span class="brokenlink" title="file zero_za4_ri.html unchanged">ZERO (quad-vector)</span>
            —
            <span class="brokenlink" title="file zero_za4_ri.html unchanged">One ZA quad-vector</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">101</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11x</td><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">110</td><td class="bitfield">00x</td><td class="iformname"><span class="brokenlink" title="file zero_za4_ri.html unchanged">ZERO (quad-vector)</span>
            —
            <span class="brokenlink" title="file zero_za4_ri.html unchanged">Two ZA quad-vectors</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">111</td><td class="bitfield">00x</td><td class="iformname"><span class="brokenlink" title="file zero_za4_ri.html unchanged">ZERO (quad-vector)</span>
            —
            <span class="brokenlink" title="file zero_za4_ri.html unchanged">Four ZA quad-vectors</span></td><td>FEAT_SME2p1</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_zero_zt"/><del>SME2 zero lookup table</del></h2><div class="decode_navigation"><p><del>The encodings in this section are decoded from </del><a href="#sme"><del>SME encodings</del></a><del>.</del></p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="14"><del>op0</del></td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1"><del>Decode fields</del></th><th rowspan="2"><del>Instruction details</del></th></tr><tr><th class="bitfields"><del>op0</del></th></tr><tr class="instructiontable"><td class="bitfield"><del>
              00000000000000
            </del></td><td class="iformname"><a href="#mortlach_zero_zt"><del>SME2 zero lookup table</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              != 00000000000000
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_zero_zt"><a id="mortlach_zero_zt"/><h3 class="iclass">SME2 zero lookup table</h3><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="14"><del>0 0 0 0 0 0 0 0 0 0 0 0 0 0</del> <ins>op0</ins></td><td class="lr" colspan="4">opc</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_zero_zt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>op0</ins></th><ins></ins><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"><ins>00000000000000</ins></td><ins></ins><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file zero_zt_i.html unchanged">ZERO (table)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"><ins>00000000000000</ins></td><ins></ins><td class="bitfield">!= 0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><ins></ins><td class="bitfield"><ins>!= 00000000000000</ins></td><ins></ins><td class="bitfield"/><ins></ins><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td><ins></ins></tr><ins></ins></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_zero_zt"><a id="mortlach_zero_zt"/><h3 class="iclass"><del>SME2 zero lookup table</del></h3><p><del>The encodings in this section are decoded from </del><a href="#mortlach_zero_zt"><del>SME2 zero lookup table</del></a><del>.</del></p><del></del><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="l"><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="4"><del>opc</del></td></tr></tbody></table></div><del></del><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_zero_zt"><del></del><thead class="instructiontable"><del></del><tr><del></del><th class="bitfields-heading" colspan="" rowspan=""><del>Decode fields</del></th><del></del><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Feature</del></th><del></del></tr><del></del><tr><del></del><th class="bitfields" colspan="" rowspan=""><del>opc</del></th><del></del></tr><del></del></thead><del></del><tbody><del></del><tr><del></del><td class="bitfield"><del>0001</del></td><del></del><td class="iformname"><span class="brokenlink" title="file zero_zt_i.html unchanged"><del>ZERO (table)</del></span></td><td><del>FEAT_SME2</del></td><del></del></tr><del></del><tr><del></del><td class="bitfield"><del>!= 0001</del></td><del></del><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td><del></del></tr><del></del></tbody><del></del></table></div><del></del></div><hr/><h2><a id="mortlach_mov_zt"/>SME2 Move Lookup Table</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">op0</td><td class="lr" colspan="2">op1</td><td class="lr">op2</td><td class="lr" colspan="14"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_extract_zt">SME2 move from lookup table</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_insert_zt">SME2 move into lookup table</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_move_to_zt">SME2 move vector to lookup table</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_extract_zt"><a id="mortlach_extract_zt"/><h3 class="iclass">SME2 move from lookup table</h3><p>The encodings in this section are decoded from <a href="#mortlach_mov_zt">SME2 Move Lookup Table</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="7">opc</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_extract_zt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0011111</td><td class="iformname"><span class="brokenlink" title="file movt_r_zt.html unchanged">MOVT (table to scalar)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 0011111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_insert_zt"><a id="mortlach_insert_zt"/><h3 class="iclass">SME2 move into lookup table</h3><p>The encodings in this section are decoded from <a href="#mortlach_mov_zt">SME2 Move Lookup Table</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="7">opc</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_insert_zt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0011111</td><td class="iformname"><span class="brokenlink" title="file movt_zt_r.html unchanged">MOVT (scalar to table)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 0011111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_move_to_zt"><a id="mortlach_move_to_zt"/><h3 class="iclass">SME2 move vector to lookup table</h3><p>The encodings in this section are decoded from <a href="#mortlach_mov_zt">SME2 Move Lookup Table</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="2">off2</td><td class="lr" colspan="7">opc</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_move_to_zt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0011111</td><td class="iformname"><span class="brokenlink" title="file movt_zt_z.html unchanged">MOVT (vector to table)</span></td><td>FEAT_SME_LUTv2</td></tr><tr><td class="bitfield">!= 0011111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_zt_expand_nctg"/>SME2 Expand Lookup Table (Non-contiguous)</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="8"/><td class="lr">op2</td><td class="lr" colspan="1"/><td class="lr" colspan="2">op3</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              011
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_expand_4dst2src_nctg">SME2 lookup table two source registers expand to four non-contiguous destination registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              011
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_expand_4dst_nctg">SME2 lookup table expand four non-contiguous registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_expand_2dst_nctg">SME2 lookup table expand two non-contiguous registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 011
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_expand_4dst2src_nctg"><a id="mortlach_expand_4dst2src_nctg"/><h3 class="iclass">SME2 lookup table two source registers expand to four non-contiguous destination registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_zt_expand_nctg">SME2 Expand Lookup Table (Non-contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">D</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_expand_4dst2src_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti4_mz4_ztmz2.html unchanged">LUTI4 (four registers, 8-bit)</span></td><td>FEAT_SME2p1 &amp;&amp; FEAT_SME_LUTv2</td></tr><tr><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_expand_4dst_nctg"><a id="mortlach_expand_4dst_nctg"/><h3 class="iclass">SME2 lookup table expand four non-contiguous registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_zt_expand_nctg">SME2 Expand Lookup Table (Non-contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="5">Zn</td><td class="lr">D</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_expand_4dst_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00x</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01x</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti4_mz4_ztz.html unchanged">LUTI4 (four registers, 16-bit and 32-bit)</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti2_mz4_ztz.html unchanged">LUTI2 (four registers)</span></td><td>FEAT_SME2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_expand_2dst_nctg"><a id="mortlach_expand_2dst_nctg"/><h3 class="iclass">SME2 lookup table expand two non-contiguous registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_zt_expand_nctg">SME2 Expand Lookup Table (Non-contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">opc</td><td class="lr">1</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="5">Zn</td><td class="lr">D</td><td class="lr">0</td><td class="lr" colspan="3">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_expand_2dst_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00xx</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01xx</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti4_mz2_ztz.html unchanged">LUTI4 (two registers)</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti2_mz2_ztz.html unchanged">LUTI2 (two registers)</span></td><td>FEAT_SME2p1</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_zt_expand_ctg"/>SME2 Expand Lookup Table (Contiguous)</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">op0</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">op1</td><td class="lr" colspan="8"/><td class="lr">op2</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00x00
            </td><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              01000
            </td><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              01100
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_expand_4dst2src_ctg">SME2 lookup table two source registers expand to four contiguous destination registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              01100
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1xx00
            </td><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              xxx10
            </td><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_expand_4dst_ctg">SME2 lookup table expand four contiguous registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              xxxx0
            </td><td class="bitfield"></td><td class="bitfield">
              10
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              xxxx1
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#mortlach_expand_2dst_ctg">SME2 lookup table expand two contiguous registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_expand_1dst">SME2 lookup table expand one register</a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_expand_4dst2src_ctg"><a id="mortlach_expand_4dst2src_ctg"/><h3 class="iclass">SME2 lookup table two source registers expand to four contiguous destination registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_zt_expand_ctg">SME2 Expand Lookup Table (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr" colspan="3">Zd</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_expand_4dst2src_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti4_mz4_ztmz2.html unchanged">LUTI4 (four registers, 8-bit)</span></td><td>FEAT_SME_LUTv2</td></tr><tr><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_expand_4dst_ctg"><a id="mortlach_expand_4dst_ctg"/><h3 class="iclass">SME2 lookup table expand four contiguous registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_zt_expand_ctg">SME2 Expand Lookup Table (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="3">Zd</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_expand_4dst_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00x</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01x</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti4_mz4_ztz.html unchanged">LUTI4 (four registers, 16-bit and 32-bit)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti2_mz4_ztz.html unchanged">LUTI2 (four registers)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_expand_2dst_ctg"><a id="mortlach_expand_2dst_ctg"/><h3 class="iclass">SME2 lookup table expand two contiguous registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_zt_expand_ctg">SME2 Expand Lookup Table (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">opc</td><td class="lr">1</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_expand_2dst_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00xx</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01xx</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti4_mz2_ztz.html unchanged">LUTI4 (two registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti2_mz2_ztz.html unchanged">LUTI2 (two registers)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_expand_1dst"><a id="mortlach_expand_1dst"/><h3 class="iclass">SME2 lookup table expand one register</h3><p>The encodings in this section are decoded from <a href="#mortlach_zt_expand_ctg">SME2 Expand Lookup Table (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">opc</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_expand_1dst"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00xxx</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01xxx</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti4_z_ztz.html unchanged">LUTI4 (single)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1xxxx</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti2_z_ztz.html unchanged">LUTI2 (single)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_ins"/>SME Move into Array</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">op0</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">op1</td><td class="lr">0</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="2"/><td class="lr" colspan="3">op3</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op4</td><td class="lr">0</td><td class="lr">op5</td><td class="lr" colspan="3"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="6">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th><th class="bitfields">op5</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file mova_za_mz2.html unchanged">MOVA (vector to array, two registers)</span></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              011
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file mova_za_mz4.html unchanged">MOVA (vector to array, four registers)</span></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              011
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              01x
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_insert_pred">SME move vector to array</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi2_insert_ctg">SME2 move vector to tile, two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_insert_ctg">SME2 move vector to tile, four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              01x
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_insert_pred"><a id="mortlach_insert_pred"/><h3 class="iclass">SME move vector to array</h3><p>The encodings in this section are decoded from <a href="#mortlach_ins">SME Move into Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr">Q</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr" colspan="4">opc</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_insert_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Q</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mova_za_p_rz.html unchanged">MOVA (vector to tile, single)</span>
            —
            <span class="brokenlink" title="file mova_za_p_rz.html unchanged">8-bit</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mova_za_p_rz.html unchanged">MOVA (vector to tile, single)</span>
            —
            <span class="brokenlink" title="file mova_za_p_rz.html unchanged">16-bit</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mova_za_p_rz.html unchanged">MOVA (vector to tile, single)</span>
            —
            <span class="brokenlink" title="file mova_za_p_rz.html unchanged">32-bit</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mova_za_p_rz.html unchanged">MOVA (vector to tile, single)</span>
            —
            <span class="brokenlink" title="file mova_za_p_rz.html unchanged">64-bit</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file mova_za_p_rz.html unchanged">MOVA (vector to tile, single)</span>
            —
            <span class="brokenlink" title="file mova_za_p_rz.html unchanged">128-bit</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">!= 11</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_insert_ctg"><a id="mortlach_multi2_insert_ctg"/><h3 class="iclass">SME2 move vector to tile, two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_ins">SME Move into Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="3">opc</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_insert_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file mova_za2_z.html unchanged">MOVA (vector to tile, two registers)</span>
            —
            <span class="brokenlink" title="file mova_za2_z.html unchanged">8-bit</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file mova_za2_z.html unchanged">MOVA (vector to tile, two registers)</span>
            —
            <span class="brokenlink" title="file mova_za2_z.html unchanged">16-bit</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file mova_za2_z.html unchanged">MOVA (vector to tile, two registers)</span>
            —
            <span class="brokenlink" title="file mova_za2_z.html unchanged">32-bit</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file mova_za2_z.html unchanged">MOVA (vector to tile, two registers)</span>
            —
            <span class="brokenlink" title="file mova_za2_z.html unchanged">64-bit</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_insert_ctg"><a id="mortlach_multi4_insert_ctg"/><h3 class="iclass">SME2 move vector to tile, four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_ins">SME Move into Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="3">opc</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_insert_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0xx</td><td class="iformname"><span class="brokenlink" title="file mova_za4_z.html unchanged">MOVA (vector to tile, four registers)</span>
            —
            <span class="brokenlink" title="file mova_za4_z.html unchanged">8-bit</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0xx</td><td class="iformname"><span class="brokenlink" title="file mova_za4_z.html unchanged">MOVA (vector to tile, four registers)</span>
            —
            <span class="brokenlink" title="file mova_za4_z.html unchanged">16-bit</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0xx</td><td class="iformname"><span class="brokenlink" title="file mova_za4_z.html unchanged">MOVA (vector to tile, four registers)</span>
            —
            <span class="brokenlink" title="file mova_za4_z.html unchanged">32-bit</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file mova_za4_z.html unchanged">MOVA (vector to tile, four registers)</span>
            —
            <span class="brokenlink" title="file mova_za4_z.html unchanged">64-bit</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 11</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_ext"/>SME Move from Array</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">op0</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">op1</td><td class="lr">1</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="2"/><td class="lr" colspan="3">op3</td><td class="lr" colspan="2">op4</td><td class="lr" colspan="6"/><td class="lr" colspan="2">op5</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="6">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th><th class="bitfields">op5</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><span class="brokenlink" title="file mova_mz_za2.html unchanged">MOVA (array to vector, two registers)</span></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><span class="brokenlink" title="file movaz_mz_za2.html unchanged">MOVAZ (array to vector, two registers)</span></td><td>FEAT_SME2p1</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              011
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="iformname"><span class="brokenlink" title="file mova_mz_za4.html unchanged">MOVA (array to vector, four registers)</span></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              011
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="iformname"><span class="brokenlink" title="file movaz_mz_za4.html unchanged">MOVAZ (array to vector, four registers)</span></td><td>FEAT_SME2p1</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              011
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              10
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              01x
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              x0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_extract_zero">SME zeroing move array to vector</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_extract_pred">SME move array to vector</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              != 000
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#mortlach_multi2_extract_ctg">SME2 move tile to vector, two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#mortlach_multi2_extract_zero">SME2 zeroing move tile to vector, two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_multi4_extract_ctg">SME2 move tile to vector, four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_multi4_extract_zero">SME2 zeroing move tile to vector, four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              10
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              01x
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              x0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_extract_zero"><a id="mortlach_extract_zero"/><h3 class="iclass">SME zeroing move array to vector</h3><p>The encodings in this section are decoded from <a href="#mortlach_ext">SME Move from Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">1</td><td class="lr">Q</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="4">opc</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_extract_zero"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Q</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file movaz_z_rza.html unchanged">MOVAZ (tile to vector, single)</span>
            —
            <span class="brokenlink" title="file movaz_z_rza.html unchanged">8-bit</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file movaz_z_rza.html unchanged">MOVAZ (tile to vector, single)</span>
            —
            <span class="brokenlink" title="file movaz_z_rza.html unchanged">16-bit</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file movaz_z_rza.html unchanged">MOVAZ (tile to vector, single)</span>
            —
            <span class="brokenlink" title="file movaz_z_rza.html unchanged">32-bit</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file movaz_z_rza.html unchanged">MOVAZ (tile to vector, single)</span>
            —
            <span class="brokenlink" title="file movaz_z_rza.html unchanged">64-bit</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file movaz_z_rza.html unchanged">MOVAZ (tile to vector, single)</span>
            —
            <span class="brokenlink" title="file movaz_z_rza.html unchanged">128-bit</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">!= 11</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_extract_pred"><a id="mortlach_extract_pred"/><h3 class="iclass">SME move array to vector</h3><p>The encodings in this section are decoded from <a href="#mortlach_ext">SME Move from Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">1</td><td class="lr">Q</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="lr" colspan="3">Pg</td><td class="lr">0</td><td class="lr" colspan="4">opc</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_extract_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Q</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mova_z_p_rza.html unchanged">MOVA (tile to vector, single)</span>
            —
            <span class="brokenlink" title="file mova_z_p_rza.html unchanged">8-bit</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mova_z_p_rza.html unchanged">MOVA (tile to vector, single)</span>
            —
            <span class="brokenlink" title="file mova_z_p_rza.html unchanged">16-bit</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mova_z_p_rza.html unchanged">MOVA (tile to vector, single)</span>
            —
            <span class="brokenlink" title="file mova_z_p_rza.html unchanged">32-bit</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mova_z_p_rza.html unchanged">MOVA (tile to vector, single)</span>
            —
            <span class="brokenlink" title="file mova_z_p_rza.html unchanged">64-bit</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file mova_z_p_rza.html unchanged">MOVA (tile to vector, single)</span>
            —
            <span class="brokenlink" title="file mova_z_p_rza.html unchanged">128-bit</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">!= 11</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_extract_ctg"><a id="mortlach_multi2_extract_ctg"/><h3 class="iclass">SME2 move tile to vector, two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_ext">SME Move from Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_extract_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file mova_mz2_za.html unchanged">MOVA (tile to vector, two registers)</span>
            —
            <span class="brokenlink" title="file mova_mz2_za.html unchanged">8-bit</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file mova_mz2_za.html unchanged">MOVA (tile to vector, two registers)</span>
            —
            <span class="brokenlink" title="file mova_mz2_za.html unchanged">16-bit</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file mova_mz2_za.html unchanged">MOVA (tile to vector, two registers)</span>
            —
            <span class="brokenlink" title="file mova_mz2_za.html unchanged">32-bit</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file mova_mz2_za.html unchanged">MOVA (tile to vector, two registers)</span>
            —
            <span class="brokenlink" title="file mova_mz2_za.html unchanged">64-bit</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_extract_zero"><a id="mortlach_multi2_extract_zero"/><h3 class="iclass">SME2 zeroing move tile to vector, two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_ext">SME Move from Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_extract_zero"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file movaz_mz2_za.html unchanged">MOVAZ (tile to vector, two registers)</span>
            —
            <span class="brokenlink" title="file movaz_mz2_za.html unchanged">8-bit</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file movaz_mz2_za.html unchanged">MOVAZ (tile to vector, two registers)</span>
            —
            <span class="brokenlink" title="file movaz_mz2_za.html unchanged">16-bit</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file movaz_mz2_za.html unchanged">MOVAZ (tile to vector, two registers)</span>
            —
            <span class="brokenlink" title="file movaz_mz2_za.html unchanged">32-bit</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file movaz_mz2_za.html unchanged">MOVAZ (tile to vector, two registers)</span>
            —
            <span class="brokenlink" title="file movaz_mz2_za.html unchanged">64-bit</span></td><td>FEAT_SME2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_extract_ctg"><a id="mortlach_multi4_extract_ctg"/><h3 class="iclass">SME2 move tile to vector, four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_ext">SME Move from Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="3">Zd</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_extract_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0xx</td><td class="iformname"><span class="brokenlink" title="file mova_mz4_za.html unchanged">MOVA (tile to vector, four registers)</span>
            —
            <span class="brokenlink" title="file mova_mz4_za.html unchanged">8-bit</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0xx</td><td class="iformname"><span class="brokenlink" title="file mova_mz4_za.html unchanged">MOVA (tile to vector, four registers)</span>
            —
            <span class="brokenlink" title="file mova_mz4_za.html unchanged">16-bit</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0xx</td><td class="iformname"><span class="brokenlink" title="file mova_mz4_za.html unchanged">MOVA (tile to vector, four registers)</span>
            —
            <span class="brokenlink" title="file mova_mz4_za.html unchanged">32-bit</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file mova_mz4_za.html unchanged">MOVA (tile to vector, four registers)</span>
            —
            <span class="brokenlink" title="file mova_mz4_za.html unchanged">64-bit</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 11</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_extract_zero"><a id="mortlach_multi4_extract_zero"/><h3 class="iclass">SME2 zeroing move tile to vector, four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_ext">SME Move from Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="3">Zd</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_extract_zero"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0xx</td><td class="iformname"><span class="brokenlink" title="file movaz_mz4_za.html unchanged">MOVAZ (tile to vector, four registers)</span>
            —
            <span class="brokenlink" title="file movaz_mz4_za.html unchanged">8-bit</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0xx</td><td class="iformname"><span class="brokenlink" title="file movaz_mz4_za.html unchanged">MOVAZ (tile to vector, four registers)</span>
            —
            <span class="brokenlink" title="file movaz_mz4_za.html unchanged">16-bit</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0xx</td><td class="iformname"><span class="brokenlink" title="file movaz_mz4_za.html unchanged">MOVAZ (tile to vector, four registers)</span>
            —
            <span class="brokenlink" title="file movaz_mz4_za.html unchanged">32-bit</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file movaz_mz4_za.html unchanged">MOVAZ (tile to vector, four registers)</span>
            —
            <span class="brokenlink" title="file movaz_mz4_za.html unchanged">64-bit</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">!= 11</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_hvadd"/>SME Add Vector to Array</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op0</td><td class="lr" colspan="1"/><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="12"/><td class="lr">op2</td><td class="lr">0</td><td class="lr" colspan="3"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_addhv">SME add vector to array</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_addhv"><a id="mortlach_addhv"/><h3 class="iclass">SME add vector to array</h3><p>The encodings in this section are decoded from <a href="#mortlach_hvadd">SME Add Vector to Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr">op</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr">V</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="3">opc2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_addhv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0xx</td><td class="iformname"><span class="brokenlink" title="file addha_za_pp_z.html unchanged">ADDHA</span>
            —
            <span class="brokenlink" title="file addha_za_pp_z.html unchanged">32-bit</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0xx</td><td class="iformname"><span class="brokenlink" title="file addva_za_pp_z.html unchanged">ADDVA</span>
            —
            <span class="brokenlink" title="file addva_za_pp_z.html unchanged">32-bit</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file addha_za_pp_z.html unchanged">ADDHA</span>
            —
            <span class="brokenlink" title="file addha_za_pp_z.html unchanged">64-bit</span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file addva_za_pp_z.html unchanged">ADDVA</span>
            —
            <span class="brokenlink" title="file addva_za_pp_z.html unchanged">64-bit</span></td><td>FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_array_1a"/>SME2 Multi-vector - Multiple and Single Array Vectors (Two registers)</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">op0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4"/><td class="lr">0</td><td class="lr" colspan="2"/><td class="lr" colspan="3">op1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">op2</td><td class="lr">op3</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              1
            </td><td class="iformname"><span class="brokenlink" title="file fmlall_za32_z8z8v.html unchanged">FMLALL (multiple and single vector)</span>
                      —
                      <span class="brokenlink" title="file fmlall_za32_z8z8v.html unchanged">Two ZA quad-vectors</span></td><td>FEAT_SME_F8F32</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              != 000
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              010
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_zz_za_fma_long_sm">SME2 single-multi long FMA two sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              011
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi1_zz_za_fma_long_sm">SME2 multiple and single vector long FMA one source</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_za_fpdot_sm">SME2 single-multi FP dot product two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              x1x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_za_mixed_dot_sm">SME2 single-multi mixed dot product two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              010
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_zz_za_mla_long_sm">SME2 single-multi long MLA two sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              011
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi1_zz_za_mla_long_sm">SME2 multiple and single vector long MLA one source</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              x1x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_za_2way_dot_sm">SME2 single-multi two-way dot product two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi2_zz_za_mla_long_long_sm">SME2 single-multi long long MLA two sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              001
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi1_zz_za_mla_long_long_sm">SME2 multiple and single vector long long FMA one source</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              x0x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_za_4way_dot_sm">SME2 single-multi four-way dot product two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_zz_za_float_sm">SME2 single-multi ternary FP two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_zz_za_int_sm">SME2 single-multi ternary int two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              111
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_zz_za_f16_sm">SME2 single-multi ternary FP16 two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              111
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_fma_long_sm"><a id="mortlach_multi2_zz_za_fma_long_sm"/><h3 class="iclass">SME2 single-multi long FMA two sources</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1a">SME2 Multi-vector - Multiple and Single Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">op</td><td class="lr">S</td><td class="lr">o2</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_fma_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlal_za_zzv.html unchanged">FMLAL (multiple and single vector, FP16 to FP32)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlal_za_z8z8v.html unchanged">FMLAL (multiple and single vector, FP8 to FP16)</span></td><td>FEAT_SME_F8F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlsl_za_zzv.html unchanged">FMLSL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmlal_za_zzv.html unchanged">BFMLAL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmlsl_za_zzv.html unchanged">BFMLSL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi1_zz_za_fma_long_sm"><a id="mortlach_multi1_zz_za_fma_long_sm"/><h3 class="iclass">SME2 multiple and single vector long FMA one source</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1a">SME2 Multi-vector - Multiple and Single Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">op</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi1_zz_za_fma_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlal_za_zzv.html unchanged">FMLAL (multiple and single vector, FP16 to FP32)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlsl_za_zzv.html unchanged">FMLSL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmlal_za_zzv.html unchanged">BFMLAL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmlsl_za_zzv.html unchanged">BFMLSL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_fpdot_sm"><a id="mortlach_multi2_z_za_fpdot_sm"/><h3 class="iclass">SME2 single-multi FP dot product two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1a">SME2 Multi-vector - Multiple and Single Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_fpdot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fdot_za_zzv.html unchanged">FDOT (2-way, multiple and single vector, FP16 to FP32)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fdot_za_z8z8v.html unchanged">FDOT (2-way, multiple and single vector, FP8 to FP16)</span></td><td>FEAT_SME_F8F16</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file bfdot_za_zzv.html unchanged">BFDOT (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file fdot_za32_z8z8v.html unchanged">FDOT (4-way, multiple and single vector)</span></td><td>FEAT_SME_F8F32</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_mixed_dot_sm"><a id="mortlach_multi2_z_za_mixed_dot_sm"/><h3 class="iclass">SME2 single-multi mixed dot product two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1a">SME2 Multi-vector - Multiple and Single Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_mixed_dot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="usdot_za_zzv.html">USDOT (<ins>4-way, </ins>multiple and single vector)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sudot_za_zzv.html">SUDOT (<ins>4-way, </ins>multiple and single vector)</a></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_mla_long_sm"><a id="mortlach_multi2_zz_za_mla_long_sm"/><h3 class="iclass">SME2 single-multi long MLA two sources</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1a">SME2 Multi-vector - Multiple and Single Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr">op</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_mla_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlal_za_zzv.html unchanged">SMLAL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlsl_za_zzv.html unchanged">SMLSL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlal_za_zzv.html unchanged">UMLAL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlsl_za_zzv.html unchanged">UMLSL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi1_zz_za_mla_long_sm"><a id="mortlach_multi1_zz_za_mla_long_sm"/><h3 class="iclass">SME2 multiple and single vector long MLA one source</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1a">SME2 Multi-vector - Multiple and Single Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi1_zz_za_mla_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlal_za_zzv.html unchanged">SMLAL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsl_za_zzv.html unchanged">SMLSL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlal_za_zzv.html unchanged">UMLAL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlsl_za_zzv.html unchanged">UMLSL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_2way_dot_sm"><a id="mortlach_multi2_z_za_2way_dot_sm"/><h3 class="iclass">SME2 single-multi two-way dot product two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1a">SME2 Multi-vector - Multiple and Single Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_2way_dot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sdot_za32_zzv.html unchanged">SDOT (2-way, multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udot_za32_zzv.html unchanged">UDOT (2-way, multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_mla_long_long_sm"><a id="mortlach_multi2_zz_za_mla_long_long_sm"/><h3 class="iclass">SME2 single-multi long long MLA two sources</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1a">SME2 Multi-vector - Multiple and Single Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr">op</td><td class="lr">0</td><td class="lr">o1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_mla_long_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzv.html unchanged">SMLALL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzv.html unchanged">SMLSLL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzv.html unchanged">UMLALL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzv.html unchanged">UMLSLL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usmlall_za_zzv.html unchanged">USMLALL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sumlall_za_zzv.html unchanged">SUMLALL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi1_zz_za_mla_long_long_sm"><a id="mortlach_multi1_zz_za_mla_long_long_sm"/><h3 class="iclass">SME2 multiple and single vector long long FMA one source</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1a">SME2 Multi-vector - Multiple and Single Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr">op</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi1_zz_za_mla_long_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzv.html unchanged">SMLALL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzv.html unchanged">SMLSLL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzv.html unchanged">UMLALL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzv.html unchanged">UMLSLL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usmlall_za_zzv.html unchanged">USMLALL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_4way_dot_sm"><a id="mortlach_multi2_z_za_4way_dot_sm"/><h3 class="iclass">SME2 single-multi four-way dot product two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1a">SME2 Multi-vector - Multiple and Single Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">0</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_4way_dot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sdot_za_zzv.html unchanged">SDOT (4-way, multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udot_za_zzv.html unchanged">UDOT (4-way, multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_float_sm"><a id="mortlach_multi2_zz_za_float_sm"/><h3 class="iclass">SME2 single-multi ternary FP two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1a">SME2 Multi-vector - Multiple and Single Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_float_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzv.html unchanged">FMLA (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzv.html unchanged">FMLS (multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_int_sm"><a id="mortlach_multi2_zz_za_int_sm"/><h3 class="iclass">SME2 single-multi ternary int two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1a">SME2 Multi-vector - Multiple and Single Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">1</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_int_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_za_zzv.html unchanged">ADD (array results, multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sub_za_zzv.html unchanged">SUB (array results, multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_f16_sm"><a id="mortlach_multi2_zz_za_f16_sm"/><h3 class="iclass">SME2 single-multi ternary FP16 two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1a">SME2 Multi-vector - Multiple and Single Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_f16_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzv.html unchanged">FMLA (multiple and single vector)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzv.html unchanged">FMLS (multiple and single vector)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmla_za_zzv.html unchanged">BFMLA (multiple and single vector)</span></td><td>FEAT_SME_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmls_za_zzv.html unchanged">BFMLS (multiple and single vector)</span></td><td>FEAT_SME_B16B16</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_array_1b"/>SME2 Multi-vector - Multiple and Single Array Vectors (Four registers)</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">op0</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4"/><td class="lr">0</td><td class="lr" colspan="2"/><td class="lr" colspan="3">op1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">op2</td><td class="lr">op3</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              1
            </td><td class="iformname"><span class="brokenlink" title="file fmlall_za32_z8z8v.html unchanged">FMLALL (multiple and single vector)</span>
                      —
                      <span class="brokenlink" title="file fmlall_za32_z8z8v.html unchanged">Four ZA quad-vectors</span></td><td>FEAT_SME_F8F32</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              != 000
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file fmlall_za32_z8z8v.html unchanged">FMLALL (multiple and single vector)</span>
                      —
                      <span class="brokenlink" title="file fmlall_za32_z8z8v.html unchanged">One ZA quad-vector</span></td><td>FEAT_SME_F8F32</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              001
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              010
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_zz_za_fma_long_sm">SME2 single-multi long FMA four sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              011
            </td><td class="bitfield">
              00x
            </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file fmlal_za_z8z8v.html unchanged">FMLAL (multiple and single vector, FP8 to FP16)</span>
                      —
                      <span class="brokenlink" title="file fmlal_za_z8z8v.html unchanged">One ZA double-vector</span></td><td>FEAT_SME_F8F16</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0x1
            </td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0x1
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_z_za_fpdot_sm">SME2 single-multi FP dot product four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              x1x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_z_za_mixed_dot_sm">SME2 single-multi mixed dot product four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              010
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_zz_za_mla_long_sm">SME2 single-multi long MLA four sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              x1x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_z_za_2way_dot_sm">SME2 single-multi two-way dot product four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_zz_za_mla_long_long_sm">SME2 single-multi long long MLA four sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              x0x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_z_za_4way_dot_sm">SME2 single-multi four-way dot product four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_zz_za_float_sm">SME2 single-multi ternary FP four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_zz_za_int_sm">SME2 single-multi ternary int four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              111
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_zz_za_f16_sm">SME2 single-multi ternary FP16 four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              111
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_fma_long_sm"><a id="mortlach_multi4_zz_za_fma_long_sm"/><h3 class="iclass">SME2 single-multi long FMA four sources</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1b">SME2 Multi-vector - Multiple and Single Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">op</td><td class="lr">S</td><td class="lr">o2</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_fma_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlal_za_zzv.html unchanged">FMLAL (multiple and single vector, FP16 to FP32)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlal_za_z8z8v.html unchanged">FMLAL (multiple and single vector, FP8 to FP16)</span></td><td>FEAT_SME_F8F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlsl_za_zzv.html unchanged">FMLSL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmlal_za_zzv.html unchanged">BFMLAL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmlsl_za_zzv.html unchanged">BFMLSL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_fpdot_sm"><a id="mortlach_multi4_z_za_fpdot_sm"/><h3 class="iclass">SME2 single-multi FP dot product four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1b">SME2 Multi-vector - Multiple and Single Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_fpdot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fdot_za_zzv.html unchanged">FDOT (2-way, multiple and single vector, FP16 to FP32)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fdot_za_z8z8v.html unchanged">FDOT (2-way, multiple and single vector, FP8 to FP16)</span></td><td>FEAT_SME_F8F16</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file bfdot_za_zzv.html unchanged">BFDOT (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file fdot_za32_z8z8v.html unchanged">FDOT (4-way, multiple and single vector)</span></td><td>FEAT_SME_F8F32</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_mixed_dot_sm"><a id="mortlach_multi4_z_za_mixed_dot_sm"/><h3 class="iclass">SME2 single-multi mixed dot product four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1b">SME2 Multi-vector - Multiple and Single Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_mixed_dot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="usdot_za_zzv.html">USDOT (<ins>4-way, </ins>multiple and single vector)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sudot_za_zzv.html">SUDOT (<ins>4-way, </ins>multiple and single vector)</a></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_mla_long_sm"><a id="mortlach_multi4_zz_za_mla_long_sm"/><h3 class="iclass">SME2 single-multi long MLA four sources</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1b">SME2 Multi-vector - Multiple and Single Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr">op</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_mla_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlal_za_zzv.html unchanged">SMLAL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlsl_za_zzv.html unchanged">SMLSL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlal_za_zzv.html unchanged">UMLAL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlsl_za_zzv.html unchanged">UMLSL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_2way_dot_sm"><a id="mortlach_multi4_z_za_2way_dot_sm"/><h3 class="iclass">SME2 single-multi two-way dot product four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1b">SME2 Multi-vector - Multiple and Single Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_2way_dot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sdot_za32_zzv.html unchanged">SDOT (2-way, multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udot_za32_zzv.html unchanged">UDOT (2-way, multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_mla_long_long_sm"><a id="mortlach_multi4_zz_za_mla_long_long_sm"/><h3 class="iclass">SME2 single-multi long long MLA four sources</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1b">SME2 Multi-vector - Multiple and Single Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr">op</td><td class="lr">0</td><td class="lr">o1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_mla_long_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzv.html unchanged">SMLALL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzv.html unchanged">SMLSLL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzv.html unchanged">UMLALL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzv.html unchanged">UMLSLL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usmlall_za_zzv.html unchanged">USMLALL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sumlall_za_zzv.html unchanged">SUMLALL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_4way_dot_sm"><a id="mortlach_multi4_z_za_4way_dot_sm"/><h3 class="iclass">SME2 single-multi four-way dot product four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1b">SME2 Multi-vector - Multiple and Single Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">0</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_4way_dot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sdot_za_zzv.html unchanged">SDOT (4-way, multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udot_za_zzv.html unchanged">UDOT (4-way, multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_float_sm"><a id="mortlach_multi4_zz_za_float_sm"/><h3 class="iclass">SME2 single-multi ternary FP four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1b">SME2 Multi-vector - Multiple and Single Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_float_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzv.html unchanged">FMLA (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzv.html unchanged">FMLS (multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_int_sm"><a id="mortlach_multi4_zz_za_int_sm"/><h3 class="iclass">SME2 single-multi ternary int four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1b">SME2 Multi-vector - Multiple and Single Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">1</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_int_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_za_zzv.html unchanged">ADD (array results, multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sub_za_zzv.html unchanged">SUB (array results, multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_f16_sm"><a id="mortlach_multi4_zz_za_f16_sm"/><h3 class="iclass">SME2 single-multi ternary FP16 four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_1b">SME2 Multi-vector - Multiple and Single Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_f16_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzv.html unchanged">FMLA (multiple and single vector)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzv.html unchanged">FMLS (multiple and single vector)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmla_za_zzv.html unchanged">BFMLA (multiple and single vector)</span></td><td>FEAT_SME_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmls_za_zzv.html unchanged">BFMLS (multiple and single vector)</span></td><td>FEAT_SME_B16B16</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_array_2a"/>SME2 Multi-vector - Multiple Array Vectors (Two registers)</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">op0</td><td class="lr">1</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="2">op2</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr" colspan="3">op3</td><td class="lr" colspan="4"/><td class="lr">op4</td><td class="lr" colspan="3">op5</td><td class="lr">op6</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="7">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th><th class="bitfields">op5</th><th class="bitfields">op6</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file fmlall_za32_z8z8w.html unchanged">FMLALL (multiple vectors)</span>
                      —
                      <span class="brokenlink" title="file fmlall_za32_z8z8w.html unchanged">Two ZA quad-vectors</span></td><td>FEAT_SME_F8F32</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              10x
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              x0x
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              xx0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_zz_za_fma_long_mm">SME2 multiple vectors long FMA two sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file fmlal_za_z8z8w.html unchanged">FMLAL (multiple vectors, FP8 to FP16)</span>
                      —
                      <span class="brokenlink" title="file fmlal_za_z8z8w.html unchanged">Two ZA double-vectors</span></td><td>FEAT_SME_F8F16</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              x01
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x1
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="bitfield">
              x0x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_za_fpdot_mm">SME2 multiple vectors FP dot product two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="usdot_za_zzw.html">USDOT (<ins>4-way, </ins>multiple vectors)</a></span>
                      —
                      <span class="goodlink"><a href="usdot_za_zzw.html#usdot_za_zzw_s2x2">Two ZA single-vectors</a></span></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              11x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              x0x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1x1
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              xx0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              x1x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              xx0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_zz_za_mla_long_mm">SME2 multiple vectors long MLA two sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              x0x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              x1x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_za_2way_dot_mm">SME2 multiple vectors two-way dot product two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_za_float_mm">SME2 multiple vectors binary FP two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_za_int_mm">SME2 multiple vectors binary int two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_za_f16_mm">SME2 multiple vectors binary FP16 two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi2_zz_za_mla_long_long_mm">SME2 multiple vectors long long MLA two sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              xx1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x1
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              x1x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_zz_za_f16_mm">SME2 multiple vectors ternary FP16 two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              x0x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_za_4way_dot_mm">SME2 multiple vectors four-way dot product two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_zz_za_float_mm">SME2 multiple vectors ternary FP two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_zz_za_int_mm">SME2 multiple vectors ternary int two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_fma_long_mm"><a id="mortlach_multi2_zz_za_fma_long_mm"/><h3 class="iclass">SME2 multiple vectors long FMA two sources</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">op</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_fma_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlal_za_zzw.html unchanged">FMLAL (multiple vectors, FP16 to FP32)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlsl_za_zzw.html unchanged">FMLSL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmlal_za_zzw.html unchanged">BFMLAL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmlsl_za_zzw.html unchanged">BFMLSL (multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_fpdot_mm"><a id="mortlach_multi2_z_za_fpdot_mm"/><h3 class="iclass">SME2 multiple vectors FP dot product two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_fpdot_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fdot_za_zzw.html unchanged">FDOT (2-way, multiple vectors, FP16 to FP32)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file bfdot_za_zzw.html unchanged">BFDOT (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fdot_za_z8z8w.html unchanged">FDOT (2-way, multiple vectors, FP8 to FP16)</span></td><td>FEAT_SME_F8F16</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file fdot_za32_z8z8w.html unchanged">FDOT (4-way, multiple vectors)</span></td><td>FEAT_SME_F8F32</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_mla_long_mm"><a id="mortlach_multi2_zz_za_mla_long_mm"/><h3 class="iclass">SME2 multiple vectors long MLA two sources</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">U</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_mla_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlal_za_zzw.html unchanged">SMLAL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsl_za_zzw.html unchanged">SMLSL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlal_za_zzw.html unchanged">UMLAL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlsl_za_zzw.html unchanged">UMLSL (multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_2way_dot_mm"><a id="mortlach_multi2_z_za_2way_dot_mm"/><h3 class="iclass">SME2 multiple vectors two-way dot product two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_2way_dot_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sdot_za32_zzw.html unchanged">SDOT (2-way, multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udot_za32_zzw.html unchanged">UDOT (2-way, multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_float_mm"><a id="mortlach_multi2_z_za_float_mm"/><h3 class="iclass">SME2 multiple vectors binary FP two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_float_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fadd_za_zw.html unchanged">FADD</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fsub_za_zw.html unchanged">FSUB</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_int_mm"><a id="mortlach_multi2_z_za_int_mm"/><h3 class="iclass">SME2 multiple vectors binary int two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr">1</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_int_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_za_zw.html unchanged">ADD (array accumulators)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sub_za_zw.html unchanged">SUB (array accumulators)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_f16_mm"><a id="mortlach_multi2_z_za_f16_mm"/><h3 class="iclass">SME2 multiple vectors binary FP16 two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_f16_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fadd_za_zw.html unchanged">FADD</span></td><td>FEAT_SME_F16F16 || FEAT_SME_F8F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fsub_za_zw.html unchanged">FSUB</span></td><td>FEAT_SME_F16F16 || FEAT_SME_F8F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfadd_za_zw.html unchanged">BFADD</span></td><td>FEAT_SME_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfsub_za_zw.html unchanged">BFSUB</span></td><td>FEAT_SME_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_mla_long_long_mm"><a id="mortlach_multi2_zz_za_mla_long_long_mm"/><h3 class="iclass">SME2 multiple vectors long long MLA two sources</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">U</td><td class="lr">S</td><td class="lr">op</td><td class="lr">0</td><td class="lr">o1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_mla_long_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzw.html unchanged">SMLALL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzw.html unchanged">SMLSLL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzw.html unchanged">UMLALL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzw.html unchanged">UMLSLL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usmlall_za_zzw.html unchanged">USMLALL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_f16_mm"><a id="mortlach_multi2_zz_za_f16_mm"/><h3 class="iclass">SME2 multiple vectors ternary FP16 two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">S</td><td class="lr">1</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_f16_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzw.html unchanged">FMLA (multiple vectors)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzw.html unchanged">FMLS (multiple vectors)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmla_za_zzw.html unchanged">BFMLA (multiple vectors)</span></td><td>FEAT_SME_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmls_za_zzw.html unchanged">BFMLS (multiple vectors)</span></td><td>FEAT_SME_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_4way_dot_mm"><a id="mortlach_multi2_z_za_4way_dot_mm"/><h3 class="iclass">SME2 multiple vectors four-way dot product two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">U</td><td class="lr">0</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_4way_dot_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sdot_za_zzw.html unchanged">SDOT (4-way, multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udot_za_zzw.html unchanged">UDOT (4-way, multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_float_mm"><a id="mortlach_multi2_zz_za_float_mm"/><h3 class="iclass">SME2 multiple vectors ternary FP two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_float_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzw.html unchanged">FMLA (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzw.html unchanged">FMLS (multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_int_mm"><a id="mortlach_multi2_zz_za_int_mm"/><h3 class="iclass">SME2 multiple vectors ternary int two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">1</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_int_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_za_zzw.html unchanged">ADD (array results, multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sub_za_zzw.html unchanged">SUB (array results, multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_array_2b"/>SME2 Multi-vector - Multiple Array Vectors (Four registers)</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">op0</td><td class="lr">1</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="2">op2</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr" colspan="3">op3</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op4</td><td class="lr" colspan="3">op5</td><td class="lr">op6</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="7">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th><th class="bitfields">op5</th><th class="bitfields">op6</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file fmlall_za32_z8z8w.html unchanged">FMLALL (multiple vectors)</span>
                      —
                      <span class="brokenlink" title="file fmlall_za32_z8z8w.html unchanged">Four ZA quad-vectors</span></td><td>FEAT_SME_F8F32</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              10x
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              x0x
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              xx0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_zz_za_fma_long_mm">SME2 multiple vectors long FMA four sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file fmlal_za_z8z8w.html unchanged">FMLAL (multiple vectors, FP8 to FP16)</span>
                      —
                      <span class="brokenlink" title="file fmlal_za_z8z8w.html unchanged">Four ZA double-vectors</span></td><td>FEAT_SME_F8F16</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              x01
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0x1
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              x0x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_z_za_fpdot_mm">SME2 multiple vectors FP dot product four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="usdot_za_zzw.html">USDOT (<ins>4-way, </ins>multiple vectors)</a></span>
                      —
                      <span class="goodlink"><a href="usdot_za_zzw.html#usdot_za_zzw_s4x4">Four ZA single-vectors</a></span></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              11x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              x0x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              1x1
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              xx0
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              x1x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              xx0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_zz_za_mla_long_mm">SME2 multiple vectors long MLA four sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x0x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x1x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_z_za_2way_dot_mm">SME2 multiple vectors two-way dot product four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_z_za_float_mm">SME2 multiple vectors binary FP four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_z_za_int_mm">SME2 multiple vectors binary int four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_z_za_f16_mm">SME2 multiple vectors binary FP16 four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_zz_za_mla_long_long_mm">SME2 multiple vectors long long MLA four sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              xx1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0x1
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x1x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_zz_za_f16_mm">SME2 multiple vectors ternary FP16 four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x0x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_z_za_4way_dot_mm">SME2 multiple vectors four-way dot product four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_zz_za_float_mm">SME2 multiple vectors ternary FP four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_zz_za_int_mm">SME2 multiple vectors ternary int four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_fma_long_mm"><a id="mortlach_multi4_zz_za_fma_long_mm"/><h3 class="iclass">SME2 multiple vectors long FMA four sources</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">op</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_fma_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlal_za_zzw.html unchanged">FMLAL (multiple vectors, FP16 to FP32)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlsl_za_zzw.html unchanged">FMLSL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmlal_za_zzw.html unchanged">BFMLAL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmlsl_za_zzw.html unchanged">BFMLSL (multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_fpdot_mm"><a id="mortlach_multi4_z_za_fpdot_mm"/><h3 class="iclass">SME2 multiple vectors FP dot product four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_fpdot_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fdot_za_zzw.html unchanged">FDOT (2-way, multiple vectors, FP16 to FP32)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file bfdot_za_zzw.html unchanged">BFDOT (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fdot_za_z8z8w.html unchanged">FDOT (2-way, multiple vectors, FP8 to FP16)</span></td><td>FEAT_SME_F8F16</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file fdot_za32_z8z8w.html unchanged">FDOT (4-way, multiple vectors)</span></td><td>FEAT_SME_F8F32</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_mla_long_mm"><a id="mortlach_multi4_zz_za_mla_long_mm"/><h3 class="iclass">SME2 multiple vectors long MLA four sources</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">U</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_mla_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlal_za_zzw.html unchanged">SMLAL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsl_za_zzw.html unchanged">SMLSL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlal_za_zzw.html unchanged">UMLAL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlsl_za_zzw.html unchanged">UMLSL (multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_2way_dot_mm"><a id="mortlach_multi4_z_za_2way_dot_mm"/><h3 class="iclass">SME2 multiple vectors two-way dot product four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_2way_dot_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sdot_za32_zzw.html unchanged">SDOT (2-way, multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udot_za32_zzw.html unchanged">UDOT (2-way, multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_float_mm"><a id="mortlach_multi4_z_za_float_mm"/><h3 class="iclass">SME2 multiple vectors binary FP four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_float_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fadd_za_zw.html unchanged">FADD</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fsub_za_zw.html unchanged">FSUB</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_int_mm"><a id="mortlach_multi4_z_za_int_mm"/><h3 class="iclass">SME2 multiple vectors binary int four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_int_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_za_zw.html unchanged">ADD (array accumulators)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sub_za_zw.html unchanged">SUB (array accumulators)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_f16_mm"><a id="mortlach_multi4_z_za_f16_mm"/><h3 class="iclass">SME2 multiple vectors binary FP16 four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_f16_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fadd_za_zw.html unchanged">FADD</span></td><td>FEAT_SME_F16F16 || FEAT_SME_F8F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fsub_za_zw.html unchanged">FSUB</span></td><td>FEAT_SME_F16F16 || FEAT_SME_F8F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfadd_za_zw.html unchanged">BFADD</span></td><td>FEAT_SME_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfsub_za_zw.html unchanged">BFSUB</span></td><td>FEAT_SME_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_mla_long_long_mm"><a id="mortlach_multi4_zz_za_mla_long_long_mm"/><h3 class="iclass">SME2 multiple vectors long long MLA four sources</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">U</td><td class="lr">S</td><td class="lr">op</td><td class="lr">0</td><td class="lr">o1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_mla_long_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzw.html unchanged">SMLALL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzw.html unchanged">SMLSLL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzw.html unchanged">UMLALL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzw.html unchanged">UMLSLL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usmlall_za_zzw.html unchanged">USMLALL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_f16_mm"><a id="mortlach_multi4_zz_za_f16_mm"/><h3 class="iclass">SME2 multiple vectors ternary FP16 four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">S</td><td class="lr">1</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_f16_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzw.html unchanged">FMLA (multiple vectors)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzw.html unchanged">FMLS (multiple vectors)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmla_za_zzw.html unchanged">BFMLA (multiple vectors)</span></td><td>FEAT_SME_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmls_za_zzw.html unchanged">BFMLS (multiple vectors)</span></td><td>FEAT_SME_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_4way_dot_mm"><a id="mortlach_multi4_z_za_4way_dot_mm"/><h3 class="iclass">SME2 multiple vectors four-way dot product four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">U</td><td class="lr">0</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_4way_dot_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sdot_za_zzw.html unchanged">SDOT (4-way, multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udot_za_zzw.html unchanged">UDOT (4-way, multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_float_mm"><a id="mortlach_multi4_zz_za_float_mm"/><h3 class="iclass">SME2 multiple vectors ternary FP four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_float_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzw.html unchanged">FMLA (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzw.html unchanged">FMLS (multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_int_mm"><a id="mortlach_multi4_zz_za_int_mm"/><h3 class="iclass">SME2 multiple vectors ternary int four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_int_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_za_zzw.html unchanged">ADD (array results, multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sub_za_zzw.html unchanged">SUB (array results, multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_indexed_1"/>SME2 Multi-vector - Indexed (One register)</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">op0</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="7"/><td class="lr">op1</td><td class="lr" colspan="7"/><td class="lr" colspan="3">op2</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi1_mla_long_long_idx_s">SME2 multi-vec indexed long long MLA one source 32-bit</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="iformname"><span class="brokenlink" title="file fmlall_za32_z8z8i.html unchanged">FMLALL (multiple and indexed vector)</span>
                      —
                      <span class="brokenlink" title="file fmlall_za32_z8z8i.html unchanged">One ZA quad-vector</span></td><td>FEAT_SME_F8F32</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield">
              != 000
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              xx0
            </td><td class="iformname"><a href="#mortlach_multi1_mla_long_long_idx_d">SME2 multi-vec indexed long long MLA one source 64-bit</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              xx1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi1_fma_long_idx">SME2 multi-vec indexed long FMA one source</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0xx
            </td><td class="iformname"><span class="brokenlink" title="file fmlal_za_z8z8i.html unchanged">FMLAL (multiple and indexed vector, FP8 to FP16)</span>
                      —
                      <span class="brokenlink" title="file fmlal_za_z8z8i.html unchanged">One ZA double-vector</span></td><td>FEAT_SME_F8F16</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1xx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi1_mla_long_idx">SME2 multi-vec indexed long MLA one source</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi1_mla_long_long_idx_s"><a id="mortlach_multi1_mla_long_long_idx_s"/><h3 class="iclass">SME2 multi-vec indexed long long MLA one source 32-bit</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_indexed_1">SME2 Multi-vector - Indexed (One register)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">i4h</td><td class="lr" colspan="2">Rv</td><td class="lr" colspan="3">i4l</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr">op</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi1_mla_long_long_idx_s"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzi.html unchanged">SMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usmlall_za_zzi.html unchanged">USMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzi.html unchanged">SMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzi.html unchanged">UMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sumlall_za_zzi.html unchanged">SUMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzi.html unchanged">UMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi1_mla_long_long_idx_d"><a id="mortlach_multi1_mla_long_long_idx_d"/><h3 class="iclass">SME2 multi-vec indexed long long MLA one source 64-bit</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_indexed_1">SME2 Multi-vector - Indexed (One register)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">i3h</td><td class="lr" colspan="2">Rv</td><td class="lr">0</td><td class="lr" colspan="2">i3l</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi1_mla_long_long_idx_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzi.html unchanged">SMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzi.html unchanged">SMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzi.html unchanged">UMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzi.html unchanged">UMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi1_fma_long_idx"><a id="mortlach_multi1_fma_long_idx"/><h3 class="iclass">SME2 multi-vec indexed long FMA one source</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_indexed_1">SME2 Multi-vector - Indexed (One register)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">i3h</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3l</td><td class="lr" colspan="5">Zn</td><td class="lr">op</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi1_fma_long_idx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlal_za_zzi.html unchanged">FMLAL (multiple and indexed vector, FP16 to FP32)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlsl_za_zzi.html unchanged">FMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmlal_za_zzi.html unchanged">BFMLAL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmlsl_za_zzi.html unchanged">BFMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi1_mla_long_idx"><a id="mortlach_multi1_mla_long_idx"/><h3 class="iclass">SME2 multi-vec indexed long MLA one source</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_indexed_1">SME2 Multi-vector - Indexed (One register)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">i3h</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3l</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi1_mla_long_idx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlal_za_zzi.html unchanged">SMLAL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsl_za_zzi.html unchanged">SMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlal_za_zzi.html unchanged">UMLAL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlsl_za_zzi.html unchanged">UMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_indexed_2"/>SME2 Multi-vector - Indexed (Two registers)</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">op0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4"/><td class="lr">0</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op1</td><td class="lr" colspan="5"/><td class="lr">op2</td><td class="lr" colspan="2">op3</td><td class="lr" colspan="3"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_mla_long_long_idx_s">SME2 multi-vec indexed long long MLA two sources 32-bit</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_zza_idx_h">SME2 multi-vec ternary indexed two registers 16-bit</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_zza_idx_s">SME2 multi-vec ternary indexed two registers 32-bit</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_mla_long_long_idx_d">SME2 multi-vec indexed long long MLA two sources 64-bit</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="iformname"><span class="brokenlink" title="file fmlall_za32_z8z8i.html unchanged">FMLALL (multiple and indexed vector)</span>
                      —
                      <span class="brokenlink" title="file fmlall_za32_z8z8i.html unchanged">Two ZA quad-vectors</span></td><td>FEAT_SME_F8F32</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_fma_long_idx">SME2 multi-vec indexed long FMA two sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1x
            </td><td class="iformname"><span class="brokenlink" title="file fmlal_za_z8z8i.html unchanged">FMLAL (multiple and indexed vector, FP8 to FP16)</span>
                      —
                      <span class="brokenlink" title="file fmlal_za_z8z8i.html unchanged">Two ZA double-vectors</span></td><td>FEAT_SME_F8F16</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_zza_idx_d">SME2 multi-vec ternary indexed two registers 64-bit</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_fp8_fvdot_idx_s">SME2 multi-vec indexed FP8 two-way vertical dot product to single-precision two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_mla_long_idx">SME2 multi-vec indexed long MLA two sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi2_fp8_fdot_idx">SME2 multi-vec indexed FP8 two-way dot product to FP16 two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_mla_long_long_idx_s"><a id="mortlach_multi2_mla_long_long_idx_s"/><h3 class="iclass">SME2 multi-vec indexed long long MLA two sources 32-bit</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="lr">0</td><td class="lr" colspan="2">i4h</td><td class="lr" colspan="4">Zn</td><td class="lr">op</td><td class="lr">U</td><td class="lr">S</td><td class="lr" colspan="2">i4l</td><td class="lr">o1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_mla_long_long_idx_s"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzi.html unchanged">SMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzi.html unchanged">SMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzi.html unchanged">UMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzi.html unchanged">UMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file usmlall_za_zzi.html unchanged">USMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sumlall_za_zzi.html unchanged">SUMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zza_idx_h"><a id="mortlach_multi2_zza_idx_h"/><h3 class="iclass">SME2 multi-vec ternary indexed two registers 16-bit</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="4">Zn</td><td class="lr">op</td><td class="lr">S</td><td class="lr">i3l</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zza_idx_h"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzi.html unchanged">FMLA (multiple and indexed vector)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzi.html unchanged">FMLS (multiple and indexed vector)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmla_za_zzi.html unchanged">BFMLA (multiple and indexed vector)</span></td><td>FEAT_SME_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmls_za_zzi.html unchanged">BFMLS (multiple and indexed vector)</span></td><td>FEAT_SME_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zza_idx_s"><a id="mortlach_multi2_zza_idx_s"/><h3 class="iclass">SME2 multi-vec ternary indexed two registers 32-bit</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">1</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="lr">op</td><td class="lr" colspan="2">i2</td><td class="lr" colspan="4">Zn</td><td class="lr" colspan="3">opc2</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zza_idx_s"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzi.html unchanged">FMLA (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fvdot_za_zzi.html unchanged">FVDOT (FP16 to FP32)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzi.html unchanged">FMLS (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file bfvdot_za_zzi.html unchanged">BFVDOT</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file svdot_za32_zzi.html unchanged">SVDOT (2-way)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file uvdot_za32_zzi.html unchanged">UVDOT (2-way)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fdot_za32_z8z8i.html unchanged">FDOT (4-way, multiple and indexed vector)</span></td><td>FEAT_SME_F8F32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file sdot_za32_zzi.html unchanged">SDOT (2-way, multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fdot_za_zzi.html unchanged">FDOT (2-way, multiple and indexed vector, FP16 to FP32)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file udot_za32_zzi.html unchanged">UDOT (2-way, multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file bfdot_za_zzi.html unchanged">BFDOT (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file sdot_za_zzi.html unchanged">SDOT (4-way, multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname"><span class="goodlink"><a href="usdot_za_zzi.html">USDOT (<ins>4-way, </ins>multiple and indexed vector)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file udot_za_zzi.html unchanged">UDOT (4-way, multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname"><span class="goodlink"><a href="sudot_za_zzi.html">SUDOT (<ins>4-way, </ins>multiple and indexed vector)</a></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_mla_long_long_idx_d"><a id="mortlach_multi2_mla_long_long_idx_d"/><h3 class="iclass">SME2 multi-vec indexed long long MLA two sources 64-bit</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td class="r">0</td><td class="lr">i3h</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">U</td><td class="lr">S</td><td class="lr" colspan="2">i3l</td><td class="lr">o1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_mla_long_long_idx_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzi.html unchanged">SMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzi.html unchanged">SMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzi.html unchanged">UMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzi.html unchanged">UMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_fma_long_idx"><a id="mortlach_multi2_fma_long_idx"/><h3 class="iclass">SME2 multi-vec indexed long FMA two sources</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">op</td><td class="lr">S</td><td class="lr">i3l</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_fma_long_idx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlal_za_zzi.html unchanged">FMLAL (multiple and indexed vector, FP16 to FP32)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlsl_za_zzi.html unchanged">FMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmlal_za_zzi.html unchanged">BFMLAL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmlsl_za_zzi.html unchanged">BFMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zza_idx_d"><a id="mortlach_multi2_zza_idx_d"/><h3 class="iclass">SME2 multi-vec ternary indexed two registers 64-bit</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td class="r">0</td><td class="lr">i1</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zza_idx_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzi.html unchanged">FMLA (multiple and indexed vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_F64F64</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file sdot_za_zzi.html unchanged">SDOT (4-way, multiple and indexed vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzi.html unchanged">FMLS (multiple and indexed vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_F64F64</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file udot_za_zzi.html unchanged">UDOT (4-way, multiple and indexed vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_fp8_fvdot_idx_s"><a id="mortlach_multi2_fp8_fvdot_idx_s"/><h3 class="iclass">SME2 multi-vec indexed FP8 two-way vertical dot product to single-precision two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td class="r">1</td><td class="lr">i2h</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">T</td><td class="lr">i2l</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_fp8_fvdot_idx_s"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fvdotb_za32_z8z8i.html unchanged">FVDOTB</span></td><td>FEAT_SME_F8F32</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fvdott_za32_z8z8i.html unchanged">FVDOTT</span></td><td>FEAT_SME_F8F32</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_mla_long_idx"><a id="mortlach_multi2_mla_long_idx"/><h3 class="iclass">SME2 multi-vec indexed long MLA two sources</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">U</td><td class="lr">S</td><td class="lr">i3l</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_mla_long_idx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlal_za_zzi.html unchanged">SMLAL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsl_za_zzi.html unchanged">SMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlal_za_zzi.html unchanged">UMLAL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlsl_za_zzi.html unchanged">UMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_fp8_fdot_idx"><a id="mortlach_multi2_fp8_fdot_idx"/><h3 class="iclass">SME2 multi-vec indexed FP8 two-way dot product to FP16 two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="lr">op</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="4">Zn</td><td class="lr">1</td><td class="lr">0</td><td class="lr">i3l</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_fp8_fdot_idx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fdot_za_z8z8i.html unchanged">FDOT (2-way, multiple and indexed vector, FP8 to FP16)</span></td><td>FEAT_SME_F8F16</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fvdot_za_z8z8i.html unchanged">FVDOT (FP8 to FP16)</span></td><td>FEAT_SME_F8F16</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_indexed_3"/>SME2 Multi-vector - Indexed (Four registers)</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">op0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4"/><td class="lr">1</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op1</td><td class="lr" colspan="4"/><td class="lr" colspan="3">op2</td><td class="lr">op3</td><td class="lr" colspan="3"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_mla_long_long_idx_s">SME2 multi-vec indexed long long MLA four sources 32-bit</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file fmlall_za32_z8z8i.html unchanged">FMLALL (multiple and indexed vector)</span>
                      —
                      <span class="brokenlink" title="file fmlall_za32_z8z8i.html unchanged">Four ZA quad-vectors</span></td><td>FEAT_SME_F8F32</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_zza_idx_h">SME2 multi-vec ternary indexed four registers 16-bit</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file fdot_za_z8z8i.html unchanged">FDOT (2-way, multiple and indexed vector, FP8 to FP16)</span>
                      —
                      <span class="brokenlink" title="file fdot_za_z8z8i.html unchanged">Four ZA single-vectors</span></td><td>FEAT_SME_F8F16</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              11x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_zza_idx_s">SME2 multi-vec ternary indexed four registers 32-bit</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_mla_long_long_idx_d">SME2 multi-vec indexed long long MLA four sources 64-bit</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              00x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              00x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_fma_long_idx">SME2 multi-vec indexed long FMA four sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              010
            </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file fmlal_za_z8z8i.html unchanged">FMLAL (multiple and indexed vector, FP8 to FP16)</span>
                      —
                      <span class="brokenlink" title="file fmlal_za_z8z8i.html unchanged">Four ZA double-vectors</span></td><td>FEAT_SME_F8F16</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              011
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              00x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_zza_idx_d">SME2 multi-vec ternary indexed four registers 64-bit</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              00x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_mla_long_idx">SME2 multi-vec indexed long MLA four sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi4_mla_long_long_idx_s"><a id="mortlach_multi4_mla_long_long_idx_s"/><h3 class="iclass">SME2 multi-vec indexed long long MLA four sources 32-bit</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="lr">0</td><td class="lr" colspan="2">i4h</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">op</td><td class="lr">U</td><td class="lr">S</td><td class="lr" colspan="2">i4l</td><td class="lr">o1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_mla_long_long_idx_s"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzi.html unchanged">SMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzi.html unchanged">SMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzi.html unchanged">UMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzi.html unchanged">UMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file usmlall_za_zzi.html unchanged">USMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sumlall_za_zzi.html unchanged">SUMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zza_idx_h"><a id="mortlach_multi4_zza_idx_h"/><h3 class="iclass">SME2 multi-vec ternary indexed four registers 16-bit</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">op</td><td class="lr">S</td><td class="lr">i3l</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zza_idx_h"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzi.html unchanged">FMLA (multiple and indexed vector)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzi.html unchanged">FMLS (multiple and indexed vector)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmla_za_zzi.html unchanged">BFMLA (multiple and indexed vector)</span></td><td>FEAT_SME_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmls_za_zzi.html unchanged">BFMLS (multiple and indexed vector)</span></td><td>FEAT_SME_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zza_idx_s"><a id="mortlach_multi4_zza_idx_s"/><h3 class="iclass">SME2 multi-vec ternary indexed four registers 32-bit</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">1</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="lr">op</td><td class="lr" colspan="2">i2</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr" colspan="3">opc2</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zza_idx_s"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzi.html unchanged">FMLA (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fdot_za32_z8z8i.html unchanged">FDOT (4-way, multiple and indexed vector)</span></td><td>FEAT_SME_F8F32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzi.html unchanged">FMLS (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><span class="goodlink"><a href="svdot_za_zzi.html">SVDOT (4-way)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file usvdot_za_zzi.html unchanged">USVDOT</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><span class="goodlink"><a href="uvdot_za_zzi.html">UVDOT (4-way)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file suvdot_za_zzi.html unchanged">SUVDOT</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file sdot_za32_zzi.html unchanged">SDOT (2-way, multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fdot_za_zzi.html unchanged">FDOT (2-way, multiple and indexed vector, FP16 to FP32)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file udot_za32_zzi.html unchanged">UDOT (2-way, multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file bfdot_za_zzi.html unchanged">BFDOT (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file sdot_za_zzi.html unchanged">SDOT (4-way, multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname"><span class="goodlink"><a href="usdot_za_zzi.html">USDOT (<ins>4-way, </ins>multiple and indexed vector)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file udot_za_zzi.html unchanged">UDOT (4-way, multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname"><span class="goodlink"><a href="sudot_za_zzi.html">SUDOT (<ins>4-way, </ins>multiple and indexed vector)</a></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_mla_long_long_idx_d"><a id="mortlach_multi4_mla_long_long_idx_d"/><h3 class="iclass">SME2 multi-vec indexed long long MLA four sources 64-bit</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td class="r">0</td><td class="lr">i3h</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">U</td><td class="lr">S</td><td class="lr" colspan="2">i3l</td><td class="lr">o1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_mla_long_long_idx_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzi.html unchanged">SMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzi.html unchanged">SMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzi.html unchanged">UMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzi.html unchanged">UMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_fma_long_idx"><a id="mortlach_multi4_fma_long_idx"/><h3 class="iclass">SME2 multi-vec indexed long FMA four sources</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">op</td><td class="lr">S</td><td class="lr">i3l</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_fma_long_idx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlal_za_zzi.html unchanged">FMLAL (multiple and indexed vector, FP16 to FP32)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlsl_za_zzi.html unchanged">FMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmlal_za_zzi.html unchanged">BFMLAL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmlsl_za_zzi.html unchanged">BFMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zza_idx_d"><a id="mortlach_multi4_zza_idx_d"/><h3 class="iclass">SME2 multi-vec ternary indexed four registers 64-bit</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="lr">0</td><td class="lr">op</td><td class="lr">i1</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zza_idx_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzi.html unchanged">FMLA (multiple and indexed vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_F64F64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file sdot_za_zzi.html unchanged">SDOT (4-way, multiple and indexed vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzi.html unchanged">FMLS (multiple and indexed vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_F64F64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file udot_za_zzi.html unchanged">UDOT (4-way, multiple and indexed vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">x0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="svdot_za_zzi.html">SVDOT (4-way)</a></span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="uvdot_za_zzi.html">UVDOT (4-way)</a></span></td><td>FEAT_SME2 &amp;&amp; FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_mla_long_idx"><a id="mortlach_multi4_mla_long_idx"/><h3 class="iclass">SME2 multi-vec indexed long MLA four sources</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">U</td><td class="lr">S</td><td class="lr">i3l</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_mla_long_idx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlal_za_zzi.html unchanged">SMLAL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsl_za_zzi.html unchanged">SMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlal_za_zzi.html unchanged">UMLAL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlsl_za_zzi.html unchanged">UMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_2a"/>SME2 Multi-vector - Multiple and Single SVE Destructive (Two registers)</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2"/><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4"/><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00x
            </td><td class="iformname"><a href="#mortlach_multi2_z_z_minmax_sm">SME2 single-multi int min/max two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              101
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              00x
            </td><td class="iformname"><a href="#mortlach_multi2_z_z_fminmax_sm">SME2 single-multi FP min/max two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              100
            </td><td class="iformname"><a href="#mortlach_multi2_z_z_fscale_sm">SME2 multiple and single vector FSCALE two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              101
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              x1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_z_shift_sm">SME2 single-multi shift two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              000
            </td><td class="iformname"><a href="#mortlach_multi2_z_z_add_sm">SME2 single-multi add two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              != 000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="iformname"><a href="#mortlach_multi2_z_z_sqdmulh_sm">SME2 single-multi signed saturating doubling multiply high two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x10
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              xx1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              100
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_minmax_sm"><a id="mortlach_multi2_z_z_minmax_sm"/><h3 class="iclass">SME2 single-multi int min/max two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2a">SME2 Multi-vector - Multiple and Single SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="4">Zdn</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_minmax_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smax_mz_zzv.html unchanged">SMAX (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umax_mz_zzv.html unchanged">UMAX (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smin_mz_zzv.html unchanged">SMIN (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umin_mz_zzv.html unchanged">UMIN (multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_fminmax_sm"><a id="mortlach_multi2_z_z_fminmax_sm"/><h3 class="iclass">SME2 single-multi FP min/max two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2a">SME2 Multi-vector - Multiple and Single SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="4">Zdn</td><td class="lr">o2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_fminmax_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmax_mz_zzv.html unchanged">BFMAX (multiple and single vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmin_mz_zzv.html unchanged">BFMIN (multiple and single vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmaxnm_mz_zzv.html unchanged">BFMAXNM (multiple and single vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfminnm_mz_zzv.html unchanged">BFMINNM (multiple and single vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmax_mz_zzv.html unchanged">FMAX (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmin_mz_zzv.html unchanged">FMIN (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmaxnm_mz_zzv.html unchanged">FMAXNM (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fminnm_mz_zzv.html unchanged">FMINNM (multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_fscale_sm"><a id="mortlach_multi2_z_z_fscale_sm"/><h3 class="iclass">SME2 multiple and single vector FSCALE two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2a">SME2 Multi-vector - Multiple and Single SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zdn</td><td class="lr">op</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_fscale_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfscale_mz_zzv.html unchanged">BFSCALE (multiple and single vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_BFSCALE</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fscale_mz_zzv.html unchanged">FSCALE (multiple and single vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_FP8</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_shift_sm"><a id="mortlach_multi2_z_z_shift_sm"/><h3 class="iclass">SME2 single-multi shift two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2a">SME2 Multi-vector - Multiple and Single SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="4">Zdn</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_shift_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file srshl_mz_zzv.html unchanged">SRSHL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file urshl_mz_zzv.html unchanged">URSHL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 001</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_add_sm"><a id="mortlach_multi2_z_z_add_sm"/><h3 class="iclass">SME2 single-multi add two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2a">SME2 Multi-vector - Multiple and Single SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zdn</td><td class="lr">op</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_add_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_mz_zzv.html unchanged">ADD (to vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_sqdmulh_sm"><a id="mortlach_multi2_z_z_sqdmulh_sm"/><h3 class="iclass">SME2 single-multi signed saturating doubling multiply high two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2a">SME2 Multi-vector - Multiple and Single SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zdn</td><td class="lr">op</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_sqdmulh_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdmulh_mz_zzv.html unchanged">SQDMULH (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_2b"/>SME2 Multi-vector - Multiple and Single SVE Destructive (Four registers)</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2"/><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4"/><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="3"/><td class="lr">0</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00x
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_minmax_sm">SME2 single-multi int min/max four registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              101
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              00x
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_fminmax_sm">SME2 single-multi FP min/max four registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              100
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_fscale_sm">SME2 multiple and single vector FSCALE four registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              101
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              x1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_z_z_shift_sm">SME2 single-multi shift four registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              000
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_add_sm">SME2 single-multi add four registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              != 000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_sqdmulh_sm">SME2 single-multi signed saturating doubling multiply high four registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x10
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              xx1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              100
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_minmax_sm"><a id="mortlach_multi4_z_z_minmax_sm"/><h3 class="iclass">SME2 single-multi int min/max four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2b">SME2 Multi-vector - Multiple and Single SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_minmax_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smax_mz_zzv.html unchanged">SMAX (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umax_mz_zzv.html unchanged">UMAX (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smin_mz_zzv.html unchanged">SMIN (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umin_mz_zzv.html unchanged">UMIN (multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_fminmax_sm"><a id="mortlach_multi4_z_z_fminmax_sm"/><h3 class="iclass">SME2 single-multi FP min/max four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2b">SME2 Multi-vector - Multiple and Single SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">o2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_fminmax_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmax_mz_zzv.html unchanged">BFMAX (multiple and single vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmin_mz_zzv.html unchanged">BFMIN (multiple and single vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmaxnm_mz_zzv.html unchanged">BFMAXNM (multiple and single vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfminnm_mz_zzv.html unchanged">BFMINNM (multiple and single vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmax_mz_zzv.html unchanged">FMAX (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmin_mz_zzv.html unchanged">FMIN (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmaxnm_mz_zzv.html unchanged">FMAXNM (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fminnm_mz_zzv.html unchanged">FMINNM (multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_fscale_sm"><a id="mortlach_multi4_z_z_fscale_sm"/><h3 class="iclass">SME2 multiple and single vector FSCALE four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2b">SME2 Multi-vector - Multiple and Single SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">op</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_fscale_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfscale_mz_zzv.html unchanged">BFSCALE (multiple and single vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_BFSCALE</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fscale_mz_zzv.html unchanged">FSCALE (multiple and single vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_FP8</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_shift_sm"><a id="mortlach_multi4_z_z_shift_sm"/><h3 class="iclass">SME2 single-multi shift four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2b">SME2 Multi-vector - Multiple and Single SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_shift_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file srshl_mz_zzv.html unchanged">SRSHL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file urshl_mz_zzv.html unchanged">URSHL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 001</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_add_sm"><a id="mortlach_multi4_z_z_add_sm"/><h3 class="iclass">SME2 single-multi add four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2b">SME2 Multi-vector - Multiple and Single SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">op</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_add_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_mz_zzv.html unchanged">ADD (to vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_sqdmulh_sm"><a id="mortlach_multi4_z_z_sqdmulh_sm"/><h3 class="iclass">SME2 single-multi signed saturating doubling multiply high four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2b">SME2 Multi-vector - Multiple and Single SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">op</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_sqdmulh_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdmulh_mz_zzv.html unchanged">SQDMULH (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_2d0"/>SME2 Multi-vector - Multiple Vectors SVE Destructive (Four registers)</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="3"/><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="5"/><td class="lr">0</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_minmax_mm">SME2 multiple vectors int min/max four registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              001
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              010
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_fminmax_mm">SME2 multiple vectors FP min/max four registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              011
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_fscale_mm">SME2 multiple vectors FSCALE four registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10x
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_shift_mm">SME2 multiple vectors shift four registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11x
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_minmax_mm"><a id="mortlach_multi4_z_z_minmax_mm"/><h3 class="iclass">SME2 multiple vectors int min/max four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2d0">SME2 Multi-vector - Multiple Vectors SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_minmax_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smax_mz_zzw.html unchanged">SMAX (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umax_mz_zzw.html unchanged">UMAX (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smin_mz_zzw.html unchanged">SMIN (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umin_mz_zzw.html unchanged">UMIN (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_fminmax_mm"><a id="mortlach_multi4_z_z_fminmax_mm"/><h3 class="iclass">SME2 multiple vectors FP min/max four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2d0">SME2 Multi-vector - Multiple Vectors SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">o2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_fminmax_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file famax_mz_zzw.html unchanged">FAMAX</span></td><td>FEAT_SME2 &amp;&amp; FEAT_FAMINMAX</td></tr><tr><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file famin_mz_zzw.html unchanged">FAMIN</span></td><td>FEAT_SME2 &amp;&amp; FEAT_FAMINMAX</td></tr><tr><td class="bitfield"/><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmax_mz_zzw.html unchanged">BFMAX (multiple vectors)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmin_mz_zzw.html unchanged">BFMIN (multiple vectors)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmaxnm_mz_zzw.html unchanged">BFMAXNM (multiple vectors)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfminnm_mz_zzw.html unchanged">BFMINNM (multiple vectors)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmax_mz_zzw.html unchanged">FMAX (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmin_mz_zzw.html unchanged">FMIN (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmaxnm_mz_zzw.html unchanged">FMAXNM (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fminnm_mz_zzw.html unchanged">FMINNM (multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_fscale_mm"><a id="mortlach_multi4_z_z_fscale_mm"/><h3 class="iclass">SME2 multiple vectors FSCALE four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2d0">SME2 Multi-vector - Multiple Vectors SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">o2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_fscale_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfscale_mz_zzw.html unchanged">BFSCALE (multiple vectors)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_BFSCALE</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fscale_mz_zzw.html unchanged">FSCALE (multiple vectors)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_FP8</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_shift_mm"><a id="mortlach_multi4_z_z_shift_mm"/><h3 class="iclass">SME2 multiple vectors shift four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2d0">SME2 Multi-vector - Multiple Vectors SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_shift_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file srshl_mz_zzw.html unchanged">SRSHL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file urshl_mz_zzw.html unchanged">URSHL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 001</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_2d1"/>SME2 Multi-vector - Multiple Vectors SVE Saturating Multiply (Four registers)</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="3"/><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">op0</td><td class="lr" colspan="3"/><td class="lr">0</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00000
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_sqdmulh_mm">SME2 multi-vector signed saturating doubling multiply high four registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00000
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_sqdmulh_mm"><a id="mortlach_multi4_z_z_sqdmulh_mm"/><h3 class="iclass">SME2 multi-vector signed saturating doubling multiply high four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2d1">SME2 Multi-vector - Multiple Vectors SVE Saturating Multiply (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">op</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_sqdmulh_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdmulh_mz_zzw.html unchanged">SQDMULH (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_2c0"/>SME2 Multi-vector - Multiple Vectors SVE Destructive (Two registers)</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="4"/><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="7"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="iformname"><a href="#mortlach_multi2_z_z_minmax_mm">SME2 multiple vectors int min/max two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              001
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              010
            </td><td class="iformname"><a href="#mortlach_multi2_z_z_fminmax_mm">SME2 multiple vectors FP min/max two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              011
            </td><td class="iformname"><a href="#mortlach_multi2_z_z_fscale_mm">SME2 multiple vectors FSCALE two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10x
            </td><td class="iformname"><a href="#mortlach_multi2_z_z_shift_mm">SME2 multiple vectors shift two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11x
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_minmax_mm"><a id="mortlach_multi2_z_z_minmax_mm"/><h3 class="iclass">SME2 multiple vectors int min/max two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2c0">SME2 Multi-vector - Multiple Vectors SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="4">Zdn</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_minmax_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smax_mz_zzw.html unchanged">SMAX (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umax_mz_zzw.html unchanged">UMAX (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smin_mz_zzw.html unchanged">SMIN (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umin_mz_zzw.html unchanged">UMIN (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_fminmax_mm"><a id="mortlach_multi2_z_z_fminmax_mm"/><h3 class="iclass">SME2 multiple vectors FP min/max two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2c0">SME2 Multi-vector - Multiple Vectors SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="4">Zdn</td><td class="lr">o2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_fminmax_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file famax_mz_zzw.html unchanged">FAMAX</span></td><td>FEAT_SME2 &amp;&amp; FEAT_FAMINMAX</td></tr><tr><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file famin_mz_zzw.html unchanged">FAMIN</span></td><td>FEAT_SME2 &amp;&amp; FEAT_FAMINMAX</td></tr><tr><td class="bitfield"/><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmax_mz_zzw.html unchanged">BFMAX (multiple vectors)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmin_mz_zzw.html unchanged">BFMIN (multiple vectors)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmaxnm_mz_zzw.html unchanged">BFMAXNM (multiple vectors)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfminnm_mz_zzw.html unchanged">BFMINNM (multiple vectors)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmax_mz_zzw.html unchanged">FMAX (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmin_mz_zzw.html unchanged">FMIN (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmaxnm_mz_zzw.html unchanged">FMAXNM (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fminnm_mz_zzw.html unchanged">FMINNM (multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_fscale_mm"><a id="mortlach_multi2_z_z_fscale_mm"/><h3 class="iclass">SME2 multiple vectors FSCALE two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2c0">SME2 Multi-vector - Multiple Vectors SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="4">Zdn</td><td class="lr">o2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_fscale_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfscale_mz_zzw.html unchanged">BFSCALE (multiple vectors)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_BFSCALE</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fscale_mz_zzw.html unchanged">FSCALE (multiple vectors)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_FP8</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_shift_mm"><a id="mortlach_multi2_z_z_shift_mm"/><h3 class="iclass">SME2 multiple vectors shift two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2c0">SME2 Multi-vector - Multiple Vectors SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="4">Zdn</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_shift_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file srshl_mz_zzw.html unchanged">SRSHL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file urshl_mz_zzw.html unchanged">URSHL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 001</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_2c1"/>SME2 Multi-vector - Multiple Vectors SVE Saturating Multiply (Two registers)</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="4"/><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">op0</td><td class="lr" colspan="5"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00000
            </td><td class="iformname"><a href="#mortlach_multi2_z_z_sqdmulh_mm">SME2 multi-vector signed saturating doubling multiply high two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00000
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_sqdmulh_mm"><a id="mortlach_multi2_z_z_sqdmulh_mm"/><h3 class="iclass">SME2 multi-vector signed saturating doubling multiply high two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_2c1">SME2 Multi-vector - Multiple Vectors SVE Saturating Multiply (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zdn</td><td class="lr">op</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_sqdmulh_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdmulh_mz_zzw.html unchanged">SQDMULH (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_1"/>SME2 Multi-vector - SVE Select</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op0</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="6"/><td class="lr" colspan="2">op1</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="iformname"><span class="brokenlink" title="file sel_mz_p_zz.html unchanged">SEL</span>
                      —
                      <span class="brokenlink" title="file sel_mz_p_zz.html unchanged">Four registers</span></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              10
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              x0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              x0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              x0
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><span class="brokenlink" title="file sel_mz_p_zz.html unchanged">SEL</span>
                      —
                      <span class="brokenlink" title="file sel_mz_p_zz.html unchanged">Two registers</span></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><h2><a id="mortlach_multi_sve_3"/>SME2 Multi-vector - SVE Constructive Binary</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">op0</td><td class="lr">1</td><td class="lr" colspan="5"/><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="8"/><td class="lr">op2</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_z_long_zip">SME2 multi-vec quadwords ZIP two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_qrshr">SME2 multi-vec saturating shift right narrow two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_fclamp">SME2 multi-vec FCLAMP two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              001
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_clamp_int">SME2 multi-vec CLAMP two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_fclamp">SME2 multi-vec FCLAMP four registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              011
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_clamp_int">SME2 multi-vec CLAMP four registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01x
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_z_zip">SME2 multi-vec ZIP two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_qrshr">SME2 multi-vec saturating shift right narrow four registers</a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_long_zip"><a id="mortlach_multi2_z_z_long_zip"/><h3 class="iclass">SME2 multi-vec quadwords ZIP two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">op</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_long_zip"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file zip_mz_zz.html unchanged">ZIP (two registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uzp_mz_zz.html unchanged">UZP (two registers)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_qrshr"><a id="mortlach_multi2_qrshr"/><h3 class="iclass">SME2 multi-vec saturating shift right narrow two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">1</td><td class="lr">1</td><td class="lr">op</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zn</td><td class="lr">U</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_qrshr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqrshr_z_mz2.html unchanged">SQRSHR (two registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqrshr_z_mz2.html unchanged">UQRSHR (two registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqrshru_z_mz2.html unchanged">SQRSHRU (two registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_fclamp"><a id="mortlach_multi2_fclamp"/><h3 class="iclass">SME2 multi-vec FCLAMP two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">op</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_fclamp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="bfclamp_mz_zz.html">BFCLAMP</a></span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fclamp_mz_zz.html">FCLAMP</a></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_clamp_int"><a id="mortlach_multi2_clamp_int"/><h3 class="iclass">SME2 multi-vec CLAMP two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_clamp_int"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sclamp_mz_zz.html unchanged">SCLAMP</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uclamp_mz_zz.html unchanged">UCLAMP</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_fclamp"><a id="mortlach_multi4_fclamp"/><h3 class="iclass">SME2 multi-vec FCLAMP four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="3">Zd</td><td class="lr">0</td><td class="lr">op</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_fclamp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="bfclamp_mz_zz.html">BFCLAMP</a></span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fclamp_mz_zz.html">FCLAMP</a></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_clamp_int"><a id="mortlach_multi4_clamp_int"/><h3 class="iclass">SME2 multi-vec CLAMP four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="3">Zd</td><td class="lr">0</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_clamp_int"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sclamp_mz_zz.html unchanged">SCLAMP</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uclamp_mz_zz.html unchanged">UCLAMP</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_zip"><a id="mortlach_multi2_z_z_zip"/><h3 class="iclass">SME2 multi-vec ZIP two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">op</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_zip"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file zip_mz_zz.html unchanged">ZIP (two registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uzp_mz_zz.html unchanged">UZP (two registers)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_qrshr"><a id="mortlach_multi4_qrshr"/><h3 class="iclass">SME2 multi-vec saturating shift right narrow four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">tsize</td><td class="lr">1</td><td class="lr" colspan="5">imm5</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">N</td><td class="lr" colspan="3">Zn</td><td class="lr">op</td><td class="lr">U</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_qrshr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqrshr_z_mz4.html unchanged">SQRSHR (four registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqrshr_z_mz4.html unchanged">UQRSHR (four registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqrshru_z_mz4.html unchanged">SQRSHRU (four registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqrshrn_z_mz4.html unchanged">SQRSHRN</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqrshrn_z_mz4.html unchanged">UQRSHRN</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqrshrun_z_mz4.html unchanged">SQRSHRUN</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_4"/>SME2 Multi-vector - SVE Constructive Unary</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">op0</td><td class="lr">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="2">op2</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op3</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op4</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#mortlach_multi2_fpint_cvrt">SME2 multi-vec FP to int convert two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#mortlach_multi2_intfp_cvrt">SME2 multi-vec int to FP two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_multi4_fpint_cvrt">SME2 multi-vec FP to int convert four registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_multi4_intfp_cvrt">SME2 multi-vec int to FP four registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_narrow_fp8_cvrt">SME2 multi-vec FP8 down convert four registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_long_zip">SME2 multi-vec quadwords ZIP four registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              10x
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_narrow_fp_cvrt">SME2 multi-vec FP down convert two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_narrow_int_cvrt">SME2 multi-vec int down convert two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_narrow_fp8_cvrt">SME2 multi-vec FP8 down convert two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_wide_fp_cvrt">SME2 multi-vec convert two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              x01
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              00x
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              10x
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              x0
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              001
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_wide_int">SME2 multi-vec unpack two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              001
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_wide_fp8_cvrt">SME2 multi-vec FP8 up convert two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#mortlach_multi2_frint">SME2 multi-vec FRINT two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_narrow_int_cvrt">SME2 multi-vec int down convert four registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="bitfield">
              != 11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_wide_int">SME2 multi-vec unpack four registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_zip">SME2 multi-vec ZIP four registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11x
            </td><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_multi4_frint">SME2 multi-vec FRINT four registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11x
            </td><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              10
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11x
            </td><td class="bitfield"></td><td class="bitfield">
              10
            </td><td class="bitfield">
              x0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              x1x
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              x1x
            </td><td class="bitfield"></td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              00
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              00
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x0
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_fpint_cvrt"><a id="mortlach_multi2_fpint_cvrt"/><h3 class="iclass">SME2 multi-vec FP to int convert two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">U</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_fpint_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_mz_z.html unchanged">FCVTZS</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_mz_z.html unchanged">FCVTZU</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_intfp_cvrt"><a id="mortlach_multi2_intfp_cvrt"/><h3 class="iclass">SME2 multi-vec int to FP two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">U</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_intfp_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file scvtf_mz_z.html unchanged">SCVTF</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ucvtf_mz_z.html unchanged">UCVTF</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_fpint_cvrt"><a id="mortlach_multi4_fpint_cvrt"/><h3 class="iclass">SME2 multi-vec FP to int convert four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">U</td><td class="lr" colspan="3">Zd</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_fpint_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_mz_z.html unchanged">FCVTZS</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_mz_z.html unchanged">FCVTZU</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_intfp_cvrt"><a id="mortlach_multi4_intfp_cvrt"/><h3 class="iclass">SME2 multi-vec int to FP four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">U</td><td class="lr" colspan="3">Zd</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_intfp_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file scvtf_mz_z.html unchanged">SCVTF</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ucvtf_mz_z.html unchanged">UCVTF</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_narrow_fp8_cvrt"><a id="mortlach_multi4_narrow_fp8_cvrt"/><h3 class="iclass">SME2 multi-vec FP8 down convert four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">N</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_narrow_fp8_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvt_z8_mz4.html unchanged">FCVT (narrowing, FP32 to FP8)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_FP8</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtn_z8_mz4.html unchanged">FCVTN (FP32 to FP8)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_FP8</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_long_zip"><a id="mortlach_multi4_z_z_long_zip"/><h3 class="iclass">SME2 multi-vec quadwords ZIP four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">1</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">Zd</td><td class="lr">op</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_long_zip"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file zip_mz_z.html unchanged">ZIP (four registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uzp_mz_z.html unchanged">UZP (four registers)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_narrow_fp_cvrt"><a id="mortlach_multi2_narrow_fp_cvrt"/><h3 class="iclass">SME2 multi-vec FP down convert two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="lr">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">N</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_narrow_fp_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvt_z_mz2.html unchanged">FCVT (narrowing, FP32 to FP16)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtn_z_mz2.html unchanged">FCVTN (FP32 to FP16)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfcvt_z_mz2.html unchanged">BFCVT (single-precision to BFloat16)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfcvtn_z_mz2.html unchanged">BFCVTN</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_narrow_int_cvrt"><a id="mortlach_multi2_narrow_int_cvrt"/><h3 class="iclass">SME2 multi-vec int down convert two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="lr">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">1</td><td class="r">1</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">U</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_narrow_int_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqcvt_z_mz2.html unchanged">SQCVT (two registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqcvt_z_mz2.html unchanged">UQCVT (two registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqcvtu_z_mz2.html unchanged">SQCVTU (two registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_narrow_fp8_cvrt"><a id="mortlach_multi2_narrow_fp8_cvrt"/><h3 class="iclass">SME2 multi-vec FP8 down convert two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="lr">1</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_narrow_fp8_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvt_z8_mz2.html unchanged">FCVT (narrowing, FP16 to FP8)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_FP8</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfcvt_z8_mz2.html unchanged">BFCVT (BFloat16 to 8-bit floating-point)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_FP8</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_wide_fp_cvrt"><a id="mortlach_multi2_wide_fp_cvrt"/><h3 class="iclass">SME2 multi-vec convert two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">L</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_wide_fp_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvt_mz2_z.html unchanged">FCVT (widening)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtl_mz2_z.html unchanged">FCVTL</span></td><td>FEAT_SME_F16F16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_wide_int"><a id="mortlach_multi2_wide_int"/><h3 class="iclass">SME2 multi-vec unpack two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">1</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_wide_int"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sunpk_mz_z.html unchanged">SUNPK</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uunpk_mz_z.html unchanged">UUNPK</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_wide_fp8_cvrt"><a id="mortlach_multi2_wide_fp8_cvrt"/><h3 class="iclass">SME2 multi-vec FP8 up convert two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">L</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_wide_fp8_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file f1cvt_mz2_z8.html unchanged">F1CVT, F2CVT</span>
            —
            <span class="brokenlink" title="file f1cvt_mz2_z8.html unchanged">F1CVT</span></td><td>FEAT_SME2 &amp;&amp; FEAT_FP8</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file f1cvtl_mz2_z8.html unchanged">F1CVTL, F2CVTL</span>
            —
            <span class="brokenlink" title="file f1cvtl_mz2_z8.html unchanged">F1CVTL</span></td><td>FEAT_SME2 &amp;&amp; FEAT_FP8</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bf1cvt_mz2_z8.html unchanged">BF1CVT, BF2CVT</span>
            —
            <span class="brokenlink" title="file bf1cvt_mz2_z8.html unchanged">BF1CVT</span></td><td>FEAT_SME2 &amp;&amp; FEAT_FP8</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bf1cvtl_mz2_z8.html unchanged">BF1CVTL, BF2CVTL</span>
            —
            <span class="brokenlink" title="file bf1cvtl_mz2_z8.html unchanged">BF1CVTL</span></td><td>FEAT_SME2 &amp;&amp; FEAT_FP8</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file f1cvt_mz2_z8.html unchanged">F1CVT, F2CVT</span>
            —
            <span class="brokenlink" title="file f1cvt_mz2_z8.html unchanged">F2CVT</span></td><td>FEAT_SME2 &amp;&amp; FEAT_FP8</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file f1cvtl_mz2_z8.html unchanged">F1CVTL, F2CVTL</span>
            —
            <span class="brokenlink" title="file f1cvtl_mz2_z8.html unchanged">F2CVTL</span></td><td>FEAT_SME2 &amp;&amp; FEAT_FP8</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bf1cvt_mz2_z8.html unchanged">BF1CVT, BF2CVT</span>
            —
            <span class="brokenlink" title="file bf1cvt_mz2_z8.html unchanged">BF2CVT</span></td><td>FEAT_SME2 &amp;&amp; FEAT_FP8</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bf1cvtl_mz2_z8.html unchanged">BF1CVTL, BF2CVTL</span>
            —
            <span class="brokenlink" title="file bf1cvtl_mz2_z8.html unchanged">BF2CVTL</span></td><td>FEAT_SME2 &amp;&amp; FEAT_FP8</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_frint"><a id="mortlach_multi2_frint"/><h3 class="iclass">SME2 multi-vec FRINT two registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_frint"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file frintn_mz_z.html unchanged">FRINTN</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file frintp_mz_z.html unchanged">FRINTP</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file frintm_mz_z.html unchanged">FRINTM</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file frinta_mz_z.html unchanged">FRINTA</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">!= 10</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_narrow_int_cvrt"><a id="mortlach_multi4_narrow_int_cvrt"/><h3 class="iclass">SME2 multi-vec int down convert four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">sz</td><td class="lr">op</td><td class="lr">1</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="l">1</td><td class="r">1</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="lr">N</td><td class="lr">U</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_narrow_int_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqcvt_z_mz4.html unchanged">SQCVT (four registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqcvt_z_mz4.html unchanged">UQCVT (four registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqcvtn_z_mz4.html unchanged">SQCVTN</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqcvtn_z_mz4.html unchanged">UQCVTN</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqcvtu_z_mz4.html unchanged">SQCVTU (four registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqcvtun_z_mz4.html unchanged">SQCVTUN</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_wide_int"><a id="mortlach_multi4_wide_int"/><h3 class="iclass">SME2 multi-vec unpack four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">1</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr" colspan="3">Zd</td><td class="lr">0</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_wide_int"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sunpk_mz_z.html unchanged">SUNPK</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uunpk_mz_z.html unchanged">UUNPK</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_zip"><a id="mortlach_multi4_z_z_zip"/><h3 class="iclass">SME2 multi-vec ZIP four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">Zd</td><td class="lr">op</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_zip"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file zip_mz_z.html unchanged">ZIP (four registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uzp_mz_z.html unchanged">UZP (four registers)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_frint"><a id="mortlach_multi4_frint"/><h3 class="iclass">SME2 multi-vec FRINT four registers</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">Zd</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_frint"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file frintn_mz_z.html unchanged">FRINTN</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file frintp_mz_z.html unchanged">FRINTP</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file frintm_mz_z.html unchanged">FRINTM</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file frinta_mz_z.html unchanged">FRINTA</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">!= 10</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_5a"/>SME2 Multi-vector - FP Multiply</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op0</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3"/><td class="lr">op1</td><td class="lr">0</td><td class="lr" colspan="3"/><td class="lr">op2</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_fmul_mm">SME2 multi-vec FP multiply (four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_fmul_mm">SME2 multi-vec FP multiply (two registers)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi4_fmul_mm"><a id="mortlach_multi4_fmul_mm"/><h3 class="iclass">SME2 multi-vec FP multiply (four registers)</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_5a">SME2 Multi-vector - FP Multiply</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td class="r">1</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="3">Zd</td><td class="lr">0</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_fmul_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file bfmul_mz_zzw.html unchanged">BFMUL (multiple vectors)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_BFSCALE</td></tr><tr><td class="bitfield">!= 00</td><td class="iformname"><span class="brokenlink" title="file fmul_mz_zzw.html unchanged">FMUL (multiple vectors)</span></td><td>FEAT_SME2p2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_fmul_mm"><a id="mortlach_multi2_fmul_mm"/><h3 class="iclass">SME2 multi-vec FP multiply (two registers)</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_5a">SME2 Multi-vector - FP Multiply</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_fmul_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file bfmul_mz_zzw.html unchanged">BFMUL (multiple vectors)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_BFSCALE</td></tr><tr><td class="bitfield">!= 00</td><td class="iformname"><span class="brokenlink" title="file fmul_mz_zzw.html unchanged">FMUL (multiple vectors)</span></td><td>FEAT_SME2p2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_5b"/>SME2 Multiple and Single Vector - FP multiply</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="4"/><td class="lr">op0</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3"/><td class="lr">op1</td><td class="lr">0</td><td class="lr" colspan="3"/><td class="lr">op2</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_fmul_sm">SME2 multiple and single vector FP multiply (two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_fmul_sm">SME2 multiple and single vector FP multiply (four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_fmul_sm"><a id="mortlach_multi2_fmul_sm"/><h3 class="iclass">SME2 multiple and single vector FP multiply (two registers)</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_5b">SME2 Multiple and Single Vector - FP multiply</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_fmul_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file bfmul_mz_zzv.html unchanged">BFMUL (multiple and single vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_BFSCALE</td></tr><tr><td class="bitfield">!= 00</td><td class="iformname"><span class="brokenlink" title="file fmul_mz_zzv.html unchanged">FMUL (multiple and single vector)</span></td><td>FEAT_SME2p2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_fmul_sm"><a id="mortlach_multi4_fmul_sm"/><h3 class="iclass">SME2 multiple and single vector FP multiply (four registers)</h3><p>The encodings in this section are decoded from <a href="#mortlach_multi_sve_5b">SME2 Multiple and Single Vector - FP multiply</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="3">Zd</td><td class="lr">0</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_fmul_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file bfmul_mz_zzv.html unchanged">BFMUL (multiple and single vector)</span></td><td>FEAT_SME2 &amp;&amp; FEAT_SVE_BFSCALE</td></tr><tr><td class="bitfield">!= 00</td><td class="iformname"><span class="brokenlink" title="file fmul_mz_zzv.html unchanged">FMUL (multiple and single vector)</span></td><td>FEAT_SME2p2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_mem"/>SME Memory</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="5">op1</td><td class="lr">op2</td><td class="lr" colspan="5">op3</td><td class="lr" colspan="5"/><td class="lr" colspan="3">op4</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
              0xx0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0xx
            </td><td class="iformname"><a href="#mortlach_contig_load">SME load array vector (elements)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0xx1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0xx
            </td><td class="iformname"><a href="#mortlach_contig_store">SME store array vector (elements)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              xx000
            </td><td class="bitfield">
              0xx
            </td><td class="iformname"><a href="#mortlach_ctxt_ldst">SME save and restore array</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              000
            </td><td class="iformname"><a href="#mortlach_zt_ldst">SME2 lookup table load/store</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              001
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              01x
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              01000
            </td><td class="bitfield">
              0xx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              1x000
            </td><td class="bitfield">
              0xx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              xx001
            </td><td class="bitfield">
              0xx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              xx01x
            </td><td class="bitfield">
              0xx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              xx1xx
            </td><td class="bitfield">
              0xx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              != 00000
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              xx000
            </td><td class="bitfield">
              0xx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              101x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0xx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              110x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0xx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1110
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0xx
            </td><td class="iformname"><span class="brokenlink" title="file ld1q_za_p_rrr.html unchanged">LD1Q</span></td><td>FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              1111
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0xx
            </td><td class="iformname"><span class="brokenlink" title="file st1q_za_p_rrr.html unchanged">ST1Q</span></td><td>FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1xx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_contig_load"><a id="mortlach_contig_load"/><h3 class="iclass">SME load array vector (elements)</h3><p>The encodings in this section are decoded from <a href="#mortlach_mem">SME Memory</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">opc</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_contig_load"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1b_za_p_rrr.html unchanged">LD1B (scalar plus scalar, tile slice)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld1h_za_p_rrr.html unchanged">LD1H (scalar plus scalar, tile slice)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld1w_za_p_rrr.html unchanged">LD1W (scalar plus scalar, tile slice)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld1d_za_p_rrr.html unchanged">LD1D (scalar plus scalar, tile slice)</span></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_contig_store"><a id="mortlach_contig_store"/><h3 class="iclass">SME store array vector (elements)</h3><p>The encodings in this section are decoded from <a href="#mortlach_mem">SME Memory</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">opc</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_contig_store"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st1b_za_p_rrr.html unchanged">ST1B (scalar plus scalar, tile slice)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st1h_za_p_rrr.html unchanged">ST1H (scalar plus scalar, tile slice)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st1w_za_p_rrr.html unchanged">ST1W (scalar plus scalar, tile slice)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st1d_za_p_rrr.html unchanged">ST1D (scalar plus scalar, tile slice)</span></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_ctxt_ldst"><a id="mortlach_ctxt_ldst"/><h3 class="iclass">SME save and restore array</h3><p>The encodings in this section are decoded from <a href="#mortlach_mem">SME Memory</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_ctxt_ldst"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ldr_za_ri.html">LDR (array vector)</a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="str_za_ri.html">STR (array vector)</a></span></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_zt_ldst"><a id="mortlach_zt_ldst"/><h3 class="iclass">SME2 lookup table load/store</h3><p>The encodings in this section are decoded from <a href="#mortlach_mem">SME Memory</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="6">opc</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_zt_ldst"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">x0xxxx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x10xxx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x110xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x1110x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x11110</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x11111</td><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011111</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ldr_zt_br.html unchanged">LDR (table)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">111111</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file str_zt_br.html unchanged">STR (table)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="sve"/>SVE encodings</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#top">A64 instruction set encoding</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">op0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="8">op1</td><td class="lr" colspan="1"/><td class="lr" colspan="6">op2</td><td class="lr" colspan="5"/><td class="lr">op3</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx0xxxx
          </td><td class="bitfield">
            000xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx0xxxx
          </td><td class="bitfield">
            001xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_pred_red">SVE Integer Reduction</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx0xxxx
          </td><td class="bitfield">
            100xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_pred_shift">SVE Bitwise Shift - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx0xxxx
          </td><td class="bitfield">
            101xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_pred_un">SVE Integer Unary Arithmetic - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx0xxxx
          </td><td class="bitfield">
            x1xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_muladd_pred">SVE Integer Multiply-Add - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield">
            001xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_unpred_logical">SVE Bitwise Logical - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield">
            0100xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_index">SVE Index Generation</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield">
            0101xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_alloca">SVE Stack Allocation</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield">
            011xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_unpred_arit_b">SVE2 Integer <ins>Arithmetic</ins><del>Multiply</del> - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield">
            100xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_unpred_shift">SVE Bitwise Shift - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield">
            1011xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_unpred_misc">SVE Integer Misc - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield">
            11xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_countelt">SVE Element Count</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            10x1xxxx
          </td><td class="bitfield">
            000xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_perm_extract">SVE Permute Vector - Extract</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            11x1xxxx
          </td><td class="bitfield">
            000xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_perm_inter_long">SVE Permute Vector - Segments</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx00xxx
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_maskimm">SVE Bitwise Immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx01xxx
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_wideimm_pred">SVE Integer Wide Immediate - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxx
          </td><td class="bitfield">
            001001
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_perm_quads_a">SVE Permute Vector - One Source Quadwords</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxx
          </td><td class="bitfield">
            001110
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_perm_unpred_d">SVE Permute Vector - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxx
          </td><td class="bitfield">
            001111
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxx
          </td><td class="bitfield">
            010xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_perm_predicates">SVE Permute Predicate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxx
          </td><td class="bitfield">
            10xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_perm_pred">SVE Permute Vector - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            0xx0xxxx
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_cmpvec">SVE Integer Compare - Vectors</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx00xxx
          </td><td class="bitfield">
            11xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_pred_gen_b">SVE Propagate Break</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx01xxx
          </td><td class="bitfield">
            01xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_pred_gen_c">SVE Partition Break</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx01xxx
          </td><td class="bitfield">
            11xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_pred_gen_d">SVE Predicate Misc</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx100xx
          </td><td class="bitfield">
            10xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_pred_count_a">SVE Predicate Count</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx101xx
          </td><td class="bitfield">
            1000xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_pred_count_b">SVE Inc/Dec by Predicate Count</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx101xx
          </td><td class="bitfield">
            1001xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_pred_wrffr">SVE Write FFR</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx101xx
          </td><td class="bitfield">
            101xxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx11xxx
          </td><td class="bitfield">
            10xxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx1xxxx
          </td><td class="bitfield">
            00xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_cmpgpr">SVE Integer Compare - Scalars</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx1xxxx
          </td><td class="bitfield">
            01xxxx
          </td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#sve_while_pn">SVE Scalar Integer Compare - Predicate-as-counter</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx1xxxx
          </td><td class="bitfield">
            11xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0x10xxxx
          </td><td class="bitfield">
            11001x
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xx0xxxx
          </td><td class="bitfield">
            0xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xx0xxxx
          </td><td class="bitfield">
            10xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_predicated">SVE2 Integer - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx0xxxx
          </td><td class="bitfield">
            0xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_cons_widening">SVE2 Widening Integer Arithmetic</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx0xxxx
          </td><td class="bitfield">
            10xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_constructive">SVE Misc</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx0xxxx
          </td><td class="bitfield">
            11xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_acc">SVE2 Accumulate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx1xxxx
          </td><td class="bitfield">
            0xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_narrowing">SVE2 Narrowing</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx1xxxx
          </td><td class="bitfield">
            101xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_histseg_lut">SVE2 Histogram Computation (Segment) and Lookup Table</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx1xxxx
          </td><td class="bitfield">
            111xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_crypto">SVE2 Crypto Extensions</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            01x1xxxx
          </td><td class="bitfield">
            111000
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x01xxxx
          </td><td class="bitfield">
            0111xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x01xxxx
          </td><td class="bitfield">
            10xx10
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp8_fma_w">SVE2 FP8 widening multiply-add</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x01xxxx
          </td><td class="bitfield">
            10xx11
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x01xxxx
          </td><td class="bitfield">
            11x1xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x11xxxx
          </td><td class="bitfield">
            10xx1x
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x11xxxx
          </td><td class="bitfield">
            x1x1xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx00001
          </td><td class="bitfield">
            100xxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx0010x
          </td><td class="bitfield">
            100xxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx00x0x
          </td><td class="bitfield">
            11xxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx00x1x
          </td><td class="bitfield">
            1xxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx010xx
          </td><td class="bitfield">
            11xxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx011xx
          </td><td class="bitfield">
            1xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_zeroing_unary">SVE2 floating-point unary operations - zeroing predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield">
            001011
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield">
            0011xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield">
            01x0xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fma_w_by_indexed_elem">SVE floating-point widening multiply-add - indexed</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield">
            10x00x
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fma_w">SVE floating-point widening multiply-add</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield">
            10x10x
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield">
            11101x
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx001xx
          </td><td class="bitfield">
            0010xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx001xx
          </td><td class="bitfield">
            0011xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_unary_unpred">SVE floating-point unary operations - unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx010xx
          </td><td class="bitfield">
            001xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_cmpzero">SVE floating-point compare - with zero</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx011xx
          </td><td class="bitfield">
            001xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_slowreduce">SVE floating-point accumulating reduction</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx0xxxx
          </td><td class="bitfield">
            100xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_pred">SVE floating-point arithmetic - predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx0xxxx
          </td><td class="bitfield">
            101xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_unary">SVE floating-point unary operations - merging predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx1xxxx
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fma">SVE floating-point multiply-add</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            100
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            101
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_memcld">SVE Memory - Contiguous Load</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem64">SVE Memory - 64-bit Gather</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield"></td><td class="bitfield">
            001xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_memsst_nt">SVE Memory - Non-temporal and Quadword Scatter Store</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield"></td><td class="bitfield">
            011xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_memcst_nt">SVE Memory - Non-temporal and Multi-register Contiguous Store</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield"></td><td class="bitfield">
            0x0xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_memst_cs">SVE Memory - Contiguous Store and Unsized Contiguous</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield"></td><td class="bitfield">
            101xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_memst_ss2">SVE Memory - Scatter</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield"></td><td class="bitfield">
            111xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_memst_si">SVE Memory - Contiguous Store with Immediate Offset</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield"></td><td class="bitfield">
            1x0xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_memst_ss">SVE Memory - Scatter with Optional Sign Extend</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield">
            000xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_bin_cons_arit_0">SVE integer add/subtract vectors (unpredicated)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield">
            1010xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_bin_cons_misc_0_a">SVE address generation</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxx
          </td><td class="bitfield">
            001000
          </td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="dup_z_zi.html">DUP (indexed)</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxx
          </td><td class="bitfield">
            00101x
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_perm_tbl_3src">SVE table lookup (three sources)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxx
          </td><td class="bitfield">
            001100
          </td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="tbl_z_zz.html">TBL</a></span>
                      —
                      <span class="goodlink"><a href="tbl_z_zz.html#tbl_z_zz_1"><ins>Single register table</ins><del>SVE</del></a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxx
          </td><td class="bitfield">
            001101
          </td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="tbxq_z_zz.html">TBXQ</a></span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxx
          </td><td class="bitfield">
            011xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_perm_bin_perm_zz">SVE permute vector elements</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxx
          </td><td class="bitfield">
            11xxxx
          </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file sel_z_p_zz.html unchanged">SEL (vectors)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_ucmp_vi">SVE integer compare with unsigned immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx00xxx
          </td><td class="bitfield">
            01xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_pred_log">SVE predicate logical operations</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx0xxxx
          </td><td class="bitfield">
            x0xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_scmp_vi">SVE integer compare with signed immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx1xxxx
          </td><td class="bitfield">
            01xxxx
          </td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#sve_int_pred_dup">SVE broadcast predicate element</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0000xxxx
          </td><td class="bitfield">
            11001x
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_dot2">SVE two-way dot product</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0100xxxx
          </td><td class="bitfield">
            11001x
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_dot2_by_indexed_elem">SVE two-way dot product (indexed)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xx0xxxx
          </td><td class="bitfield">
            11000x
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_clamp">SVE integer clamp</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xx0xxxx
          </td><td class="bitfield">
            1101xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_ptr_muladd_unpred">SVE2 multiply-add (checked pointer)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xx0xxxx
          </td><td class="bitfield">
            111xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_perm_binquads">SVE permute vector elements (quadwords)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx1xxxx
          </td><td class="bitfield">
            100xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_match">SVE2 character match</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx1xxxx
          </td><td class="bitfield">
            110xxx
          </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file histcnt_z_p_zz.html unchanged">HISTCNT</span></td><td>FEAT_SVE2</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            00x1xxxx
          </td><td class="bitfield">
            111000
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp8_fmmla">SVE2 FP8 matrix multiply-accumulate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0x01xxxx
          </td><td class="bitfield">
            0101xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp8_fma_long_by_indexed_elem">SVE2 FP8 multiply-add long (indexed)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx00000
          </td><td class="bitfield">
            100xxx
          </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file fcadd_z_p_zz.html unchanged">FCADD</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx0000x
          </td><td class="bitfield">
            101xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fcvt2z">SVE floating-point convert (top, predicated)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx0010x
          </td><td class="bitfield">
            101xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fcvt2">SVE floating-point convert precision odd elements</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx010xx
          </td><td class="bitfield">
            100xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_pairwise">SVE2 floating-point pairwise operations</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx010xx
          </td><td class="bitfield">
            101xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fast_redq">SVE floating-point recursive reduction (quadwords)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx0xxxx
          </td><td class="bitfield">
            0xxxxx
          </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file fcmla_z_p_zzz.html unchanged">FCMLA (vectors)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield">
            0000xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fma_by_indexed_elem">SVE floating-point multiply-add (indexed)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield">
            0001xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fcmla_by_indexed_elem">SVE floating-point complex multiply-add (indexed)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield">
            001001
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_clamp">SVE FP clamp</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield">
            0010x0
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fmul_by_indexed_elem">SVE floating-point multiply (indexed)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield">
            1100xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp8_fma_long_long_by_indexed_elem">SVE2 FP8 multiply-add long long (indexed)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxx
          </td><td class="bitfield">
            111001
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fmmla">SVE floating-point matrix multiply accumulate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx000xx
          </td><td class="bitfield">
            001xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fast_red">SVE floating-point recursive reduction</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx0xxxx
          </td><td class="bitfield">
            000xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_3op_u_zd">SVE floating-point arithmetic (unpredicated)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx0xxxx
          </td><td class="bitfield">
            x1xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_3op_p_pd">SVE floating-point compare vectors</a></td><td>-</td></tr></table></div><hr/><h2><a id="sve_int_pred_bin"/>SVE Integer Binary Arithmetic - Predicated</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr">0</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="2"/><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00x
            </td><td class="iformname"><a href="#sve_int_bin_pred_arit_0">SVE integer add/subtract vectors (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01x
            </td><td class="iformname"><a href="#sve_int_bin_pred_arit_1">SVE integer min/max/difference (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              100
            </td><td class="iformname"><a href="#sve_int_bin_pred_arit_2">SVE integer multiply vectors (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              101
            </td><td class="iformname"><a href="#sve_int_bin_pred_div">SVE integer divide vectors (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11x
            </td><td class="iformname"><a href="#sve_int_bin_pred_log">SVE bitwise logical operations (predicated)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_arit_0"><a id="sve_int_bin_pred_arit_0"/><h3 class="iclass">SVE integer add/subtract vectors (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_arit_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file add_z_p_zz.html unchanged">ADD (vectors, predicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield"/><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file sub_z_p_zz.html unchanged">SUB (vectors, predicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield"/><td class="bitfield">010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file subr_z_p_zz.html unchanged">SUBR (vectors)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file addpt_z_p_zz.html unchanged">ADDPT (predicated)</span></td><td>FEAT_SVE &amp;&amp; FEAT_CPA</td></tr><tr><td class="bitfield">11</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file subpt_z_p_zz.html unchanged">SUBPT (predicated)</span></td><td>FEAT_SVE &amp;&amp; FEAT_CPA</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">!= 11</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_arit_1"><a id="sve_int_bin_pred_arit_1"/><h3 class="iclass">SVE integer min/max/difference (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_arit_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smax_z_p_zz.html unchanged">SMAX (vectors)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umax_z_p_zz.html unchanged">UMAX (vectors)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smin_z_p_zz.html unchanged">SMIN (vectors)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umin_z_p_zz.html unchanged">UMIN (vectors)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sabd_z_p_zz.html unchanged">SABD</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uabd_z_p_zz.html unchanged">UABD</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_arit_2"><a id="sve_int_bin_pred_arit_2"/><h3 class="iclass">SVE integer multiply vectors (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr">H</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_arit_2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">H</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mul_z_p_zz.html unchanged">MUL (vectors, predicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smulh_z_p_zz.html unchanged">SMULH (predicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umulh_z_p_zz.html unchanged">UMULH (predicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_div"><a id="sve_int_bin_pred_div"/><h3 class="iclass">SVE integer divide vectors (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">R</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_div"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sdiv_z_p_zz.html unchanged">SDIV</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udiv_z_p_zz.html unchanged">UDIV</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sdivr_z_p_zz.html unchanged">SDIVR</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udivr_z_p_zz.html unchanged">UDIVR</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_log"><a id="sve_int_bin_pred_log"/><h3 class="iclass">SVE bitwise logical operations (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_log"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file orr_z_p_zz.html unchanged">ORR (vectors, predicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file eor_z_p_zz.html unchanged">EOR (vectors, predicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file and_z_p_zz.html unchanged">AND (vectors, predicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file bic_z_p_zz.html unchanged">BIC (vectors, predicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_pred_red"/>SVE Integer Reduction</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr">0</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="2"/><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="iformname"><a href="#sve_int_reduce_0">SVE integer add reduction (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              001
            </td><td class="iformname"><a href="#sve_int_reduce_0q">SVE integer add reduction (quadwords)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              010
            </td><td class="iformname"><a href="#sve_int_reduce_1">SVE integer min/max reduction (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              011
            </td><td class="iformname"><a href="#sve_int_reduce_1q">SVE integer min/max reduction (quadwords)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10x
            </td><td class="iformname"><a href="#sve_int_movprfx_pred">SVE constructive prefix (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="iformname"><a href="#sve_int_reduce_2">SVE bitwise logical reduction (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              111
            </td><td class="iformname"><a href="#sve_int_reduce_2q">SVE bitwise logical reduction (quadwords)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_reduce_0"><a id="sve_int_reduce_0"/><h3 class="iclass">SVE integer add reduction (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr">0</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_reduce_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file saddv_r_p_z.html unchanged">SADDV</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uaddv_r_p_z.html unchanged">UADDV</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_reduce_0q"><a id="sve_int_reduce_0q"/><h3 class="iclass">SVE integer add reduction (quadwords)</h3><p>The encodings in this section are decoded from <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr">0</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_reduce_0q"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="addqv_z_p_z.html">ADDQV</a></span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_reduce_1"><a id="sve_int_reduce_1"/><h3 class="iclass">SVE integer min/max reduction (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr">0</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_reduce_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smaxv_r_p_z.html unchanged">SMAXV</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umaxv_r_p_z.html unchanged">UMAXV</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sminv_r_p_z.html unchanged">SMINV</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uminv_r_p_z.html unchanged">UMINV</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_reduce_1q"><a id="sve_int_reduce_1q"/><h3 class="iclass">SVE integer min/max reduction (quadwords)</h3><p>The encodings in this section are decoded from <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr">0</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_reduce_1q"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smaxqv_z_p_z.html unchanged">SMAXQV</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umaxqv_z_p_z.html unchanged">UMAXQV</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sminqv_z_p_z.html unchanged">SMINQV</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uminqv_z_p_z.html unchanged">UMINQV</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_movprfx_pred"><a id="sve_int_movprfx_pred"/><h3 class="iclass">SVE constructive prefix (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">M</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_movprfx_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file movprfx_z_p_z.html unchanged">MOVPRFX (predicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_reduce_2"><a id="sve_int_reduce_2"/><h3 class="iclass">SVE bitwise logical reduction (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr">0</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_reduce_2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file orv_r_p_z.html unchanged">ORV</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file eorv_r_p_z.html unchanged">EORV</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file andv_r_p_z.html unchanged">ANDV</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_reduce_2q"><a id="sve_int_reduce_2q"/><h3 class="iclass">SVE bitwise logical reduction (quadwords)</h3><p>The encodings in this section are decoded from <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr">0</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_reduce_2q"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file orqv_z_p_z.html unchanged">ORQV</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file eorqv_z_p_z.html unchanged">EORQV</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file andqv_z_p_z.html unchanged">ANDQV</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_pred_shift"/>SVE Bitwise Shift - Predicated</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr">0</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="3"/><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#sve_int_bin_pred_shift_0">SVE bitwise shift by immediate (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_int_bin_pred_shift_1">SVE bitwise shift by vector (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_int_bin_pred_shift_2">SVE bitwise shift by wide elements (predicated)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_shift_0"><a id="sve_int_bin_pred_shift_0"/><h3 class="iclass">SVE bitwise shift by immediate (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_pred_shift">SVE Bitwise Shift - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">tszh</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">L</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="2">tszl</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_shift_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file asr_z_p_zi.html unchanged">ASR (immediate, predicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file lsr_z_p_zi.html unchanged">LSR (immediate, predicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file lsl_z_p_zi.html unchanged">LSL (immediate, predicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file asrd_z_p_zi.html unchanged">ASRD</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqshl_z_p_zi.html unchanged">SQSHL (immediate)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqshl_z_p_zi.html unchanged">UQSHL (immediate)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file srshr_z_p_zi.html unchanged">SRSHR</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file urshr_z_p_zi.html unchanged">URSHR</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqshlu_z_p_zi.html unchanged">SQSHLU</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_shift_1"><a id="sve_int_bin_pred_shift_1"/><h3 class="iclass">SVE bitwise shift by vector (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_pred_shift">SVE Bitwise Shift - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="lr">R</td><td class="lr">L</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_shift_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file asr_z_p_zz.html unchanged">ASR (vectors)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file lsr_z_p_zz.html unchanged">LSR (vectors)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file lsl_z_p_zz.html unchanged">LSL (vectors)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file asrr_z_p_zz.html unchanged">ASRR</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file lsrr_z_p_zz.html unchanged">LSRR</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file lslr_z_p_zz.html unchanged">LSLR</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_shift_2"><a id="sve_int_bin_pred_shift_2"/><h3 class="iclass">SVE bitwise shift by wide elements (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_pred_shift">SVE Bitwise Shift - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="lr">R</td><td class="lr">L</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_shift_2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file asr_z_p_zw.html unchanged">ASR (wide elements, predicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file lsr_z_p_zw.html unchanged">LSR (wide elements, predicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file lsl_z_p_zw.html unchanged">LSL (wide elements, predicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_pred_un"/>SVE Integer Unary Arithmetic - Predicated</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr">0</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="3"/><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#sve_int_un_pred_arit_0">SVE integer unary operations (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              x1
            </td><td class="iformname"><a href="#sve_int_un_pred_arit_1">SVE bitwise unary operations (predicated)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_un_pred_arit_0"><a id="sve_int_un_pred_arit_0"/><h3 class="iclass">SVE integer unary operations (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_pred_un">SVE Integer Unary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_un_pred_arit_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file sxtb_z_p_z.html unchanged">SXTB, SXTH, SXTW</span>
            —
            <span class="brokenlink" title="file sxtb_z_p_z.html unchanged">Byte, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file uxtb_z_p_z.html unchanged">UXTB, UXTH, UXTW</span>
            —
            <span class="brokenlink" title="file uxtb_z_p_z.html unchanged">Byte, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file sxtb_z_p_z.html unchanged">SXTB, SXTH, SXTW</span>
            —
            <span class="brokenlink" title="file sxtb_z_p_z.html unchanged">Halfword, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file uxtb_z_p_z.html unchanged">UXTB, UXTH, UXTW</span>
            —
            <span class="brokenlink" title="file uxtb_z_p_z.html unchanged">Halfword, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file sxtb_z_p_z.html unchanged">SXTB, SXTH, SXTW</span>
            —
            <span class="brokenlink" title="file sxtb_z_p_z.html unchanged">Word, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file uxtb_z_p_z.html unchanged">UXTB, UXTH, UXTW</span>
            —
            <span class="brokenlink" title="file uxtb_z_p_z.html unchanged">Word, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file abs_z_p_z.html unchanged">ABS</span>
            —
            <span class="brokenlink" title="file abs_z_p_z.html unchanged">Zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file neg_z_p_z.html unchanged">NEG</span>
            —
            <span class="brokenlink" title="file neg_z_p_z.html unchanged">Zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file sxtb_z_p_z.html unchanged">SXTB, SXTH, SXTW</span>
            —
            <span class="brokenlink" title="file sxtb_z_p_z.html unchanged">Byte, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file uxtb_z_p_z.html unchanged">UXTB, UXTH, UXTW</span>
            —
            <span class="brokenlink" title="file uxtb_z_p_z.html unchanged">Byte, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file sxtb_z_p_z.html unchanged">SXTB, SXTH, SXTW</span>
            —
            <span class="brokenlink" title="file sxtb_z_p_z.html unchanged">Halfword, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file uxtb_z_p_z.html unchanged">UXTB, UXTH, UXTW</span>
            —
            <span class="brokenlink" title="file uxtb_z_p_z.html unchanged">Halfword, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file sxtb_z_p_z.html unchanged">SXTB, SXTH, SXTW</span>
            —
            <span class="brokenlink" title="file sxtb_z_p_z.html unchanged">Word, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file uxtb_z_p_z.html unchanged">UXTB, UXTH, UXTW</span>
            —
            <span class="brokenlink" title="file uxtb_z_p_z.html unchanged">Word, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file abs_z_p_z.html unchanged">ABS</span>
            —
            <span class="brokenlink" title="file abs_z_p_z.html unchanged">Merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file neg_z_p_z.html unchanged">NEG</span>
            —
            <span class="brokenlink" title="file neg_z_p_z.html unchanged">Merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_un_pred_arit_1"><a id="sve_int_un_pred_arit_1"/><h3 class="iclass">SVE bitwise unary operations (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_pred_un">SVE Integer Unary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr">M</td><td class="lr">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_un_pred_arit_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file cls_z_p_z.html unchanged">CLS</span>
            —
            <span class="brokenlink" title="file cls_z_p_z.html unchanged">Zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file clz_z_p_z.html unchanged">CLZ</span>
            —
            <span class="brokenlink" title="file clz_z_p_z.html unchanged">Zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file cnt_z_p_z.html unchanged">CNT</span>
            —
            <span class="brokenlink" title="file cnt_z_p_z.html unchanged">Zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file cnot_z_p_z.html unchanged">CNOT</span>
            —
            <span class="brokenlink" title="file cnot_z_p_z.html unchanged">Zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fabs_z_p_z.html unchanged">FABS</span>
            —
            <span class="brokenlink" title="file fabs_z_p_z.html unchanged">Zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file fneg_z_p_z.html unchanged">FNEG</span>
            —
            <span class="brokenlink" title="file fneg_z_p_z.html unchanged">Zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file not_z_p_z.html unchanged">NOT (vector)</span>
            —
            <span class="brokenlink" title="file not_z_p_z.html unchanged">Zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file cls_z_p_z.html unchanged">CLS</span>
            —
            <span class="brokenlink" title="file cls_z_p_z.html unchanged">Merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file clz_z_p_z.html unchanged">CLZ</span>
            —
            <span class="brokenlink" title="file clz_z_p_z.html unchanged">Merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file cnt_z_p_z.html unchanged">CNT</span>
            —
            <span class="brokenlink" title="file cnt_z_p_z.html unchanged">Merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file cnot_z_p_z.html unchanged">CNOT</span>
            —
            <span class="brokenlink" title="file cnot_z_p_z.html unchanged">Merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fabs_z_p_z.html unchanged">FABS</span>
            —
            <span class="brokenlink" title="file fabs_z_p_z.html unchanged">Merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file fneg_z_p_z.html unchanged">FNEG</span>
            —
            <span class="brokenlink" title="file fneg_z_p_z.html unchanged">Merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file not_z_p_z.html unchanged">NOT (vector)</span>
            —
            <span class="brokenlink" title="file not_z_p_z.html unchanged">Merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_muladd_pred"/>SVE Integer Multiply-Add - Predicated</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="2"/><td class="lr">0</td><td class="lr" colspan="5"/><td class="lr">op0</td><td class="lr">1</td><td class="lr" colspan="14"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_mlas_vvv_pred">SVE integer multiply-accumulate writing addend (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_mladdsub_vvv_pred">SVE integer multiply-add writing multiplicand (predicated)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_mlas_vvv_pred"><a id="sve_int_mlas_vvv_pred"/><h3 class="iclass">SVE integer multiply-accumulate writing addend (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_muladd_pred">SVE Integer Multiply-Add - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr">1</td><td class="lr">op</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_mlas_vvv_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mla_z_p_zzz.html unchanged">MLA (vectors)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file mls_z_p_zzz.html unchanged">MLS (vectors)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_mladdsub_vvv_pred"><a id="sve_int_mladdsub_vvv_pred"/><h3 class="iclass">SVE integer multiply-add writing multiplicand (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_muladd_pred">SVE Integer Multiply-Add - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">1</td><td class="lr">op</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Za</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_mladdsub_vvv_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mad_z_p_zzz.html unchanged">MAD</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file msb_z_p_zzz.html unchanged">MSB</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_unpred_logical"/>SVE Bitwise Logical - Unpredicated</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="5"/><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100
            </td><td class="iformname"><a href="#sve_int_bin_cons_log">SVE bitwise logical operations (unpredicated)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              101
            </td><td class="iformname"><span class="brokenlink" title="file xar_z_zzi.html unchanged">XAR</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              11x
            </td><td class="iformname"><a href="#sve_int_tern_log">SVE2 bitwise ternary operations</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_log"><a id="sve_int_bin_cons_log"/><h3 class="iclass">SVE bitwise logical operations (unpredicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_unpred_logical">SVE Bitwise Logical - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_log"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file and_z_zz.html unchanged">AND (vectors, unpredicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file orr_z_zz.html unchanged">ORR (vectors, unpredicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file eor_z_zz.html unchanged">EOR (vectors, unpredicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file bic_z_zz.html unchanged">BIC (vectors, unpredicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_tern_log"><a id="sve_int_tern_log"/><h3 class="iclass">SVE2 bitwise ternary operations</h3><p>The encodings in this section are decoded from <a href="#sve_int_unpred_logical">SVE Bitwise Logical - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">o2</td><td class="lr" colspan="5">Zk</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_tern_log"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file eor3_z_zzz.html unchanged">EOR3</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bsl_z_zzz.html unchanged">BSL</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bcax_z_zzz.html unchanged">BCAX</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bsl1n_z_zzz.html unchanged">BSL1N</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bsl2n_z_zzz.html unchanged">BSL2N</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file nbsl_z_zzz.html unchanged">NBSL</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_index"/>SVE Index Generation</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="5"/><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><span class="goodlink"><a href="index_z_ii.html">INDEX (immediates)</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="iformname"><span class="goodlink"><a href="index_z_ri.html">INDEX (scalar, immediate)</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><span class="goodlink"><a href="index_z_ir.html">INDEX (immediate, scalar)</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><span class="goodlink"><a href="index_z_rr.html">INDEX (scalars)</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr></table></div><hr/><h2><a id="sve_alloca"/>SVE Stack Allocation</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op0</td><td class="lr" colspan="1"/><td class="lr">1</td><td class="lr" colspan="5"/><td class="l">0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op1</td><td class="lr" colspan="11"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_arith_vl">SVE stack frame adjustment</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_arith_svl">Streaming SVE stack frame adjustment</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_read_vl_a">SVE stack frame size</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_read_svl_a">Streaming SVE stack frame size</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_arith_vl"><a id="sve_int_arith_vl"/><h3 class="iclass">SVE stack frame adjustment</h3><p>The encodings in this section are decoded from <a href="#sve_alloca">SVE Stack Allocation</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="l">0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_arith_vl"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="addvl_r_ri.html">ADDVL</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file addpl_r_ri.html unchanged">ADDPL</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_arith_svl"><a id="sve_int_arith_svl"/><h3 class="iclass">Streaming SVE stack frame adjustment</h3><p>The encodings in this section are decoded from <a href="#sve_alloca">SVE Stack Allocation</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="l">0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_arith_svl"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file addsvl_r_ri.html unchanged">ADDSVL</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file addspl_r_ri.html unchanged">ADDSPL</span></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_read_vl_a"><a id="sve_int_read_vl_a"/><h3 class="iclass">SVE stack frame size</h3><p>The encodings in this section are decoded from <a href="#sve_alloca">SVE Stack Allocation</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="5">opc2</td><td class="l">0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_read_vl_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file rdvl_r_i.html unchanged">RDVL</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_read_svl_a"><a id="sve_int_read_svl_a"/><h3 class="iclass">Streaming SVE stack frame size</h3><p>The encodings in this section are decoded from <a href="#sve_alloca">SVE Stack Allocation</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="5">opc2</td><td class="l">0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_read_svl_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file rdsvl_r_i.html unchanged">RDSVL</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_unpred_arit_b"/>SVE2 Integer <ins>Arithmetic</ins><del>Multiply</del> - Unpredicated</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="5"/><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="11"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#sve_int_mul_b">SVE2 integer multiply vectors (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_int_sqdmulh">SVE2 signed saturating doubling multiply high (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_mul_b"><a id="sve_int_mul_b"/><h3 class="iclass">SVE2 integer multiply vectors (unpredicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_unpred_arit_b">SVE2 Integer <ins>Arithmetic</ins><del>Multiply</del> - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_mul_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file mul_z_zz.html unchanged">MUL (vectors, unpredicated)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield"/><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file smulh_z_zz.html unchanged">SMULH (unpredicated)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield"/><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file umulh_z_zz.html unchanged">UMULH (unpredicated)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file pmul_z_zz.html unchanged">PMUL</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_sqdmulh"><a id="sve_int_sqdmulh"/><h3 class="iclass">SVE2 signed saturating doubling multiply high (unpredicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_unpred_arit_b">SVE2 Integer <ins>Arithmetic</ins><del>Multiply</del> - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="lr">R</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_sqdmulh"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">R</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdmulh_z_zz.html unchanged">SQDMULH (vectors)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqrdmulh_z_zz.html unchanged">SQRDMULH (vectors)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_unpred_shift"/>SVE Bitwise Shift - Unpredicated</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="5"/><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr">op0</td><td class="lr" colspan="12"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_bin_cons_shift_a">SVE bitwise shift by wide elements (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_bin_cons_shift_b">SVE bitwise shift by immediate (unpredicated)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_shift_a"><a id="sve_int_bin_cons_shift_a"/><h3 class="iclass">SVE bitwise shift by wide elements (unpredicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_unpred_shift">SVE Bitwise Shift - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_shift_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="asr_z_zw.html">ASR (wide elements, unpredicated)</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="lsr_z_zw.html">LSR (wide elements, unpredicated)</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="lsl_z_zw.html">LSL (wide elements, unpredicated)</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_shift_b"><a id="sve_int_bin_cons_shift_b"/><h3 class="iclass">SVE bitwise shift by immediate (unpredicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_unpred_shift">SVE Bitwise Shift - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">tszh</td><td class="lr">1</td><td class="lr" colspan="2">tszl</td><td class="lr" colspan="3">imm3</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_shift_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file asr_z_zi.html unchanged">ASR (immediate, unpredicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file lsr_z_zi.html unchanged">LSR (immediate, unpredicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file lsl_z_zi.html unchanged">LSL (immediate, unpredicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_unpred_misc"/>SVE Integer Misc - Unpredicated</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="5"/><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#sve_int_bin_cons_misc_0_b">SVE floating-point trig select coefficient</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_int_bin_cons_misc_0_c">SVE floating-point exponential accelerator</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_int_bin_cons_misc_0_d">SVE constructive prefix (unpredicated)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_misc_0_b"><a id="sve_int_bin_cons_misc_0_b"/><h3 class="iclass">SVE floating-point trig select coefficient</h3><p>The encodings in this section are decoded from <a href="#sve_int_unpred_misc">SVE Integer Misc - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_misc_0_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ftssel_z_zz.html">FTSSEL</a></span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_misc_0_c"><a id="sve_int_bin_cons_misc_0_c"/><h3 class="iclass">SVE floating-point exponential accelerator</h3><p>The encodings in this section are decoded from <a href="#sve_int_unpred_misc">SVE Integer Misc - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_misc_0_c"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00000</td><td class="iformname"><span class="goodlink"><a href="fexpa_z_z.html">FEXPA</a></span></td><td>FEAT_SVE || <ins>FEAT_SSVE_FEXPA</ins><del>FEAT_SME2p2</del></td></tr><tr><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_misc_0_d"><a id="sve_int_bin_cons_misc_0_d"/><h3 class="iclass">SVE constructive prefix (unpredicated)</h3><p>The encodings in this section are decoded from <a href="#sve_int_unpred_misc">SVE Integer Misc - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">opc2</td><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_misc_0_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><span class="goodlink"><a href="movprfx_z_z.html">MOVPRFX (unpredicated)</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_countelt"/>SVE Element Count</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr">op0</td><td class="lr" colspan="4"/><td class="l">1</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="11"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00x
            </td><td class="iformname"><a href="#sve_int_countvlv0">SVE saturating inc/dec vector by element count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              100
            </td><td class="iformname"><a href="#sve_int_count">SVE element count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              101
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              000
            </td><td class="iformname"><a href="#sve_int_countvlv1">SVE inc/dec vector by element count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              100
            </td><td class="iformname"><a href="#sve_int_pred_pattern_a">SVE inc/dec register by element count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              x01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11x
            </td><td class="iformname"><a href="#sve_int_pred_pattern_b">SVE saturating inc/dec register by element count</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_countvlv0"><a id="sve_int_countvlv0"/><h3 class="iclass">SVE saturating inc/dec vector by element count</h3><p>The encodings in this section are decoded from <a href="#sve_countelt">SVE Element Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr">U</td><td class="lr" colspan="5">pattern</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_countvlv0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqinch_z_zs.html unchanged">SQINCH (vector)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqinch_z_zs.html unchanged">UQINCH (vector)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdech_z_zs.html unchanged">SQDECH (vector)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdech_z_zs.html unchanged">UQDECH (vector)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqincw_z_zs.html unchanged">SQINCW (vector)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqincw_z_zs.html unchanged">UQINCW (vector)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdecw_z_zs.html unchanged">SQDECW (vector)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdecw_z_zs.html unchanged">UQDECW (vector)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqincd_z_zs.html unchanged">SQINCD (vector)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqincd_z_zs.html unchanged">UQINCD (vector)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdecd_z_zs.html unchanged">SQDECD (vector)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdecd_z_zs.html unchanged">UQDECD (vector)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_count"><a id="sve_int_count"/><h3 class="iclass">SVE element count</h3><p>The encodings in this section are decoded from <a href="#sve_countelt">SVE Element Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td class="r">1</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="5">pattern</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_count"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cntb_r_s.html unchanged">CNTB, CNTD, CNTH, CNTW</span>
            —
            <span class="brokenlink" title="file cntb_r_s.html unchanged">Byte</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cntb_r_s.html unchanged">CNTB, CNTD, CNTH, CNTW</span>
            —
            <span class="brokenlink" title="file cntb_r_s.html unchanged">Halfword</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cntb_r_s.html unchanged">CNTB, CNTD, CNTH, CNTW</span>
            —
            <span class="brokenlink" title="file cntb_r_s.html unchanged">Word</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cntb_r_s.html unchanged">CNTB, CNTD, CNTH, CNTW</span>
            —
            <span class="brokenlink" title="file cntb_r_s.html unchanged">Doubleword</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_countvlv1"><a id="sve_int_countvlv1"/><h3 class="iclass">SVE inc/dec vector by element count</h3><p>The encodings in this section are decoded from <a href="#sve_countelt">SVE Element Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr" colspan="5">pattern</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_countvlv1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">D</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file incd_z_zs.html unchanged">INCD, INCH, INCW (vector)</span>
            —
            <span class="brokenlink" title="file incd_z_zs.html unchanged">Halfword</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file decd_z_zs.html unchanged">DECD, DECH, DECW (vector)</span>
            —
            <span class="brokenlink" title="file decd_z_zs.html unchanged">Halfword</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file incd_z_zs.html unchanged">INCD, INCH, INCW (vector)</span>
            —
            <span class="brokenlink" title="file incd_z_zs.html unchanged">Word</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file decd_z_zs.html unchanged">DECD, DECH, DECW (vector)</span>
            —
            <span class="brokenlink" title="file decd_z_zs.html unchanged">Word</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file incd_z_zs.html unchanged">INCD, INCH, INCW (vector)</span>
            —
            <span class="brokenlink" title="file incd_z_zs.html unchanged">Doubleword</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file decd_z_zs.html unchanged">DECD, DECH, DECW (vector)</span>
            —
            <span class="brokenlink" title="file decd_z_zs.html unchanged">Doubleword</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_pred_pattern_a"><a id="sve_int_pred_pattern_a"/><h3 class="iclass">SVE inc/dec register by element count</h3><p>The encodings in this section are decoded from <a href="#sve_countelt">SVE Element Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td class="r">1</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr" colspan="5">pattern</td><td class="lr" colspan="5">Rdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pred_pattern_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">D</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file incb_r_rs.html unchanged">INCB, INCD, INCH, INCW (scalar)</span>
            —
            <span class="brokenlink" title="file incb_r_rs.html unchanged">Byte</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file decb_r_rs.html unchanged">DECB, DECD, DECH, DECW (scalar)</span>
            —
            <span class="brokenlink" title="file decb_r_rs.html unchanged">Byte</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file incb_r_rs.html unchanged">INCB, INCD, INCH, INCW (scalar)</span>
            —
            <span class="brokenlink" title="file incb_r_rs.html unchanged">Halfword</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file decb_r_rs.html unchanged">DECB, DECD, DECH, DECW (scalar)</span>
            —
            <span class="brokenlink" title="file decb_r_rs.html unchanged">Halfword</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file incb_r_rs.html unchanged">INCB, INCD, INCH, INCW (scalar)</span>
            —
            <span class="brokenlink" title="file incb_r_rs.html unchanged">Word</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file decb_r_rs.html unchanged">DECB, DECD, DECH, DECW (scalar)</span>
            —
            <span class="brokenlink" title="file decb_r_rs.html unchanged">Word</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file incb_r_rs.html unchanged">INCB, INCD, INCH, INCW (scalar)</span>
            —
            <span class="brokenlink" title="file incb_r_rs.html unchanged">Doubleword</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file decb_r_rs.html unchanged">DECB, DECD, DECH, DECW (scalar)</span>
            —
            <span class="brokenlink" title="file decb_r_rs.html unchanged">Doubleword</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_pred_pattern_b"><a id="sve_int_pred_pattern_b"/><h3 class="iclass">SVE saturating inc/dec register by element count</h3><p>The encodings in this section are decoded from <a href="#sve_countelt">SVE Element Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr">sf</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr">U</td><td class="lr" colspan="5">pattern</td><td class="lr" colspan="5">Rdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pred_pattern_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqincb_r_rs.html unchanged">SQINCB</span>
            —
            <span class="brokenlink" title="file sqincb_r_rs.html unchanged">32-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqincb_r_rs.html unchanged">UQINCB</span>
            —
            <span class="brokenlink" title="file uqincb_r_rs.html unchanged">32-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdecb_r_rs.html unchanged">SQDECB</span>
            —
            <span class="brokenlink" title="file sqdecb_r_rs.html unchanged">32-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdecb_r_rs.html unchanged">UQDECB</span>
            —
            <span class="brokenlink" title="file uqdecb_r_rs.html unchanged">32-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqincb_r_rs.html unchanged">SQINCB</span>
            —
            <span class="brokenlink" title="file sqincb_r_rs.html unchanged">64-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqincb_r_rs.html unchanged">UQINCB</span>
            —
            <span class="brokenlink" title="file uqincb_r_rs.html unchanged">64-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdecb_r_rs.html unchanged">SQDECB</span>
            —
            <span class="brokenlink" title="file sqdecb_r_rs.html unchanged">64-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdecb_r_rs.html unchanged">UQDECB</span>
            —
            <span class="brokenlink" title="file uqdecb_r_rs.html unchanged">64-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqinch_r_rs.html unchanged">SQINCH (scalar)</span>
            —
            <span class="brokenlink" title="file sqinch_r_rs.html unchanged">32-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqinch_r_rs.html unchanged">UQINCH (scalar)</span>
            —
            <span class="brokenlink" title="file uqinch_r_rs.html unchanged">32-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdech_r_rs.html unchanged">SQDECH (scalar)</span>
            —
            <span class="brokenlink" title="file sqdech_r_rs.html unchanged">32-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdech_r_rs.html unchanged">UQDECH (scalar)</span>
            —
            <span class="brokenlink" title="file uqdech_r_rs.html unchanged">32-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqinch_r_rs.html unchanged">SQINCH (scalar)</span>
            —
            <span class="brokenlink" title="file sqinch_r_rs.html unchanged">64-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqinch_r_rs.html unchanged">UQINCH (scalar)</span>
            —
            <span class="brokenlink" title="file uqinch_r_rs.html unchanged">64-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdech_r_rs.html unchanged">SQDECH (scalar)</span>
            —
            <span class="brokenlink" title="file sqdech_r_rs.html unchanged">64-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdech_r_rs.html unchanged">UQDECH (scalar)</span>
            —
            <span class="brokenlink" title="file uqdech_r_rs.html unchanged">64-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqincw_r_rs.html unchanged">SQINCW (scalar)</span>
            —
            <span class="brokenlink" title="file sqincw_r_rs.html unchanged">32-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqincw_r_rs.html unchanged">UQINCW (scalar)</span>
            —
            <span class="brokenlink" title="file uqincw_r_rs.html unchanged">32-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdecw_r_rs.html unchanged">SQDECW (scalar)</span>
            —
            <span class="brokenlink" title="file sqdecw_r_rs.html unchanged">32-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdecw_r_rs.html unchanged">UQDECW (scalar)</span>
            —
            <span class="brokenlink" title="file uqdecw_r_rs.html unchanged">32-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqincw_r_rs.html unchanged">SQINCW (scalar)</span>
            —
            <span class="brokenlink" title="file sqincw_r_rs.html unchanged">64-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqincw_r_rs.html unchanged">UQINCW (scalar)</span>
            —
            <span class="brokenlink" title="file uqincw_r_rs.html unchanged">64-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdecw_r_rs.html unchanged">SQDECW (scalar)</span>
            —
            <span class="brokenlink" title="file sqdecw_r_rs.html unchanged">64-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdecw_r_rs.html unchanged">UQDECW (scalar)</span>
            —
            <span class="brokenlink" title="file uqdecw_r_rs.html unchanged">64-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqincd_r_rs.html unchanged">SQINCD (scalar)</span>
            —
            <span class="brokenlink" title="file sqincd_r_rs.html unchanged">32-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqincd_r_rs.html unchanged">UQINCD (scalar)</span>
            —
            <span class="brokenlink" title="file uqincd_r_rs.html unchanged">32-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdecd_r_rs.html unchanged">SQDECD (scalar)</span>
            —
            <span class="brokenlink" title="file sqdecd_r_rs.html unchanged">32-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdecd_r_rs.html unchanged">UQDECD (scalar)</span>
            —
            <span class="brokenlink" title="file uqdecd_r_rs.html unchanged">32-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqincd_r_rs.html unchanged">SQINCD (scalar)</span>
            —
            <span class="brokenlink" title="file sqincd_r_rs.html unchanged">64-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqincd_r_rs.html unchanged">UQINCD (scalar)</span>
            —
            <span class="brokenlink" title="file uqincd_r_rs.html unchanged">64-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdecd_r_rs.html unchanged">SQDECD (scalar)</span>
            —
            <span class="brokenlink" title="file sqdecd_r_rs.html unchanged">64-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdecd_r_rs.html unchanged">UQDECD (scalar)</span>
            —
            <span class="brokenlink" title="file uqdecd_r_rs.html unchanged">64-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_perm_extract"/>SVE Permute Vector - Extract</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">op0</td><td class="lr">1</td><td class="lr" colspan="5"/><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><span class="goodlink"><a href="ext_z_zi.html">EXT</a></span>
                      —
                      <span class="goodlink"><a href="ext_z_zi.html#ext_z_zi_des">Destructive</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><span class="goodlink"><a href="ext_z_zi.html">EXT</a></span>
                      —
                      <span class="goodlink"><a href="ext_z_zi.html#ext_z_zi_con">Constructive</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></table></div><hr/><h2><a id="sve_perm_inter_long"/>SVE Permute Vector - Segments</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">op0</td><td class="lr">1</td><td class="lr" colspan="5"/><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_bin_long_perm_zz">SVE permute vector segments</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_perm_bin_long_perm_zz"><a id="sve_int_perm_bin_long_perm_zz"/><h3 class="iclass">SVE permute vector segments</h3><p>The encodings in this section are decoded from <a href="#sve_perm_inter_long">SVE Permute Vector - Segments</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">H</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_bin_long_perm_zz"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file zip1_z_zz.html unchanged">ZIP1, ZIP2 (vectors)</span>
            —
            <span class="brokenlink" title="file zip1_z_zz.html unchanged">Low halves (quadwords)</span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file zip1_z_zz.html unchanged">ZIP1, ZIP2 (vectors)</span>
            —
            <span class="brokenlink" title="file zip1_z_zz.html unchanged">High halves (quadwords)</span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uzp1_z_zz.html unchanged">UZP1, UZP2 (vectors)</span>
            —
            <span class="brokenlink" title="file uzp1_z_zz.html unchanged">Even (quadwords)</span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uzp1_z_zz.html unchanged">UZP1, UZP2 (vectors)</span>
            —
            <span class="brokenlink" title="file uzp1_z_zz.html unchanged">Odd (quadwords)</span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">10</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file trn1_z_zz.html unchanged">TRN1, TRN2 (vectors)</span>
            —
            <span class="brokenlink" title="file trn1_z_zz.html unchanged">Even (quadwords)</span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file trn1_z_zz.html unchanged">TRN1, TRN2 (vectors)</span>
            —
            <span class="brokenlink" title="file trn1_z_zz.html unchanged">Odd (quadwords)</span></td><td>FEAT_F64MM</td></tr></tbody></table></div></div><hr/><h2><a id="sve_maskimm"/>SVE Bitwise Immediate</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">op0</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="18"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              00
            </td><td class="iformname"><span class="brokenlink" title="file dupm_z_i.html unchanged">DUPM</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 11
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_int_log_imm">SVE bitwise logical with immediate (unpredicated)</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_log_imm"><a id="sve_int_log_imm"/><h3 class="iclass">SVE bitwise logical with immediate (unpredicated)</h3><p>The encodings in this section are decoded from <a href="#sve_maskimm">SVE Bitwise Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">!= 11</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="13">imm13</td><td class="lr" colspan="5">Zdn</td></tr><tr class="secondrow"><td colspan="8"/><td class="droppedname" colspan="2">opc</td><td colspan="2"/><td colspan="2"/><td colspan="13"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding:
        opc != '11'   </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_log_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="orr_z_zi.html">ORR (immediate)</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="eor_z_zi.html">EOR (immediate)</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="and_z_zi.html">AND (immediate)</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_wideimm_pred"/>SVE Integer Wide Immediate - Predicated</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="2"/><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4"/><td class="lr" colspan="3">op0</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="iformname"><a href="#sve_int_dup_imm_pred">SVE copy integer immediate (predicated)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10x
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="iformname"><span class="brokenlink" title="file fcpy_z_p_i.html unchanged">FCPY</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              111
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_dup_imm_pred"><a id="sve_int_dup_imm_pred"/><h3 class="iclass">SVE copy integer immediate (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_wideimm_pred">SVE Integer Wide Immediate - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr">M</td><td class="lr">sh</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_dup_imm_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cpy_z_o_i.html unchanged">CPY (immediate, zeroing)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cpy_z_p_i.html unchanged">CPY (immediate, merging)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_perm_quads_a"/>SVE Permute Vector - One Source Quadwords</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">op0</td><td class="lr">1</td><td class="lr">op1</td><td class="lr" colspan="4"/><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="dupq_z_zi.html">DUPQ</a></span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="goodlink"><a href="extq_z_zi.html">EXTQ</a></span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><h2><a id="sve_perm_unpred_d"/>SVE Permute Vector - Unpredicated</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="3">op1</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">op2</td><td class="lr" colspan="4"/><td class="lr">op3</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="dup_z_r.html">DUP (scalar)</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="insr_z_r.html">INSR (scalar)</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              x01
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              x1x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              xx0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_mov_v2p">SVE move predicate from vector</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              xx0
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              xx1
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_mov_p2v">SVE move predicate into vector</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              xx1
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_perm_unpk">SVE unpack vector elements</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="insr_z_v.html">INSR (SIMD&amp;FP scalar)</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              11x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="rev_z_z.html">REV (vector)</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_mov_v2p"><a id="sve_int_mov_v2p"/><h3 class="iclass">SVE move predicate from vector</h3><p>The encodings in this section are decoded from <a href="#sve_perm_unpred_d">SVE Permute Vector - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="2">opc2</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_mov_v2p"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file pmov_p_zi.html unchanged">PMOV (to predicate)</span>
            —
            <span class="brokenlink" title="file pmov_p_zi.html unchanged">Byte</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1x</td><td class="iformname"><span class="brokenlink" title="file pmov_p_zi.html unchanged">PMOV (to predicate)</span>
            —
            <span class="brokenlink" title="file pmov_p_zi.html unchanged">Halfword</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file pmov_p_zi.html unchanged">PMOV (to predicate)</span>
            —
            <span class="brokenlink" title="file pmov_p_zi.html unchanged">Word</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file pmov_p_zi.html unchanged">PMOV (to predicate)</span>
            —
            <span class="brokenlink" title="file pmov_p_zi.html unchanged">Doubleword</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_mov_p2v"><a id="sve_int_mov_p2v"/><h3 class="iclass">SVE move predicate into vector</h3><p>The encodings in this section are decoded from <a href="#sve_perm_unpred_d">SVE Permute Vector - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="2">opc2</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_mov_p2v"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file pmov_z_pi.html unchanged">PMOV (to vector)</span>
            —
            <span class="brokenlink" title="file pmov_z_pi.html unchanged">Byte</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1x</td><td class="iformname"><span class="brokenlink" title="file pmov_z_pi.html unchanged">PMOV (to vector)</span>
            —
            <span class="brokenlink" title="file pmov_z_pi.html unchanged">Halfword</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file pmov_z_pi.html unchanged">PMOV (to vector)</span>
            —
            <span class="brokenlink" title="file pmov_z_pi.html unchanged">Word</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file pmov_z_pi.html unchanged">PMOV (to vector)</span>
            —
            <span class="brokenlink" title="file pmov_z_pi.html unchanged">Doubleword</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_unpk"><a id="sve_int_perm_unpk"/><h3 class="iclass">SVE unpack vector elements</h3><p>The encodings in this section are decoded from <a href="#sve_perm_unpred_d">SVE Permute Vector - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="lr">U</td><td class="lr">H</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_unpk"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sunpkhi_z_z.html unchanged">SUNPKHI, SUNPKLO</span>
            —
            <span class="brokenlink" title="file sunpkhi_z_z.html unchanged">Low half</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sunpkhi_z_z.html unchanged">SUNPKHI, SUNPKLO</span>
            —
            <span class="brokenlink" title="file sunpkhi_z_z.html unchanged">High half</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uunpkhi_z_z.html unchanged">UUNPKHI, UUNPKLO</span>
            —
            <span class="brokenlink" title="file uunpkhi_z_z.html unchanged">Low half</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uunpkhi_z_z.html unchanged">UUNPKHI, UUNPKLO</span>
            —
            <span class="brokenlink" title="file uunpkhi_z_z.html unchanged">High half</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_perm_predicates"/>SVE Permute Predicate</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">op0</td><td class="lr">1</td><td class="lr" colspan="5">op1</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="4"/><td class="lr">op3</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1000x
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_punpk">SVE unpack predicate elements</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0xxxx
            </td><td class="bitfield">
              xxx0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_bin_perm_pp">SVE permute predicate elements</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10100
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file rev_p_p.html unchanged">REV (predicate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10101
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x0x
            </td><td class="bitfield">
              0010
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x0x
            </td><td class="bitfield">
              01x0
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x0x
            </td><td class="bitfield">
              1xx0
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x1x
            </td><td class="bitfield">
              xxx0
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11xxx
            </td><td class="bitfield">
              xxx0
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              xxx0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              xxx1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1000x
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_perm_punpk"><a id="sve_int_perm_punpk"/><h3 class="iclass">SVE unpack predicate elements</h3><p>The encodings in this section are decoded from <a href="#sve_perm_predicates">SVE Permute Predicate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">H</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Pn</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_punpk"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file punpkhi_p_p.html unchanged">PUNPKHI, PUNPKLO</span>
            —
            <span class="brokenlink" title="file punpkhi_p_p.html unchanged">Low half</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file punpkhi_p_p.html unchanged">PUNPKHI, PUNPKLO</span>
            —
            <span class="brokenlink" title="file punpkhi_p_p.html unchanged">High half</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_bin_perm_pp"><a id="sve_int_perm_bin_perm_pp"/><h3 class="iclass">SVE permute predicate elements</h3><p>The encodings in this section are decoded from <a href="#sve_perm_predicates">SVE Permute Predicate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Pm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">H</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_bin_perm_pp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file zip1_p_pp.html unchanged">ZIP1, ZIP2 (predicates)</span>
            —
            <span class="brokenlink" title="file zip1_p_pp.html unchanged">Low halves</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file zip1_p_pp.html unchanged">ZIP1, ZIP2 (predicates)</span>
            —
            <span class="brokenlink" title="file zip1_p_pp.html unchanged">High halves</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uzp1_p_pp.html unchanged">UZP1, UZP2 (predicates)</span>
            —
            <span class="brokenlink" title="file uzp1_p_pp.html unchanged">Even</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uzp1_p_pp.html unchanged">UZP1, UZP2 (predicates)</span>
            —
            <span class="brokenlink" title="file uzp1_p_pp.html unchanged">Odd</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file trn1_p_pp.html unchanged">TRN1, TRN2 (predicates)</span>
            —
            <span class="brokenlink" title="file trn1_p_pp.html unchanged">Even</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file trn1_p_pp.html unchanged">TRN1, TRN2 (predicates)</span>
            —
            <span class="brokenlink" title="file trn1_p_pp.html unchanged">Odd</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_perm_pred"/>SVE Permute Vector - Predicated</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr">op0</td><td class="lr" colspan="3">op1</td><td class="lr">op2</td><td class="l">1</td><td class="r">0</td><td class="lr">op3</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file cpy_z_p_v.html unchanged">CPY (SIMD&amp;FP scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_compact">SVE compress active elements</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_perm_last_r">SVE extract element to general register</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              001
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_last_v">SVE extract element to SIMD&amp;FP scalar register</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_perm_rev">SVE reverse within elements</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname"><span class="brokenlink" title="file cpy_z_p_r.html unchanged">CPY (scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_clast_zz">SVE conditionally broadcast element to vector</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_clast_vz">SVE conditionally extract element to SIMD&amp;FP scalar</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file splice_z_p_zz.html unchanged">SPLICE</span>
                      —
                      <span class="brokenlink" title="file splice_z_p_zz.html unchanged">Destructive</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file splice_z_p_zz.html unchanged">SPLICE</span>
                      —
                      <span class="brokenlink" title="file splice_z_p_zz.html unchanged">Constructive</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_perm_revd">SVE reverse doublewords</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              x01
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file expand_z_p_z.html unchanged">EXPAND</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_perm_clast_rz">SVE conditionally extract element to general register</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_perm_compact"><a id="sve_int_perm_compact"/><h3 class="iclass">SVE compress active elements</h3><p>The encodings in this section are decoded from <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr">0</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_compact"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname"><span class="brokenlink" title="file compact_z_p_z.html unchanged">COMPACT</span>
            —
            <span class="brokenlink" title="file compact_z_p_z.html unchanged">Byte and halfword</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">1x</td><td class="iformname"><span class="brokenlink" title="file compact_z_p_z.html unchanged">COMPACT</span>
            —
            <span class="brokenlink" title="file compact_z_p_z.html unchanged">Word and doubleword</span></td><td>FEAT_SVE || FEAT_SME2p2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_last_r"><a id="sve_int_perm_last_r"/><h3 class="iclass">SVE extract element to general register</h3><p>The encodings in this section are decoded from <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr">0</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">B</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_last_r"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file lasta_r_p_z.html unchanged">LASTA (scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file lastb_r_p_z.html unchanged">LASTB (scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_last_v"><a id="sve_int_perm_last_v"/><h3 class="iclass">SVE extract element to SIMD&amp;FP scalar register</h3><p>The encodings in this section are decoded from <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr">0</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">B</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_last_v"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file lasta_v_p_z.html unchanged">LASTA (SIMD&amp;FP scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file lastb_v_p_z.html unchanged">LASTB (SIMD&amp;FP scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_rev"><a id="sve_int_perm_rev"/><h3 class="iclass">SVE reverse within elements</h3><p>The encodings in this section are decoded from <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td class="r">0</td><td class="lr">Z</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_rev"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">Z</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file revb_z_z.html unchanged">REVB, REVH, REVW</span>
            —
            <span class="brokenlink" title="file revb_z_z.html unchanged">Byte, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file revb_z_z.html unchanged">REVB, REVH, REVW</span>
            —
            <span class="brokenlink" title="file revb_z_z.html unchanged">Byte, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file revb_z_z.html unchanged">REVB, REVH, REVW</span>
            —
            <span class="brokenlink" title="file revb_z_z.html unchanged">Halfword, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file revb_z_z.html unchanged">REVB, REVH, REVW</span>
            —
            <span class="brokenlink" title="file revb_z_z.html unchanged">Halfword, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file revb_z_z.html unchanged">REVB, REVH, REVW</span>
            —
            <span class="brokenlink" title="file revb_z_z.html unchanged">Word, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file revb_z_z.html unchanged">REVB, REVH, REVW</span>
            —
            <span class="brokenlink" title="file revb_z_z.html unchanged">Word, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rbit_z_p_z.html unchanged">RBIT</span>
            —
            <span class="brokenlink" title="file rbit_z_p_z.html unchanged">Merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rbit_z_p_z.html unchanged">RBIT</span>
            —
            <span class="brokenlink" title="file rbit_z_p_z.html unchanged">Zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_clast_zz"><a id="sve_int_perm_clast_zz"/><h3 class="iclass">SVE conditionally broadcast element to vector</h3><p>The encodings in this section are decoded from <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr">0</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr">B</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_clast_zz"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file clasta_z_p_zz.html unchanged">CLASTA (vectors)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file clastb_z_p_zz.html unchanged">CLASTB (vectors)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_clast_vz"><a id="sve_int_perm_clast_vz"/><h3 class="iclass">SVE conditionally extract element to SIMD&amp;FP scalar</h3><p>The encodings in this section are decoded from <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr">0</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">B</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Vdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_clast_vz"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file clasta_v_p_z.html unchanged">CLASTA (SIMD&amp;FP scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file clastb_v_p_z.html unchanged">CLASTB (SIMD&amp;FP scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_revd"><a id="sve_int_perm_revd"/><h3 class="iclass">SVE reverse doublewords</h3><p>The encodings in this section are decoded from <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr">0</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="lr">Z</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_revd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Z</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file revd_z_p_z.html unchanged">REVD</span>
            —
            <span class="brokenlink" title="file revd_z_p_z.html unchanged">Merging</span></td><td>FEAT_SME || FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file revd_z_p_z.html unchanged">REVD</span>
            —
            <span class="brokenlink" title="file revd_z_p_z.html unchanged">Zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_clast_rz"><a id="sve_int_perm_clast_rz"/><h3 class="iclass">SVE conditionally extract element to general register</h3><p>The encodings in this section are decoded from <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">B</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Rdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_clast_rz"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file clasta_r_p_z.html unchanged">CLASTA (scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file clastb_r_p_z.html unchanged">CLASTB (scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_cmpvec"/>SVE Integer Compare - Vectors</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="2"/><td class="lr">0</td><td class="lr" colspan="6"/><td class="lr">op0</td><td class="lr" colspan="14"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_cmp_0">SVE integer compare vectors</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_cmp_1">SVE integer compare with wide elements</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_cmp_0"><a id="sve_int_cmp_0"/><h3 class="iclass">SVE integer compare vectors</h3><p>The encodings in this section are decoded from <a href="#sve_cmpvec">SVE Integer Compare - Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">op</td><td class="lr">0</td><td class="lr">o2</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">ne</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_cmp_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zz.html unchanged">CMP&lt;cc> (vectors)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zz.html unchanged">Higher or same</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zz.html unchanged">CMP&lt;cc> (vectors)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zz.html unchanged">Higher</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zw.html unchanged">CMP&lt;cc> (wide elements)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zw.html unchanged">Equal</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zw.html unchanged">CMP&lt;cc> (wide elements)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zw.html unchanged">Not equal</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zz.html unchanged">CMP&lt;cc> (vectors)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zz.html unchanged">Greater than or equal</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zz.html unchanged">CMP&lt;cc> (vectors)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zz.html unchanged">Greater than</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zz.html unchanged">CMP&lt;cc> (vectors)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zz.html unchanged">Equal</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zz.html unchanged">CMP&lt;cc> (vectors)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zz.html unchanged">Not equal</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_cmp_1"><a id="sve_int_cmp_1"/><h3 class="iclass">SVE integer compare with wide elements</h3><p>The encodings in this section are decoded from <a href="#sve_cmpvec">SVE Integer Compare - Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">U</td><td class="lr">1</td><td class="lr">lt</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">ne</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_cmp_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zw.html unchanged">CMP&lt;cc> (wide elements)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zw.html unchanged">Greater than or equal</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zw.html unchanged">CMP&lt;cc> (wide elements)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zw.html unchanged">Greater than</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zw.html unchanged">CMP&lt;cc> (wide elements)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zw.html unchanged">Less than</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zw.html unchanged">CMP&lt;cc> (wide elements)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zw.html unchanged">Less than or equal</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zw.html unchanged">CMP&lt;cc> (wide elements)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zw.html unchanged">Higher or same</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zw.html unchanged">CMP&lt;cc> (wide elements)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zw.html unchanged">Higher</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zw.html unchanged">CMP&lt;cc> (wide elements)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zw.html unchanged">Lower</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zw.html unchanged">CMP&lt;cc> (wide elements)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zw.html unchanged">Lower or same</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_gen_b"/>SVE Propagate Break</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="2"/><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4"/><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4"/><td class="lr">op0</td><td class="lr" colspan="9"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_brkp">SVE propagate break from previous partition</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_brkp"><a id="sve_int_brkp"/><h3 class="iclass">SVE propagate break from previous partition</h3><p>The encodings in this section are decoded from <a href="#sve_pred_gen_b">SVE Propagate Break</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">Pm</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">B</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_brkp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file brkpa_p_p_pp.html unchanged">BRKPA</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file brkpb_p_p_pp.html unchanged">BRKPB</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file brkpas_p_p_pp.html unchanged">BRKPAS</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file brkpbs_p_p_pp.html unchanged">BRKPBS</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_gen_c"/>SVE Partition Break</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op0</td><td class="lr" colspan="1"/><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">op1</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4"/><td class="lr">op2</td><td class="lr" colspan="4"/><td class="lr">op3</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1000
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_brkn">SVE propagate break to next partition</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1000
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1000
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_break">SVE partition break condition</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              x000
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              x001
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              x01x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              x1xx
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_brkn"><a id="sve_int_brkn"/><h3 class="iclass">SVE propagate break to next partition</h3><p>The encodings in this section are decoded from <a href="#sve_pred_gen_c">SVE Partition Break</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="lr">S</td><td class="l">0</td><td class="r">1</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">0</td><td class="lr" colspan="4">Pdm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_brkn"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file brkn_p_p_pp.html unchanged">BRKN</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file brkns_p_p_pp.html unchanged">BRKNS</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_break"><a id="sve_int_break"/><h3 class="iclass">SVE partition break condition</h3><p>The encodings in this section are decoded from <a href="#sve_pred_gen_c">SVE Partition Break</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">B</td><td class="lr">S</td><td class="l">0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">M</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_break"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">M</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file brka_p_p_p.html unchanged">BRKA</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file brkas_p_p_p.html unchanged">BRKAS</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file brkb_p_p_p.html unchanged">BRKB</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file brkbs_p_p_p.html unchanged">BRKBS</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_gen_d"/>SVE Predicate Misc</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2"/><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">op0</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">op3</td><td class="lr">op4</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
              0000
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_ptest">SVE predicate test</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0000
            </td><td class="bitfield"></td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0001
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_pfirst">SVE predicate first active</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_pfalse">SVE predicate zero</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              != 0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_rdffr">SVE predicate read from FFR (predicated)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file pnext_p_p_p.html unchanged">PNEXT</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_rdffr_2">SVE predicate read from FFR (unpredicated)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              != 0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_ptrue">SVE predicate initialize</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              xx1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              x00x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              x01x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              x1xx
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_ptest"><a id="sve_int_ptest"/><h3 class="iclass">SVE predicate test</h3><p>The encodings in this section are decoded from <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">0</td><td class="lr" colspan="4">opc2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_ptest"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file ptest_p_p.html unchanged">PTEST</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_pfirst"><a id="sve_int_pfirst"/><h3 class="iclass">SVE predicate first active</h3><p>The encodings in this section are decoded from <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td class="r">1</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pfirst"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file pfirst_p_p_p.html unchanged">PFIRST</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_pfalse"><a id="sve_int_pfalse"/><h3 class="iclass">SVE predicate zero</h3><p>The encodings in this section are decoded from <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td class="r">1</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="l">1</td><td class="r">1</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pfalse"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file pfalse_p.html unchanged">PFALSE</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_rdffr"><a id="sve_int_rdffr"/><h3 class="iclass">SVE predicate read from FFR (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td class="r">1</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="l">1</td><td class="r">1</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_rdffr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rdffr_p_p_f.html unchanged">RDFFR (predicated)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rdffrs_p_p_f.html unchanged">RDFFRS</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_rdffr_2"><a id="sve_int_rdffr_2"/><h3 class="iclass">SVE predicate read from FFR (unpredicated)</h3><p>The encodings in this section are decoded from <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td class="r">1</td><td class="l">1</td><td>0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">1</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_rdffr_2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rdffr_p_f.html unchanged">RDFFR (unpredicated)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_ptrue"><a id="sve_int_ptrue"/><h3 class="iclass">SVE predicate initialize</h3><p>The encodings in this section are decoded from <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">S</td><td class="l">1</td><td class="r">1</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="5">pattern</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_ptrue"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ptrue_p_s.html unchanged">PTRUE (predicate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ptrues_p_s.html unchanged">PTRUES</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_count_a"/>SVE Predicate Count</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2"/><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3"/><td class="l">1</td><td class="r">0</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="1"/><td class="lr">op1</td><td class="lr" colspan="9"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_pcount_pn">SVE predicate count (predicate-as-counter)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_pcount_pred">SVE predicate count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 000
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_pcount_pn"><a id="sve_int_pcount_pn"/><h3 class="iclass">SVE predicate count (predicate-as-counter)</h3><p>The encodings in this section are decoded from <a href="#sve_pred_count_a">SVE Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">vl</td><td class="lr">1</td><td class="lr" colspan="4">PNn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pcount_pn"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file cntp_r_pn.html unchanged">CNTP (predicate as counter)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">!= 000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_pcount_pred"><a id="sve_int_pcount_pred"/><h3 class="iclass">SVE predicate count</h3><p>The encodings in this section are decoded from <a href="#sve_pred_count_a">SVE Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pcount_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file cntp_r_p_p.html unchanged">CNTP (predicate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file firstp_r_p_p.html unchanged">FIRSTP</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file lastp_r_p_p.html unchanged">LASTP</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_count_b"/>SVE Inc/Dec by Predicate Count</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2"/><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">op0</td><td class="lr" colspan="2"/><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op1</td><td class="lr" colspan="11"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_count_v_sat">SVE saturating inc/dec vector by predicate count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_count_r_sat">SVE saturating inc/dec register by predicate count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_count_v">SVE inc/dec vector by predicate count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_count_r">SVE inc/dec register by predicate count</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_count_v_sat"><a id="sve_int_count_v_sat"/><h3 class="iclass">SVE saturating inc/dec vector by predicate count</h3><p>The encodings in this section are decoded from <a href="#sve_pred_count_b">SVE Inc/Dec by Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="lr">D</td><td class="lr">U</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="4">Pm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_count_v_sat"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sqincp_z_p_z.html unchanged">SQINCP (vector)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file uqincp_z_p_z.html unchanged">UQINCP (vector)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sqdecp_z_p_z.html unchanged">SQDECP (vector)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file uqdecp_z_p_z.html unchanged">UQDECP (vector)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_count_r_sat"><a id="sve_int_count_r_sat"/><h3 class="iclass">SVE saturating inc/dec register by predicate count</h3><p>The encodings in this section are decoded from <a href="#sve_pred_count_b">SVE Inc/Dec by Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="lr">D</td><td class="lr">U</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr">sf</td><td class="lr">op</td><td class="lr" colspan="4">Pm</td><td class="lr" colspan="5">Rdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_count_r_sat"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqincp_r_p_r.html unchanged">SQINCP (scalar)</span>
            —
            <span class="brokenlink" title="file sqincp_r_p_r.html unchanged">32-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqincp_r_p_r.html unchanged">SQINCP (scalar)</span>
            —
            <span class="brokenlink" title="file sqincp_r_p_r.html unchanged">64-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uqincp_r_p_r.html unchanged">UQINCP (scalar)</span>
            —
            <span class="brokenlink" title="file uqincp_r_p_r.html unchanged">32-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uqincp_r_p_r.html unchanged">UQINCP (scalar)</span>
            —
            <span class="brokenlink" title="file uqincp_r_p_r.html unchanged">64-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdecp_r_p_r.html unchanged">SQDECP (scalar)</span>
            —
            <span class="brokenlink" title="file sqdecp_r_p_r.html unchanged">32-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdecp_r_p_r.html unchanged">SQDECP (scalar)</span>
            —
            <span class="brokenlink" title="file sqdecp_r_p_r.html unchanged">64-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uqdecp_r_p_r.html unchanged">UQDECP (scalar)</span>
            —
            <span class="brokenlink" title="file uqdecp_r_p_r.html unchanged">32-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uqdecp_r_p_r.html unchanged">UQDECP (scalar)</span>
            —
            <span class="brokenlink" title="file uqdecp_r_p_r.html unchanged">64-bit</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_count_v"><a id="sve_int_count_v"/><h3 class="iclass">SVE inc/dec vector by predicate count</h3><p>The encodings in this section are decoded from <a href="#sve_pred_count_b">SVE Inc/Dec by Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="lr">op</td><td class="lr">D</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="4">Pm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_count_v"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file incp_z_p_z.html unchanged">INCP (vector)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file decp_z_p_z.html unchanged">DECP (vector)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_count_r"><a id="sve_int_count_r"/><h3 class="iclass">SVE inc/dec register by predicate count</h3><p>The encodings in this section are decoded from <a href="#sve_pred_count_b">SVE Inc/Dec by Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="lr">op</td><td class="lr">D</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="4">Pm</td><td class="lr" colspan="5">Rdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_count_r"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file incp_r_p_r.html unchanged">INCP (scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file decp_r_p_r.html unchanged">DECP (scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_wrffr"/>SVE Write FFR</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2"/><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">op0</td><td class="lr" colspan="2">op1</td><td class="l">1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="4">op3</td><td class="lr" colspan="5">op4</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield">
              00000
            </td><td class="iformname"><a href="#sve_int_wrffr">SVE FFR write from predicate</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              00000
            </td><td class="iformname"><a href="#sve_int_setffr">SVE FFR initialise</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              != 0000
            </td><td class="bitfield">
              00000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield">
              != 00000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_wrffr"><a id="sve_int_wrffr"/><h3 class="iclass">SVE FFR write from predicate</h3><p>The encodings in this section are decoded from <a href="#sve_pred_wrffr">SVE Write FFR</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Pn</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_wrffr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file wrffr_f_p.html unchanged">WRFFR</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_setffr"><a id="sve_int_setffr"/><h3 class="iclass">SVE FFR initialise</h3><p>The encodings in this section are decoded from <a href="#sve_pred_wrffr">SVE Write FFR</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_setffr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file setffr_f.html unchanged">SETFFR</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_cmpgpr"/>SVE Integer Compare - Scalars</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="5"/><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="6"/><td class="lr" colspan="4">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_while_rr">SVE integer compare scalar count and limit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0000
            </td><td class="iformname"><a href="#sve_int_cterm">SVE conditionally terminate scalars</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              != 0000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_whilenc">SVE pointer conflict compare</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_while_rr"><a id="sve_int_while_rr"/><h3 class="iclass">SVE integer compare scalar count and limit</h3><p>The encodings in this section are decoded from <a href="#sve_cmpgpr">SVE Integer Compare - Scalars</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">sf</td><td class="lr">U</td><td class="lr">lt</td><td class="lr" colspan="5">Rn</td><td class="lr">eq</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_while_rr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">eq</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file whilege_p_p_rr.html unchanged">WHILEGE (predicate)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file whilegt_p_p_rr.html unchanged">WHILEGT (predicate)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file whilelt_p_p_rr.html unchanged">WHILELT (predicate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file whilele_p_p_rr.html unchanged">WHILELE (predicate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file whilehs_p_p_rr.html unchanged">WHILEHS (predicate)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file whilehi_p_p_rr.html unchanged">WHILEHI (predicate)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file whilelo_p_p_rr.html unchanged">WHILELO (predicate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file whilels_p_p_rr.html unchanged">WHILELS (predicate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_cterm"><a id="sve_int_cterm"/><h3 class="iclass">SVE conditionally terminate scalars</h3><p>The encodings in this section are decoded from <a href="#sve_cmpgpr">SVE Integer Compare - Scalars</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr">ne</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_cterm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ctermeq_rr.html unchanged">CTERMEQ, CTERMNE</span>
            —
            <span class="brokenlink" title="file ctermeq_rr.html unchanged">Equal</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ctermeq_rr.html unchanged">CTERMEQ, CTERMNE</span>
            —
            <span class="brokenlink" title="file ctermeq_rr.html unchanged">Not equal</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_whilenc"><a id="sve_int_whilenc"/><h3 class="iclass">SVE pointer conflict compare</h3><p>The encodings in this section are decoded from <a href="#sve_cmpgpr">SVE Integer Compare - Scalars</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr">rw</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_whilenc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">rw</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file whilewr_p_rr.html unchanged">WHILEWR</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file whilerw_p_rr.html unchanged">WHILERW</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_while_pn"/>SVE Scalar Integer Compare - Predicate-as-counter</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="5">op0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="6">op2</td><td class="lr">1</td><td class="lr">op3</td><td class="lr" colspan="3"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00000
            </td><td class="bitfield">
              110
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_ctr_to_mask">SVE extract mask predicate from predicate-as-counter</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00000
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              000000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file ptrue_pn_i.html unchanged">PTRUE (predicate as counter)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr class="instructiontable"><td class="bitfield">
              00000
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              000000
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00000
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              != 000000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_while_rr_pair">SVE integer compare scalar count and limit (predicate pair)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              x0x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_while_rr_pn">SVE integer compare scalar count and limit (predicate-as-counter)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00000
            </td><td class="bitfield">
              11x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_ctr_to_mask"><a id="sve_int_ctr_to_mask"/><h3 class="iclass">SVE extract mask predicate from predicate-as-counter</h3><p>The encodings in this section are decoded from <a href="#sve_while_pn">SVE Scalar Integer Compare - Predicate-as-counter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="3">PNn</td><td class="lr">1</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_ctr_to_mask"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0xx</td><td class="iformname"><span class="brokenlink" title="file pext_pn_rr.html unchanged">PEXT (predicate)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">10x</td><td class="iformname"><span class="brokenlink" title="file pext_pp_rr.html unchanged">PEXT (predicate pair)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_while_rr_pair"><a id="sve_int_while_rr_pair"/><h3 class="iclass">SVE integer compare scalar count and limit (predicate pair)</h3><p>The encodings in this section are decoded from <a href="#sve_while_pn">SVE Scalar Integer Compare - Predicate-as-counter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr">lt</td><td class="lr" colspan="5">Rn</td><td class="lr">1</td><td class="lr" colspan="3">Pd</td><td class="lr">eq</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_while_rr_pair"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">eq</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file whilege_pp_rr.html unchanged">WHILEGE (predicate pair)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file whilegt_pp_rr.html unchanged">WHILEGT (predicate pair)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file whilelt_pp_rr.html unchanged">WHILELT (predicate pair)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file whilele_pp_rr.html unchanged">WHILELE (predicate pair)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file whilehs_pp_rr.html unchanged">WHILEHS (predicate pair)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file whilehi_pp_rr.html unchanged">WHILEHI (predicate pair)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file whilelo_pp_rr.html unchanged">WHILELO (predicate pair)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file whilels_pp_rr.html unchanged">WHILELS (predicate pair)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_while_rr_pn"><a id="sve_int_while_rr_pn"/><h3 class="iclass">SVE integer compare scalar count and limit (predicate-as-counter)</h3><p>The encodings in this section are decoded from <a href="#sve_while_pn">SVE Scalar Integer Compare - Predicate-as-counter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td class="r">1</td><td class="lr">vl</td><td class="lr">0</td><td class="lr">U</td><td class="lr">lt</td><td class="lr" colspan="5">Rn</td><td class="lr">1</td><td class="lr">eq</td><td class="lr" colspan="3">PNd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_while_rr_pn"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">eq</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file whilege_pn_rr.html unchanged">WHILEGE (predicate as counter)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file whilegt_pn_rr.html unchanged">WHILEGT (predicate as counter)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file whilelt_pn_rr.html unchanged">WHILELT (predicate as counter)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file whilele_pn_rr.html unchanged">WHILELE (predicate as counter)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file whilehs_pn_rr.html unchanged">WHILEHS (predicate as counter)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file whilehi_pn_rr.html unchanged">WHILEHI (predicate as counter)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file whilelo_pn_rr.html unchanged">WHILELO (predicate as counter)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file whilels_pn_rr.html unchanged">WHILELS (predicate as counter)</span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><h2><a id="sve_wideimm_unpred"/>SVE Integer Wide Immediate - Unpredicated</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2"/><td class="lr">op1</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="14"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_arith_imm0">SVE integer add/subtract immediate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_arith_imm1">SVE integer min/max immediate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_arith_imm2">SVE integer multiply immediate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_dup_imm">SVE broadcast integer immediate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_dup_fpimm">SVE broadcast floating-point immediate (unpredicated)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_arith_imm0"><a id="sve_int_arith_imm0"/><h3 class="iclass">SVE integer add/subtract immediate (unpredicated)</h3><p>The encodings in this section are decoded from <a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">1</td><td class="lr">sh</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_arith_imm0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file add_z_zi.html unchanged">ADD (immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file sub_z_zi.html unchanged">SUB (immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file subr_z_zi.html unchanged">SUBR (immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file sqadd_z_zi.html unchanged">SQADD (immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file uqadd_z_zi.html unchanged">UQADD (immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file sqsub_z_zi.html unchanged">SQSUB (immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file uqsub_z_zi.html unchanged">UQSUB (immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_arith_imm1"><a id="sve_int_arith_imm1"/><h3 class="iclass">SVE integer min/max immediate (unpredicated)</h3><p>The encodings in this section are decoded from <a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">1</td><td class="lr">o2</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_arith_imm1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">0xx</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smax_z_zi.html unchanged">SMAX (immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umax_z_zi.html unchanged">UMAX (immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smin_z_zi.html unchanged">SMIN (immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">011</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umin_z_zi.html unchanged">UMIN (immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_arith_imm2"><a id="sve_int_arith_imm2"/><h3 class="iclass">SVE integer multiply immediate (unpredicated)</h3><p>The encodings in this section are decoded from <a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">1</td><td class="lr">o2</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_arith_imm2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mul_z_zi.html unchanged">MUL (immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">000</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">!= 000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_dup_imm"><a id="sve_int_dup_imm"/><h3 class="iclass">SVE broadcast integer immediate (unpredicated)</h3><p>The encodings in this section are decoded from <a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="lr">sh</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_dup_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="dup_z_i.html">DUP (immediate)</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_dup_fpimm"><a id="sve_int_dup_fpimm"/><h3 class="iclass">SVE broadcast floating-point immediate (unpredicated)</h3><p>The encodings in this section are decoded from <a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="l">1</td><td class="r">1</td><td class="lr">o2</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_dup_fpimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fdup_z_i.html unchanged">FDUP</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_muladd_unpred"/>SVE Integer Multiply-Add - Unpredicated</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="2"/><td class="lr">0</td><td class="lr" colspan="5"/><td class="lr">0</td><td class="lr" colspan="5">op0</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0000x
            </td><td class="iformname"><a href="#sve_intx_dot">SVE integer dot product (unpredicated)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0001x
            </td><td class="iformname"><a href="#sve_intx_qdmlalbt">SVE2 saturating multiply-add interleaved long</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              001xx
            </td><td class="iformname"><span class="brokenlink" title="file cdot_z_zzz.html unchanged">CDOT (vectors)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              01xxx
            </td><td class="iformname"><a href="#sve_intx_cmla">SVE2 complex integer multiply-add</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10xxx
            </td><td class="iformname"><a href="#sve_intx_mlal_long">SVE2 integer multiply-add long</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              110xx
            </td><td class="iformname"><a href="#sve_intx_qdmlal_long">SVE2 saturating multiply-add long</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1110x
            </td><td class="iformname"><a href="#sve_intx_qrdmlah">SVE2 saturating multiply-add high</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11110
            </td><td class="iformname"><a href="#sve_intx_mixed_dot">SVE mixed sign dot product</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11111
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_dot"><a id="sve_intx_dot"/><h3 class="iclass">SVE integer dot product (unpredicated)</h3><p>The encodings in this section are decoded from <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_dot"><ins></ins><thead class="instructiontable"><ins></ins><tr><ins></ins><th class="bitfields-heading" colspan="2" rowspan=""><ins>Decode fields</ins></th><ins></ins><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th><th rowspan="2"><ins>Feature</ins></th><ins></ins></tr><ins></ins><tr><ins></ins><th class="bitfields" colspan="" rowspan=""><ins>size</ins></th><ins></ins><th class="bitfields" colspan="" rowspan=""><ins>U</ins></th><ins></ins></tr><ins></ins></thead><ins></ins><tbody><ins></ins><tr><ins></ins><td class="bitfield"><ins>0x</ins></td><ins></ins><td class="bitfield"/><ins></ins><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td><ins></ins></tr><ins></ins><tr><ins></ins><td class="bitfield"><ins>1x</ins></td><ins></ins><td class="bitfield"><ins>0</ins></td><ins></ins><td class="iformname"><span class="goodlink"><a href="sdot_z_zzz.html"><ins>SDOT (4-way, vectors)</ins></a></span></td><td><ins>FEAT_SVE || FEAT_SME</ins></td><ins></ins></tr><ins></ins><tr><ins></ins><td class="bitfield"><ins>1x</ins></td><ins></ins><td class="bitfield"><ins>1</ins></td><ins></ins><td class="iformname"><span class="goodlink"><a href="udot_z_zzz.html"><ins>UDOT (4-way, vectors)</ins></a></span></td><td><ins>FEAT_SVE || FEAT_SME</ins></td><ins></ins></tr><ins></ins></tbody><ins></ins></table><table class="instructiontable" id="instructiontable-sve_intx_dot"><del></del><thead class="instructiontable"><del></del><tr><del></del><th class="bitfields-heading" colspan="" rowspan=""><del>Decode fields</del></th><del></del><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Feature</del></th><del></del></tr><del></del><tr><del></del><th class="bitfields" colspan="" rowspan=""><del>U</del></th><del></del></tr><del></del></thead><del></del><tbody><del></del><tr><del></del><td class="bitfield"><del>0</del></td><del></del><td class="iformname"><span class="goodlink"><a href="sdot_z_zzz.html"><del>SDOT (4-way, vectors)</del></a></span></td><td><del>FEAT_SVE || FEAT_SME</del></td><del></del></tr><del></del><tr><del></del><td class="bitfield"><del>1</del></td><del></del><td class="iformname"><span class="goodlink"><a href="udot_z_zzz.html"><del>UDOT (4-way, vectors)</del></a></span></td><td><del>FEAT_SVE || FEAT_SME</del></td><del></del></tr><del></del></tbody><del></del></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qdmlalbt"><a id="sve_intx_qdmlalbt"/><h3 class="iclass">SVE2 saturating multiply-add interleaved long</h3><p>The encodings in this section are decoded from <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">S</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qdmlalbt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqdmlalbt_z_zzz.html">SQDMLALBT</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqdmlslbt_z_zzz.html">SQDMLSLBT</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_cmla"><a id="sve_intx_cmla"/><h3 class="iclass">SVE2 complex integer multiply-add</h3><p>The encodings in this section are decoded from <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="2">rot</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_cmla"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cmla_z_zzz.html">CMLA (vectors)</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqrdcmlah_z_zzz.html">SQRDCMLAH (vectors)</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mlal_long"><a id="sve_intx_mlal_long"/><h3 class="iclass">SVE2 integer multiply-add long</h3><p>The encodings in this section are decoded from <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="lr">U</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mlal_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlalb_z_zzz.html unchanged">SMLALB (vectors)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlalt_z_zzz.html unchanged">SMLALT (vectors)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlalb_z_zzz.html unchanged">UMLALB (vectors)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlalt_z_zzz.html unchanged">UMLALT (vectors)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlslb_z_zzz.html unchanged">SMLSLB (vectors)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlslt_z_zzz.html unchanged">SMLSLT (vectors)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlslb_z_zzz.html unchanged">UMLSLB (vectors)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlslt_z_zzz.html unchanged">UMLSLT (vectors)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qdmlal_long"><a id="sve_intx_qdmlal_long"/><h3 class="iclass">SVE2 saturating multiply-add long</h3><p>The encodings in this section are decoded from <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qdmlal_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqdmlalb_z_zzz.html">SQDMLALB (vectors)</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqdmlalt_z_zzz.html">SQDMLALT (vectors)</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqdmlslb_z_zzz.html">SQDMLSLB (vectors)</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqdmlslt_z_zzz.html">SQDMLSLT (vectors)</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qrdmlah"><a id="sve_intx_qrdmlah"/><h3 class="iclass">SVE2 saturating multiply-add high</h3><p>The encodings in this section are decoded from <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qrdmlah"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqrdmlah_z_zzz.html unchanged">SQRDMLAH (vectors)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqrdmlsh_z_zzz.html unchanged">SQRDMLSH (vectors)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mixed_dot"><a id="sve_intx_mixed_dot"/><h3 class="iclass">SVE mixed sign dot product</h3><p>The encodings in this section are decoded from <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mixed_dot"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="usdot_z_zzz.html">USDOT (vectors)</a></span></td><td>(FEAT_SVE &amp;&amp; FEAT_I8MM) || (FEAT_SME &amp;&amp; FEAT_I8MM)</td></tr><tr><td class="bitfield">!= 10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_predicated"/>SVE2 Integer - Predicated</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr">0</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="1"/><td class="l">1</td><td class="r">0</td><td class="lr">op1</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0010
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_intx_accumulate_long_pairs">SVE2 integer pairwise add and accumulate long</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0011
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              011x
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0x0x
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_intx_pred_arith_unary">SVE2 integer unary operations (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0xxx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_intx_bin_pred_shift_sat_round">SVE2 saturating/rounding bitwise shift left (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_intx_pred_arith_binary">SVE2 integer halving add/subtract (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10xx
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_intx_arith_binary_pairs">SVE2 integer pairwise arithmetic</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_intx_pred_arith_binary_sat">SVE2 saturating add/subtract</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11xx
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_accumulate_long_pairs"><a id="sve_intx_accumulate_long_pairs"/><h3 class="iclass">SVE2 integer pairwise add and accumulate long</h3><p>The encodings in this section are decoded from <a href="#sve_intx_predicated">SVE2 Integer - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">U</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_accumulate_long_pairs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sadalp_z_p_z.html unchanged">SADALP</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uadalp_z_p_z.html unchanged">UADALP</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_pred_arith_unary"><a id="sve_intx_pred_arith_unary"/><h3 class="iclass">SVE2 integer unary operations (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_intx_predicated">SVE2 Integer - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td class="r">0</td><td class="lr">Q</td><td class="lr">0</td><td class="lr">Z</td><td class="lr">op</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_pred_arith_unary"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">Z</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file urecpe_z_p_z.html unchanged">URECPE</span>
            —
            <span class="brokenlink" title="file urecpe_z_p_z.html unchanged">Merging</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ursqrte_z_p_z.html unchanged">URSQRTE</span>
            —
            <span class="brokenlink" title="file ursqrte_z_p_z.html unchanged">Merging</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file urecpe_z_p_z.html unchanged">URECPE</span>
            —
            <span class="brokenlink" title="file urecpe_z_p_z.html unchanged">Zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ursqrte_z_p_z.html unchanged">URSQRTE</span>
            —
            <span class="brokenlink" title="file ursqrte_z_p_z.html unchanged">Zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqabs_z_p_z.html unchanged">SQABS</span>
            —
            <span class="brokenlink" title="file sqabs_z_p_z.html unchanged">Merging</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqneg_z_p_z.html unchanged">SQNEG</span>
            —
            <span class="brokenlink" title="file sqneg_z_p_z.html unchanged">Merging</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqabs_z_p_z.html unchanged">SQABS</span>
            —
            <span class="brokenlink" title="file sqabs_z_p_z.html unchanged">Zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqneg_z_p_z.html unchanged">SQNEG</span>
            —
            <span class="brokenlink" title="file sqneg_z_p_z.html unchanged">Zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_bin_pred_shift_sat_round"><a id="sve_intx_bin_pred_shift_sat_round"/><h3 class="iclass">SVE2 saturating/rounding bitwise shift left (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_intx_predicated">SVE2 Integer - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td class="r">0</td><td class="lr">Q</td><td class="lr">R</td><td class="lr">N</td><td class="lr">U</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_bin_pred_shift_sat_round"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file srshl_z_p_zz.html unchanged">SRSHL</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file urshl_z_p_zz.html unchanged">URSHL</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file srshlr_z_p_zz.html unchanged">SRSHLR</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file urshlr_z_p_zz.html unchanged">URSHLR</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqshl_z_p_zz.html unchanged">SQSHL (vectors)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqshl_z_p_zz.html unchanged">UQSHL (vectors)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqrshl_z_p_zz.html unchanged">SQRSHL</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqrshl_z_p_zz.html unchanged">UQRSHL</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqshlr_z_p_zz.html unchanged">SQSHLR</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqshlr_z_p_zz.html unchanged">UQSHLR</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqrshlr_z_p_zz.html unchanged">SQRSHLR</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqrshlr_z_p_zz.html unchanged">UQRSHLR</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_pred_arith_binary"><a id="sve_intx_pred_arith_binary"/><h3 class="iclass">SVE2 integer halving add/subtract (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_intx_predicated">SVE2 Integer - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">R</td><td class="lr">S</td><td class="lr">U</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_pred_arith_binary"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file shadd_z_p_zz.html unchanged">SHADD</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uhadd_z_p_zz.html unchanged">UHADD</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file shsub_z_p_zz.html unchanged">SHSUB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uhsub_z_p_zz.html unchanged">UHSUB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file srhadd_z_p_zz.html unchanged">SRHADD</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file urhadd_z_p_zz.html unchanged">URHADD</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file shsubr_z_p_zz.html unchanged">SHSUBR</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uhsubr_z_p_zz.html unchanged">UHSUBR</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_arith_binary_pairs"><a id="sve_intx_arith_binary_pairs"/><h3 class="iclass">SVE2 integer pairwise arithmetic</h3><p>The encodings in this section are decoded from <a href="#sve_intx_predicated">SVE2 Integer - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">U</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_arith_binary_pairs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="addp_z_p_zz.html">ADDP</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smaxp_z_p_zz.html unchanged">SMAXP</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umaxp_z_p_zz.html unchanged">UMAXP</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sminp_z_p_zz.html unchanged">SMINP</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uminp_z_p_zz.html unchanged">UMINP</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_pred_arith_binary_sat"><a id="sve_intx_pred_arith_binary_sat"/><h3 class="iclass">SVE2 saturating add/subtract</h3><p>The encodings in this section are decoded from <a href="#sve_intx_predicated">SVE2 Integer - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="lr">U</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_pred_arith_binary_sat"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqadd_z_p_zz.html unchanged">SQADD (vectors, predicated)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqadd_z_p_zz.html unchanged">UQADD (vectors, predicated)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqsub_z_p_zz.html unchanged">SQSUB (vectors, predicated)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqsub_z_p_zz.html unchanged">UQSUB (vectors, predicated)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file suqadd_z_p_zz.html unchanged">SUQADD</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usqadd_z_p_zz.html unchanged">USQADD</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqsubr_z_p_zz.html unchanged">SQSUBR</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqsubr_z_p_zz.html unchanged">UQSUBR</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_by_indexed_elem"/>SVE Multiply - Indexed</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="5"/><td class="lr" colspan="6">op0</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00000x
            </td><td class="iformname"><a href="#sve_intx_dot_by_indexed_elem">SVE integer dot product (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00001x
            </td><td class="iformname"><a href="#sve_intx_mla_by_indexed_elem">SVE2 integer multiply-add (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00010x
            </td><td class="iformname"><a href="#sve_intx_qrdmlah_by_indexed_elem">SVE2 saturating multiply-add high (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00011x
            </td><td class="iformname"><a href="#sve_intx_mixed_dot_by_indexed_elem">SVE mixed sign dot product (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              001xxx
            </td><td class="iformname"><a href="#sve_intx_qdmla_long_by_indexed_elem">SVE2 saturating multiply-add (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0100xx
            </td><td class="iformname"><a href="#sve_intx_cdot_by_indexed_elem">SVE2 complex integer dot product (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0101xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0110xx
            </td><td class="iformname"><a href="#sve_intx_cmla_by_indexed_elem">SVE2 complex integer multiply-add (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0111xx
            </td><td class="iformname"><a href="#sve_intx_qrdcmla_by_indexed_elem">SVE2 complex saturating multiply-add (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10xxxx
            </td><td class="iformname"><a href="#sve_intx_mla_long_by_indexed_elem">SVE2 integer multiply-add long (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110xxx
            </td><td class="iformname"><a href="#sve_intx_mul_long_by_indexed_elem">SVE2 integer multiply long (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1110xx
            </td><td class="iformname"><a href="#sve_intx_qdmul_long_by_indexed_elem">SVE2 saturating multiply (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11110x
            </td><td class="iformname"><a href="#sve_intx_qdmulh_by_indexed_elem">SVE2 saturating multiply high (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              111110
            </td><td class="iformname"><a href="#sve_intx_mul_by_indexed_elem">SVE2 integer multiply (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              111111
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_dot_by_indexed_elem"><a id="sve_intx_dot_by_indexed_elem"/><h3 class="iclass">SVE integer dot product (indexed)</h3><p>The encodings in this section are decoded from <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_dot_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sdot_z_zzzi.html">SDOT (4-way, indexed)</a></span>
            —
            <span class="goodlink"><a href="sdot_z_zzzi.html#sdot_z_zzzi_s"><ins>8-bit to </ins>32-bit</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="udot_z_zzzi.html">UDOT (4-way, indexed)</a></span>
            —
            <span class="goodlink"><a href="udot_z_zzzi.html#udot_z_zzzi_s"><ins>8-bit to </ins>32-bit</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sdot_z_zzzi.html">SDOT (4-way, indexed)</a></span>
            —
            <span class="goodlink"><a href="sdot_z_zzzi.html#sdot_z_zzzi_d"><ins>16-bit to </ins>64-bit</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="udot_z_zzzi.html">UDOT (4-way, indexed)</a></span>
            —
            <span class="goodlink"><a href="udot_z_zzzi.html#udot_z_zzzi_d"><ins>16-bit to </ins>64-bit</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mla_by_indexed_elem"><a id="sve_intx_mla_by_indexed_elem"/><h3 class="iclass">SVE2 integer multiply-add (indexed)</h3><p>The encodings in this section are decoded from <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">S</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mla_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="mla_z_zzzi.html">MLA (indexed)</a></span>
            —
            <span class="goodlink"><a href="mla_z_zzzi.html#mla_z_zzzi_h">16-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="mls_z_zzzi.html">MLS (indexed)</a></span>
            —
            <span class="goodlink"><a href="mls_z_zzzi.html#mls_z_zzzi_h">16-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="mla_z_zzzi.html">MLA (indexed)</a></span>
            —
            <span class="goodlink"><a href="mla_z_zzzi.html#mla_z_zzzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="mls_z_zzzi.html">MLS (indexed)</a></span>
            —
            <span class="goodlink"><a href="mls_z_zzzi.html#mls_z_zzzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="mla_z_zzzi.html">MLA (indexed)</a></span>
            —
            <span class="goodlink"><a href="mla_z_zzzi.html#mla_z_zzzi_d">64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="mls_z_zzzi.html">MLS (indexed)</a></span>
            —
            <span class="goodlink"><a href="mls_z_zzzi.html#mls_z_zzzi_d">64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qrdmlah_by_indexed_elem"><a id="sve_intx_qrdmlah_by_indexed_elem"/><h3 class="iclass">SVE2 saturating multiply-add high (indexed)</h3><p>The encodings in this section are decoded from <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qrdmlah_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqrdmlah_z_zzzi.html unchanged">SQRDMLAH (indexed)</span>
            —
            <span class="brokenlink" title="file sqrdmlah_z_zzzi.html unchanged">16-bit</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqrdmlsh_z_zzzi.html unchanged">SQRDMLSH (indexed)</span>
            —
            <span class="brokenlink" title="file sqrdmlsh_z_zzzi.html unchanged">16-bit</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqrdmlah_z_zzzi.html unchanged">SQRDMLAH (indexed)</span>
            —
            <span class="brokenlink" title="file sqrdmlah_z_zzzi.html unchanged">32-bit</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqrdmlsh_z_zzzi.html unchanged">SQRDMLSH (indexed)</span>
            —
            <span class="brokenlink" title="file sqrdmlsh_z_zzzi.html unchanged">32-bit</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqrdmlah_z_zzzi.html unchanged">SQRDMLAH (indexed)</span>
            —
            <span class="brokenlink" title="file sqrdmlah_z_zzzi.html unchanged">64-bit</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqrdmlsh_z_zzzi.html unchanged">SQRDMLSH (indexed)</span>
            —
            <span class="brokenlink" title="file sqrdmlsh_z_zzzi.html unchanged">64-bit</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mixed_dot_by_indexed_elem"><a id="sve_intx_mixed_dot_by_indexed_elem"/><h3 class="iclass">SVE mixed sign dot product (indexed)</h3><p>The encodings in this section are decoded from <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mixed_dot_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="usdot_z_zzzi.html">USDOT (indexed)</a></span></td><td>(FEAT_SVE &amp;&amp; FEAT_I8MM) || (FEAT_SME &amp;&amp; FEAT_I8MM)</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sudot_z_zzzi.html">SUDOT</a></span></td><td>(FEAT_SVE &amp;&amp; FEAT_I8MM) || (FEAT_SME &amp;&amp; FEAT_I8MM)</td></tr><tr><td class="bitfield">!= 10</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qdmla_long_by_indexed_elem"><a id="sve_intx_qdmla_long_by_indexed_elem"/><h3 class="iclass">SVE2 saturating multiply-add (indexed)</h3><p>The encodings in this section are decoded from <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">S</td><td class="lr">il</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qdmla_long_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqdmlalb_z_zzzi.html">SQDMLALB (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqdmlalb_z_zzzi.html#sqdmlalb_z_zzzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqdmlalt_z_zzzi.html">SQDMLALT (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqdmlalt_z_zzzi.html#sqdmlalt_z_zzzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqdmlslb_z_zzzi.html">SQDMLSLB (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqdmlslb_z_zzzi.html#sqdmlslb_z_zzzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqdmlslt_z_zzzi.html">SQDMLSLT (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqdmlslt_z_zzzi.html#sqdmlslt_z_zzzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqdmlalb_z_zzzi.html">SQDMLALB (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqdmlalb_z_zzzi.html#sqdmlalb_z_zzzi_d">64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqdmlalt_z_zzzi.html">SQDMLALT (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqdmlalt_z_zzzi.html#sqdmlalt_z_zzzi_d">64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqdmlslb_z_zzzi.html">SQDMLSLB (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqdmlslb_z_zzzi.html#sqdmlslb_z_zzzi_d">64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqdmlslt_z_zzzi.html">SQDMLSLT (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqdmlslt_z_zzzi.html#sqdmlslt_z_zzzi_d">64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_cdot_by_indexed_elem"><a id="sve_intx_cdot_by_indexed_elem"/><h3 class="iclass">SVE2 complex integer dot product (indexed)</h3><p>The encodings in this section are decoded from <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">rot</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_cdot_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="cdot_z_zzzi.html">CDOT (indexed)</a></span>
            —
            <span class="goodlink"><a href="cdot_z_zzzi.html#cdot_z_zzzi_s"><ins>8-bit to </ins>32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="cdot_z_zzzi.html">CDOT (indexed)</a></span>
            —
            <span class="goodlink"><a href="cdot_z_zzzi.html#cdot_z_zzzi_d"><ins>16-bit to </ins>64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_cmla_by_indexed_elem"><a id="sve_intx_cmla_by_indexed_elem"/><h3 class="iclass">SVE2 complex integer multiply-add (indexed)</h3><p>The encodings in this section are decoded from <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">rot</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_cmla_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="cmla_z_zzzi.html">CMLA (indexed)</a></span>
            —
            <span class="goodlink"><a href="cmla_z_zzzi.html#cmla_z_zzzi_h">16-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="cmla_z_zzzi.html">CMLA (indexed)</a></span>
            —
            <span class="goodlink"><a href="cmla_z_zzzi.html#cmla_z_zzzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qrdcmla_by_indexed_elem"><a id="sve_intx_qrdcmla_by_indexed_elem"/><h3 class="iclass">SVE2 complex saturating multiply-add (indexed)</h3><p>The encodings in this section are decoded from <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">rot</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qrdcmla_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="sqrdcmlah_z_zzzi.html">SQRDCMLAH (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqrdcmlah_z_zzzi.html#sqrdcmlah_z_zzzi_h">16-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="sqrdcmlah_z_zzzi.html">SQRDCMLAH (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqrdcmlah_z_zzzi.html#sqrdcmlah_z_zzzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mla_long_by_indexed_elem"><a id="sve_intx_mla_long_by_indexed_elem"/><h3 class="iclass">SVE2 integer multiply-add long (indexed)</h3><p>The encodings in this section are decoded from <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td class="r">0</td><td class="lr">S</td><td class="lr">U</td><td class="lr">il</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mla_long_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smlalb_z_zzzi.html">SMLALB (indexed)</a></span>
            —
            <span class="goodlink"><a href="smlalb_z_zzzi.html#smlalb_z_zzzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="smlalt_z_zzzi.html">SMLALT (indexed)</a></span>
            —
            <span class="goodlink"><a href="smlalt_z_zzzi.html#smlalt_z_zzzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="umlalb_z_zzzi.html">UMLALB (indexed)</a></span>
            —
            <span class="goodlink"><a href="umlalb_z_zzzi.html#umlalb_z_zzzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umlalt_z_zzzi.html">UMLALT (indexed)</a></span>
            —
            <span class="goodlink"><a href="umlalt_z_zzzi.html#umlalt_z_zzzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smlslb_z_zzzi.html">SMLSLB (indexed)</a></span>
            —
            <span class="goodlink"><a href="smlslb_z_zzzi.html#smlslb_z_zzzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="smlslt_z_zzzi.html">SMLSLT (indexed)</a></span>
            —
            <span class="goodlink"><a href="smlslt_z_zzzi.html#smlslt_z_zzzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="umlslb_z_zzzi.html">UMLSLB (indexed)</a></span>
            —
            <span class="goodlink"><a href="umlslb_z_zzzi.html#umlslb_z_zzzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umlslt_z_zzzi.html">UMLSLT (indexed)</a></span>
            —
            <span class="goodlink"><a href="umlslt_z_zzzi.html#umlslt_z_zzzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smlalb_z_zzzi.html">SMLALB (indexed)</a></span>
            —
            <span class="goodlink"><a href="smlalb_z_zzzi.html#smlalb_z_zzzi_d">64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="smlalt_z_zzzi.html">SMLALT (indexed)</a></span>
            —
            <span class="goodlink"><a href="smlalt_z_zzzi.html#smlalt_z_zzzi_d">64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="umlalb_z_zzzi.html">UMLALB (indexed)</a></span>
            —
            <span class="goodlink"><a href="umlalb_z_zzzi.html#umlalb_z_zzzi_d">64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umlalt_z_zzzi.html">UMLALT (indexed)</a></span>
            —
            <span class="goodlink"><a href="umlalt_z_zzzi.html#umlalt_z_zzzi_d">64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smlslb_z_zzzi.html">SMLSLB (indexed)</a></span>
            —
            <span class="goodlink"><a href="smlslb_z_zzzi.html#smlslb_z_zzzi_d">64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="smlslt_z_zzzi.html">SMLSLT (indexed)</a></span>
            —
            <span class="goodlink"><a href="smlslt_z_zzzi.html#smlslt_z_zzzi_d">64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="umlslb_z_zzzi.html">UMLSLB (indexed)</a></span>
            —
            <span class="goodlink"><a href="umlslb_z_zzzi.html#umlslb_z_zzzi_d">64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umlslt_z_zzzi.html">UMLSLT (indexed)</a></span>
            —
            <span class="goodlink"><a href="umlslt_z_zzzi.html#umlslt_z_zzzi_d">64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mul_long_by_indexed_elem"><a id="sve_intx_mul_long_by_indexed_elem"/><h3 class="iclass">SVE2 integer multiply long (indexed)</h3><p>The encodings in this section are decoded from <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr">U</td><td class="lr">il</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mul_long_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smullb_z_zzi.html">SMULLB (indexed)</a></span>
            —
            <span class="goodlink"><a href="smullb_z_zzi.html#smullb_z_zzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="smullt_z_zzi.html">SMULLT (indexed)</a></span>
            —
            <span class="goodlink"><a href="smullt_z_zzi.html#smullt_z_zzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="umullb_z_zzi.html">UMULLB (indexed)</a></span>
            —
            <span class="goodlink"><a href="umullb_z_zzi.html#umullb_z_zzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umullt_z_zzi.html">UMULLT (indexed)</a></span>
            —
            <span class="goodlink"><a href="umullt_z_zzi.html#umullt_z_zzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smullb_z_zzi.html">SMULLB (indexed)</a></span>
            —
            <span class="goodlink"><a href="smullb_z_zzi.html#smullb_z_zzi_d">64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="smullt_z_zzi.html">SMULLT (indexed)</a></span>
            —
            <span class="goodlink"><a href="smullt_z_zzi.html#smullt_z_zzi_d">64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="umullb_z_zzi.html">UMULLB (indexed)</a></span>
            —
            <span class="goodlink"><a href="umullb_z_zzi.html#umullb_z_zzi_d">64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umullt_z_zzi.html">UMULLT (indexed)</a></span>
            —
            <span class="goodlink"><a href="umullt_z_zzi.html#umullt_z_zzi_d">64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qdmul_long_by_indexed_elem"><a id="sve_intx_qdmul_long_by_indexed_elem"/><h3 class="iclass">SVE2 saturating multiply (indexed)</h3><p>The encodings in this section are decoded from <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">il</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qdmul_long_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqdmullb_z_zzi.html">SQDMULLB (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqdmullb_z_zzi.html#sqdmullb_z_zzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqdmullt_z_zzi.html">SQDMULLT (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqdmullt_z_zzi.html#sqdmullt_z_zzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqdmullb_z_zzi.html">SQDMULLB (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqdmullb_z_zzi.html#sqdmullb_z_zzi_d">64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqdmullt_z_zzi.html">SQDMULLT (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqdmullt_z_zzi.html#sqdmullt_z_zzi_d">64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qdmulh_by_indexed_elem"><a id="sve_intx_qdmulh_by_indexed_elem"/><h3 class="iclass">SVE2 saturating multiply high (indexed)</h3><p>The encodings in this section are decoded from <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">R</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qdmulh_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">R</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdmulh_z_zzi.html unchanged">SQDMULH (indexed)</span>
            —
            <span class="brokenlink" title="file sqdmulh_z_zzi.html unchanged">16-bit</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqrdmulh_z_zzi.html unchanged">SQRDMULH (indexed)</span>
            —
            <span class="brokenlink" title="file sqrdmulh_z_zzi.html unchanged">16-bit</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdmulh_z_zzi.html unchanged">SQDMULH (indexed)</span>
            —
            <span class="brokenlink" title="file sqdmulh_z_zzi.html unchanged">32-bit</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqrdmulh_z_zzi.html unchanged">SQRDMULH (indexed)</span>
            —
            <span class="brokenlink" title="file sqrdmulh_z_zzi.html unchanged">32-bit</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdmulh_z_zzi.html unchanged">SQDMULH (indexed)</span>
            —
            <span class="brokenlink" title="file sqdmulh_z_zzi.html unchanged">64-bit</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqrdmulh_z_zzi.html unchanged">SQRDMULH (indexed)</span>
            —
            <span class="brokenlink" title="file sqrdmulh_z_zzi.html unchanged">64-bit</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mul_by_indexed_elem"><a id="sve_intx_mul_by_indexed_elem"/><h3 class="iclass">SVE2 integer multiply (indexed)</h3><p>The encodings in this section are decoded from <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mul_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname"><span class="goodlink"><a href="mul_z_zzi.html">MUL (indexed)</a></span>
            —
            <span class="goodlink"><a href="mul_z_zzi.html#mul_z_zzi_h">16-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="mul_z_zzi.html">MUL (indexed)</a></span>
            —
            <span class="goodlink"><a href="mul_z_zzi.html#mul_z_zzi_s">32-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="mul_z_zzi.html">MUL (indexed)</a></span>
            —
            <span class="goodlink"><a href="mul_z_zzi.html#mul_z_zzi_d">64-bit</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_cons_widening"/>SVE2 Widening Integer Arithmetic</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="2"/><td class="lr">0</td><td class="lr" colspan="5"/><td class="lr">0</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#sve_intx_cons_arith_long">SVE2 integer add/subtract long</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_intx_cons_arith_wide">SVE2 integer add/subtract wide</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_intx_cons_mul_long">SVE2 integer multiply long</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_cons_arith_long"><a id="sve_intx_cons_arith_long"/><h3 class="iclass">SVE2 integer add/subtract long</h3><p>The encodings in this section are decoded from <a href="#sve_intx_cons_widening">SVE2 Widening Integer Arithmetic</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr">op</td><td class="lr">S</td><td class="lr">U</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5"><ins>opc</ins><del>Zd</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_cons_arith_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file saddlb_z_zz.html unchanged">SADDLB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file saddlt_z_zz.html unchanged">SADDLT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uaddlb_z_zz.html unchanged">UADDLB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uaddlt_z_zz.html unchanged">UADDLT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ssublb_z_zz.html unchanged">SSUBLB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ssublt_z_zz.html unchanged">SSUBLT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file usublb_z_zz.html unchanged">USUBLB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usublt_z_zz.html unchanged">USUBLT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sabdlb_z_zz.html unchanged">SABDLB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sabdlt_z_zz.html unchanged">SABDLT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uabdlb_z_zz.html unchanged">UABDLB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uabdlt_z_zz.html unchanged">UABDLT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_cons_arith_wide"><a id="sve_intx_cons_arith_wide"/><h3 class="iclass">SVE2 integer add/subtract wide</h3><p>The encodings in this section are decoded from <a href="#sve_intx_cons_widening">SVE2 Widening Integer Arithmetic</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="lr">S</td><td class="lr">U</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_cons_arith_wide"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file saddwb_z_zz.html unchanged">SADDWB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file saddwt_z_zz.html unchanged">SADDWT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uaddwb_z_zz.html unchanged">UADDWB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uaddwt_z_zz.html unchanged">UADDWT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ssubwb_z_zz.html unchanged">SSUBWB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ssubwt_z_zz.html unchanged">SSUBWT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file usubwb_z_zz.html unchanged">USUBWB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usubwt_z_zz.html unchanged">USUBWT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_cons_mul_long"><a id="sve_intx_cons_mul_long"/><h3 class="iclass">SVE2 integer multiply long</h3><p>The encodings in this section are decoded from <a href="#sve_intx_cons_widening">SVE2 Widening Integer Arithmetic</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="lr">op</td><td class="lr">U</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_cons_mul_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdmullb_z_zz.html unchanged">SQDMULLB (vectors)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqdmullt_z_zz.html unchanged">SQDMULLT (vectors)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smullb_z_zz.html unchanged">SMULLB (vectors)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smullt_z_zz.html unchanged">SMULLT (vectors)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umullb_z_zz.html unchanged">UMULLB (vectors)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umullt_z_zz.html unchanged">UMULLT (vectors)</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file pmullb_z_zz.html unchanged">PMULLB</span>
            —
            <span class="brokenlink" title="file pmullb_z_zz.html unchanged">128-bit element</span></td><td>FEAT_SVE_PMULL128</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file pmullt_z_zz.html unchanged">PMULLT</span>
            —
            <span class="brokenlink" title="file pmullt_z_zz.html unchanged">128-bit element</span></td><td>FEAT_SVE_PMULL128</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file pmullb_z_zz.html unchanged">PMULLB</span>
            —
            <span class="brokenlink" title="file pmullb_z_zz.html unchanged">16-bit or 64-bit elements</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file pmullt_z_zz.html unchanged">PMULLT</span>
            —
            <span class="brokenlink" title="file pmullt_z_zz.html unchanged">16-bit or 64-bit elements</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_constructive"/>SVE Misc</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op0</td><td class="lr" colspan="1"/><td class="lr">0</td><td class="lr" colspan="5"/><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">op1</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10xx
            </td><td class="iformname"><a href="#sve_intx_shift_long">SVE2 bitwise shift left long</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              10xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00xx
            </td><td class="iformname"><a href="#sve_intx_clong">SVE2 integer add/subtract interleaved long</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              010x
            </td><td class="iformname"><a href="#sve_intx_eorx">SVE2 bitwise exclusive-OR interleaved</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0110
            </td><td class="iformname"><a href="#sve_intx_mmla">SVE integer matrix multiply accumulate</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0111
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11xx
            </td><td class="iformname"><a href="#sve_intx_perm_bit">SVE2 bitwise permute</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_shift_long"><a id="sve_intx_shift_long"/><h3 class="iclass">SVE2 bitwise shift left long</h3><p>The encodings in this section are decoded from <a href="#sve_intx_constructive">SVE Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="lr">tszh</td><td class="lr">0</td><td class="lr" colspan="2">tszl</td><td class="lr" colspan="3">imm3</td><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">U</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_shift_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sshllb_z_zi.html">SSHLLB</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sshllt_z_zi.html">SSHLLT</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ushllb_z_zi.html">USHLLB</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ushllt_z_zi.html">USHLLT</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_clong"><a id="sve_intx_clong"/><h3 class="iclass">SVE2 integer add/subtract interleaved long</h3><p>The encodings in this section are decoded from <a href="#sve_intx_constructive">SVE Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">S</td><td class="lr">tb</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_clong"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">tb</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file saddlbt_z_zz.html unchanged">SADDLBT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ssublbt_z_zz.html unchanged">SSUBLBT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ssubltb_z_zz.html unchanged">SSUBLTB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_eorx"><a id="sve_intx_eorx"/><h3 class="iclass">SVE2 bitwise exclusive-OR interleaved</h3><p>The encodings in this section are decoded from <a href="#sve_intx_constructive">SVE Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">tb</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_eorx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">tb</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file eorbt_z_zz.html unchanged">EORBT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file eortb_z_zz.html unchanged">EORTB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mmla"><a id="sve_intx_mmla"/><h3 class="iclass">SVE integer matrix multiply accumulate</h3><p>The encodings in this section are decoded from <a href="#sve_intx_constructive">SVE Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">uns</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mmla"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">uns</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file smmla_z_zzz.html unchanged">SMMLA</span></td><td>FEAT_SVE &amp;&amp; FEAT_I8MM</td></tr><tr><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file usmmla_z_zzz.html unchanged">USMMLA</span></td><td>FEAT_SVE &amp;&amp; FEAT_I8MM</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ummla_z_zzz.html unchanged">UMMLA</span></td><td>FEAT_SVE &amp;&amp; FEAT_I8MM</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_perm_bit"><a id="sve_intx_perm_bit"/><h3 class="iclass">SVE2 bitwise permute</h3><p>The encodings in this section are decoded from <a href="#sve_intx_constructive">SVE Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_perm_bit"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file bext_z_zz.html unchanged">BEXT</span></td><td>FEAT_SVE_BitPerm</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file bdep_z_zz.html unchanged">BDEP</span></td><td>FEAT_SVE_BitPerm</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file bgrp_z_zz.html unchanged">BGRP</span></td><td>FEAT_SVE_BitPerm</td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_acc"/>SVE2 Accumulate</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2"/><td class="lr">0</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="1"/><td class="l">1</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="11"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0000
            </td><td class="bitfield">
              011
            </td><td class="iformname"><a href="#sve_intx_cadd">SVE2 complex integer add</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00x
            </td><td class="iformname"><a href="#sve_intx_aba_long">SVE2 integer absolute difference and accumulate long</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="iformname"><a href="#sve_intx_adc_long">SVE2 integer add/subtract long with carry</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x
            </td><td class="iformname"><a href="#sve_intx_sra">SVE2 bitwise shift right and accumulate</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="iformname"><a href="#sve_intx_shift_insert">SVE2 bitwise shift and insert</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              111
            </td><td class="iformname"><a href="#sve_intx_aba">SVE2 integer absolute difference and accumulate</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 0000
            </td><td class="bitfield">
              011
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_cadd"><a id="sve_intx_cadd"/><h3 class="iclass">SVE2 complex integer add</h3><p>The encodings in this section are decoded from <a href="#sve_intx_acc">SVE2 Accumulate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">rot</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_cadd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cadd_z_zz.html">CADD</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqcadd_z_zz.html">SQCADD</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_aba_long"><a id="sve_intx_aba_long"/><h3 class="iclass">SVE2 integer absolute difference and accumulate long</h3><p>The encodings in this section are decoded from <a href="#sve_intx_acc">SVE2 Accumulate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_aba_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sabalb_z_zzz.html unchanged">SABALB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sabalt_z_zzz.html unchanged">SABALT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uabalb_z_zzz.html unchanged">UABALB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uabalt_z_zzz.html unchanged">UABALT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_adc_long"><a id="sve_intx_adc_long"/><h3 class="iclass">SVE2 integer add/subtract long with carry</h3><p>The encodings in this section are decoded from <a href="#sve_intx_acc">SVE2 Accumulate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_adc_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file adclb_z_zzz.html unchanged">ADCLB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file adclt_z_zzz.html unchanged">ADCLT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sbclb_z_zzz.html unchanged">SBCLB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sbclt_z_zzz.html unchanged">SBCLT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_sra"><a id="sve_intx_sra"/><h3 class="iclass">SVE2 bitwise shift right and accumulate</h3><p>The encodings in this section are decoded from <a href="#sve_intx_acc">SVE2 Accumulate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">tszh</td><td class="lr">0</td><td class="lr" colspan="2">tszl</td><td class="lr" colspan="3">imm3</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">R</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_sra"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ssra_z_zi.html unchanged">SSRA</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usra_z_zi.html unchanged">USRA</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file srsra_z_zi.html unchanged">SRSRA</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ursra_z_zi.html unchanged">URSRA</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_shift_insert"><a id="sve_intx_shift_insert"/><h3 class="iclass">SVE2 bitwise shift and insert</h3><p>The encodings in this section are decoded from <a href="#sve_intx_acc">SVE2 Accumulate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">tszh</td><td class="lr">0</td><td class="lr" colspan="2">tszl</td><td class="lr" colspan="3">imm3</td><td class="l">1</td><td class="r">1</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_shift_insert"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sri_z_zzi.html">SRI</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sli_z_zzi.html">SLI</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_aba"><a id="sve_intx_aba"/><h3 class="iclass">SVE2 integer absolute difference and accumulate</h3><p>The encodings in this section are decoded from <a href="#sve_intx_acc">SVE2 Accumulate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td class="r">1</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_aba"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="saba_z_zzz.html">SABA</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uaba_z_zzz.html">UABA</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_narrowing"/>SVE2 Narrowing</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op0</td><td class="lr" colspan="1"/><td class="lr">1</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op1</td><td class="lr">op2</td><td class="lr">0</td><td class="lr" colspan="2">op3</td><td class="lr" colspan="2"/><td class="lr">op4</td><td class="lr" colspan="4"/><td class="lr">op5</td><td class="lr" colspan="5"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="6">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th><th class="bitfields">op5</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_extract_narrow">SVE2 saturating extract narrow</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_intx_multi_extract_narrow">SME2 multi-vec extract narrow</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_shift_narrow">SVE2 bitwise shift right narrow</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_intx_multi_shift_narrow">SME2 multi-vec shift narrow</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_arith_narrow">SVE2 integer add/subtract narrow high part</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_extract_narrow"><a id="sve_intx_extract_narrow"/><h3 class="iclass">SVE2 saturating extract narrow</h3><p>The encodings in this section are decoded from <a href="#sve_intx_narrowing">SVE2 Narrowing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="lr">tszh</td><td class="lr">1</td><td class="lr" colspan="2">tszl</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_extract_narrow"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqxtnb_z_zz.html">SQXTNB</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqxtnt_z_zz.html">SQXTNT</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="uqxtnb_z_zz.html">UQXTNB</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uqxtnt_z_zz.html">UQXTNT</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqxtunb_z_zz.html">SQXTUNB</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqxtunt_z_zz.html">SQXTUNT</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_multi_extract_narrow"><a id="sve_intx_multi_extract_narrow"/><h3 class="iclass">SME2 multi-vec extract narrow</h3><p>The encodings in this section are decoded from <a href="#sve_intx_narrowing">SVE2 Narrowing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="lr">tszh</td><td class="lr">1</td><td class="lr" colspan="2">tszl</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_multi_extract_narrow"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">tszh</th><th class="bitfields" colspan="" rowspan="">tszl</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="sqcvtn_z_mz2.html">SQCVTN</a></span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="uqcvtn_z_mz2.html">UQCVTN</a></span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="sqcvtun_z_mz2.html">SQCVTUN</a></span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 10</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_shift_narrow"><a id="sve_intx_shift_narrow"/><h3 class="iclass">SVE2 bitwise shift right narrow</h3><p>The encodings in this section are decoded from <a href="#sve_intx_narrowing">SVE2 Narrowing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="lr">tszh</td><td class="lr">1</td><td class="lr" colspan="2">tszl</td><td class="lr" colspan="3">imm3</td><td class="l">0</td><td class="r">0</td><td class="lr">op</td><td class="lr">U</td><td class="lr">R</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_shift_narrow"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqshrunb_z_zi.html">SQSHRUNB</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqshrunt_z_zi.html">SQSHRUNT</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqrshrunb_z_zi.html">SQRSHRUNB</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqrshrunt_z_zi.html">SQRSHRUNT</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="shrnb_z_zi.html">SHRNB</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="shrnt_z_zi.html">SHRNT</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="rshrnb_z_zi.html">RSHRNB</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="rshrnt_z_zi.html">RSHRNT</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqshrnb_z_zi.html">SQSHRNB</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqshrnt_z_zi.html">SQSHRNT</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqrshrnb_z_zi.html">SQRSHRNB</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqrshrnt_z_zi.html">SQRSHRNT</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="uqshrnb_z_zi.html">UQSHRNB</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uqshrnt_z_zi.html">UQSHRNT</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="uqrshrnb_z_zi.html">UQRSHRNB</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uqrshrnt_z_zi.html">UQRSHRNT</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_multi_shift_narrow"><a id="sve_intx_multi_shift_narrow"/><h3 class="iclass">SME2 multi-vec shift narrow</h3><p>The encodings in this section are decoded from <a href="#sve_intx_narrowing">SVE2 Narrowing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr"><ins>op0</ins><del>tszh</del></td><td class="lr">1</td><td class="lr" colspan="5"><del>tszl imm4</del> <ins>opc</ins></td><td class="l">0</td><td class="r">0</td><td class="lr"><ins>op1</ins><del>op</del></td><td class="lr">U</td><td class="lr">R</td><td class="lr">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_multi_shift_narrow"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>op0</ins><del>tszh</del></th><th class="bitfields" colspan="" rowspan=""><ins>opc</ins><del>tszl</del></th><th class="bitfields" colspan="" rowspan=""><ins>op1</ins><del>op</del></th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">R</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"><ins>0xxxx</ins><del>0</del></td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"><ins>1xxxx</ins><del>1</del></td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"><ins>1xxxx</ins><del>1</del></td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqrshrun_z_mz2.html">SQRSHRUN</a></span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield"><ins>1xxxx</ins><del>1</del></td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"><ins>1xxxx</ins><del>1</del></td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqrshrn_z_mz2.html">SQRSHRN</a></span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield"><ins>1xxxx</ins><del>1</del></td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uqrshrn_z_mz2.html">UQRSHRN</a></span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_arith_narrow"><a id="sve_intx_arith_narrow"/><h3 class="iclass">SVE2 integer add/subtract narrow high part</h3><p>The encodings in this section are decoded from <a href="#sve_intx_narrowing">SVE2 Narrowing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="lr">S</td><td class="lr">R</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_arith_narrow"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file addhnb_z_zz.html unchanged">ADDHNB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file addhnt_z_zz.html unchanged">ADDHNT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file raddhnb_z_zz.html unchanged">RADDHNB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file raddhnt_z_zz.html unchanged">RADDHNT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file subhnb_z_zz.html unchanged">SUBHNB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file subhnt_z_zz.html unchanged">SUBHNT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rsubhnb_z_zz.html unchanged">RSUBHNB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rsubhnt_z_zz.html unchanged">RSUBHNT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_histseg_lut"/>SVE2 Histogram Computation (Segment) and Lookup Table</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="1"/><td class="lr">op0</td><td class="lr">1</td><td class="lr" colspan="5"/><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0x1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              001
            </td><td class="iformname"><span class="brokenlink" title="file luti4_z_zz.html unchanged">LUTI4 (8-bit and 16-bit)</span>
                      —
                      <span class="brokenlink" title="file luti4_z_zz.html unchanged">Byte, single register table</span></td><td>(FEAT_SVE2 &amp;&amp; FEAT_LUT) || (FEAT_SME2 &amp;&amp; FEAT_LUT)</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              011
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="iformname"><span class="brokenlink" title="file histseg_z_zz.html unchanged">HISTSEG</span></td><td>FEAT_SVE2</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="iformname"><span class="brokenlink" title="file luti2_z_zz.html unchanged">LUTI2 (8-bit and 16-bit)</span>
                      —
                      <span class="brokenlink" title="file luti2_z_zz.html unchanged">Byte</span></td><td>(FEAT_SVE2 &amp;&amp; FEAT_LUT) || (FEAT_SME2 &amp;&amp; FEAT_LUT)</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1x1
            </td><td class="iformname"><a href="#sve_intx_lut4_16">SVE2 lookup table with 4-bit indices and 16-bit element size</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              x10
            </td><td class="iformname"><span class="brokenlink" title="file luti2_z_zz.html unchanged">LUTI2 (8-bit and 16-bit)</span>
                      —
                      <span class="brokenlink" title="file luti2_z_zz.html unchanged">Halfword</span></td><td>(FEAT_SVE2 &amp;&amp; FEAT_LUT) || (FEAT_SME2 &amp;&amp; FEAT_LUT)</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_lut4_16"><a id="sve_intx_lut4_16"/><h3 class="iclass">SVE2 lookup table with 4-bit indices and 16-bit element size</h3><p>The encodings in this section are decoded from <a href="#sve_intx_histseg_lut">SVE2 Histogram Computation (Segment) and Lookup Table</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">i2</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_lut4_16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file luti4_z_zz.html unchanged">LUTI4 (8-bit and 16-bit)</span>
            —
            <span class="brokenlink" title="file luti4_z_zz.html unchanged">Halfword, two register table</span></td><td>(FEAT_SVE2 &amp;&amp; FEAT_LUT) || (FEAT_SME2 &amp;&amp; FEAT_LUT)</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file luti4_z_zz.html unchanged">LUTI4 (8-bit and 16-bit)</span>
            —
            <span class="brokenlink" title="file luti4_z_zz.html unchanged">Halfword, single register table</span></td><td>(FEAT_SVE2 &amp;&amp; FEAT_LUT) || (FEAT_SME2 &amp;&amp; FEAT_LUT)</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_crypto"/>SVE2 Crypto Extensions</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="2">op1</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">op3</td><td class="lr" colspan="4"/><td class="lr">op4</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00x
            </td><td class="bitfield">
              00000
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_crypto_unary">SVE2 crypto unary operations</a></td></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00x
            </td><td class="bitfield">
              != 00000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              00x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              00x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_crypto_binary_dest">SVE2 crypto destructive binary operations</a></td></tr><tr class="instructiontable"><td class="bitfield">
              xx0
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_crypto_binary_multi2">SVE2 multi-vector AES single round (two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              xx1
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_crypto_binary_multi4">SVE2 multi-vector AES single round (four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01
            </td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              10x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_crypto_binary_const">SVE2 crypto constructive binary operations</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_crypto_pmull_multi">SVE2 Multi-vector polynomial multiply long</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              111
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_crypto_pmlal_multi">SVE2 Multi-vector polynomial multiply long and accumulate vectors</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              11x
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="bitfield">
              00x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_crypto_unary"><a id="sve_crypto_unary"/><h3 class="iclass">SVE2 crypto unary operations</h3><p>The encodings in this section are decoded from <a href="#sve_intx_crypto">SVE2 Crypto Extensions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_crypto_unary"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file aesmc_z_z.html unchanged">AESMC</span></td><td>FEAT_SVE_AES</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file aesimc_z_z.html unchanged">AESIMC</span></td><td>FEAT_SVE_AES</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_crypto_binary_dest"><a id="sve_crypto_binary_dest"/><h3 class="iclass">SVE2 crypto destructive binary operations</h3><p>The encodings in this section are decoded from <a href="#sve_intx_crypto">SVE2 Crypto Extensions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr">op</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">o2</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_crypto_binary_dest"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file aese_z_zz.html unchanged">AESE (vectors)</span></td><td>FEAT_SVE_AES</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file aesd_z_zz.html unchanged">AESD (vectors)</span></td><td>FEAT_SVE_AES</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sm4e_z_zz.html unchanged">SM4E</span></td><td>FEAT_SVE_SM4</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_crypto_binary_multi2"><a id="sve_crypto_binary_multi2"/><h3 class="iclass">SVE2 multi-vector AES single round (two registers)</h3><p>The encodings in this section are decoded from <a href="#sve_intx_crypto">SVE2 Crypto Extensions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="2">i2</td><td class="l">0</td><td class="r">1</td><td class="lr">op</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">o2</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="4">Zdn</td><td class="lr">o3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_crypto_binary_multi2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file aese_mz_zzi.html unchanged">AESE (indexed)</span></td><td>FEAT_SVE_AES2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file aesd_mz_zzi.html unchanged">AESD (indexed)</span></td><td>FEAT_SVE_AES2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file aesemc_mz_zzi.html unchanged">AESEMC</span></td><td>FEAT_SVE_AES2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file aesdimc_mz_zzi.html unchanged">AESDIMC</span></td><td>FEAT_SVE_AES2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_crypto_binary_multi4"><a id="sve_crypto_binary_multi4"/><h3 class="iclass">SVE2 multi-vector AES single round (four registers)</h3><p>The encodings in this section are decoded from <a href="#sve_intx_crypto">SVE2 Crypto Extensions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="2">i2</td><td class="l">1</td><td class="r">1</td><td class="lr">op</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">o2</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Zdn</td><td class="lr" colspan="2">opc3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_crypto_binary_multi4"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">opc3</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file aese_mz_zzi.html unchanged">AESE (indexed)</span></td><td>FEAT_SVE_AES2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file aesd_mz_zzi.html unchanged">AESD (indexed)</span></td><td>FEAT_SVE_AES2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file aesemc_mz_zzi.html unchanged">AESEMC</span></td><td>FEAT_SVE_AES2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file aesdimc_mz_zzi.html unchanged">AESDIMC</span></td><td>FEAT_SVE_AES2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_crypto_binary_const"><a id="sve_crypto_binary_const"/><h3 class="iclass">SVE2 crypto constructive binary operations</h3><p>The encodings in this section are decoded from <a href="#sve_intx_crypto">SVE2 Crypto Extensions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_crypto_binary_const"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sm4ekey_z_zz.html unchanged">SM4EKEY</span></td><td>FEAT_SVE_SM4</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rax1_z_zz.html unchanged">RAX1</span></td><td>FEAT_SVE_SHA3</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_crypto_pmull_multi"><a id="sve_crypto_pmull_multi"/><h3 class="iclass">SVE2 Multi-vector polynomial multiply long</h3><p>The encodings in this section are decoded from <a href="#sve_intx_crypto">SVE2 Crypto Extensions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_crypto_pmull_multi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file pmull_mz_zzw.html unchanged">PMULL</span></td><td>FEAT_SVE_AES2</td></tr><tr><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_crypto_pmlal_multi"><a id="sve_crypto_pmlal_multi"/><h3 class="iclass">SVE2 Multi-vector polynomial multiply long and accumulate vectors</h3><p>The encodings in this section are decoded from <a href="#sve_intx_crypto">SVE2 Crypto Extensions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zda</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_crypto_pmlal_multi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file pmlal_mz_zzzw.html unchanged">PMLAL</span></td><td>FEAT_SVE_AES2</td></tr><tr><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp8_fma_w"/>SVE2 FP8 widening multiply-add</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5"/><td class="l">1</td><td class="r">0</td><td class="lr">op1</td><td class="lr" colspan="1"/><td class="l">1</td><td class="r">0</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp8_fma_long_long">SVE2 FP8 multiply-add long long</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_fp8_fma_long">SVE2 FP8 multiply-add long</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp8_fma_long_long"><a id="sve_fp8_fma_long_long"/><h3 class="iclass">SVE2 FP8 multiply-add long long</h3><p>The encodings in this section are decoded from <a href="#sve_fp8_fma_w">SVE2 FP8 widening multiply-add</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">TT</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp8_fma_long_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">TT</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fmlallbb_z32_z8z8z8.html unchanged">FMLALLBB (vectors)</span></td><td>FEAT_SSVE_FP8FMA || (FEAT_SVE2 &amp;&amp; FEAT_FP8FMA)</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fmlallbt_z32_z8z8z8.html unchanged">FMLALLBT (vectors)</span></td><td>FEAT_SSVE_FP8FMA || (FEAT_SVE2 &amp;&amp; FEAT_FP8FMA)</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fmlalltb_z32_z8z8z8.html unchanged">FMLALLTB (vectors)</span></td><td>FEAT_SSVE_FP8FMA || (FEAT_SVE2 &amp;&amp; FEAT_FP8FMA)</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file fmlalltt_z32_z8z8z8.html unchanged">FMLALLTT (vectors)</span></td><td>FEAT_SSVE_FP8FMA || (FEAT_SVE2 &amp;&amp; FEAT_FP8FMA)</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp8_fma_long"><a id="sve_fp8_fma_long"/><h3 class="iclass">SVE2 FP8 multiply-add long</h3><p>The encodings in this section are decoded from <a href="#sve_fp8_fma_w">SVE2 FP8 widening multiply-add</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="lr">T</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp8_fma_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlalb_z_z8z8z8.html unchanged">FMLALB (vectors, FP8 to FP16)</span></td><td>FEAT_SSVE_FP8FMA || (FEAT_SVE2 &amp;&amp; FEAT_FP8FMA)</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlalt_z_z8z8z8.html unchanged">FMLALT (vectors, FP8 to FP16)</span></td><td>FEAT_SSVE_FP8FMA || (FEAT_SVE2 &amp;&amp; FEAT_FP8FMA)</td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_zeroing_unary"/>SVE2 floating-point unary operations - zeroing predicated</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">op0</td><td class="lr">1</td><td class="lr" colspan="15"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00x
            </td><td class="iformname"><a href="#sve_fp_z2op_p_zd_a">Floating-point round to integral value (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              010
            </td><td class="iformname"><a href="#sve_fp_z2op_p_zd_b_0">Floating-point convert (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              011
            </td><td class="iformname"><a href="#sve_fp_z2op_p_zd_b_1">Floating-point square root (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10x
            </td><td class="iformname"><a href="#sve_fp_z2op_p_zd_c">Floating-point round and convert from integer (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11x
            </td><td class="iformname"><a href="#sve_fp_z2op_p_zd_d">Floating-point log and convert to integer</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_z2op_p_zd_a"><a id="sve_fp_z2op_p_zd_a"/><h3 class="iclass">Floating-point round to integral value (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_fp_zeroing_unary">SVE2 floating-point unary operations - zeroing predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_z2op_p_zd_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file frinta_z_p_z.html unchanged">FRINT&lt;r></span>
            —
            <span class="brokenlink" title="file frinta_z_p_z.html unchanged">Nearest with ties to even, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file frinta_z_p_z.html unchanged">FRINT&lt;r></span>
            —
            <span class="brokenlink" title="file frinta_z_p_z.html unchanged">Toward plus infinity, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file frinta_z_p_z.html unchanged">FRINT&lt;r></span>
            —
            <span class="brokenlink" title="file frinta_z_p_z.html unchanged">Toward minus infinity, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file frinta_z_p_z.html unchanged">FRINT&lt;r></span>
            —
            <span class="brokenlink" title="file frinta_z_p_z.html unchanged">Toward zero, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file frinta_z_p_z.html unchanged">FRINT&lt;r></span>
            —
            <span class="brokenlink" title="file frinta_z_p_z.html unchanged">Nearest with ties to away, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file frinta_z_p_z.html unchanged">FRINT&lt;r></span>
            —
            <span class="brokenlink" title="file frinta_z_p_z.html unchanged">Current mode signalling inexact, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file frinta_z_p_z.html unchanged">FRINT&lt;r></span>
            —
            <span class="brokenlink" title="file frinta_z_p_z.html unchanged">Current mode, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_z2op_p_zd_b_0"><a id="sve_fp_z2op_p_zd_b_0"/><h3 class="iclass">Floating-point convert (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_fp_zeroing_unary">SVE2 floating-point unary operations - zeroing predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_z2op_p_zd_b_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">x0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fcvtx_z_p_z.html unchanged">FCVTX</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fcvt_z_p_z.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_z_p_z.html unchanged">Single-precision to half-precision, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fcvt_z_p_z.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_z_p_z.html unchanged">Half-precision to single-precision, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file bfcvt_z_p_z.html unchanged">BFCVT</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fcvt_z_p_z.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_z_p_z.html unchanged">Double-precision to half-precision, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fcvt_z_p_z.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_z_p_z.html unchanged">Half-precision to double-precision, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fcvt_z_p_z.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_z_p_z.html unchanged">Double-precision to single-precision, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file fcvt_z_p_z.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_z_p_z.html unchanged">Single-precision to double-precision, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_z2op_p_zd_b_1"><a id="sve_fp_z2op_p_zd_b_1"/><h3 class="iclass">Floating-point square root (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_fp_zeroing_unary">SVE2 floating-point unary operations - zeroing predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_z2op_p_zd_b_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file frecpx_z_p_z.html unchanged">FRECPX</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fsqrt_z_p_z.html unchanged">FSQRT</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_z2op_p_zd_c"><a id="sve_fp_z2op_p_zd_c"/><h3 class="iclass">Floating-point round and convert from integer (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_fp_zeroing_unary">SVE2 floating-point unary operations - zeroing predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">o2</td><td class="lr">1</td><td class="lr">o3</td><td class="lr">U</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_z2op_p_zd_c"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file frint32z_z_p_z.html unchanged">FRINT32Z</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file frint32x_z_p_z.html unchanged">FRINT32X</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file frint64z_z_p_z.html unchanged">FRINT64Z</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file frint64x_z_p_z.html unchanged">FRINT64X</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="scvtf_z_p_z.html">SCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="scvtf_z_p_z.html#scvtf_z_p_z_h2fp16z">16-bit to half-precision, zeroing</a></span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ucvtf_z_p_z.html">UCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="ucvtf_z_p_z.html#ucvtf_z_p_z_h2fp16z">16-bit to half-precision, zeroing</a></span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="scvtf_z_p_z.html">SCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="scvtf_z_p_z.html#scvtf_z_p_z_w2fp16z">32-bit to half-precision, zeroing</a></span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ucvtf_z_p_z.html">UCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="ucvtf_z_p_z.html#ucvtf_z_p_z_w2fp16z">32-bit to half-precision, zeroing</a></span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="scvtf_z_p_z.html">SCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="scvtf_z_p_z.html#scvtf_z_p_z_x2fp16z">64-bit to half-precision, zeroing</a></span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ucvtf_z_p_z.html">UCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="ucvtf_z_p_z.html#ucvtf_z_p_z_x2fp16z">64-bit to half-precision, zeroing</a></span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="scvtf_z_p_z.html">SCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="scvtf_z_p_z.html#scvtf_z_p_z_w2sz">32-bit to single-precision, zeroing</a></span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ucvtf_z_p_z.html">UCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="ucvtf_z_p_z.html#ucvtf_z_p_z_w2sz">32-bit to single-precision, zeroing</a></span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="scvtf_z_p_z.html">SCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="scvtf_z_p_z.html#scvtf_z_p_z_w2dz">32-bit to double-precision, zeroing</a></span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ucvtf_z_p_z.html">UCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="ucvtf_z_p_z.html#ucvtf_z_p_z_w2dz">32-bit to double-precision, zeroing</a></span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="scvtf_z_p_z.html">SCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="scvtf_z_p_z.html#scvtf_z_p_z_x2sz">64-bit to single-precision, zeroing</a></span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ucvtf_z_p_z.html">UCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="ucvtf_z_p_z.html#ucvtf_z_p_z_x2sz">64-bit to single-precision, zeroing</a></span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="scvtf_z_p_z.html">SCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="scvtf_z_p_z.html#scvtf_z_p_z_x2dz">64-bit to double-precision, zeroing</a></span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ucvtf_z_p_z.html">UCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="ucvtf_z_p_z.html#ucvtf_z_p_z_x2dz">64-bit to double-precision, zeroing</a></span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_z2op_p_zd_d"><a id="sve_fp_z2op_p_zd_d"/><h3 class="iclass">Floating-point log and convert to integer</h3><p>The encodings in this section are decoded from <a href="#sve_fp_zeroing_unary">SVE2 floating-point unary operations - zeroing predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">o2</td><td class="lr">1</td><td class="lr">o3</td><td class="lr">U</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_z2op_p_zd_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file flogb_z_p_z.html unchanged">FLOGB</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">FCVTZS</span>
            —
            <span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">Half-precision to 16-bit, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">FCVTZU</span>
            —
            <span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">Half-precision to 16-bit, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">FCVTZS</span>
            —
            <span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">Half-precision to 32-bit, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">FCVTZU</span>
            —
            <span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">Half-precision to 32-bit, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">FCVTZS</span>
            —
            <span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">Half-precision to 64-bit, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">FCVTZU</span>
            —
            <span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">Half-precision to 64-bit, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">FCVTZS</span>
            —
            <span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">Single-precision to 32-bit, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">FCVTZU</span>
            —
            <span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">Single-precision to 32-bit, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">FCVTZS</span>
            —
            <span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">Double-precision to 32-bit, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">FCVTZU</span>
            —
            <span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">Double-precision to 32-bit, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">FCVTZS</span>
            —
            <span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">Single-precision to 64-bit, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">FCVTZU</span>
            —
            <span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">Single-precision to 64-bit, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">FCVTZS</span>
            —
            <span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">Double-precision to 64-bit, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">FCVTZU</span>
            —
            <span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">Double-precision to 64-bit, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_fma_w_by_indexed_elem"/>SVE floating-point widening multiply-add - indexed</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op0</td><td class="lr" colspan="1"/><td class="lr">1</td><td class="lr" colspan="5"/><td class="l">0</td><td class="r">1</td><td class="lr">op1</td><td class="lr">0</td><td class="lr" colspan="12"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_fp_fdot_by_indexed_elem">SVE BFloat16 floating-point dot product (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fma_long_by_indexed_elem">SVE floating-point multiply-add long (indexed)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_fdot_by_indexed_elem"><a id="sve_fp_fdot_by_indexed_elem"/><h3 class="iclass">SVE BFloat16 floating-point dot product (indexed)</h3><p>The encodings in this section are decoded from <a href="#sve_fp_fma_w_by_indexed_elem">SVE floating-point widening multiply-add - indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="2">i2</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td class="r">1</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fdot_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">x1</td><td class="iformname"><span class="brokenlink" title="file fdot_z_zz8z8i.html unchanged">FDOT (2-way, indexed, FP8 to FP16)</span></td><td>FEAT_SSVE_FP8DOT2 || (FEAT_SVE2 &amp;&amp; FEAT_FP8DOT2)</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="fdot_z_zzzi.html">FDOT (2-way, indexed, FP16 to FP32)</a></span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="bfdot_z_zzzi.html">BFDOT (indexed)</a></span></td><td>(FEAT_SVE &amp;&amp; FEAT_BF16) || (FEAT_SME &amp;&amp; FEAT_BF16)</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fdot_z32_zz8z8i.html unchanged">FDOT (4-way, indexed)</span></td><td>FEAT_SSVE_FP8DOT4 || (FEAT_SVE2 &amp;&amp; FEAT_FP8DOT4)</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fma_long_by_indexed_elem"><a id="sve_fp_fma_long_by_indexed_elem"/><h3 class="iclass">SVE floating-point multiply-add long (indexed)</h3><p>The encodings in this section are decoded from <a href="#sve_fp_fma_w_by_indexed_elem">SVE floating-point widening multiply-add - indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr">o2</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td class="r">1</td><td class="lr">op</td><td class="lr">0</td><td class="lr">i3l</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fma_long_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fmlalb_z_zzzi.html">FMLALB (indexed, FP16 to FP32)</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="fmlalt_z_zzzi.html">FMLALT (indexed, FP16 to FP32)</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fmlslb_z_zzzi.html">FMLSLB (indexed)</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="fmlslt_z_zzzi.html">FMLSLT (indexed)</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="bfmlalb_z_zzzi.html">BFMLALB (indexed)</a></span></td><td>(FEAT_SVE &amp;&amp; FEAT_BF16) || (FEAT_SME &amp;&amp; FEAT_BF16)</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="bfmlalt_z_zzzi.html">BFMLALT (indexed)</a></span></td><td>(FEAT_SVE &amp;&amp; FEAT_BF16) || (FEAT_SME &amp;&amp; FEAT_BF16)</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="bfmlslb_z_zzzi.html">BFMLSLB (indexed)</a></span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="bfmlslt_z_zzzi.html">BFMLSLT (indexed)</a></span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_fma_w"/>SVE floating-point widening multiply-add</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op0</td><td class="lr" colspan="1"/><td class="lr">1</td><td class="lr" colspan="5"/><td class="l">1</td><td class="r">0</td><td class="lr">op1</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="11"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_fp_fdot">SVE BFloat16 floating-point dot product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fma_long">SVE floating-point multiply-add long</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_fdot"><a id="sve_fp_fdot"/><h3 class="iclass">SVE BFloat16 floating-point dot product</h3><p>The encodings in this section are decoded from <a href="#sve_fp_fma_w">SVE floating-point widening multiply-add</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="lr">o2</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fdot"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fdot_z_zzz.html">FDOT (2-way, vectors, FP16 to FP32)</a></span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fdot_z_zz8z8.html unchanged">FDOT (2-way, vectors, FP8 to FP16)</span></td><td>FEAT_SSVE_FP8DOT2 || (FEAT_SVE2 &amp;&amp; FEAT_FP8DOT2)</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="bfdot_z_zzz.html">BFDOT (vectors)</a></span></td><td>(FEAT_SVE &amp;&amp; FEAT_BF16) || (FEAT_SME &amp;&amp; FEAT_BF16)</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fdot_z32_zz8z8.html unchanged">FDOT (4-way, vectors)</span></td><td>FEAT_SSVE_FP8DOT4 || (FEAT_SVE2 &amp;&amp; FEAT_FP8DOT4)</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fma_long"><a id="sve_fp_fma_long"/><h3 class="iclass">SVE floating-point multiply-add long</h3><p>The encodings in this section are decoded from <a href="#sve_fp_fma_w">SVE floating-point widening multiply-add</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr">o2</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td class="r">0</td><td class="lr">op</td><td class="l">0</td><td class="r">0</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fma_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fmlalb_z_zzz.html">FMLALB (vectors, FP16 to FP32)</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="fmlalt_z_zzz.html">FMLALT (vectors, FP16 to FP32)</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fmlslb_z_zzz.html">FMLSLB (vectors)</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="fmlslt_z_zzz.html">FMLSLT (vectors)</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="bfmlalb_z_zzz.html">BFMLALB (vectors)</a></span></td><td>(FEAT_SVE &amp;&amp; FEAT_BF16) || (FEAT_SME &amp;&amp; FEAT_BF16)</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="bfmlalt_z_zzz.html">BFMLALT (vectors)</a></span></td><td>(FEAT_SVE &amp;&amp; FEAT_BF16) || (FEAT_SME &amp;&amp; FEAT_BF16)</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="bfmlslb_z_zzz.html">BFMLSLB (vectors)</a></span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="bfmlslt_z_zzz.html">BFMLSLT (vectors)</a></span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_unary_unpred"/>SVE floating-point unary operations - unpredicated</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">op0</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="l">0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4"/><td class="lr">op3</td><td class="lr" colspan="5"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              00x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp8_fcvt_wide">SVE2 FP8 upconverts</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              010
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_fp8_fcvt_narrow">SVE2 FP8 downconverts</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              010
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              011
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11x
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_2op_u_zd">SVE floating-point reciprocal estimate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11x
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp8_fcvt_wide"><a id="sve_fp8_fcvt_wide"/><h3 class="iclass">SVE2 FP8 upconverts</h3><p>The encodings in this section are decoded from <a href="#sve_fp_unary_unpred">SVE floating-point unary operations - unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="l">0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp8_fcvt_wide"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file f1cvt_z_z8.html unchanged">F1CVT, F2CVT</span>
            —
            <span class="brokenlink" title="file f1cvt_z_z8.html unchanged">F1CVT</span></td><td>(FEAT_SVE2 &amp;&amp; FEAT_FP8) || (FEAT_SME2 &amp;&amp; FEAT_FP8)</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file f1cvt_z_z8.html unchanged">F1CVT, F2CVT</span>
            —
            <span class="brokenlink" title="file f1cvt_z_z8.html unchanged">F2CVT</span></td><td>(FEAT_SVE2 &amp;&amp; FEAT_FP8) || (FEAT_SME2 &amp;&amp; FEAT_FP8)</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file bf1cvt_z_z8.html unchanged">BF1CVT, BF2CVT</span>
            —
            <span class="brokenlink" title="file bf1cvt_z_z8.html unchanged">BF1CVT</span></td><td>(FEAT_SVE2 &amp;&amp; FEAT_FP8) || (FEAT_SME2 &amp;&amp; FEAT_FP8)</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file bf1cvt_z_z8.html unchanged">BF1CVT, BF2CVT</span>
            —
            <span class="brokenlink" title="file bf1cvt_z_z8.html unchanged">BF2CVT</span></td><td>(FEAT_SVE2 &amp;&amp; FEAT_FP8) || (FEAT_SME2 &amp;&amp; FEAT_FP8)</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file f1cvtlt_z_z8.html unchanged">F1CVTLT, F2CVTLT</span>
            —
            <span class="brokenlink" title="file f1cvtlt_z_z8.html unchanged">F1CVTLT</span></td><td>(FEAT_SVE2 &amp;&amp; FEAT_FP8) || (FEAT_SME2 &amp;&amp; FEAT_FP8)</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file f1cvtlt_z_z8.html unchanged">F1CVTLT, F2CVTLT</span>
            —
            <span class="brokenlink" title="file f1cvtlt_z_z8.html unchanged">F2CVTLT</span></td><td>(FEAT_SVE2 &amp;&amp; FEAT_FP8) || (FEAT_SME2 &amp;&amp; FEAT_FP8)</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file bf1cvtlt_z_z8.html unchanged">BF1CVTLT, BF2CVTLT</span>
            —
            <span class="brokenlink" title="file bf1cvtlt_z_z8.html unchanged">BF1CVTLT</span></td><td>(FEAT_SVE2 &amp;&amp; FEAT_FP8) || (FEAT_SME2 &amp;&amp; FEAT_FP8)</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file bf1cvtlt_z_z8.html unchanged">BF1CVTLT, BF2CVTLT</span>
            —
            <span class="brokenlink" title="file bf1cvtlt_z_z8.html unchanged">BF2CVTLT</span></td><td>(FEAT_SVE2 &amp;&amp; FEAT_FP8) || (FEAT_SME2 &amp;&amp; FEAT_FP8)</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp8_fcvt_narrow"><a id="sve_fp8_fcvt_narrow"/><h3 class="iclass">SVE2 FP8 downconverts</h3><p>The encodings in this section are decoded from <a href="#sve_fp_unary_unpred">SVE floating-point unary operations - unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp8_fcvt_narrow"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fcvtn_z8_mz2.html unchanged">FCVTN</span></td><td>(FEAT_SVE2 &amp;&amp; FEAT_FP8) || (FEAT_SME2 &amp;&amp; FEAT_FP8)</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fcvtnb_z8_mz2.html unchanged">FCVTNB</span></td><td>(FEAT_SVE2 &amp;&amp; FEAT_FP8) || (FEAT_SME2 &amp;&amp; FEAT_FP8)</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file bfcvtn_z8_mz2.html unchanged">BFCVTN</span></td><td>(FEAT_SVE2 &amp;&amp; FEAT_FP8) || (FEAT_SME2 &amp;&amp; FEAT_FP8)</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file fcvtnt_z8_mz2.html unchanged">FCVTNT (unpredicated)</span></td><td>(FEAT_SVE2 &amp;&amp; FEAT_FP8) || (FEAT_SME2 &amp;&amp; FEAT_FP8)</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_2op_u_zd"><a id="sve_fp_2op_u_zd"/><h3 class="iclass">SVE floating-point reciprocal estimate (unpredicated)</h3><p>The encodings in this section are decoded from <a href="#sve_fp_unary_unpred">SVE floating-point unary operations - unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="l">0</td><td>0</td><td>1</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_u_zd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="frecpe_z_z.html">FRECPE</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="frsqrte_z_z.html">FRSQRTE</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_cmpzero"/>SVE floating-point compare - with zero</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2"/><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">op0</td><td class="lr" colspan="2"/><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_fp_2op_p_pd">SVE floating-point compare with zero</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_pd"><a id="sve_fp_2op_p_pd"/><h3 class="iclass">SVE floating-point compare with zero</h3><p>The encodings in this section are decoded from <a href="#sve_fp_cmpzero">SVE floating-point compare - with zero</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr">eq</td><td class="lr">lt</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">ne</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_pd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">eq</th><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">FCM&lt;cc> (zero)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">Greater than or equal</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">FCM&lt;cc> (zero)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">Greater than</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">FCM&lt;cc> (zero)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">Less than</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">FCM&lt;cc> (zero)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">Less than or equal</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">FCM&lt;cc> (zero)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">Equal</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">FCM&lt;cc> (zero)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">Not equal</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_slowreduce"/>SVE floating-point accumulating reduction</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2"/><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">op0</td><td class="lr" colspan="2"/><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_fp_2op_p_vd">SVE floating-point serial reduction (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_vd"><a id="sve_fp_2op_p_vd"/><h3 class="iclass">SVE floating-point serial reduction (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_fp_slowreduce">SVE floating-point accumulating reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Vdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_vd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fadda_v_p_z.html unchanged">FADDA</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_pred"/>SVE floating-point arithmetic - predicated</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2"/><td class="lr">0</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="3"/><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="6"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_2op_p_zds">SVE floating-point arithmetic (predicated)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="ftmad_z_zzi.html">FTMAD</a></span></td><td>FEAT_SVE</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              0000
            </td><td class="iformname"><a href="#sve_fp_2op_i_p_zds">SVE floating-point arithmetic with immediate (predicated)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              != 0000
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_zds"><a id="sve_fp_2op_p_zds"/><h3 class="iclass">SVE floating-point arithmetic (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_fp_pred">SVE floating-point arithmetic - predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">opc</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_zds"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file fsubr_z_p_zz.html unchanged">FSUBR (vectors)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield"/><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file fabd_z_p_zz.html unchanged">FABD</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield"/><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file fmulx_z_p_zz.html unchanged">FMULX</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield"/><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file fdivr_z_p_zz.html unchanged">FDIVR</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield"/><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file fdiv_z_p_zz.html unchanged">FDIV</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield"/><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file famax_z_p_zz.html unchanged">FAMAX</span></td><td>(FEAT_SVE2 &amp;&amp; FEAT_FAMINMAX) || (FEAT_SME2 &amp;&amp; FEAT_FAMINMAX)</td></tr><tr><td class="bitfield"/><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file famin_z_p_zz.html unchanged">FAMIN</span></td><td>(FEAT_SVE2 &amp;&amp; FEAT_FAMINMAX) || (FEAT_SME2 &amp;&amp; FEAT_FAMINMAX)</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file bfadd_z_p_zz.html unchanged">BFADD (predicated)</span></td><td>FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file bfsub_z_p_zz.html unchanged">BFSUB (predicated)</span></td><td>FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file bfmul_z_p_zz.html unchanged">BFMUL (vectors, predicated)</span></td><td>FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file bfmaxnm_z_p_zz.html unchanged">BFMAXNM</span></td><td>FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file bfminnm_z_p_zz.html unchanged">BFMINNM</span></td><td>FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file bfmax_z_p_zz.html unchanged">BFMAX</span></td><td>FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file bfmin_z_p_zz.html unchanged">BFMIN</span></td><td>FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file bfscale_z_p_zz.html unchanged">BFSCALE</span></td><td>FEAT_SVE_BFSCALE</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file fadd_z_p_zz.html unchanged">FADD (vectors, predicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file fsub_z_p_zz.html unchanged">FSUB (vectors, predicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file fmul_z_p_zz.html unchanged">FMUL (vectors, predicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file fmaxnm_z_p_zz.html unchanged">FMAXNM (vectors)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file fminnm_z_p_zz.html unchanged">FMINNM (vectors)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file fmax_z_p_zz.html unchanged">FMAX (vectors)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file fmin_z_p_zz.html unchanged">FMIN (vectors)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file fscale_z_p_zz.html unchanged">FSCALE</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_2op_i_p_zds"><a id="sve_fp_2op_i_p_zds"/><h3 class="iclass">SVE floating-point arithmetic with immediate (predicated)</h3><p>The encodings in this section are decoded from <a href="#sve_fp_pred">SVE floating-point arithmetic - predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">i1</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_i_p_zds"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fadd_z_p_zs.html unchanged">FADD (immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fsub_z_p_zs.html unchanged">FSUB (immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fmul_z_p_zs.html unchanged">FMUL (immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file fsubr_z_p_zs.html unchanged">FSUBR (immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fmaxnm_z_p_zs.html unchanged">FMAXNM (immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file fminnm_z_p_zs.html unchanged">FMINNM (immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmax_z_p_zs.html unchanged">FMAX (immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fmin_z_p_zs.html unchanged">FMIN (immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_unary"/>SVE floating-point unary operations - merging predicated</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2"/><td class="lr">0</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="2"/><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00x
            </td><td class="iformname"><a href="#sve_fp_2op_p_zd_a">SVE floating-point round to integral value</a></td></tr><tr class="instructiontable"><td class="bitfield">
              010
            </td><td class="iformname"><a href="#sve_fp_2op_p_zd_b_0">SVE floating-point convert precision</a></td></tr><tr class="instructiontable"><td class="bitfield">
              011
            </td><td class="iformname"><a href="#sve_fp_2op_p_zd_b_1">SVE floating-point unary operations</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10x
            </td><td class="iformname"><a href="#sve_fp_2op_p_zd_c">SVE integer convert to floating-point</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11x
            </td><td class="iformname"><a href="#sve_fp_2op_p_zd_d">SVE floating-point convert to integer</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_zd_a"><a id="sve_fp_2op_p_zd_a"/><h3 class="iclass">SVE floating-point round to integral value</h3><p>The encodings in this section are decoded from <a href="#sve_fp_unary">SVE floating-point unary operations - merging predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_zd_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file frinta_z_p_z.html unchanged">FRINT&lt;r></span>
            —
            <span class="brokenlink" title="file frinta_z_p_z.html unchanged">Nearest with ties to even, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file frinta_z_p_z.html unchanged">FRINT&lt;r></span>
            —
            <span class="brokenlink" title="file frinta_z_p_z.html unchanged">Toward plus infinity, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file frinta_z_p_z.html unchanged">FRINT&lt;r></span>
            —
            <span class="brokenlink" title="file frinta_z_p_z.html unchanged">Toward minus infinity, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file frinta_z_p_z.html unchanged">FRINT&lt;r></span>
            —
            <span class="brokenlink" title="file frinta_z_p_z.html unchanged">Toward zero, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file frinta_z_p_z.html unchanged">FRINT&lt;r></span>
            —
            <span class="brokenlink" title="file frinta_z_p_z.html unchanged">Nearest with ties to away, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file frinta_z_p_z.html unchanged">FRINT&lt;r></span>
            —
            <span class="brokenlink" title="file frinta_z_p_z.html unchanged">Current mode signalling inexact, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file frinta_z_p_z.html unchanged">FRINT&lt;r></span>
            —
            <span class="brokenlink" title="file frinta_z_p_z.html unchanged">Current mode, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_zd_b_0"><a id="sve_fp_2op_p_zd_b_0"/><h3 class="iclass">SVE floating-point convert precision</h3><p>The encodings in this section are decoded from <a href="#sve_fp_unary">SVE floating-point unary operations - merging predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc2</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_zd_b_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">x0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fcvtx_z_p_z.html unchanged">FCVTX</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fcvt_z_p_z.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_z_p_z.html unchanged">Single-precision to half-precision, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fcvt_z_p_z.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_z_p_z.html unchanged">Half-precision to single-precision, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file bfcvt_z_p_z.html unchanged">BFCVT</span></td><td>(FEAT_SVE &amp;&amp; FEAT_BF16) || (FEAT_SME &amp;&amp; FEAT_BF16)</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fcvt_z_p_z.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_z_p_z.html unchanged">Double-precision to half-precision, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fcvt_z_p_z.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_z_p_z.html unchanged">Half-precision to double-precision, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fcvt_z_p_z.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_z_p_z.html unchanged">Double-precision to single-precision, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file fcvt_z_p_z.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_z_p_z.html unchanged">Single-precision to double-precision, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_zd_b_1"><a id="sve_fp_2op_p_zd_b_1"/><h3 class="iclass">SVE floating-point unary operations</h3><p>The encodings in this section are decoded from <a href="#sve_fp_unary">SVE floating-point unary operations - merging predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_zd_b_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file frecpx_z_p_z.html unchanged">FRECPX</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fsqrt_z_p_z.html unchanged">FSQRT</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_zd_c"><a id="sve_fp_2op_p_zd_c"/><h3 class="iclass">SVE integer convert to floating-point</h3><p>The encodings in this section are decoded from <a href="#sve_fp_unary">SVE floating-point unary operations - merging predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc2</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_zd_c"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0x</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file frint32z_z_p_z.html unchanged">FRINT32Z</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file frint32x_z_p_z.html unchanged">FRINT32X</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1x</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file frint64z_z_p_z.html unchanged">FRINT64Z</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1x</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file frint64x_z_p_z.html unchanged">FRINT64X</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="scvtf_z_p_z.html">SCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="scvtf_z_p_z.html#scvtf_z_p_z_h2fp16">16-bit to half-precision, merging</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ucvtf_z_p_z.html">UCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="ucvtf_z_p_z.html#ucvtf_z_p_z_h2fp16">16-bit to half-precision, merging</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="scvtf_z_p_z.html">SCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="scvtf_z_p_z.html#scvtf_z_p_z_w2fp16">32-bit to half-precision, merging</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ucvtf_z_p_z.html">UCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="ucvtf_z_p_z.html#ucvtf_z_p_z_w2fp16">32-bit to half-precision, merging</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="scvtf_z_p_z.html">SCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="scvtf_z_p_z.html#scvtf_z_p_z_x2fp16">64-bit to half-precision, merging</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ucvtf_z_p_z.html">UCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="ucvtf_z_p_z.html#ucvtf_z_p_z_x2fp16">64-bit to half-precision, merging</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="scvtf_z_p_z.html">SCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="scvtf_z_p_z.html#scvtf_z_p_z_w2s">32-bit to single-precision, merging</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ucvtf_z_p_z.html">UCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="ucvtf_z_p_z.html#ucvtf_z_p_z_w2s">32-bit to single-precision, merging</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">!= 10</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="scvtf_z_p_z.html">SCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="scvtf_z_p_z.html#scvtf_z_p_z_w2d">32-bit to double-precision, merging</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ucvtf_z_p_z.html">UCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="ucvtf_z_p_z.html#ucvtf_z_p_z_w2d">32-bit to double-precision, merging</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="scvtf_z_p_z.html">SCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="scvtf_z_p_z.html#scvtf_z_p_z_x2s">64-bit to single-precision, merging</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ucvtf_z_p_z.html">UCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="ucvtf_z_p_z.html#ucvtf_z_p_z_x2s">64-bit to single-precision, merging</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="scvtf_z_p_z.html">SCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="scvtf_z_p_z.html#scvtf_z_p_z_x2d">64-bit to double-precision, merging</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ucvtf_z_p_z.html">UCVTF<ins> (predicated)</ins></a></span>
            —
            <span class="goodlink"><a href="ucvtf_z_p_z.html#ucvtf_z_p_z_x2d">64-bit to double-precision, merging</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_zd_d"><a id="sve_fp_2op_p_zd_d"/><h3 class="iclass">SVE floating-point convert to integer</h3><p>The encodings in this section are decoded from <a href="#sve_fp_unary">SVE floating-point unary operations - merging predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc2</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_zd_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file flogb_z_p_z.html unchanged">FLOGB</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">FCVTZS</span>
            —
            <span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">Half-precision to 16-bit, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">FCVTZU</span>
            —
            <span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">Half-precision to 16-bit, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">FCVTZS</span>
            —
            <span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">Half-precision to 32-bit, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">FCVTZU</span>
            —
            <span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">Half-precision to 32-bit, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">FCVTZS</span>
            —
            <span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">Half-precision to 64-bit, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">FCVTZU</span>
            —
            <span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">Half-precision to 64-bit, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">FCVTZS</span>
            —
            <span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">Single-precision to 32-bit, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">FCVTZU</span>
            —
            <span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">Single-precision to 32-bit, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">!= 10</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">FCVTZS</span>
            —
            <span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">Double-precision to 32-bit, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">FCVTZU</span>
            —
            <span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">Double-precision to 32-bit, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">FCVTZS</span>
            —
            <span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">Single-precision to 64-bit, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">FCVTZU</span>
            —
            <span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">Single-precision to 64-bit, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">FCVTZS</span>
            —
            <span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">Double-precision to 64-bit, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">FCVTZU</span>
            —
            <span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">Double-precision to 64-bit, merging</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_fma"/>SVE floating-point multiply-add</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="5"/><td class="lr">op0</td><td class="lr" colspan="15"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_fp_3op_p_zds_a">SVE floating-point multiply-accumulate writing addend</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_fp_3op_p_zds_b">SVE floating-point multiply-accumulate writing multiplicand</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_3op_p_zds_a"><a id="sve_fp_3op_p_zds_a"/><h3 class="iclass">SVE floating-point multiply-accumulate writing addend</h3><p>The encodings in this section are decoded from <a href="#sve_fp_fma">SVE floating-point multiply-add</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_3op_p_zds_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file bfmla_z_p_zzz.html unchanged">BFMLA (vectors)</span></td><td>FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file bfmls_z_p_zzz.html unchanged">BFMLS (vectors)</span></td><td>FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fmla_z_p_zzz.html unchanged">FMLA (vectors)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fmls_z_p_zzz.html unchanged">FMLS (vectors)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fnmla_z_p_zzz.html unchanged">FNMLA</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file fnmls_z_p_zzz.html unchanged">FNMLS</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_3op_p_zds_b"><a id="sve_fp_3op_p_zds_b"/><h3 class="iclass">SVE floating-point multiply-accumulate writing multiplicand</h3><p>The encodings in this section are decoded from <a href="#sve_fp_fma">SVE floating-point multiply-add</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Za</td><td class="lr">1</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_3op_p_zds_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fmad_z_p_zzz.html unchanged">FMAD</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fmsb_z_p_zzz.html unchanged">FMSB</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fnmad_z_p_zzz.html unchanged">FNMAD</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file fnmsb_z_p_zzz.html unchanged">FNMSB</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_mem32"/>SVE Memory - 32-bit Gather and Unsized Contiguous</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">op2</td><td class="lr" colspan="8"/><td class="lr">op3</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_32b_prfm_sv">SVE 32-bit gather prefetch (scalar plus 32-bit scaled offsets)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_32b_gld_sv_a">SVE 32-bit gather load halfwords (scalar plus 32-bit scaled offsets)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_32b_gld_sv_b">SVE 32-bit gather load words (scalar plus 32-bit scaled offsets)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file ldr_p_bi.html unchanged">LDR (predicate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              010
            </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file ldr_z_bi.html unchanged">LDR (vector)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_prfm_si">SVE contiguous prefetch (scalar plus immediate)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              10x
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_32b_gldnt_vs">SVE2 32-bit gather non-temporal load (vector plus scalar)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_prfm_ss">SVE contiguous prefetch (scalar plus scalar)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_32b_prfm_vi">SVE 32-bit gather prefetch (vector plus immediate)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              11x
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_32b_gld_vi">SVE 32-bit gather load (vector plus immediate)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1x
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_ld_dup">SVE load and broadcast element</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 11
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_32b_gld_vs">SVE 32-bit gather load (scalar plus 32-bit unscaled offsets)</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_32b_prfm_sv"><a id="sve_mem_32b_prfm_sv"/><h3 class="iclass">SVE 32-bit gather prefetch (scalar plus 32-bit scaled offsets)</h3><p>The encodings in this section are decoded from <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr">xs</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_32b_prfm_sv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file prfb_i_p_bz.html unchanged">PRFB (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file prfh_i_p_bz.html unchanged">PRFH (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file prfw_i_p_bz.html unchanged">PRFW (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file prfd_i_p_bz.html unchanged">PRFD (scalar plus vector)</span></td><td>FEAT_SVE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_32b_gld_sv_a"><a id="sve_mem_32b_gld_sv_a"/><h3 class="iclass">SVE 32-bit gather load halfwords (scalar plus 32-bit scaled offsets)</h3><p>The encodings in this section are decoded from <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="lr">xs</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_32b_gld_sv_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1sh_z_p_bz.html unchanged">LD1SH (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1sh_z_p_bz.html unchanged">LDFF1SH (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1h_z_p_bz.html unchanged">LD1H (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1h_z_p_bz.html unchanged">LDFF1H (scalar plus vector)</span></td><td>FEAT_SVE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_32b_gld_sv_b"><a id="sve_mem_32b_gld_sv_b"/><h3 class="iclass">SVE 32-bit gather load words (scalar plus 32-bit scaled offsets)</h3><p>The encodings in this section are decoded from <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="lr">xs</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_32b_gld_sv_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1w_z_p_bz.html unchanged">LD1W (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1w_z_p_bz.html unchanged">LDFF1W (scalar plus vector)</span></td><td>FEAT_SVE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_prfm_si"><a id="sve_mem_prfm_si"/><h3 class="iclass">SVE contiguous prefetch (scalar plus immediate)</h3><p>The encodings in this section are decoded from <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">1</td><td class="r">1</td><td class="lr">1</td><td class="lr" colspan="6">imm6</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_prfm_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file prfb_i_p_bi.html unchanged">PRFB (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file prfh_i_p_bi.html unchanged">PRFH (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file prfw_i_p_bi.html unchanged">PRFW (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file prfd_i_p_bi.html unchanged">PRFD (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_32b_gldnt_vs"><a id="sve_mem_32b_gldnt_vs"/><h3 class="iclass">SVE2 32-bit gather non-temporal load (vector plus scalar)</h3><p>The encodings in this section are decoded from <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td class="r">0</td><td class="lr">U</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_32b_gldnt_vs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldnt1sb_z_p_ar.html unchanged">LDNT1SB</span></td><td>FEAT_SVE2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1b_z_p_ar.html unchanged">LDNT1B (vector plus scalar)</span></td><td>FEAT_SVE2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldnt1sh_z_p_ar.html unchanged">LDNT1SH</span></td><td>FEAT_SVE2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1h_z_p_ar.html unchanged">LDNT1H (vector plus scalar)</span></td><td>FEAT_SVE2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1w_z_p_ar.html unchanged">LDNT1W (vector plus scalar)</span></td><td>FEAT_SVE2</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_prfm_ss"><a id="sve_mem_prfm_ss"/><h3 class="iclass">SVE contiguous prefetch (scalar plus scalar)</h3><p>The encodings in this section are decoded from <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_prfm_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">Rm</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file prfb_i_p_br.html unchanged">PRFB (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file prfh_i_p_br.html unchanged">PRFH (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file prfw_i_p_br.html unchanged">PRFW (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file prfd_i_p_br.html unchanged">PRFD (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_32b_prfm_vi"><a id="sve_mem_32b_prfm_vi"/><h3 class="iclass">SVE 32-bit gather prefetch (vector plus immediate)</h3><p>The encodings in this section are decoded from <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_32b_prfm_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file prfb_i_p_ai.html unchanged">PRFB (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file prfh_i_p_ai.html unchanged">PRFH (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file prfw_i_p_ai.html unchanged">PRFW (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file prfd_i_p_ai.html unchanged">PRFD (vector plus immediate)</span></td><td>FEAT_SVE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_32b_gld_vi"><a id="sve_mem_32b_gld_vi"/><h3 class="iclass">SVE 32-bit gather load (vector plus immediate)</h3><p>The encodings in this section are decoded from <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">imm5</td><td class="lr">1</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_32b_gld_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1sb_z_p_ai.html unchanged">LD1SB (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1sb_z_p_ai.html unchanged">LDFF1SB (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1b_z_p_ai.html unchanged">LD1B (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1b_z_p_ai.html unchanged">LDFF1B (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1sh_z_p_ai.html unchanged">LD1SH (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1sh_z_p_ai.html unchanged">LDFF1SH (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1h_z_p_ai.html unchanged">LD1H (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1h_z_p_ai.html unchanged">LDFF1H (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1w_z_p_ai.html unchanged">LD1W (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1w_z_p_ai.html unchanged">LDFF1W (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_ld_dup"><a id="sve_mem_ld_dup"/><h3 class="iclass">SVE load and broadcast element</h3><p>The encodings in this section are decoded from <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">dtypeh</td><td class="lr">1</td><td class="lr" colspan="6">imm6</td><td class="lr">1</td><td class="lr" colspan="2">dtypel</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_ld_dup"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">dtypeh</th><th class="bitfields" colspan="" rowspan="">dtypel</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1rb_z_p_bi.html unchanged">LD1RB</span>
            —
            <span class="brokenlink" title="file ld1rb_z_p_bi.html unchanged">8-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld1rb_z_p_bi.html unchanged">LD1RB</span>
            —
            <span class="brokenlink" title="file ld1rb_z_p_bi.html unchanged">16-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld1rb_z_p_bi.html unchanged">LD1RB</span>
            —
            <span class="brokenlink" title="file ld1rb_z_p_bi.html unchanged">32-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld1rb_z_p_bi.html unchanged">LD1RB</span>
            —
            <span class="brokenlink" title="file ld1rb_z_p_bi.html unchanged">64-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1rsw_z_p_bi.html unchanged">LD1RSW</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld1rh_z_p_bi.html unchanged">LD1RH</span>
            —
            <span class="brokenlink" title="file ld1rh_z_p_bi.html unchanged">16-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld1rh_z_p_bi.html unchanged">LD1RH</span>
            —
            <span class="brokenlink" title="file ld1rh_z_p_bi.html unchanged">32-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld1rh_z_p_bi.html unchanged">LD1RH</span>
            —
            <span class="brokenlink" title="file ld1rh_z_p_bi.html unchanged">64-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1rsh_z_p_bi.html unchanged">LD1RSH</span>
            —
            <span class="brokenlink" title="file ld1rsh_z_p_bi.html unchanged">64-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld1rsh_z_p_bi.html unchanged">LD1RSH</span>
            —
            <span class="brokenlink" title="file ld1rsh_z_p_bi.html unchanged">32-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld1rw_z_p_bi.html unchanged">LD1RW</span>
            —
            <span class="brokenlink" title="file ld1rw_z_p_bi.html unchanged">32-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld1rw_z_p_bi.html unchanged">LD1RW</span>
            —
            <span class="brokenlink" title="file ld1rw_z_p_bi.html unchanged">64-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1rsb_z_p_bi.html unchanged">LD1RSB</span>
            —
            <span class="brokenlink" title="file ld1rsb_z_p_bi.html unchanged">64-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld1rsb_z_p_bi.html unchanged">LD1RSB</span>
            —
            <span class="brokenlink" title="file ld1rsb_z_p_bi.html unchanged">32-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld1rsb_z_p_bi.html unchanged">LD1RSB</span>
            —
            <span class="brokenlink" title="file ld1rsb_z_p_bi.html unchanged">16-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld1rd_z_p_bi.html unchanged">LD1RD</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_32b_gld_vs"><a id="sve_mem_32b_gld_vs"/><h3 class="iclass">SVE 32-bit gather load (scalar plus 32-bit unscaled offsets)</h3><p>The encodings in this section are decoded from <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">!= 11</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td class="droppedname" colspan="2">opc</td><td/><td/><td colspan="5"/><td/><td/><td/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding:
        opc != '11'   </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_32b_gld_vs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1sb_z_p_bz.html unchanged">LD1SB (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1sb_z_p_bz.html unchanged">LDFF1SB (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1b_z_p_bz.html unchanged">LD1B (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1b_z_p_bz.html unchanged">LDFF1B (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1sh_z_p_bz.html unchanged">LD1SH (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1sh_z_p_bz.html unchanged">LDFF1SH (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1h_z_p_bz.html unchanged">LD1H (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1h_z_p_bz.html unchanged">LDFF1H (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1w_z_p_bz.html unchanged">LD1W (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1w_z_p_bz.html unchanged">LDFF1W (scalar plus vector)</span></td><td>FEAT_SVE</td></tr></tbody></table></div></div><hr/><h2><a id="sve_memcld"/>SVE Memory - Contiguous Load</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op0</td><td class="lr">op1</td><td class="lr" colspan="4"/><td class="lr" colspan="3">op2</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              111
            </td><td class="iformname"><a href="#sve_mem_cldnt_si">SVE contiguous non-temporal load (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              001
            </td><td class="iformname"><a href="#sve_mem_cld_si_q">SVE contiguous load (quadwords, scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              111
            </td><td class="iformname"><a href="#sve_mem_eldq_si">SVE load multiple structures (quadwords, scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="iformname"><a href="#sve_mem_cld_ss_q">SVE contiguous load (quadwords, scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="iformname"><a href="#sve_mem_cldnt_ss">SVE contiguous non-temporal load (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="iformname"><a href="#sve_mem_eldq_ss">SVE load multiple structures (quadwords, scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              001
            </td><td class="iformname"><a href="#sve_mem_ldqr_si">SVE load and broadcast quadword (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              101
            </td><td class="iformname"><a href="#sve_mem_cld_si">SVE contiguous load (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              101
            </td><td class="iformname"><a href="#sve_mem_cldnf_si">SVE contiguous non-fault load (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="iformname"><a href="#sve_mem_ldqr_ss">SVE load and broadcast quadword (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="iformname"><a href="#sve_mem_cld_ss">SVE contiguous load (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              011
            </td><td class="iformname"><a href="#sve_mem_cldff_ss">SVE contiguous first-fault load (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              111
            </td><td class="iformname"><a href="#sve_mem_eld_si">SVE load multiple structures (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              001
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              111
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="iformname"><a href="#sve_mem_eld_ss">SVE load multiple structures (scalar plus scalar)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_cldnt_si"><a id="sve_mem_cldnt_si"/><h3 class="iclass">SVE contiguous non-temporal load (scalar plus immediate)</h3><p>The encodings in this section are decoded from <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cldnt_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ldnt1b_z_p_bi.html unchanged">LDNT1B (scalar plus immediate, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldnt1h_z_p_bi.html unchanged">LDNT1H (scalar plus immediate, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldnt1w_z_p_bi.html unchanged">LDNT1W (scalar plus immediate, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldnt1d_z_p_bi.html unchanged">LDNT1D (scalar plus immediate, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cld_si_q"><a id="sve_mem_cld_si_q"/><h3 class="iclass">SVE contiguous load (quadwords, scalar plus immediate)</h3><p>The encodings in this section are decoded from <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">dtype</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="4">imm4</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cld_si_q"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld1w_z_p_bi.html unchanged">LD1W (scalar plus immediate, single register)</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld1d_z_p_bi.html unchanged">LD1D (scalar plus immediate, single register)</span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_eldq_si"><a id="sve_mem_eldq_si"/><h3 class="iclass">SVE load multiple structures (quadwords, scalar plus immediate)</h3><p>The encodings in this section are decoded from <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">num</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_eldq_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">num</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld2q_z_p_bi.html unchanged">LD2Q (scalar plus immediate)</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld3q_z_p_bi.html unchanged">LD3Q (scalar plus immediate)</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld4q_z_p_bi.html unchanged">LD4Q (scalar plus immediate)</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cld_ss_q"><a id="sve_mem_cld_ss_q"/><h3 class="iclass">SVE contiguous load (quadwords, scalar plus scalar)</h3><p>The encodings in this section are decoded from <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">dtype</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cld_ss_q"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th><th class="bitfields" colspan="" rowspan="">Rm</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1w_z_p_br.html unchanged">LD1W (scalar plus scalar, single register)</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1d_z_p_br.html unchanged">LD1D (scalar plus scalar, single register)</span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cldnt_ss"><a id="sve_mem_cldnt_ss"/><h3 class="iclass">SVE contiguous non-temporal load (scalar plus scalar)</h3><p>The encodings in this section are decoded from <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cldnt_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">Rm</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ldnt1b_z_p_br.html unchanged">LDNT1B (scalar plus scalar, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ldnt1h_z_p_br.html unchanged">LDNT1H (scalar plus scalar, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ldnt1w_z_p_br.html unchanged">LDNT1W (scalar plus scalar, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ldnt1d_z_p_br.html unchanged">LDNT1D (scalar plus scalar, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_eldq_ss"><a id="sve_mem_eldq_ss"/><h3 class="iclass">SVE load multiple structures (quadwords, scalar plus scalar)</h3><p>The encodings in this section are decoded from <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">num</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_eldq_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">num</th><th class="bitfields" colspan="" rowspan="">Rm</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld2q_z_p_br.html unchanged">LD2Q (scalar plus scalar)</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld3q_z_p_br.html unchanged">LD3Q (scalar plus scalar)</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld4q_z_p_br.html unchanged">LD4Q (scalar plus scalar)</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_ldqr_si"><a id="sve_mem_ldqr_si"/><h3 class="iclass">SVE load and broadcast quadword (scalar plus immediate)</h3><p>The encodings in this section are decoded from <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">ssz</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_ldqr_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">ssz</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1rqb_z_p_bi.html unchanged">LD1RQB (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld1rob_z_p_bi.html unchanged">LD1ROB (scalar plus immediate)</span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1rqh_z_p_bi.html unchanged">LD1RQH (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld1roh_z_p_bi.html unchanged">LD1ROH (scalar plus immediate)</span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1rqw_z_p_bi.html unchanged">LD1RQW (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld1row_z_p_bi.html unchanged">LD1ROW (scalar plus immediate)</span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1rqd_z_p_bi.html unchanged">LD1RQD (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld1rod_z_p_bi.html unchanged">LD1ROD (scalar plus immediate)</span></td><td>FEAT_F64MM</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cld_si"><a id="sve_mem_cld_si"/><h3 class="iclass">SVE contiguous load (scalar plus immediate)</h3><p>The encodings in this section are decoded from <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">dtype</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cld_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file ld1b_z_p_bi.html unchanged">LD1B (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file ld1b_z_p_bi.html unchanged">8-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file ld1b_z_p_bi.html unchanged">LD1B (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file ld1b_z_p_bi.html unchanged">16-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file ld1b_z_p_bi.html unchanged">LD1B (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file ld1b_z_p_bi.html unchanged">32-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file ld1b_z_p_bi.html unchanged">LD1B (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file ld1b_z_p_bi.html unchanged">64-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file ld1sw_z_p_bi.html unchanged">LD1SW (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file ld1h_z_p_bi.html unchanged">LD1H (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file ld1h_z_p_bi.html unchanged">16-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file ld1h_z_p_bi.html unchanged">LD1H (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file ld1h_z_p_bi.html unchanged">32-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file ld1h_z_p_bi.html unchanged">LD1H (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file ld1h_z_p_bi.html unchanged">64-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file ld1sh_z_p_bi.html unchanged">LD1SH (scalar plus immediate)</span>
            —
            <span class="brokenlink" title="file ld1sh_z_p_bi.html unchanged">64-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file ld1sh_z_p_bi.html unchanged">LD1SH (scalar plus immediate)</span>
            —
            <span class="brokenlink" title="file ld1sh_z_p_bi.html unchanged">32-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file ld1w_z_p_bi.html unchanged">LD1W (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file ld1w_z_p_bi.html unchanged">32-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file ld1w_z_p_bi.html unchanged">LD1W (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file ld1w_z_p_bi.html unchanged">64-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file ld1sb_z_p_bi.html unchanged">LD1SB (scalar plus immediate)</span>
            —
            <span class="brokenlink" title="file ld1sb_z_p_bi.html unchanged">64-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file ld1sb_z_p_bi.html unchanged">LD1SB (scalar plus immediate)</span>
            —
            <span class="brokenlink" title="file ld1sb_z_p_bi.html unchanged">32-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file ld1sb_z_p_bi.html unchanged">LD1SB (scalar plus immediate)</span>
            —
            <span class="brokenlink" title="file ld1sb_z_p_bi.html unchanged">16-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file ld1d_z_p_bi.html unchanged">LD1D (scalar plus immediate, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cldnf_si"><a id="sve_mem_cldnf_si"/><h3 class="iclass">SVE contiguous non-fault load (scalar plus immediate)</h3><p>The encodings in this section are decoded from <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">dtype</td><td class="lr">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cldnf_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file ldnf1b_z_p_bi.html unchanged">LDNF1B</span>
            —
            <span class="brokenlink" title="file ldnf1b_z_p_bi.html unchanged">8-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file ldnf1b_z_p_bi.html unchanged">LDNF1B</span>
            —
            <span class="brokenlink" title="file ldnf1b_z_p_bi.html unchanged">16-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file ldnf1b_z_p_bi.html unchanged">LDNF1B</span>
            —
            <span class="brokenlink" title="file ldnf1b_z_p_bi.html unchanged">32-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file ldnf1b_z_p_bi.html unchanged">LDNF1B</span>
            —
            <span class="brokenlink" title="file ldnf1b_z_p_bi.html unchanged">64-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file ldnf1sw_z_p_bi.html unchanged">LDNF1SW</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file ldnf1h_z_p_bi.html unchanged">LDNF1H</span>
            —
            <span class="brokenlink" title="file ldnf1h_z_p_bi.html unchanged">16-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file ldnf1h_z_p_bi.html unchanged">LDNF1H</span>
            —
            <span class="brokenlink" title="file ldnf1h_z_p_bi.html unchanged">32-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file ldnf1h_z_p_bi.html unchanged">LDNF1H</span>
            —
            <span class="brokenlink" title="file ldnf1h_z_p_bi.html unchanged">64-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file ldnf1sh_z_p_bi.html unchanged">LDNF1SH</span>
            —
            <span class="brokenlink" title="file ldnf1sh_z_p_bi.html unchanged">64-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file ldnf1sh_z_p_bi.html unchanged">LDNF1SH</span>
            —
            <span class="brokenlink" title="file ldnf1sh_z_p_bi.html unchanged">32-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file ldnf1w_z_p_bi.html unchanged">LDNF1W</span>
            —
            <span class="brokenlink" title="file ldnf1w_z_p_bi.html unchanged">32-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file ldnf1w_z_p_bi.html unchanged">LDNF1W</span>
            —
            <span class="brokenlink" title="file ldnf1w_z_p_bi.html unchanged">64-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file ldnf1sb_z_p_bi.html unchanged">LDNF1SB</span>
            —
            <span class="brokenlink" title="file ldnf1sb_z_p_bi.html unchanged">64-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file ldnf1sb_z_p_bi.html unchanged">LDNF1SB</span>
            —
            <span class="brokenlink" title="file ldnf1sb_z_p_bi.html unchanged">32-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file ldnf1sb_z_p_bi.html unchanged">LDNF1SB</span>
            —
            <span class="brokenlink" title="file ldnf1sb_z_p_bi.html unchanged">16-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file ldnf1d_z_p_bi.html unchanged">LDNF1D</span></td><td>FEAT_SVE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_ldqr_ss"><a id="sve_mem_ldqr_ss"/><h3 class="iclass">SVE load and broadcast quadword (scalar plus scalar)</h3><p>The encodings in this section are decoded from <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">ssz</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_ldqr_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">ssz</th><th class="bitfields" colspan="" rowspan="">Rm</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1rqb_z_p_br.html unchanged">LD1RQB (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1rob_z_p_br.html unchanged">LD1ROB (scalar plus scalar)</span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1rqh_z_p_br.html unchanged">LD1RQH (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1roh_z_p_br.html unchanged">LD1ROH (scalar plus scalar)</span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1rqw_z_p_br.html unchanged">LD1RQW (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1row_z_p_br.html unchanged">LD1ROW (scalar plus scalar)</span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1rqd_z_p_br.html unchanged">LD1RQD (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1rod_z_p_br.html unchanged">LD1ROD (scalar plus scalar)</span></td><td>FEAT_F64MM</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cld_ss"><a id="sve_mem_cld_ss"/><h3 class="iclass">SVE contiguous load (scalar plus scalar)</h3><p>The encodings in this section are decoded from <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">dtype</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cld_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th><th class="bitfields" colspan="" rowspan="">Rm</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1b_z_p_br.html unchanged">LD1B (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file ld1b_z_p_br.html unchanged">8-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1b_z_p_br.html unchanged">LD1B (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file ld1b_z_p_br.html unchanged">16-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1b_z_p_br.html unchanged">LD1B (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file ld1b_z_p_br.html unchanged">32-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1b_z_p_br.html unchanged">LD1B (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file ld1b_z_p_br.html unchanged">64-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1sw_z_p_br.html unchanged">LD1SW (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0101</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1h_z_p_br.html unchanged">LD1H (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file ld1h_z_p_br.html unchanged">16-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0110</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1h_z_p_br.html unchanged">LD1H (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file ld1h_z_p_br.html unchanged">32-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0111</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1h_z_p_br.html unchanged">LD1H (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file ld1h_z_p_br.html unchanged">64-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1sh_z_p_br.html unchanged">LD1SH (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ld1sh_z_p_br.html unchanged">64-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1sh_z_p_br.html unchanged">LD1SH (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ld1sh_z_p_br.html unchanged">32-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1010</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1w_z_p_br.html unchanged">LD1W (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file ld1w_z_p_br.html unchanged">32-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1011</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1w_z_p_br.html unchanged">LD1W (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file ld1w_z_p_br.html unchanged">64-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1100</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1sb_z_p_br.html unchanged">LD1SB (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ld1sb_z_p_br.html unchanged">64-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1101</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1sb_z_p_br.html unchanged">LD1SB (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ld1sb_z_p_br.html unchanged">32-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1110</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1sb_z_p_br.html unchanged">LD1SB (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ld1sb_z_p_br.html unchanged">16-bit element</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1111</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld1d_z_p_br.html unchanged">LD1D (scalar plus scalar, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cldff_ss"><a id="sve_mem_cldff_ss"/><h3 class="iclass">SVE contiguous first-fault load (scalar plus scalar)</h3><p>The encodings in this section are decoded from <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">dtype</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cldff_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file ldff1b_z_p_br.html unchanged">LDFF1B (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ldff1b_z_p_br.html unchanged">8-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file ldff1b_z_p_br.html unchanged">LDFF1B (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ldff1b_z_p_br.html unchanged">16-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file ldff1b_z_p_br.html unchanged">LDFF1B (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ldff1b_z_p_br.html unchanged">32-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file ldff1b_z_p_br.html unchanged">LDFF1B (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ldff1b_z_p_br.html unchanged">64-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file ldff1sw_z_p_br.html unchanged">LDFF1SW (scalar plus scalar)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file ldff1h_z_p_br.html unchanged">LDFF1H (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ldff1h_z_p_br.html unchanged">16-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file ldff1h_z_p_br.html unchanged">LDFF1H (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ldff1h_z_p_br.html unchanged">32-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file ldff1h_z_p_br.html unchanged">LDFF1H (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ldff1h_z_p_br.html unchanged">64-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file ldff1sh_z_p_br.html unchanged">LDFF1SH (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ldff1sh_z_p_br.html unchanged">64-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file ldff1sh_z_p_br.html unchanged">LDFF1SH (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ldff1sh_z_p_br.html unchanged">32-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file ldff1w_z_p_br.html unchanged">LDFF1W (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ldff1w_z_p_br.html unchanged">32-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file ldff1w_z_p_br.html unchanged">LDFF1W (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ldff1w_z_p_br.html unchanged">64-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file ldff1sb_z_p_br.html unchanged">LDFF1SB (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ldff1sb_z_p_br.html unchanged">64-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file ldff1sb_z_p_br.html unchanged">LDFF1SB (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ldff1sb_z_p_br.html unchanged">32-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file ldff1sb_z_p_br.html unchanged">LDFF1SB (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ldff1sb_z_p_br.html unchanged">16-bit element</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file ldff1d_z_p_br.html unchanged">LDFF1D (scalar plus scalar)</span></td><td>FEAT_SVE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_eld_si"><a id="sve_mem_eld_si"/><h3 class="iclass">SVE load multiple structures (scalar plus immediate)</h3><p>The encodings in this section are decoded from <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">!= 00</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td colspan="2"/><td class="droppedname" colspan="2">opc</td><td/><td colspan="4"/><td colspan="3"/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding:
        opc != '00'   </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_eld_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld2b_z_p_bi.html unchanged">LD2B (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld3b_z_p_bi.html unchanged">LD3B (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld4b_z_p_bi.html unchanged">LD4B (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld2h_z_p_bi.html unchanged">LD2H (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld3h_z_p_bi.html unchanged">LD3H (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld4h_z_p_bi.html unchanged">LD4H (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld2w_z_p_bi.html unchanged">LD2W (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld3w_z_p_bi.html unchanged">LD3W (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld4w_z_p_bi.html unchanged">LD4W (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld2d_z_p_bi.html unchanged">LD2D (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld3d_z_p_bi.html unchanged">LD3D (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld4d_z_p_bi.html unchanged">LD4D (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_eld_ss"><a id="sve_mem_eld_ss"/><h3 class="iclass">SVE load multiple structures (scalar plus scalar)</h3><p>The encodings in this section are decoded from <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">!= 00</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td colspan="2"/><td class="droppedname" colspan="2">opc</td><td colspan="5"/><td colspan="3"/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding:
        opc != '00'   </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_eld_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">Rm</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">!= 00</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld2b_z_p_br.html unchanged">LD2B (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld3b_z_p_br.html unchanged">LD3B (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld4b_z_p_br.html unchanged">LD4B (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld2h_z_p_br.html unchanged">LD2H (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld3h_z_p_br.html unchanged">LD3H (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld4h_z_p_br.html unchanged">LD4H (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld2w_z_p_br.html unchanged">LD2W (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld3w_z_p_br.html unchanged">LD3W (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld4w_z_p_br.html unchanged">LD4W (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld2d_z_p_br.html unchanged">LD2D (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld3d_z_p_br.html unchanged">LD3D (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file ld4d_z_p_br.html unchanged">LD4D (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_mem64"/>SVE Memory - 64-bit Gather</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">op2</td><td class="lr" colspan="8"/><td class="lr">op3</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file ld1q_z_p_ar.html unchanged">LD1Q</span></td><td>FEAT_SVE2p1</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_64b_prfm_sv2">SVE 64-bit gather prefetch (scalar plus 64-bit scaled offsets)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_64b_prfm_sv">SVE 64-bit gather prefetch (scalar plus unpacked 32-bit scaled offsets)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_64b_prfm_vi">SVE 64-bit gather prefetch (vector plus immediate)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              1x0
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gldnt_vs">SVE2 64-bit gather non-temporal load (vector plus scalar)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gld_vi">SVE 64-bit gather load (vector plus immediate)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gld_vs2">SVE 64-bit gather load (scalar plus 64-bit unscaled offsets)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gld_vs">SVE 64-bit gather load (scalar plus unpacked 32-bit unscaled offsets)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gld_sv2">SVE 64-bit gather load (scalar plus 64-bit scaled offsets)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gld_sv">SVE 64-bit gather load (scalar plus 32-bit unpacked scaled offsets)</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_64b_prfm_sv2"><a id="sve_mem_64b_prfm_sv2"/><h3 class="iclass">SVE 64-bit gather prefetch (scalar plus 64-bit scaled offsets)</h3><p>The encodings in this section are decoded from <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_prfm_sv2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file prfb_i_p_bz.html unchanged">PRFB (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file prfh_i_p_bz.html unchanged">PRFH (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file prfw_i_p_bz.html unchanged">PRFW (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file prfd_i_p_bz.html unchanged">PRFD (scalar plus vector)</span></td><td>FEAT_SVE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_prfm_sv"><a id="sve_mem_64b_prfm_sv"/><h3 class="iclass">SVE 64-bit gather prefetch (scalar plus unpacked 32-bit scaled offsets)</h3><p>The encodings in this section are decoded from <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr">xs</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_prfm_sv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file prfb_i_p_bz.html unchanged">PRFB (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file prfh_i_p_bz.html unchanged">PRFH (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file prfw_i_p_bz.html unchanged">PRFW (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file prfd_i_p_bz.html unchanged">PRFD (scalar plus vector)</span></td><td>FEAT_SVE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_prfm_vi"><a id="sve_mem_64b_prfm_vi"/><h3 class="iclass">SVE 64-bit gather prefetch (vector plus immediate)</h3><p>The encodings in this section are decoded from <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_prfm_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file prfb_i_p_ai.html unchanged">PRFB (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file prfh_i_p_ai.html unchanged">PRFH (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file prfw_i_p_ai.html unchanged">PRFW (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file prfd_i_p_ai.html unchanged">PRFD (vector plus immediate)</span></td><td>FEAT_SVE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_gldnt_vs"><a id="sve_mem_64b_gldnt_vs"/><h3 class="iclass">SVE2 64-bit gather non-temporal load (vector plus scalar)</h3><p>The encodings in this section are decoded from <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr">U</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_gldnt_vs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldnt1sb_z_p_ar.html unchanged">LDNT1SB</span></td><td>FEAT_SVE2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1b_z_p_ar.html unchanged">LDNT1B (vector plus scalar)</span></td><td>FEAT_SVE2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldnt1sh_z_p_ar.html unchanged">LDNT1SH</span></td><td>FEAT_SVE2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1h_z_p_ar.html unchanged">LDNT1H (vector plus scalar)</span></td><td>FEAT_SVE2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldnt1sw_z_p_ar.html unchanged">LDNT1SW</span></td><td>FEAT_SVE2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1w_z_p_ar.html unchanged">LDNT1W (vector plus scalar)</span></td><td>FEAT_SVE2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnt1d_z_p_ar.html unchanged">LDNT1D (vector plus scalar)</span></td><td>FEAT_SVE2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_gld_vi"><a id="sve_mem_64b_gld_vi"/><h3 class="iclass">SVE 64-bit gather load (vector plus immediate)</h3><p>The encodings in this section are decoded from <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">imm5</td><td class="lr">1</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_gld_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1sb_z_p_ai.html unchanged">LD1SB (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1sb_z_p_ai.html unchanged">LDFF1SB (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1b_z_p_ai.html unchanged">LD1B (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1b_z_p_ai.html unchanged">LDFF1B (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1sh_z_p_ai.html unchanged">LD1SH (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1sh_z_p_ai.html unchanged">LDFF1SH (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1h_z_p_ai.html unchanged">LD1H (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1h_z_p_ai.html unchanged">LDFF1H (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1sw_z_p_ai.html unchanged">LD1SW (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1sw_z_p_ai.html unchanged">LDFF1SW (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1w_z_p_ai.html unchanged">LD1W (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1w_z_p_ai.html unchanged">LDFF1W (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1d_z_p_ai.html unchanged">LD1D (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1d_z_p_ai.html unchanged">LDFF1D (vector plus immediate)</span></td><td>FEAT_SVE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_gld_vs2"><a id="sve_mem_64b_gld_vs2"/><h3 class="iclass">SVE 64-bit gather load (scalar plus 64-bit unscaled offsets)</h3><p>The encodings in this section are decoded from <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_gld_vs2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1sb_z_p_bz.html unchanged">LD1SB (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1sb_z_p_bz.html unchanged">LDFF1SB (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1b_z_p_bz.html unchanged">LD1B (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1b_z_p_bz.html unchanged">LDFF1B (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1sh_z_p_bz.html unchanged">LD1SH (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1sh_z_p_bz.html unchanged">LDFF1SH (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1h_z_p_bz.html unchanged">LD1H (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1h_z_p_bz.html unchanged">LDFF1H (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1sw_z_p_bz.html unchanged">LD1SW (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1sw_z_p_bz.html unchanged">LDFF1SW (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1w_z_p_bz.html unchanged">LD1W (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1w_z_p_bz.html unchanged">LDFF1W (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1d_z_p_bz.html unchanged">LD1D (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1d_z_p_bz.html unchanged">LDFF1D (scalar plus vector)</span></td><td>FEAT_SVE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_gld_vs"><a id="sve_mem_64b_gld_vs"/><h3 class="iclass">SVE 64-bit gather load (scalar plus unpacked 32-bit unscaled offsets)</h3><p>The encodings in this section are decoded from <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_gld_vs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1sb_z_p_bz.html unchanged">LD1SB (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1sb_z_p_bz.html unchanged">LDFF1SB (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1b_z_p_bz.html unchanged">LD1B (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1b_z_p_bz.html unchanged">LDFF1B (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1sh_z_p_bz.html unchanged">LD1SH (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1sh_z_p_bz.html unchanged">LDFF1SH (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1h_z_p_bz.html unchanged">LD1H (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1h_z_p_bz.html unchanged">LDFF1H (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1sw_z_p_bz.html unchanged">LD1SW (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1sw_z_p_bz.html unchanged">LDFF1SW (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1w_z_p_bz.html unchanged">LD1W (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1w_z_p_bz.html unchanged">LDFF1W (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1d_z_p_bz.html unchanged">LD1D (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1d_z_p_bz.html unchanged">LDFF1D (scalar plus vector)</span></td><td>FEAT_SVE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_gld_sv2"><a id="sve_mem_64b_gld_sv2"/><h3 class="iclass">SVE 64-bit gather load (scalar plus 64-bit scaled offsets)</h3><p>The encodings in this section are decoded from <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td class="droppedname" colspan="2">opc</td><td colspan="2"/><td colspan="5"/><td/><td/><td/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding:
        opc != '00'   </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_gld_sv2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1sh_z_p_bz.html unchanged">LD1SH (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1sh_z_p_bz.html unchanged">LDFF1SH (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1h_z_p_bz.html unchanged">LD1H (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1h_z_p_bz.html unchanged">LDFF1H (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1sw_z_p_bz.html unchanged">LD1SW (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1sw_z_p_bz.html unchanged">LDFF1SW (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1w_z_p_bz.html unchanged">LD1W (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1w_z_p_bz.html unchanged">LDFF1W (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1d_z_p_bz.html unchanged">LD1D (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1d_z_p_bz.html unchanged">LDFF1D (scalar plus vector)</span></td><td>FEAT_SVE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_gld_sv"><a id="sve_mem_64b_gld_sv"/><h3 class="iclass">SVE 64-bit gather load (scalar plus 32-bit unpacked scaled offsets)</h3><p>The encodings in this section are decoded from <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="lr">xs</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td class="droppedname" colspan="2">opc</td><td/><td/><td colspan="5"/><td/><td/><td/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding:
        opc != '00'   </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_gld_sv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1sh_z_p_bz.html unchanged">LD1SH (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1sh_z_p_bz.html unchanged">LDFF1SH (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1h_z_p_bz.html unchanged">LD1H (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1h_z_p_bz.html unchanged">LDFF1H (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1sw_z_p_bz.html unchanged">LD1SW (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1sw_z_p_bz.html unchanged">LDFF1SW (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1w_z_p_bz.html unchanged">LD1W (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1w_z_p_bz.html unchanged">LDFF1W (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ld1d_z_p_bz.html unchanged">LD1D (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldff1d_z_p_bz.html unchanged">LDFF1D (scalar plus vector)</span></td><td>FEAT_SVE</td></tr></tbody></table></div></div><hr/><h2><a id="sve_memsst_nt"/>SVE Memory - Non-temporal and Quadword Scatter Store</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">op0</td><td class="lr">op1</td><td class="lr" colspan="5"/><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              1
            </td><td class="iformname"><span class="brokenlink" title="file st1q_z_p_ar.html unchanged">ST1Q</span></td><td>FEAT_SVE2p1</td></tr><tr class="instructiontable"><td class="bitfield">
              xx0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_sstnt_64b_vs">SVE2 64-bit scatter non-temporal store (vector plus scalar)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              xx1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_sstnt_32b_vs">SVE2 32-bit scatter non-temporal store (vector plus scalar)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 000
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_sstnt_64b_vs"><a id="sve_mem_sstnt_64b_vs"/><h3 class="iclass">SVE2 64-bit scatter non-temporal store (vector plus scalar)</h3><p>The encodings in this section are decoded from <a href="#sve_memsst_nt">SVE Memory - Non-temporal and Quadword Scatter Store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sstnt_64b_vs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stnt1b_z_p_ar.html unchanged">STNT1B (vector plus scalar)</span></td><td>FEAT_SVE2</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file stnt1h_z_p_ar.html unchanged">STNT1H (vector plus scalar)</span></td><td>FEAT_SVE2</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file stnt1w_z_p_ar.html unchanged">STNT1W (vector plus scalar)</span></td><td>FEAT_SVE2</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file stnt1d_z_p_ar.html unchanged">STNT1D (vector plus scalar)</span></td><td>FEAT_SVE2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_sstnt_32b_vs"><a id="sve_mem_sstnt_32b_vs"/><h3 class="iclass">SVE2 32-bit scatter non-temporal store (vector plus scalar)</h3><p>The encodings in this section are decoded from <a href="#sve_memsst_nt">SVE Memory - Non-temporal and Quadword Scatter Store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr">1</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sstnt_32b_vs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stnt1b_z_p_ar.html unchanged">STNT1B (vector plus scalar)</span></td><td>FEAT_SVE2</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file stnt1h_z_p_ar.html unchanged">STNT1H (vector plus scalar)</span></td><td>FEAT_SVE2</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file stnt1w_z_p_ar.html unchanged">STNT1W (vector plus scalar)</span></td><td>FEAT_SVE2</td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_memcst_nt"/>SVE Memory - Non-temporal and Multi-register Contiguous Store</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op0</td><td class="lr" colspan="5"/><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_mem_cstnt_ss">SVE contiguous non-temporal store (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="iformname"><a href="#sve_mem_est_ss">SVE store multiple structures (scalar plus scalar)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_cstnt_ss"><a id="sve_mem_cstnt_ss"/><h3 class="iclass">SVE contiguous non-temporal store (scalar plus scalar)</h3><p>The encodings in this section are decoded from <a href="#sve_memcst_nt">SVE Memory - Non-temporal and Multi-register Contiguous Store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cstnt_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">Rm</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file stnt1b_z_p_br.html unchanged">STNT1B (scalar plus scalar, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file stnt1h_z_p_br.html unchanged">STNT1H (scalar plus scalar, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file stnt1w_z_p_br.html unchanged">STNT1W (scalar plus scalar, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file stnt1d_z_p_br.html unchanged">STNT1D (scalar plus scalar, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_est_ss"><a id="sve_mem_est_ss"/><h3 class="iclass">SVE store multiple structures (scalar plus scalar)</h3><p>The encodings in this section are decoded from <a href="#sve_memcst_nt">SVE Memory - Non-temporal and Multi-register Contiguous Store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">!= 00</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td colspan="2"/><td class="droppedname" colspan="2">opc</td><td colspan="5"/><td colspan="3"/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding:
        opc != '00'   </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_est_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">Rm</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">!= 00</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file st2b_z_p_br.html unchanged">ST2B (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file st3b_z_p_br.html unchanged">ST3B (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file st4b_z_p_br.html unchanged">ST4B (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file st2h_z_p_br.html unchanged">ST2H (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file st3h_z_p_br.html unchanged">ST3H (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file st4h_z_p_br.html unchanged">ST4H (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file st2w_z_p_br.html unchanged">ST2W (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file st3w_z_p_br.html unchanged">ST3W (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file st4w_z_p_br.html unchanged">ST4W (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file st2d_z_p_br.html unchanged">ST2D (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file st3d_z_p_br.html unchanged">ST3D (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file st4d_z_p_br.html unchanged">ST4D (scalar plus scalar)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_memst_cs"/>SVE Memory - Contiguous Store and Unsized Contiguous</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="4"/><td class="lr">0</td><td class="lr">op2</td><td class="lr">0</td><td class="lr" colspan="8"/><td class="lr">op3</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_estq_si">SVE store multiple structures (quadwords, scalar plus immediate)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_estq_ss">SVE store multiple structures (quadwords, scalar plus scalar)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10x
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file str_p_bi.html unchanged">STR (predicate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file str_z_bi.html unchanged">STR (vector)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              111
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 110
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_cst_ss">SVE contiguous store (scalar plus scalar)</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_estq_si"><a id="sve_mem_estq_si"/><h3 class="iclass">SVE store multiple structures (quadwords, scalar plus immediate)</h3><p>The encodings in this section are decoded from <a href="#sve_memst_cs">SVE Memory - Contiguous Store and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">num</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_estq_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">num</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2q_z_p_bi.html unchanged">ST2Q (scalar plus immediate)</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st3q_z_p_bi.html unchanged">ST3Q (scalar plus immediate)</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st4q_z_p_bi.html unchanged">ST4Q (scalar plus immediate)</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_estq_ss"><a id="sve_mem_estq_ss"/><h3 class="iclass">SVE store multiple structures (quadwords, scalar plus scalar)</h3><p>The encodings in this section are decoded from <a href="#sve_memst_cs">SVE Memory - Contiguous Store and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">num</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_estq_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">num</th><th class="bitfields" colspan="" rowspan="">Rm</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file st2q_z_p_br.html unchanged">ST2Q (scalar plus scalar)</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file st3q_z_p_br.html unchanged">ST3Q (scalar plus scalar)</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file st4q_z_p_br.html unchanged">ST4Q (scalar plus scalar)</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cst_ss"><a id="sve_mem_cst_ss"/><h3 class="iclass">SVE contiguous store (scalar plus scalar)</h3><p>The encodings in this section are decoded from <a href="#sve_memst_cs">SVE Memory - Contiguous Store and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">!= 110</td><td class="lr">o2</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td class="droppedname" colspan="3">opc</td><td/><td colspan="5"/><td/><td/><td/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding:
        opc != '110'   </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cst_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">Rm</th></tr></thead><tbody><tr><td class="bitfield">xx1</td><td class="bitfield"/><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0x0</td><td class="bitfield"/><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00x</td><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file st1b_z_p_br.html unchanged">ST1B (scalar plus scalar, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01x</td><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file st1h_z_p_br.html unchanged">ST1H (scalar plus scalar, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file st1w_z_p_br.html unchanged">ST1W (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file st1w_z_p_br.html unchanged">SVE2</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file st1w_z_p_br.html unchanged">ST1W (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file st1w_z_p_br.html unchanged">SVE</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file st1d_z_p_br.html unchanged">ST1D (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file st1d_z_p_br.html unchanged">SVE2</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file st1d_z_p_br.html unchanged">ST1D (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file st1d_z_p_br.html unchanged">SVE</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_memst_ss2"/>SVE Memory - Scatter</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op0</td><td class="lr" colspan="5"/><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_mem_sst_vs2">SVE 64-bit scatter store (scalar plus 64-bit unscaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="iformname"><a href="#sve_mem_sst_sv2">SVE 64-bit scatter store (scalar plus 64-bit scaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_mem_sst_vi_a">SVE 64-bit scatter store (vector plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_mem_sst_vi_b">SVE 32-bit scatter store (vector plus immediate)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_sst_vs2"><a id="sve_mem_sst_vs2"/><h3 class="iclass">SVE 64-bit scatter store (scalar plus 64-bit unscaled offsets)</h3><p>The encodings in this section are decoded from <a href="#sve_memst_ss2">SVE Memory - Scatter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_vs2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st1b_z_p_bz.html unchanged">ST1B (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st1h_z_p_bz.html unchanged">ST1H (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st1w_z_p_bz.html unchanged">ST1W (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st1d_z_p_bz.html unchanged">ST1D (scalar plus vector)</span></td><td>FEAT_SVE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_sst_sv2"><a id="sve_mem_sst_sv2"/><h3 class="iclass">SVE 64-bit scatter store (scalar plus 64-bit scaled offsets)</h3><p>The encodings in this section are decoded from <a href="#sve_memst_ss2">SVE Memory - Scatter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_sv2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st1h_z_p_bz.html unchanged">ST1H (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st1w_z_p_bz.html unchanged">ST1W (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st1d_z_p_bz.html unchanged">ST1D (scalar plus vector)</span></td><td>FEAT_SVE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_sst_vi_a"><a id="sve_mem_sst_vi_a"/><h3 class="iclass">SVE 64-bit scatter store (vector plus immediate)</h3><p>The encodings in this section are decoded from <a href="#sve_memst_ss2">SVE Memory - Scatter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_vi_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st1b_z_p_ai.html unchanged">ST1B (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st1h_z_p_ai.html unchanged">ST1H (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st1w_z_p_ai.html unchanged">ST1W (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st1d_z_p_ai.html unchanged">ST1D (vector plus immediate)</span></td><td>FEAT_SVE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_sst_vi_b"><a id="sve_mem_sst_vi_b"/><h3 class="iclass">SVE 32-bit scatter store (vector plus immediate)</h3><p>The encodings in this section are decoded from <a href="#sve_memst_ss2">SVE Memory - Scatter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">imm5</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_vi_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st1b_z_p_ai.html unchanged">ST1B (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st1h_z_p_ai.html unchanged">ST1H (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st1w_z_p_ai.html unchanged">ST1W (vector plus immediate)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_memst_si"/>SVE Memory - Contiguous Store with Immediate Offset</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op0</td><td class="lr">op1</td><td class="lr" colspan="4"/><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_mem_cstnt_si">SVE contiguous non-temporal store (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_cst_si">SVE contiguous store (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_mem_est_si">SVE store multiple structures (scalar plus immediate)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_cstnt_si"><a id="sve_mem_cstnt_si"/><h3 class="iclass">SVE contiguous non-temporal store (scalar plus immediate)</h3><p>The encodings in this section are decoded from <a href="#sve_memst_si">SVE Memory - Contiguous Store with Immediate Offset</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cstnt_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stnt1b_z_p_bi.html unchanged">STNT1B (scalar plus immediate, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file stnt1h_z_p_bi.html unchanged">STNT1H (scalar plus immediate, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file stnt1w_z_p_bi.html unchanged">STNT1W (scalar plus immediate, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file stnt1d_z_p_bi.html unchanged">STNT1D (scalar plus immediate, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cst_si"><a id="sve_mem_cst_si"/><h3 class="iclass">SVE contiguous store (scalar plus immediate)</h3><p>The encodings in this section are decoded from <a href="#sve_memst_si">SVE Memory - Contiguous Store with Immediate Offset</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cst_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st1b_z_p_bi.html unchanged">ST1B (scalar plus immediate, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st1h_z_p_bi.html unchanged">ST1H (scalar plus immediate, single register)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st1w_z_p_bi.html unchanged">ST1W (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file st1w_z_p_bi.html unchanged">SVE2</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1x</td><td class="iformname"><span class="brokenlink" title="file st1w_z_p_bi.html unchanged">ST1W (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file st1w_z_p_bi.html unchanged">SVE</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st1d_z_p_bi.html unchanged">ST1D (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file st1d_z_p_bi.html unchanged">SVE2</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st1d_z_p_bi.html unchanged">ST1D (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file st1d_z_p_bi.html unchanged">SVE</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_est_si"><a id="sve_mem_est_si"/><h3 class="iclass">SVE store multiple structures (scalar plus immediate)</h3><p>The encodings in this section are decoded from <a href="#sve_memst_si">SVE Memory - Contiguous Store with Immediate Offset</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">!= 00</td><td class="lr">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td colspan="2"/><td class="droppedname" colspan="2">opc</td><td/><td colspan="4"/><td colspan="3"/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding:
        opc != '00'   </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_est_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2b_z_p_bi.html unchanged">ST2B (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st3b_z_p_bi.html unchanged">ST3B (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st4b_z_p_bi.html unchanged">ST4B (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2h_z_p_bi.html unchanged">ST2H (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st3h_z_p_bi.html unchanged">ST3H (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st4h_z_p_bi.html unchanged">ST4H (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2w_z_p_bi.html unchanged">ST2W (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st3w_z_p_bi.html unchanged">ST3W (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st4w_z_p_bi.html unchanged">ST4W (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2d_z_p_bi.html unchanged">ST2D (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st3d_z_p_bi.html unchanged">ST3D (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st4d_z_p_bi.html unchanged">ST4D (scalar plus immediate)</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="sve_memst_ss"/>SVE Memory - Scatter with Optional Sign Extend</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op0</td><td class="lr" colspan="5"/><td class="lr">1</td><td class="lr" colspan="1"/><td class="lr">0</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_mem_sst_vs_a">SVE 64-bit scatter store (scalar plus unpacked 32-bit unscaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="iformname"><a href="#sve_mem_sst_sv_a">SVE 64-bit scatter store (scalar plus unpacked 32-bit scaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_mem_sst_vs_b">SVE 32-bit scatter store (scalar plus 32-bit unscaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_mem_sst_sv_b">SVE 32-bit scatter store (scalar plus 32-bit scaled offsets)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_sst_vs_a"><a id="sve_mem_sst_vs_a"/><h3 class="iclass">SVE 64-bit scatter store (scalar plus unpacked 32-bit unscaled offsets)</h3><p>The encodings in this section are decoded from <a href="#sve_memst_ss">SVE Memory - Scatter with Optional Sign Extend</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_vs_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st1b_z_p_bz.html unchanged">ST1B (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st1h_z_p_bz.html unchanged">ST1H (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st1w_z_p_bz.html unchanged">ST1W (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st1d_z_p_bz.html unchanged">ST1D (scalar plus vector)</span></td><td>FEAT_SVE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_sst_sv_a"><a id="sve_mem_sst_sv_a"/><h3 class="iclass">SVE 64-bit scatter store (scalar plus unpacked 32-bit scaled offsets)</h3><p>The encodings in this section are decoded from <a href="#sve_memst_ss">SVE Memory - Scatter with Optional Sign Extend</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_sv_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st1h_z_p_bz.html unchanged">ST1H (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st1w_z_p_bz.html unchanged">ST1W (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st1d_z_p_bz.html unchanged">ST1D (scalar plus vector)</span></td><td>FEAT_SVE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_sst_vs_b"><a id="sve_mem_sst_vs_b"/><h3 class="iclass">SVE 32-bit scatter store (scalar plus 32-bit unscaled offsets)</h3><p>The encodings in this section are decoded from <a href="#sve_memst_ss">SVE Memory - Scatter with Optional Sign Extend</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_vs_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st1b_z_p_bz.html unchanged">ST1B (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st1h_z_p_bz.html unchanged">ST1H (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st1w_z_p_bz.html unchanged">ST1W (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_sst_sv_b"><a id="sve_mem_sst_sv_b"/><h3 class="iclass">SVE 32-bit scatter store (scalar plus 32-bit scaled offsets)</h3><p>The encodings in this section are decoded from <a href="#sve_memst_ss">SVE Memory - Scatter with Optional Sign Extend</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_sv_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st1h_z_p_bz.html unchanged">ST1H (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st1w_z_p_bz.html unchanged">ST1W (scalar plus vector)</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_arit_0"><a id="sve_int_bin_cons_arit_0"/><h3 class="iclass">SVE integer add/subtract vectors (unpredicated)</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_arit_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file add_z_zz.html unchanged">ADD (vectors, unpredicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield"/><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file sub_z_zz.html unchanged">SUB (vectors, unpredicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield"/><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file sqadd_z_zz.html unchanged">SQADD (vectors, unpredicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield"/><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file uqadd_z_zz.html unchanged">UQADD (vectors, unpredicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield"/><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file sqsub_z_zz.html unchanged">SQSUB (vectors, unpredicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield"/><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file uqsub_z_zz.html unchanged">UQSUB (vectors, unpredicated)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file addpt_z_zz.html unchanged">ADDPT (unpredicated)</span></td><td>FEAT_SVE &amp;&amp; FEAT_CPA</td></tr><tr><td class="bitfield">11</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file subpt_z_zz.html unchanged">SUBPT (unpredicated)</span></td><td>FEAT_SVE &amp;&amp; FEAT_CPA</td></tr><tr><td class="bitfield">!= 11</td><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_misc_0_a"><a id="sve_int_bin_cons_misc_0_a"/><h3 class="iclass">SVE address generation</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_misc_0_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file adr_z_az.html unchanged">ADR</span>
            —
            <span class="brokenlink" title="file adr_z_az.html unchanged">Unpacked 32-bit signed offsets</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file adr_z_az.html unchanged">ADR</span>
            —
            <span class="brokenlink" title="file adr_z_az.html unchanged">Unpacked 32-bit unsigned offsets</span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield">1x</td><td class="iformname"><span class="brokenlink" title="file adr_z_az.html unchanged">ADR</span>
            —
            <span class="brokenlink" title="file adr_z_az.html unchanged">Packed offsets</span></td><td>FEAT_SVE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_tbl_3src"><a id="sve_int_perm_tbl_3src"/><h3 class="iclass">SVE table lookup (three sources)</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_tbl_3src"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="tbl_z_zz.html">TBL</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="tbx_z_zz.html">TBX</a></span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_bin_perm_zz"><a id="sve_int_perm_bin_perm_zz"/><h3 class="iclass">SVE permute vector elements</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_bin_perm_zz"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file zip1_z_zz.html unchanged">ZIP1, ZIP2 (vectors)</span>
            —
            <span class="brokenlink" title="file zip1_z_zz.html unchanged">Low halves</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file zip1_z_zz.html unchanged">ZIP1, ZIP2 (vectors)</span>
            —
            <span class="brokenlink" title="file zip1_z_zz.html unchanged">High halves</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file uzp1_z_zz.html unchanged">UZP1, UZP2 (vectors)</span>
            —
            <span class="brokenlink" title="file uzp1_z_zz.html unchanged">Even</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file uzp1_z_zz.html unchanged">UZP1, UZP2 (vectors)</span>
            —
            <span class="brokenlink" title="file uzp1_z_zz.html unchanged">Odd</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file trn1_z_zz.html unchanged">TRN1, TRN2 (vectors)</span>
            —
            <span class="brokenlink" title="file trn1_z_zz.html unchanged">Even</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file trn1_z_zz.html unchanged">TRN1, TRN2 (vectors)</span>
            —
            <span class="brokenlink" title="file trn1_z_zz.html unchanged">Odd</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_ucmp_vi"><a id="sve_int_ucmp_vi"/><h3 class="iclass">SVE integer compare with unsigned immediate</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="lr">1</td><td class="lr" colspan="7">imm7</td><td class="lr">lt</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">ne</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_ucmp_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zi.html unchanged">CMP&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zi.html unchanged">Higher or same</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zi.html unchanged">CMP&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zi.html unchanged">Higher</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zi.html unchanged">CMP&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zi.html unchanged">Lower</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zi.html unchanged">CMP&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zi.html unchanged">Lower or same</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_pred_log"><a id="sve_int_pred_log"/><h3 class="iclass">SVE predicate logical operations</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">Pm</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">o2</td><td class="lr" colspan="4">Pn</td><td class="lr">o3</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pred_log"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file and_p_p_pp.html unchanged">AND (predicates)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bic_p_p_pp.html unchanged">BIC (predicates)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file eor_p_p_pp.html unchanged">EOR (predicates)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sel_p_p_pp.html unchanged">SEL (predicates)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ands_p_p_pp.html unchanged">ANDS</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bics_p_p_pp.html unchanged">BICS</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file eors_p_p_pp.html unchanged">EORS</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file orr_p_p_pp.html unchanged">ORR (predicates)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file orn_p_p_pp.html unchanged">ORN (predicates)</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file nor_p_p_pp.html unchanged">NOR</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file nand_p_p_pp.html unchanged">NAND</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file orrs_p_p_pp.html unchanged">ORRS</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file orns_p_p_pp.html unchanged">ORNS</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file nors_p_p_pp.html unchanged">NORS</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file nands_p_p_pp.html unchanged">NANDS</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_scmp_vi"><a id="sve_int_scmp_vi"/><h3 class="iclass">SVE integer compare with signed immediate</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">imm5</td><td class="lr">op</td><td class="lr">0</td><td class="lr">o2</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">ne</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_scmp_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zi.html unchanged">CMP&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zi.html unchanged">Greater than or equal</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zi.html unchanged">CMP&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zi.html unchanged">Greater than</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zi.html unchanged">CMP&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zi.html unchanged">Less than</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zi.html unchanged">CMP&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zi.html unchanged">Less than or equal</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zi.html unchanged">CMP&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zi.html unchanged">Equal</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cmpeq_p_p_zi.html unchanged">CMP&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cmpeq_p_p_zi.html unchanged">Not equal</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_pred_dup"><a id="sve_int_pred_dup"/><h3 class="iclass">SVE broadcast predicate element</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">i1</td><td class="lr">tszh</td><td class="lr">1</td><td class="lr" colspan="3">tszl</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Pn</td><td class="lr">S</td><td class="lr" colspan="4">Pm</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pred_dup"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file psel_p_ppi.html unchanged">PSEL</span></td><td>FEAT_SME || FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_dot2"><a id="sve_intx_dot2"/><h3 class="iclass">SVE two-way dot product</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_dot2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sdot_z32_zzz.html">SDOT (2-way, vectors)</a></span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="udot_z32_zzz.html">UDOT (2-way, vectors)</a></span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_dot2_by_indexed_elem"><a id="sve_intx_dot2_by_indexed_elem"/><h3 class="iclass">SVE two-way dot product (indexed)</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_dot2_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sdot_z32_zzzi.html">SDOT (2-way, indexed)</a></span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="udot_z32_zzzi.html">UDOT (2-way, indexed)</a></span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_clamp"><a id="sve_intx_clamp"/><h3 class="iclass">SVE integer clamp</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_clamp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sclamp_z_zz.html unchanged">SCLAMP</span></td><td>FEAT_SME || FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uclamp_z_zz.html unchanged">UCLAMP</span></td><td>FEAT_SME || FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_ptr_muladd_unpred"><a id="sve_ptr_muladd_unpred"/><h3 class="iclass">SVE2 multiply-add (checked pointer)</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_ptr_muladd_unpred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">11</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file mlapt_z_zzz.html unchanged">MLAPT</span></td><td>FEAT_SVE &amp;&amp; FEAT_CPA</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file madpt_z_zzz.html unchanged">MADPT</span></td><td>FEAT_SVE &amp;&amp; FEAT_CPA</td></tr><tr><td class="bitfield">!= 11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_binquads"><a id="sve_int_perm_binquads"/><h3 class="iclass">SVE permute vector elements (quadwords)</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_binquads"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="zipq1_z_zz.html">ZIPQ1</a></span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="zipq2_z_zz.html">ZIPQ2</a></span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="uzpq1_z_zz.html">UZPQ1</a></span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="uzpq2_z_zz.html">UZPQ2</a></span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">110</td><td class="iformname"><span class="goodlink"><a href="tblq_z_zz.html">TBLQ</a></span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_match"><a id="sve_intx_match"/><h3 class="iclass">SVE2 character match</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">op</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_match"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file match_p_p_zz.html unchanged">MATCH</span></td><td>FEAT_SVE2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file nmatch_p_p_zz.html unchanged">NMATCH</span></td><td>FEAT_SVE2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp8_fmmla"><a id="sve_fp8_fmmla"/><h3 class="iclass">SVE2 FP8 matrix multiply-accumulate</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp8_fmmla"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmmla_z32_zz8z8.html unchanged">FMMLA (widening, FP8 to FP32)</span></td><td>FEAT_SVE2 &amp;&amp; FEAT_F8F32MM</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmmla_z16_zz8z8.html unchanged">FMMLA (widening, FP8 to FP16)</span></td><td>FEAT_SVE2 &amp;&amp; FEAT_F8F16MM</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp8_fma_long_by_indexed_elem"><a id="sve_fp8_fma_long_by_indexed_elem"/><h3 class="iclass">SVE2 FP8 multiply-add long (indexed)</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">T</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="2">i4h</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">i4l</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp8_fma_long_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlalb_z_z8z8z8i.html unchanged">FMLALB (indexed, FP8 to FP16)</span></td><td>FEAT_SSVE_FP8FMA || (FEAT_SVE2 &amp;&amp; FEAT_FP8FMA)</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlalt_z_z8z8z8i.html unchanged">FMLALT (indexed, FP8 to FP16)</span></td><td>FEAT_SSVE_FP8FMA || (FEAT_SVE2 &amp;&amp; FEAT_FP8FMA)</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fcvt2z"><a id="sve_fp_fcvt2z"/><h3 class="iclass">SVE floating-point convert (top, predicated)</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc2</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fcvt2z"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">x0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fcvtxnt_z_p_z.html unchanged">FCVTXNT</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fcvtnt_z_p_z.html unchanged">FCVTNT (predicated)</span>
            —
            <span class="brokenlink" title="file fcvtnt_z_p_z.html unchanged">Single-precision to half-precision, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fcvtlt_z_p_z.html unchanged">FCVTLT</span>
            —
            <span class="brokenlink" title="file fcvtlt_z_p_z.html unchanged">Half-precision to single-precision, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file bfcvtnt_z_p_z.html unchanged">BFCVTNT</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fcvtnt_z_p_z.html unchanged">FCVTNT (predicated)</span>
            —
            <span class="brokenlink" title="file fcvtnt_z_p_z.html unchanged">Double-precision to single-precision, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file fcvtlt_z_p_z.html unchanged">FCVTLT</span>
            —
            <span class="brokenlink" title="file fcvtlt_z_p_z.html unchanged">Single-precision to double-precision, zeroing</span></td><td>FEAT_SVE2p2 || FEAT_SME2p2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fcvt2"><a id="sve_fp_fcvt2"/><h3 class="iclass">SVE floating-point convert precision odd elements</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc2</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fcvt2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">x0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fcvtxnt_z_p_z.html unchanged">FCVTXNT</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fcvtnt_z_p_z.html unchanged">FCVTNT (predicated)</span>
            —
            <span class="brokenlink" title="file fcvtnt_z_p_z.html unchanged">Single-precision to half-precision, merging</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fcvtlt_z_p_z.html unchanged">FCVTLT</span>
            —
            <span class="brokenlink" title="file fcvtlt_z_p_z.html unchanged">Half-precision to single-precision, merging</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file bfcvtnt_z_p_z.html unchanged">BFCVTNT</span></td><td>(FEAT_SVE &amp;&amp; FEAT_BF16) || (FEAT_SME &amp;&amp; FEAT_BF16)</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fcvtnt_z_p_z.html unchanged">FCVTNT (predicated)</span>
            —
            <span class="brokenlink" title="file fcvtnt_z_p_z.html unchanged">Double-precision to single-precision, merging</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file fcvtlt_z_p_z.html unchanged">FCVTLT</span>
            —
            <span class="brokenlink" title="file fcvtlt_z_p_z.html unchanged">Single-precision to double-precision, merging</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_pairwise"><a id="sve_fp_pairwise"/><h3 class="iclass">SVE2 floating-point pairwise operations</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"/><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_pairwise"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file faddp_z_p_zz.html unchanged">FADDP</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fmaxnmp_z_p_zz.html unchanged">FMAXNMP</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file fminnmp_z_p_zz.html unchanged">FMINNMP</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmaxp_z_p_zz.html unchanged">FMAXP</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr><tr><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fminp_z_p_zz.html unchanged">FMINP</span></td><td>FEAT_SVE2 || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fast_redq"><a id="sve_fp_fast_redq"/><h3 class="iclass">SVE floating-point recursive reduction (quadwords)</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fast_redq"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file faddqv_z_p_z.html unchanged">FADDQV</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fmaxnmqv_z_p_z.html unchanged">FMAXNMQV</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file fminnmqv_z_p_z.html unchanged">FMINNMQV</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmaxqv_z_p_z.html unchanged">FMAXQV</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr><tr><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fminqv_z_p_z.html unchanged">FMINQV</span></td><td>FEAT_SVE2p1 || FEAT_SME2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fma_by_indexed_elem"><a id="sve_fp_fma_by_indexed_elem"/><h3 class="iclass">SVE floating-point multiply-add (indexed)</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">o2</td><td class="lr">op</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fma_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fmla_z_zzzi.html">FMLA (indexed)</a></span>
            —
            <span class="goodlink"><a href="fmla_z_zzzi.html#fmla_z_zzzi_h">Half-precision</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="fmls_z_zzzi.html">FMLS (indexed)</a></span>
            —
            <span class="goodlink"><a href="fmls_z_zzzi.html#fmls_z_zzzi_h">Half-precision</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="bfmla_z_zzzi.html">BFMLA (indexed)</a></span></td><td>FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="bfmls_z_zzzi.html">BFMLS (indexed)</a></span></td><td>FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fmla_z_zzzi.html">FMLA (indexed)</a></span>
            —
            <span class="goodlink"><a href="fmla_z_zzzi.html#fmla_z_zzzi_s">Single-precision</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="fmls_z_zzzi.html">FMLS (indexed)</a></span>
            —
            <span class="goodlink"><a href="fmls_z_zzzi.html#fmls_z_zzzi_s">Single-precision</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fmla_z_zzzi.html">FMLA (indexed)</a></span>
            —
            <span class="goodlink"><a href="fmla_z_zzzi.html#fmla_z_zzzi_d">Double-precision</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="fmls_z_zzzi.html">FMLS (indexed)</a></span>
            —
            <span class="goodlink"><a href="fmls_z_zzzi.html#fmls_z_zzzi_d">Double-precision</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fcmla_by_indexed_elem"><a id="sve_fp_fcmla_by_indexed_elem"/><h3 class="iclass">SVE floating-point complex multiply-add (indexed)</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">rot</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fcmla_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="fcmla_z_zzzi.html">FCMLA (indexed)</a></span>
            —
            <span class="goodlink"><a href="fcmla_z_zzzi.html#fcmla_z_zzzi_h">Half-precision</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="fcmla_z_zzzi.html">FCMLA (indexed)</a></span>
            —
            <span class="goodlink"><a href="fcmla_z_zzzi.html#fcmla_z_zzzi_s">Single-precision</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_clamp"><a id="sve_fp_clamp"/><h3 class="iclass">SVE FP clamp</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_clamp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="bfclamp_z_zz.html">BFCLAMP</a></span></td><td>FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">!= 00</td><td class="iformname"><span class="goodlink"><a href="fclamp_z_zz.html">FCLAMP</a></span></td><td>FEAT_SME2 || FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fmul_by_indexed_elem"><a id="sve_fp_fmul_by_indexed_elem"/><h3 class="iclass">SVE floating-point multiply (indexed)</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">o2</td><td class="lr">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fmul_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fmul_z_zzi.html">FMUL (indexed)</a></span>
            —
            <span class="goodlink"><a href="fmul_z_zzi.html#fmul_z_zzi_h">Half-precision</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="bfmul_z_zzi.html">BFMUL (indexed)</a></span></td><td>FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fmul_z_zzi.html">FMUL (indexed)</a></span>
            —
            <span class="goodlink"><a href="fmul_z_zzi.html#fmul_z_zzi_s">Single-precision</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fmul_z_zzi.html">FMUL (indexed)</a></span>
            —
            <span class="goodlink"><a href="fmul_z_zzi.html#fmul_z_zzi_d">Double-precision</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp8_fma_long_long_by_indexed_elem"><a id="sve_fp8_fma_long_long_by_indexed_elem"/><h3 class="iclass">SVE2 FP8 multiply-add long long (indexed)</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">TT</td><td class="lr">1</td><td class="lr" colspan="2">i4h</td><td class="lr" colspan="3">Zm</td><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">i4l</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp8_fma_long_long_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">TT</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fmlallbb_z32_z8z8z8i.html unchanged">FMLALLBB (indexed)</span></td><td>FEAT_SSVE_FP8FMA || (FEAT_SVE2 &amp;&amp; FEAT_FP8FMA)</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fmlallbt_z32_z8z8z8i.html unchanged">FMLALLBT (indexed)</span></td><td>FEAT_SSVE_FP8FMA || (FEAT_SVE2 &amp;&amp; FEAT_FP8FMA)</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fmlalltb_z32_z8z8z8i.html unchanged">FMLALLTB (indexed)</span></td><td>FEAT_SSVE_FP8FMA || (FEAT_SVE2 &amp;&amp; FEAT_FP8FMA)</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file fmlalltt_z32_z8z8z8i.html unchanged">FMLALLTT (indexed)</span></td><td>FEAT_SSVE_FP8FMA || (FEAT_SVE2 &amp;&amp; FEAT_FP8FMA)</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fmmla"><a id="sve_fp_fmmla"/><h3 class="iclass">SVE floating-point matrix multiply accumulate</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fmmla"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="fmmla_z32_zzz.html">FMMLA (widening, FP16 to FP32)</a></span></td><td>FEAT_SVE_F16F32MM</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="bfmmla_z_zzz.html">BFMMLA<ins> (widening)</ins></a></span></td><td>FEAT_SVE &amp;&amp; FEAT_BF16</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="fmmla_z_zzz.html">FMMLA (non-widening)</a></span>
            —
            <span class="goodlink"><a href="fmmla_z_zzz.html#fmmla_z_zzz_s">32-bit element</a></span></td><td>FEAT_F32MM</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="fmmla_z_zzz.html">FMMLA (non-widening)</a></span>
            —
            <span class="goodlink"><a href="fmmla_z_zzz.html#fmmla_z_zzz_d">64-bit element</a></span></td><td>FEAT_F64MM</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fast_red"><a id="sve_fp_fast_red"/><h3 class="iclass">SVE floating-point recursive reduction</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fast_red"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file faddv_v_p_z.html unchanged">FADDV</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fmaxnmv_v_p_z.html unchanged">FMAXNMV</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file fminnmv_v_p_z.html unchanged">FMINNMV</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmaxv_v_p_z.html unchanged">FMAXV</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fminv_v_p_z.html unchanged">FMINV</span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_3op_u_zd"><a id="sve_fp_3op_u_zd"/><h3 class="iclass">SVE floating-point arithmetic (unpredicated)</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_3op_u_zd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="ftsmul_z_zz.html">FTSMUL</a></span></td><td>FEAT_SVE</td></tr><tr><td class="bitfield"/><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">110</td><td class="iformname"><span class="goodlink"><a href="frecps_z_zz.html">FRECPS</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield"/><td class="bitfield">111</td><td class="iformname"><span class="goodlink"><a href="frsqrts_z_zz.html">FRSQRTS</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file bfadd_z_zz.html unchanged">BFADD (unpredicated)</span></td><td>FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file bfsub_z_zz.html unchanged">BFSUB (unpredicated)</span></td><td>FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file bfmul_z_zz.html unchanged">BFMUL (vectors, unpredicated)</span></td><td>FEAT_SVE_B16B16</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fadd_z_zz.html">FADD (vectors, unpredicated)</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fsub_z_zz.html">FSUB (vectors, unpredicated)</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="fmul_z_zz.html">FMUL (vectors, unpredicated)</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_3op_p_pd"><a id="sve_fp_3op_p_pd"/><h3 class="iclass">SVE floating-point compare vectors</h3><p>The encodings in this section are decoded from <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">op</td><td class="lr">1</td><td class="lr">o2</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">o3</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_3op_p_pd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_zz.html unchanged">FCM&lt;cc> (vectors)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_zz.html unchanged">Greater than or equal</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_zz.html unchanged">FCM&lt;cc> (vectors)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_zz.html unchanged">Greater than</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_zz.html unchanged">FCM&lt;cc> (vectors)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_zz.html unchanged">Equal</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_zz.html unchanged">FCM&lt;cc> (vectors)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_zz.html unchanged">Not equal</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_zz.html unchanged">FCM&lt;cc> (vectors)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_zz.html unchanged">Unordered</span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="facge_p_p_zz.html">FAC&lt;cc></a></span>
            —
            <span class="goodlink"><a href="facge_p_p_zz.html#facge_p_p_zz_">Greater than or equal</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="facge_p_p_zz.html">FAC&lt;cc></a></span>
            —
            <span class="goodlink"><a href="facge_p_p_zz.html#facgt_p_p_zz_">Greater than</a></span></td><td>FEAT_SVE || FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="dpimm"/>Data Processing -- Immediate</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#top">A64 instruction set encoding</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"/><td class="lr" colspan="2">op0</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">op1</td><td class="lr" colspan="22"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
            11
          </td><td class="bitfield">
            111x
          </td><td class="iformname"><a href="#dp_1src_imm">Data-processing (1 source immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            00xx
          </td><td class="iformname"><a href="#pcreladdr">PC-rel. addressing</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            010x
          </td><td class="iformname"><a href="#addsub_imm">Add/subtract (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            0110
          </td><td class="iformname"><a href="#addsub_immtags">Add/subtract (immediate, with tags)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            0111
          </td><td class="iformname"><a href="#minmax_imm">Min/max (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            100x
          </td><td class="iformname"><a href="#log_imm">Logical (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            101x
          </td><td class="iformname"><a href="#movewide">Move wide (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            110x
          </td><td class="iformname"><a href="#bitfield">Bitfield</a></td></tr><tr class="instructiontable"><td class="bitfield">
            != 11
          </td><td class="bitfield">
            111x
          </td><td class="iformname"><a href="#extract">Extract</a></td></tr></table></div><hr/><div class="iclass" id="iclass-dp_1src_imm"><a id="dp_1src_imm"/><h3 class="iclass">Data-processing (1 source immediate)</h3><p>The encodings in this section are decoded from <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="l">1</td><td class="r">1</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="16">imm16</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dp_1src_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">Rd</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file autiasppc_imm.html unchanged">AUTIASPPC</span></td><td>FEAT_PAuth_LR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file autibsppc_imm.html unchanged">AUTIBSPPC</span></td><td>FEAT_PAuth_LR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-pcreladdr"><a id="pcreladdr"/><h3 class="iclass">PC-rel. addressing</h3><p>The encodings in this section are decoded from <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">op</td><td class="lr" colspan="2">immlo</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="19">immhi</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-pcreladdr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file adr.html unchanged">ADR</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file adrp.html unchanged">ADRP</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub_imm"><a id="addsub_imm"/><h3 class="iclass">Add/subtract (immediate)</h3><p>The encodings in this section are decoded from <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sh</td><td class="lr" colspan="12">imm12</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_addsub_imm.html unchanged">ADD (immediate)</span>
            —
            <span class="brokenlink" title="file add_addsub_imm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file adds_addsub_imm.html unchanged">ADDS (immediate)</span>
            —
            <span class="brokenlink" title="file adds_addsub_imm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sub_addsub_imm.html unchanged">SUB (immediate)</span>
            —
            <span class="brokenlink" title="file sub_addsub_imm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file subs_addsub_imm.html unchanged">SUBS (immediate)</span>
            —
            <span class="brokenlink" title="file subs_addsub_imm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_addsub_imm.html unchanged">ADD (immediate)</span>
            —
            <span class="brokenlink" title="file add_addsub_imm.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file adds_addsub_imm.html unchanged">ADDS (immediate)</span>
            —
            <span class="brokenlink" title="file adds_addsub_imm.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sub_addsub_imm.html unchanged">SUB (immediate)</span>
            —
            <span class="brokenlink" title="file sub_addsub_imm.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file subs_addsub_imm.html unchanged">SUBS (immediate)</span>
            —
            <span class="brokenlink" title="file subs_addsub_imm.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub_immtags"><a id="addsub_immtags"/><h3 class="iclass">Add/subtract (immediate, with tags)</h3><p>The encodings in this section are decoded from <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="2">op3</td><td class="lr" colspan="4">imm4</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub_immtags"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file addg.html unchanged">ADDG</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file subg.html unchanged">SUBG</span></td><td>FEAT_MTE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-minmax_imm"><a id="minmax_imm"/><h3 class="iclass">Min/max (immediate)</h3><p>The encodings in this section are decoded from <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">opc</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-minmax_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file smax_imm.html unchanged">SMAX (immediate)</span>
            —
            <span class="brokenlink" title="file smax_imm.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file umax_imm.html unchanged">UMAX (immediate)</span>
            —
            <span class="brokenlink" title="file umax_imm.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file smin_imm.html unchanged">SMIN (immediate)</span>
            —
            <span class="brokenlink" title="file smin_imm.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file umin_imm.html unchanged">UMIN (immediate)</span>
            —
            <span class="brokenlink" title="file umin_imm.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file smax_imm.html unchanged">SMAX (immediate)</span>
            —
            <span class="brokenlink" title="file smax_imm.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file umax_imm.html unchanged">UMAX (immediate)</span>
            —
            <span class="brokenlink" title="file umax_imm.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file smin_imm.html unchanged">SMIN (immediate)</span>
            —
            <span class="brokenlink" title="file smin_imm.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file umin_imm.html unchanged">UMIN (immediate)</span>
            —
            <span class="brokenlink" title="file umin_imm.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-log_imm"><a id="log_imm"/><h3 class="iclass">Logical (immediate)</h3><p>The encodings in this section are decoded from <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">N</td><td class="lr" colspan="6">immr</td><td class="lr" colspan="6">imms</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-log_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file and_log_imm.html unchanged">AND (immediate)</span>
            —
            <span class="brokenlink" title="file and_log_imm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file orr_log_imm.html unchanged">ORR (immediate)</span>
            —
            <span class="brokenlink" title="file orr_log_imm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file eor_log_imm.html unchanged">EOR (immediate)</span>
            —
            <span class="brokenlink" title="file eor_log_imm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ands_log_imm.html unchanged">ANDS (immediate)</span>
            —
            <span class="brokenlink" title="file ands_log_imm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file and_log_imm.html unchanged">AND (immediate)</span>
            —
            <span class="brokenlink" title="file and_log_imm.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file orr_log_imm.html unchanged">ORR (immediate)</span>
            —
            <span class="brokenlink" title="file orr_log_imm.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file eor_log_imm.html unchanged">EOR (immediate)</span>
            —
            <span class="brokenlink" title="file eor_log_imm.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ands_log_imm.html unchanged">ANDS (immediate)</span>
            —
            <span class="brokenlink" title="file ands_log_imm.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-movewide"><a id="movewide"/><h3 class="iclass">Move wide (immediate)</h3><p>The encodings in this section are decoded from <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">hw</td><td class="lr" colspan="16">imm16</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-movewide"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">hw</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">01</td><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0x</td><td class="iformname"><span class="goodlink"><a href="movn.html">MOVN</a></span>
            —
            <span class="goodlink"><a href="movn.html#MOVN_32_movewide">32-bit</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0x</td><td class="iformname"><span class="goodlink"><a href="movz.html">MOVZ</a></span>
            —
            <span class="goodlink"><a href="movz.html#MOVZ_32_movewide">32-bit</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0x</td><td class="iformname"><span class="goodlink"><a href="movk.html">MOVK</a></span>
            —
            <span class="goodlink"><a href="movk.html#MOVK_32_movewide">32-bit</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="movn.html">MOVN</a></span>
            —
            <span class="goodlink"><a href="movn.html#MOVN_64_movewide">64-bit</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="movz.html">MOVZ</a></span>
            —
            <span class="goodlink"><a href="movz.html#MOVZ_64_movewide">64-bit</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="movk.html">MOVK</a></span>
            —
            <span class="goodlink"><a href="movk.html#MOVK_64_movewide">64-bit</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-bitfield"><a id="bitfield"/><h3 class="iclass">Bitfield</h3><p>The encodings in this section are decoded from <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">N</td><td class="lr" colspan="6">immr</td><td class="lr" colspan="6">imms</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-bitfield"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sbfm.html unchanged">SBFM</span>
            —
            <span class="brokenlink" title="file sbfm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfm.html unchanged">BFM</span>
            —
            <span class="brokenlink" title="file bfm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ubfm.html unchanged">UBFM</span>
            —
            <span class="brokenlink" title="file ubfm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sbfm.html unchanged">SBFM</span>
            —
            <span class="brokenlink" title="file sbfm.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfm.html unchanged">BFM</span>
            —
            <span class="brokenlink" title="file bfm.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ubfm.html unchanged">UBFM</span>
            —
            <span class="brokenlink" title="file ubfm.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-extract"><a id="extract"/><h3 class="iclass">Extract</h3><p>The encodings in this section are decoded from <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">!= 11</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">N</td><td class="lr">o0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">imms</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr><tr class="secondrow"><td/><td class="droppedname" colspan="2">op21</td><td colspan="6"/><td/><td/><td colspan="5"/><td colspan="6"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding:
        op21 != '11'   </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-extract"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op21</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">o0</th><th class="bitfields" colspan="" rowspan="">imms</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0xxxxx</td><td class="iformname"><span class="brokenlink" title="file extr.html unchanged">EXTR</span>
            —
            <span class="brokenlink" title="file extr.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file extr.html unchanged">EXTR</span>
            —
            <span class="brokenlink" title="file extr.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><h2><a id="control"/>Branches, Exception Generating and System instructions</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#top">A64 instruction set encoding</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">op0</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="14">op1</td><td class="lr" colspan="7"/><td class="lr" colspan="5">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            00xxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#condbranch">Conditional branch (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            01xxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#miscbranch">Miscellaneous branch (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            00xxxxxxxx1xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#compbranch_regs2">Compare bytes/halfwords in registers and branch</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01x
          </td><td class="bitfield">
            1xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            00xxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#exception">Exception generation</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            010000000x00xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            010000001000xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            01000000110000
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            01000000110001
          </td><td class="bitfield"></td><td class="iformname"><a href="#systeminstrswithreg">System instructions with register argument</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            01000000110010
          </td><td class="bitfield">
            11111
          </td><td class="iformname"><a href="#hints">Hints</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            01000000110010
          </td><td class="bitfield">
            != 11111
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            01000000110011
          </td><td class="bitfield"></td><td class="iformname"><a href="#barriers">Barriers</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            01000001xx00xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0100000xxx0100
          </td><td class="bitfield"></td><td class="iformname"><a href="#pstate">PSTATE</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0100000xxx0101
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0100000xxx011x
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0100000xxx1xxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0100100xxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#systemresult">System with result</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0100x01xxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#systeminstrs">System instructions</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0100x1xxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#systemmove">System register move</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0101x00xxxxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0101x01xxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#syspairinstrs">System pair instructions</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0101x1xxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#systemmovepr">System register pair move</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            011xxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            1xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#branch_reg">Unconditional branch (register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield">
            00xxxxxxxx1xxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield">
            1xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            x00
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#branch_imm">Unconditional branch (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x01
          </td><td class="bitfield">
            0xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#compbranch">Compare and branch (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x01
          </td><td class="bitfield">
            1xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#testbranch">Test and branch (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x11
          </td><td class="bitfield">
            00xxxxxxxx00xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#compbranch_regs">Compare registers and branch</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x11
          </td><td class="bitfield">
            00xxxxxxxx01xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            x11
          </td><td class="bitfield">
            01xxxxxxxxx0xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#compbranch_imm">Compare register with immediate and branch</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x11
          </td><td class="bitfield">
            01xxxxxxxxx1xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-condbranch"><a id="condbranch"/><h3 class="iclass">Conditional branch (immediate)</h3><p>The encodings in this section are decoded from <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="19">imm19</td><td class="lr">o0</td><td class="lr" colspan="4">cond</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-condbranch"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file b_cond.html unchanged">B.cond</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bc_cond.html unchanged">BC.cond</span></td><td>FEAT_HBC</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-miscbranch"><a id="miscbranch"/><h3 class="iclass">Miscellaneous branch (immediate)</h3><p>The encodings in this section are decoded from <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="16">imm16</td><td class="lr" colspan="5">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-miscbranch"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">00x</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file retasppc_imm.html unchanged">RETAASPPC, RETABSPPC</span>
            —
            <span class="brokenlink" title="file retasppc_imm.html unchanged">RETAASPPC</span></td><td>FEAT_PAuth_LR</td></tr><tr><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file retasppc_imm.html unchanged">RETAASPPC, RETABSPPC</span>
            —
            <span class="brokenlink" title="file retasppc_imm.html unchanged">RETABSPPC</span></td><td>FEAT_PAuth_LR</td></tr><tr><td class="bitfield">01x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-compbranch_regs2"><a id="compbranch_regs2"/><h3 class="iclass">Compare bytes/halfwords in registers and branch</h3><p>The encodings in this section are decoded from <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">cc</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr">H</td><td class="lr" colspan="9">imm9</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-compbranch_regs2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">cc</th><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cbbcc_regs.html unchanged">CBB&lt;cc></span>
            —
            <span class="brokenlink" title="file cbbcc_regs.html unchanged">Greater than</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">000</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cbhcc_regs.html unchanged">CBH&lt;cc></span>
            —
            <span class="brokenlink" title="file cbhcc_regs.html unchanged">Greater than</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cbbcc_regs.html unchanged">CBB&lt;cc></span>
            —
            <span class="brokenlink" title="file cbbcc_regs.html unchanged">Greater than or equal</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cbhcc_regs.html unchanged">CBH&lt;cc></span>
            —
            <span class="brokenlink" title="file cbhcc_regs.html unchanged">Greater than or equal</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cbbcc_regs.html unchanged">CBB&lt;cc></span>
            —
            <span class="brokenlink" title="file cbbcc_regs.html unchanged">Higher</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cbhcc_regs.html unchanged">CBH&lt;cc></span>
            —
            <span class="brokenlink" title="file cbhcc_regs.html unchanged">Higher</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">011</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cbbcc_regs.html unchanged">CBB&lt;cc></span>
            —
            <span class="brokenlink" title="file cbbcc_regs.html unchanged">Higher or same</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">011</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cbhcc_regs.html unchanged">CBH&lt;cc></span>
            —
            <span class="brokenlink" title="file cbhcc_regs.html unchanged">Higher or same</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">10x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">110</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cbbcc_regs.html unchanged">CBB&lt;cc></span>
            —
            <span class="brokenlink" title="file cbbcc_regs.html unchanged">Equal</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">110</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cbhcc_regs.html unchanged">CBH&lt;cc></span>
            —
            <span class="brokenlink" title="file cbhcc_regs.html unchanged">Equal</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">111</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cbbcc_regs.html unchanged">CBB&lt;cc></span>
            —
            <span class="brokenlink" title="file cbbcc_regs.html unchanged">Not equal</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">111</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cbhcc_regs.html unchanged">CBH&lt;cc></span>
            —
            <span class="brokenlink" title="file cbhcc_regs.html unchanged">Not equal</span></td><td>FEAT_CMPBR</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-exception"><a id="exception"/><h3 class="iclass">Exception generation</h3><p>The encodings in this section are decoded from <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="16">imm16</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="2">LL</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-exception"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">LL</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">!= 000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x11</td><td class="bitfield">000</td><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file svc.html unchanged">SVC</span></td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file hvc.html unchanged">HVC</span></td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="smc.html">SMC</a></span></td><td>-</td></tr><tr><td class="bitfield">001</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file brk.html unchanged">BRK</span></td><td>-</td></tr><tr><td class="bitfield">001</td><td class="bitfield">000</td><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">010</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file hlt.html unchanged">HLT</span></td><td>-</td></tr><tr><td class="bitfield">010</td><td class="bitfield">000</td><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file tcancel.html unchanged">TCANCEL</span></td><td>FEAT_TME</td></tr><tr><td class="bitfield">1x0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x1</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">101</td><td class="bitfield">000</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file dcps1.html unchanged">DCPS1</span></td><td>-</td></tr><tr><td class="bitfield">101</td><td class="bitfield">000</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file dcps2.html unchanged">DCPS2</span></td><td>-</td></tr><tr><td class="bitfield">101</td><td class="bitfield">000</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file dcps3.html unchanged">DCPS3</span></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-systeminstrswithreg"><a id="systeminstrswithreg"/><h3 class="iclass">System instructions with register argument</h3><p>The encodings in this section are decoded from <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-systeminstrswithreg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">CRm</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file wfet.html unchanged">WFET</span></td><td>FEAT_WFxT</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file wfit.html unchanged">WFIT</span></td><td>FEAT_WFxT</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">!= 0000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-hints"><a id="hints"/><h3 class="iclass">Hints</h3><p>The encodings in this section are decoded from <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-hints"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">CRm</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file hint.html unchanged">HINT</span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file nop.html unchanged">NOP</span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file yield.html unchanged">YIELD</span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file wfe.html unchanged">WFE</span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file wfi.html unchanged">WFI</span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file sev.html unchanged">SEV</span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file sevl.html unchanged">SEVL</span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file dgh.html unchanged">DGH</span></td><td>FEAT_DGH</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file xpac.html unchanged">XPACD, XPACI, XPACLRI</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="pacia.html">PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</a></span>
            —
            <span class="goodlink"><a href="pacia.html#PACIA1716_HI_hints">PACIA1716</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="pacib.html">PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</a></span>
            —
            <span class="goodlink"><a href="pacib.html#PACIB1716_HI_hints">PACIB1716</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">100</td><td class="iformname"><span class="goodlink"><a href="autia.html">AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</a></span>
            —
            <span class="goodlink"><a href="autia.html#AUTIA1716_HI_hints">AUTIA1716</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">110</td><td class="iformname"><span class="goodlink"><a href="autib.html">AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</a></span>
            —
            <span class="goodlink"><a href="autib.html#AUTIB1716_HI_hints">AUTIB1716</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file esb.html unchanged">ESB</span></td><td>FEAT_RAS</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file psb.html unchanged">PSB</span></td><td>FEAT_SPE</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file tsb.html unchanged">TSB</span></td><td>FEAT_TRF</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file gcsb.html unchanged">GCSB</span></td><td>FEAT_GCS</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file csdb.html unchanged">CSDB</span></td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file clrbhb.html unchanged">CLRBHB</span></td><td>FEAT_CLRBHB</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="pacia.html">PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</a></span>
            —
            <span class="goodlink"><a href="pacia.html#PACIAZ_HI_hints">PACIAZ</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="pacia.html">PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</a></span>
            —
            <span class="goodlink"><a href="pacia.html#PACIASP_HI_hints">PACIASP</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="pacib.html">PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</a></span>
            —
            <span class="goodlink"><a href="pacib.html#PACIBZ_HI_hints">PACIBZ</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="pacib.html">PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</a></span>
            —
            <span class="goodlink"><a href="pacib.html#PACIBSP_HI_hints">PACIBSP</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">100</td><td class="iformname"><span class="goodlink"><a href="autia.html">AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</a></span>
            —
            <span class="goodlink"><a href="autia.html#AUTIAZ_HI_hints">AUTIAZ</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">101</td><td class="iformname"><span class="goodlink"><a href="autia.html">AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</a></span>
            —
            <span class="goodlink"><a href="autia.html#AUTIASP_HI_hints">AUTIASP</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">110</td><td class="iformname"><span class="goodlink"><a href="autib.html">AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</a></span>
            —
            <span class="goodlink"><a href="autib.html#AUTIBZ_HI_hints">AUTIBZ</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">111</td><td class="iformname"><span class="goodlink"><a href="autib.html">AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</a></span>
            —
            <span class="goodlink"><a href="autib.html#AUTIBSP_HI_hints">AUTIBSP</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">xx0</td><td class="iformname"><span class="brokenlink" title="file bti.html unchanged">BTI</span></td><td>FEAT_BTI</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file pacm.html unchanged">PACM</span></td><td>FEAT_PAuth_LR</td></tr><tr><td class="bitfield">0101</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file chkfeat.html unchanged">CHKFEAT</span></td><td>FEAT_CHK</td></tr><tr><td class="bitfield">0110</td><td class="bitfield">00x</td><td class="iformname"><span class="brokenlink" title="file stshh.html unchanged">STSHH</span></td><td>FEAT_PCDPHINT</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-barriers"><a id="barriers"/><h3 class="iclass">Barriers</h3><p>The encodings in this section are decoded from <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-barriers"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">CRm</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">010</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file clrex.html unchanged">CLREX</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file dsb.html unchanged">DSB</span>
            —
            <span class="brokenlink" title="file dsb.html unchanged">Memory barrier</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file dmb.html unchanged">DMB</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">110</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file isb.html unchanged">ISB</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">111</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file sb.html unchanged">SB</span></td><td>FEAT_SB</td></tr><tr><td class="bitfield">xx0x</td><td class="bitfield">00x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">xx1x</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">xx10</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file dsb.html unchanged">DSB</span>
            —
            <span class="brokenlink" title="file dsb.html unchanged">Memory nXS barrier</span></td><td>FEAT_XS</td></tr><tr><td class="bitfield">xx11</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">011</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file tcommit.html unchanged">TCOMMIT</span></td><td>FEAT_TME</td></tr><tr><td class="bitfield">!= 0000</td><td class="bitfield">011</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-pstate"><a id="pstate"/><h3 class="iclass">PSTATE</h3><p>The encodings in this section are decoded from <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">op1</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-pstate"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="msr_imm.html">MSR (immediate)</a></span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file cfinv.html unchanged">CFINV</span></td><td>FEAT_FlagM</td></tr><tr><td class="bitfield">000</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file xaflag.html unchanged">XAFLAG</span></td><td>FEAT_FlagM2</td></tr><tr><td class="bitfield">000</td><td class="bitfield">010</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file axflag.html unchanged">AXFLAG</span></td><td>FEAT_FlagM2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-systemresult"><a id="systemresult"/><h3 class="iclass">System with result</h3><p>The encodings in this section are decoded from <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-systemresult"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">CRn</th><th class="bitfields" colspan="" rowspan="">CRm</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield">000x</td><td class="bitfield">!= 011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield">0000</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file tstart.html unchanged">TSTART</span></td><td>FEAT_TME</td></tr><tr><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield">0001</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ttest.html unchanged">TTEST</span></td><td>FEAT_TME</td></tr><tr><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield">001x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield">01xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield">1xxx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011</td><td class="bitfield">!= 0011</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">!= 011</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-systeminstrs"><a id="systeminstrs"/><h3 class="iclass">System instructions</h3><p>The encodings in this section are decoded from <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-systeminstrs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sys.html">SYS</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sysl.html">SYSL</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-systemmove"><a id="systemmove"/><h3 class="iclass">System register move</h3><p>The encodings in this section are decoded from <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr">1</td><td class="lr">o0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-systemmove"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="msr_reg.html">MSR (register)</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="mrs.html">MRS</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-syspairinstrs"><a id="syspairinstrs"/><h3 class="iclass">System pair instructions</h3><p>The encodings in this section are decoded from <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-syspairinstrs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sysp.html">SYSP</a></span></td><td>FEAT_SYSINSTR128</td></tr><tr><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-systemmovepr"><a id="systemmovepr"/><h3 class="iclass">System register pair move</h3><p>The encodings in this section are decoded from <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr">1</td><td class="lr">o0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-systemmovepr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="msrr.html">MSRR</a></span></td><td>FEAT_SYSREG128</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="mrrs.html">MRRS</a></span></td><td>FEAT_SYSREG128</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-branch_reg"><a id="branch_reg"/><h3 class="iclass">Unconditional branch (register)</h3><p>The encodings in this section are decoded from <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">opc</td><td class="lr" colspan="5">op2</td><td class="lr" colspan="6">op3</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">op4</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-branch_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">op3</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">op4</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">11111</td><td class="bitfield">0001xx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">11111</td><td class="bitfield">001xxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">11111</td><td class="bitfield">01xxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">11111</td><td class="bitfield">1xxxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00x0</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00x0</td><td class="bitfield">11111</td><td class="bitfield">000001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">000x</td><td class="bitfield">11111</td><td class="bitfield">00001x</td><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file br.html unchanged">BR</span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"/><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file bra.html unchanged">BRAA, BRAAZ, BRAB, BRABZ</span>
            —
            <span class="brokenlink" title="file bra.html unchanged">Key A, zero modifier</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"/><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file bra.html unchanged">BRAA, BRAAZ, BRAB, BRABZ</span>
            —
            <span class="brokenlink" title="file bra.html unchanged">Key B, zero modifier</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file blr.html unchanged">BLR</span></td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"/><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file blra.html unchanged">BLRAA, BLRAAZ, BLRAB, BLRABZ</span>
            —
            <span class="brokenlink" title="file blra.html unchanged">Key A, zero modifier</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"/><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file blra.html unchanged">BLRAA, BLRAAZ, BLRAB, BLRABZ</span>
            —
            <span class="brokenlink" title="file blra.html unchanged">Key B, zero modifier</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file ret.html unchanged">RET</span></td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">00001x</td><td class="bitfield">!= 11111</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">11111</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file reta.html unchanged">RETAA, RETAB</span>
            —
            <span class="brokenlink" title="file reta.html unchanged">RETAA</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">11111</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file retasppcr_reg.html unchanged">RETAASPPCR, RETABSPPCR</span>
            —
            <span class="brokenlink" title="file retasppcr_reg.html unchanged">RETAASPPCR</span></td><td>FEAT_PAuth_LR</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">11111</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file reta.html unchanged">RETAA, RETAB</span>
            —
            <span class="brokenlink" title="file reta.html unchanged">RETAB</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">11111</td><td class="bitfield">!= 11111</td><td class="iformname"><span class="brokenlink" title="file retasppcr_reg.html unchanged">RETAASPPCR, RETABSPPCR</span>
            —
            <span class="brokenlink" title="file retasppcr_reg.html unchanged">RETABSPPCR</span></td><td>FEAT_PAuth_LR</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">11111</td><td class="bitfield">0000xx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">010x</td><td class="bitfield">11111</td><td class="bitfield">0000xx</td><td class="bitfield">!= 11111</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">010x</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">11111</td><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">010x</td><td class="bitfield">11111</td><td class="bitfield">000001</td><td class="bitfield">11111</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">010x</td><td class="bitfield">11111</td><td class="bitfield">00001x</td><td class="bitfield">11111</td><td class="bitfield">xxxx0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">11111</td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file eret.html unchanged">ERET</span></td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">00001x</td><td class="bitfield">11111</td><td class="bitfield">0xxx1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">00001x</td><td class="bitfield">11111</td><td class="bitfield">10xx1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">00001x</td><td class="bitfield">11111</td><td class="bitfield">110x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">00001x</td><td class="bitfield">11111</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">11111</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file ereta.html unchanged">ERETAA, ERETAB</span>
            —
            <span class="brokenlink" title="file ereta.html unchanged">ERETAA</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">11111</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file ereta.html unchanged">ERETAA, ERETAB</span>
            —
            <span class="brokenlink" title="file ereta.html unchanged">ERETAB</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0101</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">11111</td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file drps.html unchanged">DRPS</span></td><td>-</td></tr><tr><td class="bitfield">0101</td><td class="bitfield">11111</td><td class="bitfield">00001x</td><td class="bitfield">11111</td><td class="bitfield">xxxx1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011x</td><td class="bitfield">11111</td><td class="bitfield">0000xx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">100x</td><td class="bitfield">11111</td><td class="bitfield">00000x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file bra.html unchanged">BRAA, BRAAZ, BRAB, BRABZ</span>
            —
            <span class="brokenlink" title="file bra.html unchanged">Key A, register modifier</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file bra.html unchanged">BRAA, BRAAZ, BRAB, BRABZ</span>
            —
            <span class="brokenlink" title="file bra.html unchanged">Key B, register modifier</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file blra.html unchanged">BLRAA, BLRAAZ, BLRAB, BLRABZ</span>
            —
            <span class="brokenlink" title="file blra.html unchanged">Key A, register modifier</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file blra.html unchanged">BLRAA, BLRAAZ, BLRAB, BLRABZ</span>
            —
            <span class="brokenlink" title="file blra.html unchanged">Key B, register modifier</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">101x</td><td class="bitfield">11111</td><td class="bitfield">0000xx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11xx</td><td class="bitfield">11111</td><td class="bitfield">0000xx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-branch_imm"><a id="branch_imm"/><h3 class="iclass">Unconditional branch (immediate)</h3><p>The encodings in this section are decoded from <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">op</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="26">imm26</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-branch_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file b_uncond.html unchanged">B</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bl.html unchanged">BL</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-compbranch"><a id="compbranch"/><h3 class="iclass">Compare and branch (immediate)</h3><p>The encodings in this section are decoded from <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="19">imm19</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-compbranch"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cbz.html unchanged">CBZ</span>
            —
            <span class="brokenlink" title="file cbz.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cbnz.html unchanged">CBNZ</span>
            —
            <span class="brokenlink" title="file cbnz.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file cbz.html unchanged">CBZ</span>
            —
            <span class="brokenlink" title="file cbz.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cbnz.html unchanged">CBNZ</span>
            —
            <span class="brokenlink" title="file cbnz.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-testbranch"><a id="testbranch"/><h3 class="iclass">Test and branch (immediate)</h3><p>The encodings in this section are decoded from <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">b5</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="5">b40</td><td class="lr" colspan="14">imm14</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-testbranch"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file tbz.html unchanged">TBZ</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file tbnz.html unchanged">TBNZ</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-compbranch_regs"><a id="compbranch_regs"/><h3 class="iclass">Compare registers and branch</h3><p>The encodings in this section are decoded from <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">cc</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="9">imm9</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-compbranch_regs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">cc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file cbcc_regs.html unchanged">CB&lt;cc> (register)</span>
            —
            <span class="brokenlink" title="file cbcc_regs.html unchanged">32-bit greater than</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file cbcc_regs.html unchanged">CB&lt;cc> (register)</span>
            —
            <span class="brokenlink" title="file cbcc_regs.html unchanged">32-bit greater than or equal</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file cbcc_regs.html unchanged">CB&lt;cc> (register)</span>
            —
            <span class="brokenlink" title="file cbcc_regs.html unchanged">32-bit higher</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file cbcc_regs.html unchanged">CB&lt;cc> (register)</span>
            —
            <span class="brokenlink" title="file cbcc_regs.html unchanged">32-bit higher or same</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file cbcc_regs.html unchanged">CB&lt;cc> (register)</span>
            —
            <span class="brokenlink" title="file cbcc_regs.html unchanged">32-bit equal</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file cbcc_regs.html unchanged">CB&lt;cc> (register)</span>
            —
            <span class="brokenlink" title="file cbcc_regs.html unchanged">32-bit not equal</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file cbcc_regs.html unchanged">CB&lt;cc> (register)</span>
            —
            <span class="brokenlink" title="file cbcc_regs.html unchanged">64-bit greater than</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file cbcc_regs.html unchanged">CB&lt;cc> (register)</span>
            —
            <span class="brokenlink" title="file cbcc_regs.html unchanged">64-bit greater than or equal</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file cbcc_regs.html unchanged">CB&lt;cc> (register)</span>
            —
            <span class="brokenlink" title="file cbcc_regs.html unchanged">64-bit higher</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file cbcc_regs.html unchanged">CB&lt;cc> (register)</span>
            —
            <span class="brokenlink" title="file cbcc_regs.html unchanged">64-bit higher or same</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file cbcc_regs.html unchanged">CB&lt;cc> (register)</span>
            —
            <span class="brokenlink" title="file cbcc_regs.html unchanged">64-bit equal</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file cbcc_regs.html unchanged">CB&lt;cc> (register)</span>
            —
            <span class="brokenlink" title="file cbcc_regs.html unchanged">64-bit not equal</span></td><td>FEAT_CMPBR</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-compbranch_imm"><a id="compbranch_imm"/><h3 class="iclass">Compare register with immediate and branch</h3><p>The encodings in this section are decoded from <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">cc</td><td class="lr" colspan="6">imm6</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-compbranch_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">cc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file cbcc_imm.html unchanged">CB&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cbcc_imm.html unchanged">32-bit greater than</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file cbcc_imm.html unchanged">CB&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cbcc_imm.html unchanged">32-bit less than</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file cbcc_imm.html unchanged">CB&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cbcc_imm.html unchanged">32-bit higher</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file cbcc_imm.html unchanged">CB&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cbcc_imm.html unchanged">32-bit lower</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file cbcc_imm.html unchanged">CB&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cbcc_imm.html unchanged">32-bit equal</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file cbcc_imm.html unchanged">CB&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cbcc_imm.html unchanged">32-bit not equal</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file cbcc_imm.html unchanged">CB&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cbcc_imm.html unchanged">64-bit greater than</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file cbcc_imm.html unchanged">CB&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cbcc_imm.html unchanged">64-bit less than</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file cbcc_imm.html unchanged">CB&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cbcc_imm.html unchanged">64-bit higher</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file cbcc_imm.html unchanged">CB&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cbcc_imm.html unchanged">64-bit lower</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file cbcc_imm.html unchanged">CB&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cbcc_imm.html unchanged">64-bit equal</span></td><td>FEAT_CMPBR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file cbcc_imm.html unchanged">CB&lt;cc> (immediate)</span>
            —
            <span class="brokenlink" title="file cbcc_imm.html unchanged">64-bit not equal</span></td><td>FEAT_CMPBR</td></tr></tbody></table></div></div><hr/><h2><a id="dpreg"/>Data Processing -- Register</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#top">A64 instruction set encoding</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"/><td class="lr">op0</td><td class="lr" colspan="1"/><td class="lr">op1</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="5"/><td class="lr" colspan="6">op3</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            0110
          </td><td class="bitfield"></td><td class="iformname"><a href="#dp_2src">Data-processing (2 source)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            0110
          </td><td class="bitfield"></td><td class="iformname"><a href="#dp_1src">Data-processing (1 source)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="bitfield">
            0xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#log_shift">Logical (shifted register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx0
          </td><td class="bitfield"></td><td class="iformname"><a href="#addsub_shift">Add/subtract (shifted register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx1
          </td><td class="bitfield"></td><td class="iformname"><a href="#addsub_ext">Add/subtract (extended register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            000000
          </td><td class="iformname"><a href="#addsub_carry">Add/subtract (with carry)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            001xxx
          </td><td class="iformname"><a href="#addsub_pt">Add/subtract (checked pointer)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            011xxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            100000
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            1x1xxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            x00001
          </td><td class="iformname"><a href="#rmif">Rotate right into flags</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            x0010x
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            x10x0x
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            xx0010
          </td><td class="iformname"><a href="#setf">Evaluate into flags</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            xx0011
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            xx011x
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0010
          </td><td class="bitfield">
            xxxx0x
          </td><td class="iformname"><a href="#condcmp_reg">Conditional compare (register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0010
          </td><td class="bitfield">
            xxxx1x
          </td><td class="iformname"><a href="#condcmp_imm">Conditional compare (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0100
          </td><td class="bitfield"></td><td class="iformname"><a href="#condsel">Conditional select</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0xx1
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            1xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#dp_3src">Data-processing (3 source)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-dp_2src"><a id="dp_2src"/><h3 class="iclass">Data-processing (2 source)</h3><p>The encodings in this section are decoded from <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">S</td><td class="lr">1</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="l">0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dp_2src"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00011x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">00001x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0001xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">01xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00000x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0x11xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000010</td><td class="iformname"><span class="brokenlink" title="file udiv.html unchanged">UDIV</span>
            —
            <span class="brokenlink" title="file udiv.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000011</td><td class="iformname"><span class="brokenlink" title="file sdiv.html unchanged">SDIV</span>
            —
            <span class="brokenlink" title="file sdiv.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00010x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001000</td><td class="iformname"><span class="brokenlink" title="file lslv.html unchanged">LSLV</span>
            —
            <span class="brokenlink" title="file lslv.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001001</td><td class="iformname"><span class="brokenlink" title="file lsrv.html unchanged">LSRV</span>
            —
            <span class="brokenlink" title="file lsrv.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001010</td><td class="iformname"><span class="brokenlink" title="file asrv.html unchanged">ASRV</span>
            —
            <span class="brokenlink" title="file asrv.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001011</td><td class="iformname"><span class="brokenlink" title="file rorv.html unchanged">RORV</span>
            —
            <span class="brokenlink" title="file rorv.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010x11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010000</td><td class="iformname"><span class="brokenlink" title="file crc32.html unchanged">CRC32B, CRC32H, CRC32W, CRC32X</span>
            —
            <span class="brokenlink" title="file crc32.html unchanged">CRC32B</span></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010001</td><td class="iformname"><span class="brokenlink" title="file crc32.html unchanged">CRC32B, CRC32H, CRC32W, CRC32X</span>
            —
            <span class="brokenlink" title="file crc32.html unchanged">CRC32H</span></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010010</td><td class="iformname"><span class="brokenlink" title="file crc32.html unchanged">CRC32B, CRC32H, CRC32W, CRC32X</span>
            —
            <span class="brokenlink" title="file crc32.html unchanged">CRC32W</span></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010100</td><td class="iformname"><span class="brokenlink" title="file crc32c.html unchanged">CRC32CB, CRC32CH, CRC32CW, CRC32CX</span>
            —
            <span class="brokenlink" title="file crc32c.html unchanged">CRC32CB</span></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010101</td><td class="iformname"><span class="brokenlink" title="file crc32c.html unchanged">CRC32CB, CRC32CH, CRC32CW, CRC32CX</span>
            —
            <span class="brokenlink" title="file crc32c.html unchanged">CRC32CH</span></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010110</td><td class="iformname"><span class="brokenlink" title="file crc32c.html unchanged">CRC32CB, CRC32CH, CRC32CW, CRC32CX</span>
            —
            <span class="brokenlink" title="file crc32c.html unchanged">CRC32CW</span></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011000</td><td class="iformname"><span class="brokenlink" title="file smax_reg.html unchanged">SMAX (register)</span>
            —
            <span class="brokenlink" title="file smax_reg.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011001</td><td class="iformname"><span class="brokenlink" title="file umax_reg.html unchanged">UMAX (register)</span>
            —
            <span class="brokenlink" title="file umax_reg.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011010</td><td class="iformname"><span class="brokenlink" title="file smin_reg.html unchanged">SMIN (register)</span>
            —
            <span class="brokenlink" title="file smin_reg.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011011</td><td class="iformname"><span class="brokenlink" title="file umin_reg.html unchanged">UMIN (register)</span>
            —
            <span class="brokenlink" title="file umin_reg.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">000001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000000</td><td class="iformname"><span class="brokenlink" title="file subp.html unchanged">SUBP</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000010</td><td class="iformname"><span class="brokenlink" title="file udiv.html unchanged">UDIV</span>
            —
            <span class="brokenlink" title="file udiv.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000011</td><td class="iformname"><span class="brokenlink" title="file sdiv.html unchanged">SDIV</span>
            —
            <span class="brokenlink" title="file sdiv.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000100</td><td class="iformname"><span class="brokenlink" title="file irg.html unchanged">IRG</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000101</td><td class="iformname"><span class="brokenlink" title="file gmi.html unchanged">GMI</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001000</td><td class="iformname"><span class="brokenlink" title="file lslv.html unchanged">LSLV</span>
            —
            <span class="brokenlink" title="file lslv.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001001</td><td class="iformname"><span class="brokenlink" title="file lsrv.html unchanged">LSRV</span>
            —
            <span class="brokenlink" title="file lsrv.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001010</td><td class="iformname"><span class="brokenlink" title="file asrv.html unchanged">ASRV</span>
            —
            <span class="brokenlink" title="file asrv.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001011</td><td class="iformname"><span class="brokenlink" title="file rorv.html unchanged">RORV</span>
            —
            <span class="brokenlink" title="file rorv.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001100</td><td class="iformname"><span class="brokenlink" title="file pacga.html unchanged">PACGA</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00111x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010xx0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010011</td><td class="iformname"><span class="brokenlink" title="file crc32.html unchanged">CRC32B, CRC32H, CRC32W, CRC32X</span>
            —
            <span class="brokenlink" title="file crc32.html unchanged">CRC32X</span></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010111</td><td class="iformname"><span class="brokenlink" title="file crc32c.html unchanged">CRC32CB, CRC32CH, CRC32CW, CRC32CX</span>
            —
            <span class="brokenlink" title="file crc32c.html unchanged">CRC32CX</span></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011000</td><td class="iformname"><span class="brokenlink" title="file smax_reg.html unchanged">SMAX (register)</span>
            —
            <span class="brokenlink" title="file smax_reg.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011001</td><td class="iformname"><span class="brokenlink" title="file umax_reg.html unchanged">UMAX (register)</span>
            —
            <span class="brokenlink" title="file umax_reg.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011010</td><td class="iformname"><span class="brokenlink" title="file smin_reg.html unchanged">SMIN (register)</span>
            —
            <span class="brokenlink" title="file smin_reg.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011011</td><td class="iformname"><span class="brokenlink" title="file umin_reg.html unchanged">UMIN (register)</span>
            —
            <span class="brokenlink" title="file umin_reg.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0111xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="iformname"><span class="brokenlink" title="file subps.html unchanged">SUBPS</span></td><td>FEAT_MTE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-dp_1src"><a id="dp_1src"/><h3 class="iclass">Data-processing (1 source)</h3><p>The encodings in this section are decoded from <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">1</td><td class="lr">S</td><td class="lr">1</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="l">0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">opcode2</td><td class="lr" colspan="6">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dp_1src"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opcode2</th><th class="bitfields" colspan="" rowspan="">opcode</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">Rd</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">001001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">00101x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">0011xx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">01xxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">1xxxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0001x</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001xx</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">01xxx</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1xxxx</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rbit_int.html unchanged">RBIT</span>
            —
            <span class="brokenlink" title="file rbit_int.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rev16_int.html unchanged">REV16</span>
            —
            <span class="brokenlink" title="file rev16_int.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000010</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rev.html unchanged">REV</span>
            —
            <span class="brokenlink" title="file rev.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000011</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000100</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file clz_int.html unchanged">CLZ</span>
            —
            <span class="brokenlink" title="file clz_int.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000101</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file cls_int.html unchanged">CLS</span>
            —
            <span class="brokenlink" title="file cls_int.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000110</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ctz.html unchanged">CTZ</span>
            —
            <span class="brokenlink" title="file ctz.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000111</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file cnt.html unchanged">CNT</span>
            —
            <span class="brokenlink" title="file cnt.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">001000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file abs.html unchanged">ABS</span>
            —
            <span class="brokenlink" title="file abs.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rbit_int.html unchanged">RBIT</span>
            —
            <span class="brokenlink" title="file rbit_int.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rev16_int.html unchanged">REV16</span>
            —
            <span class="brokenlink" title="file rev16_int.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000010</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rev32_int.html unchanged">REV32</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000011</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rev.html unchanged">REV</span>
            —
            <span class="brokenlink" title="file rev.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000100</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file clz_int.html unchanged">CLZ</span>
            —
            <span class="brokenlink" title="file clz_int.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000101</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file cls_int.html unchanged">CLS</span>
            —
            <span class="brokenlink" title="file cls_int.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000110</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ctz.html unchanged">CTZ</span>
            —
            <span class="brokenlink" title="file ctz.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000111</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file cnt.html unchanged">CNT</span>
            —
            <span class="brokenlink" title="file cnt.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">001000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file abs.html unchanged">ABS</span>
            —
            <span class="brokenlink" title="file abs.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="pacia.html">PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</a></span>
            —
            <span class="goodlink"><a href="pacia.html#PACIA_64P_dp_1src">PACIA</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="pacib.html">PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</a></span>
            —
            <span class="goodlink"><a href="pacib.html#PACIB_64P_dp_1src">PACIB</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000010</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file pacda.html unchanged">PACDA, PACDZA</span>
            —
            <span class="brokenlink" title="file pacda.html unchanged">PACDA</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000011</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file pacdb.html unchanged">PACDB, PACDZB</span>
            —
            <span class="brokenlink" title="file pacdb.html unchanged">PACDB</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000100</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="autia.html">AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</a></span>
            —
            <span class="goodlink"><a href="autia.html#AUTIA_64P_dp_1src">AUTIA</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000101</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="autib.html">AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</a></span>
            —
            <span class="goodlink"><a href="autib.html#AUTIB_64P_dp_1src">AUTIB</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000110</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file autda.html unchanged">AUTDA, AUTDZA</span>
            —
            <span class="brokenlink" title="file autda.html unchanged">AUTDA</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000111</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file autdb.html unchanged">AUTDB, AUTDZB</span>
            —
            <span class="brokenlink" title="file autdb.html unchanged">AUTDB</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001xxx</td><td class="bitfield">!= 11111</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001000</td><td class="bitfield">11111</td><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="pacia.html">PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</a></span>
            —
            <span class="goodlink"><a href="pacia.html#PACIZA_64Z_dp_1src">PACIZA</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001001</td><td class="bitfield">11111</td><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="pacib.html">PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</a></span>
            —
            <span class="goodlink"><a href="pacib.html#PACIZB_64Z_dp_1src">PACIZB</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001010</td><td class="bitfield">11111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file pacda.html unchanged">PACDA, PACDZA</span>
            —
            <span class="brokenlink" title="file pacda.html unchanged">PACDZA</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001011</td><td class="bitfield">11111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file pacdb.html unchanged">PACDB, PACDZB</span>
            —
            <span class="brokenlink" title="file pacdb.html unchanged">PACDZB</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001100</td><td class="bitfield">11111</td><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="autia.html">AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</a></span>
            —
            <span class="goodlink"><a href="autia.html#AUTIZA_64Z_dp_1src">AUTIZA</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001101</td><td class="bitfield">11111</td><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="autib.html">AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</a></span>
            —
            <span class="goodlink"><a href="autib.html#AUTIZB_64Z_dp_1src">AUTIZB</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001110</td><td class="bitfield">11111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file autda.html unchanged">AUTDA, AUTDZA</span>
            —
            <span class="brokenlink" title="file autda.html unchanged">AUTDZA</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001111</td><td class="bitfield">11111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file autdb.html unchanged">AUTDB, AUTDZB</span>
            —
            <span class="brokenlink" title="file autdb.html unchanged">AUTDZB</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">01000x</td><td class="bitfield">!= 11111</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">010000</td><td class="bitfield">11111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file xpac.html unchanged">XPACD, XPACI, XPACLRI</span>
            —
            <span class="brokenlink" title="file xpac.html unchanged">XPACI</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">010001</td><td class="bitfield">11111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file xpac.html unchanged">XPACD, XPACI, XPACLRI</span>
            —
            <span class="brokenlink" title="file xpac.html unchanged">XPACD</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">01001x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">0101xx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">011xxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">10xxxx</td><td class="bitfield"/><td class="bitfield">!= 11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">1000xx</td><td class="bitfield">!= 11111</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">100000</td><td class="bitfield">11111</td><td class="bitfield">11110</td><td class="iformname"><span class="brokenlink" title="file pacnbiasppc.html unchanged">PACNBIASPPC</span></td><td>FEAT_PAuth_LR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">100001</td><td class="bitfield">11111</td><td class="bitfield">11110</td><td class="iformname"><span class="brokenlink" title="file pacnbibsppc.html unchanged">PACNBIBSPPC</span></td><td>FEAT_PAuth_LR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">100010</td><td class="bitfield">11111</td><td class="bitfield">11110</td><td class="iformname"><span class="brokenlink" title="file pacia171615.html unchanged">PACIA171615</span></td><td>FEAT_PAuth_LR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">100011</td><td class="bitfield">11111</td><td class="bitfield">11110</td><td class="iformname"><span class="brokenlink" title="file pacib171615.html unchanged">PACIB171615</span></td><td>FEAT_PAuth_LR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">100100</td><td class="bitfield"/><td class="bitfield">11110</td><td class="iformname"><span class="brokenlink" title="file autiasppcr.html unchanged">AUTIASPPCR</span></td><td>FEAT_PAuth_LR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">100101</td><td class="bitfield"/><td class="bitfield">11110</td><td class="iformname"><span class="brokenlink" title="file autibsppcr.html unchanged">AUTIBSPPCR</span></td><td>FEAT_PAuth_LR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">10011x</td><td class="bitfield"/><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">101xxx</td><td class="bitfield">!= 11111</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">101000</td><td class="bitfield">11111</td><td class="bitfield">11110</td><td class="iformname"><span class="brokenlink" title="file paciasppc.html unchanged">PACIASPPC</span></td><td>FEAT_PAuth_LR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">101001</td><td class="bitfield">11111</td><td class="bitfield">11110</td><td class="iformname"><span class="brokenlink" title="file pacibsppc.html unchanged">PACIBSPPC</span></td><td>FEAT_PAuth_LR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">10101x</td><td class="bitfield">11111</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">10110x</td><td class="bitfield">11111</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">101110</td><td class="bitfield">11111</td><td class="bitfield">11110</td><td class="iformname"><span class="goodlink"><a href="autia171615.html">AUTIA171615</a></span></td><td>FEAT_PAuth_LR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">101111</td><td class="bitfield">11111</td><td class="bitfield">11110</td><td class="iformname"><span class="goodlink"><a href="autib171615.html">AUTIB171615</a></span></td><td>FEAT_PAuth_LR</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">11xxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-log_shift"><a id="log_shift"/><h3 class="iclass">Logical (shifted register)</h3><p>The encodings in this section are decoded from <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">shift</td><td class="lr">N</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-log_shift"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file and_log_shift.html unchanged">AND (shifted register)</span>
            —
            <span class="brokenlink" title="file and_log_shift.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bic_log_shift.html unchanged">BIC (shifted register)</span>
            —
            <span class="brokenlink" title="file bic_log_shift.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file orr_log_shift.html unchanged">ORR (shifted register)</span>
            —
            <span class="brokenlink" title="file orr_log_shift.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file orn_log_shift.html unchanged">ORN (shifted register)</span>
            —
            <span class="brokenlink" title="file orn_log_shift.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file eor_log_shift.html unchanged">EOR (shifted register)</span>
            —
            <span class="brokenlink" title="file eor_log_shift.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file eon.html unchanged">EON (shifted register)</span>
            —
            <span class="brokenlink" title="file eon.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ands_log_shift.html unchanged">ANDS (shifted register)</span>
            —
            <span class="brokenlink" title="file ands_log_shift.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bics.html unchanged">BICS (shifted register)</span>
            —
            <span class="brokenlink" title="file bics.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file and_log_shift.html unchanged">AND (shifted register)</span>
            —
            <span class="brokenlink" title="file and_log_shift.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bic_log_shift.html unchanged">BIC (shifted register)</span>
            —
            <span class="brokenlink" title="file bic_log_shift.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file orr_log_shift.html unchanged">ORR (shifted register)</span>
            —
            <span class="brokenlink" title="file orr_log_shift.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file orn_log_shift.html unchanged">ORN (shifted register)</span>
            —
            <span class="brokenlink" title="file orn_log_shift.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file eor_log_shift.html unchanged">EOR (shifted register)</span>
            —
            <span class="brokenlink" title="file eor_log_shift.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file eon.html unchanged">EON (shifted register)</span>
            —
            <span class="brokenlink" title="file eon.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ands_log_shift.html unchanged">ANDS (shifted register)</span>
            —
            <span class="brokenlink" title="file ands_log_shift.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bics.html unchanged">BICS (shifted register)</span>
            —
            <span class="brokenlink" title="file bics.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub_shift"><a id="addsub_shift"/><h3 class="iclass">Add/subtract (shifted register)</h3><p>The encodings in this section are decoded from <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="lr">0</td><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">shift</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub_shift"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_addsub_shift.html unchanged">ADD (shifted register)</span>
            —
            <span class="brokenlink" title="file add_addsub_shift.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file adds_addsub_shift.html unchanged">ADDS (shifted register)</span>
            —
            <span class="brokenlink" title="file adds_addsub_shift.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sub_addsub_shift.html unchanged">SUB (shifted register)</span>
            —
            <span class="brokenlink" title="file sub_addsub_shift.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file subs_addsub_shift.html unchanged">SUBS (shifted register)</span>
            —
            <span class="brokenlink" title="file subs_addsub_shift.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_addsub_shift.html unchanged">ADD (shifted register)</span>
            —
            <span class="brokenlink" title="file add_addsub_shift.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file adds_addsub_shift.html unchanged">ADDS (shifted register)</span>
            —
            <span class="brokenlink" title="file adds_addsub_shift.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sub_addsub_shift.html unchanged">SUB (shifted register)</span>
            —
            <span class="brokenlink" title="file sub_addsub_shift.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file subs_addsub_shift.html unchanged">SUBS (shifted register)</span>
            —
            <span class="brokenlink" title="file subs_addsub_shift.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub_ext"><a id="addsub_ext"/><h3 class="iclass">Add/subtract (extended register)</h3><p>The encodings in this section are decoded from <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="lr">0</td><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opt</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="3">option</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub_ext"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opt</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file add_addsub_ext.html unchanged">ADD (extended register)</span>
            —
            <span class="brokenlink" title="file add_addsub_ext.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file adds_addsub_ext.html unchanged">ADDS (extended register)</span>
            —
            <span class="brokenlink" title="file adds_addsub_ext.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sub_addsub_ext.html unchanged">SUB (extended register)</span>
            —
            <span class="brokenlink" title="file sub_addsub_ext.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file subs_addsub_ext.html unchanged">SUBS (extended register)</span>
            —
            <span class="brokenlink" title="file subs_addsub_ext.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file add_addsub_ext.html unchanged">ADD (extended register)</span>
            —
            <span class="brokenlink" title="file add_addsub_ext.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file adds_addsub_ext.html unchanged">ADDS (extended register)</span>
            —
            <span class="brokenlink" title="file adds_addsub_ext.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sub_addsub_ext.html unchanged">SUB (extended register)</span>
            —
            <span class="brokenlink" title="file sub_addsub_ext.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file subs_addsub_ext.html unchanged">SUBS (extended register)</span>
            —
            <span class="brokenlink" title="file subs_addsub_ext.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub_carry"><a id="addsub_carry"/><h3 class="iclass">Add/subtract (with carry)</h3><p>The encodings in this section are decoded from <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="lr">1</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub_carry"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file adc.html unchanged">ADC</span>
            —
            <span class="brokenlink" title="file adc.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file adcs.html unchanged">ADCS</span>
            —
            <span class="brokenlink" title="file adcs.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sbc.html unchanged">SBC</span>
            —
            <span class="brokenlink" title="file sbc.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sbcs.html unchanged">SBCS</span>
            —
            <span class="brokenlink" title="file sbcs.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file adc.html unchanged">ADC</span>
            —
            <span class="brokenlink" title="file adc.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file adcs.html unchanged">ADCS</span>
            —
            <span class="brokenlink" title="file adcs.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sbc.html unchanged">SBC</span>
            —
            <span class="brokenlink" title="file sbc.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sbcs.html unchanged">SBCS</span>
            —
            <span class="brokenlink" title="file sbcs.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub_pt"><a id="addsub_pt"/><h3 class="iclass">Add/subtract (checked pointer)</h3><p>The encodings in this section are decoded from <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="lr">1</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub_pt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file addpt.html unchanged">ADDPT</span></td><td>FEAT_CPA</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file subpt.html unchanged">SUBPT</span></td><td>FEAT_CPA</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-rmif"><a id="rmif"/><h3 class="iclass">Rotate right into flags</h3><p>The encodings in this section are decoded from <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="lr">1</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="6">imm6</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr">o2</td><td class="lr" colspan="4">mask</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-rmif"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rmif.html unchanged">RMIF</span></td><td>FEAT_FlagM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-setf"><a id="setf"/><h3 class="iclass">Evaluate into flags</h3><p>The encodings in this section are decoded from <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="lr">1</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="6">opcode2</td><td class="lr">sz</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr">o3</td><td class="lr" colspan="4">mask</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-setf"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="7" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opcode2</th><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">o3</th><th class="bitfields" colspan="" rowspan="">mask</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">!= 1101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file setf.html unchanged">SETF8, SETF16</span>
            —
            <span class="brokenlink" title="file setf.html unchanged">SETF8</span></td><td>FEAT_FlagM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file setf.html unchanged">SETF8, SETF16</span>
            —
            <span class="brokenlink" title="file setf.html unchanged">SETF16</span></td><td>FEAT_FlagM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 000000</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-condcmp_reg"><a id="condcmp_reg"/><h3 class="iclass">Conditional compare (register)</h3><p>The encodings in this section are decoded from <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="lr">1</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">cond</td><td class="lr">0</td><td class="lr">o2</td><td class="lr" colspan="5">Rn</td><td class="lr">o3</td><td class="lr" colspan="4">nzcv</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-condcmp_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ccmn_reg.html unchanged">CCMN (register)</span>
            —
            <span class="brokenlink" title="file ccmn_reg.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ccmp_reg.html unchanged">CCMP (register)</span>
            —
            <span class="brokenlink" title="file ccmp_reg.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ccmn_reg.html unchanged">CCMN (register)</span>
            —
            <span class="brokenlink" title="file ccmn_reg.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ccmp_reg.html unchanged">CCMP (register)</span>
            —
            <span class="brokenlink" title="file ccmp_reg.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-condcmp_imm"><a id="condcmp_imm"/><h3 class="iclass">Conditional compare (immediate)</h3><p>The encodings in this section are decoded from <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="lr">1</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="4">cond</td><td class="lr">1</td><td class="lr">o2</td><td class="lr" colspan="5">Rn</td><td class="lr">o3</td><td class="lr" colspan="4">nzcv</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-condcmp_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ccmn_imm.html unchanged">CCMN (immediate)</span>
            —
            <span class="brokenlink" title="file ccmn_imm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ccmp_imm.html unchanged">CCMP (immediate)</span>
            —
            <span class="brokenlink" title="file ccmp_imm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ccmn_imm.html unchanged">CCMN (immediate)</span>
            —
            <span class="brokenlink" title="file ccmn_imm.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ccmp_imm.html unchanged">CCMP (immediate)</span>
            —
            <span class="brokenlink" title="file ccmp_imm.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-condsel"><a id="condsel"/><h3 class="iclass">Conditional select</h3><p>The encodings in this section are decoded from <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="lr">1</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">cond</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-condsel"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file csel.html unchanged">CSEL</span>
            —
            <span class="brokenlink" title="file csel.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file csinc.html unchanged">CSINC</span>
            —
            <span class="brokenlink" title="file csinc.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file csinv.html unchanged">CSINV</span>
            —
            <span class="brokenlink" title="file csinv.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file csneg.html unchanged">CSNEG</span>
            —
            <span class="brokenlink" title="file csneg.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file csel.html unchanged">CSEL</span>
            —
            <span class="brokenlink" title="file csel.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file csinc.html unchanged">CSINC</span>
            —
            <span class="brokenlink" title="file csinc.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file csinv.html unchanged">CSINV</span>
            —
            <span class="brokenlink" title="file csinv.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file csneg.html unchanged">CSNEG</span>
            —
            <span class="brokenlink" title="file csneg.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-dp_3src"><a id="dp_3src"/><h3 class="iclass">Data-processing (3 source)</h3><p>The encodings in this section are decoded from <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">op54</td><td class="lr">1</td><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">op31</td><td class="lr" colspan="5">Rm</td><td class="lr">o0</td><td class="lr" colspan="5">Ra</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dp_3src"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op54</th><th class="bitfields" colspan="" rowspan="">op31</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 00</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">x01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">x1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file madd.html unchanged">MADD</span>
            —
            <span class="brokenlink" title="file madd.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file msub.html unchanged">MSUB</span>
            —
            <span class="brokenlink" title="file msub.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">x10</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file madd.html unchanged">MADD</span>
            —
            <span class="brokenlink" title="file madd.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file msub.html unchanged">MSUB</span>
            —
            <span class="brokenlink" title="file msub.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smaddl.html unchanged">SMADDL</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smsubl.html unchanged">SMSUBL</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smulh.html unchanged">SMULH</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file maddpt.html unchanged">MADDPT</span></td><td>FEAT_CPA</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file msubpt.html unchanged">MSUBPT</span></td><td>FEAT_CPA</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umaddl.html unchanged">UMADDL</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umsubl.html unchanged">UMSUBL</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umulh.html unchanged">UMULH</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="simd_dp"/>Data Processing -- Scalar Floating-Point and Advanced SIMD</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#top">A64 instruction set encoding</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">op0</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="9">op3</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2">Feature</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
            00x0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            00x0
          </td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0100
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#cryptoaes">Cryptographic AES</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0101
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxx00
          </td><td class="iformname"><a href="#cryptosha3">Cryptographic three-register SHA</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0101
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0101
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx1xxxx0
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0101
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#cryptosha2">Cryptographic two-register SHA</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0111
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxxxxxxx0
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011x
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield">
            xxx0xxxx1
          </td><td class="iformname"><a href="#asisdone">Advanced SIMD scalar copy</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield">
            xxx0xxxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0111
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield">
            xxx00xxx1
          </td><td class="iformname"><a href="#asisdsamefp16">Advanced SIMD scalar three same FP16</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield">
            xxx01xxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1111
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asisdmiscfp16">Advanced SIMD scalar two-register miscellaneous FP16</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx1xxxx1
          </td><td class="iformname"><a href="#asisdsame2">Advanced SIMD scalar three same extra</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x100
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asisdmisc">Advanced SIMD scalar two-register miscellaneous</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x110
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asisdpair">Advanced SIMD scalar pairwise</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            01xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            1xxxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxx00
          </td><td class="iformname"><a href="#asisddiff">Advanced SIMD scalar three different</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname"><a href="#asisdsame">Advanced SIMD scalar three same</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            10
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname"><a href="#asisdshf">Advanced SIMD scalar shift by immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxxxxx0
          </td><td class="iformname"><a href="#asisdelem">Advanced SIMD scalar x indexed element</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01xx
          </td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxx00
          </td><td class="iformname"><a href="#asimdtbl">Advanced SIMD table lookup</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxx10
          </td><td class="iformname"><a href="#asimdperm">Advanced SIMD permute</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0x10
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxxx0
          </td><td class="iformname"><a href="#asimdext">Advanced SIMD extract</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield">
            xxx0xxxx1
          </td><td class="iformname"><a href="#asimdins">Advanced SIMD copy</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield">
            xxx0xxxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0111
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield">
            xxx00xxx1
          </td><td class="iformname"><a href="#asimdsamefp16">Advanced SIMD three same (FP16)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield">
            xxx01xxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1111
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asimdmiscfp16">Advanced SIMD two-register miscellaneous (FP16)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx1xxxx0
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx1xxxx1
          </td><td class="iformname"><a href="#asimdsame2">Advanced SIMD three-register extension</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x100
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asimdmisc">Advanced SIMD two-register miscellaneous</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x110
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asimdall">Advanced SIMD across lanes</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            01xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            1xxxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxx00
          </td><td class="iformname"><a href="#asimddiff">Advanced SIMD three different</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname"><a href="#asimdsame">Advanced SIMD three same</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            10
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname"><a href="#asimdimm">Advanced SIMD modified immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            10
          </td><td class="bitfield">
            != 0000
          </td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname"><a href="#asimdshf">Advanced SIMD shift by immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxxxxx0
          </td><td class="iformname"><a href="#asimdelem">Advanced SIMD vector x indexed element</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            10x0
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            0xxx
          </td><td class="bitfield">
            xxx1xxxxx
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield">
            xxx10xxxx
          </td><td class="iformname"><a href="#crypto3_imm2">Cryptographic three-register, imm2</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield">
            xxx11xxxx
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            11xx
          </td><td class="bitfield">
            xxx1x00xx
          </td><td class="iformname"><a href="#cryptosha512_3">Cryptographic three-register SHA 512</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            11xx
          </td><td class="bitfield">
            xxx1x01xx
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            11xx
          </td><td class="bitfield">
            xxx1x1xxx
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            00
          </td><td class="bitfield"></td><td class="bitfield">
            xxx0xxxxx
          </td><td class="iformname"><a href="#crypto4">Cryptographic four-register</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file xar_advsimd.html unchanged">XAR</span></td><td>FEAT_SHA3</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            1000
          </td><td class="bitfield">
            0000xxxxx
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            1000
          </td><td class="bitfield">
            0001000xx
          </td><td class="iformname"><a href="#cryptosha512_2">Cryptographic two-register SHA 512</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            1000
          </td><td class="bitfield">
            0001100xx
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            1000
          </td><td class="bitfield">
            0001x01xx
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            1000
          </td><td class="bitfield">
            0001x1xxx
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            1000
          </td><td class="bitfield">
            001xxxxxx
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            1000
          </td><td class="bitfield">
            01xxxxxxx
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            1000
          </td><td class="bitfield">
            1xxxxxxxx
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            1001
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            101x
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1110
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            11x1
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#float2fix">Conversion between floating-point and fixed-point</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxx000000
          </td><td class="iformname"><a href="#float2int">Conversion between floating-point and integer</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxx100000
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxx10000
          </td><td class="iformname"><a href="#floatdp1">Floating-point data-processing (1 source)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxx1000
          </td><td class="iformname"><a href="#floatcmp">Floating-point compare</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxx100
          </td><td class="iformname"><a href="#floatimm">Floating-point immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxx01
          </td><td class="iformname"><a href="#floatccmp">Floating-point conditional compare</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxx10
          </td><td class="iformname"><a href="#floatdp2">Floating-point data-processing (2 source)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxx11
          </td><td class="iformname"><a href="#floatsel">Floating-point conditional select</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#floatdp3">Floating-point data-processing (3 source)</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-cryptoaes"><a id="cryptoaes"/><h3 class="iclass">Cryptographic AES</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cryptoaes"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">000xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00100</td><td class="iformname"><span class="brokenlink" title="file aese_advsimd.html unchanged">AESE</span></td><td>FEAT_AES</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00101</td><td class="iformname"><span class="brokenlink" title="file aesd_advsimd.html unchanged">AESD</span></td><td>FEAT_AES</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00110</td><td class="iformname"><span class="brokenlink" title="file aesmc_advsimd.html unchanged">AESMC</span></td><td>FEAT_AES</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00111</td><td class="iformname"><span class="brokenlink" title="file aesimc_advsimd.html unchanged">AESIMC</span></td><td>FEAT_AES</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cryptosha3"><a id="cryptosha3"/><h3 class="iclass">Cryptographic three-register SHA</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td class="r">1</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="3">opcode</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cryptosha3"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="sha1c_advsimd.html">SHA1C</a></span></td><td>FEAT_SHA1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="sha1p_advsimd.html">SHA1P</a></span></td><td>FEAT_SHA1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="sha1m_advsimd.html">SHA1M</a></span></td><td>FEAT_SHA1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file sha1su0_advsimd.html unchanged">SHA1SU0</span></td><td>FEAT_SHA1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file sha256h_advsimd.html unchanged">SHA256H</span></td><td>FEAT_SHA256</td></tr><tr><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file sha256h2_advsimd.html unchanged">SHA256H2</span></td><td>FEAT_SHA256</td></tr><tr><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file sha256su1_advsimd.html unchanged">SHA256SU1</span></td><td>FEAT_SHA256</td></tr><tr><td class="bitfield">00</td><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cryptosha2"><a id="cryptosha2"/><h3 class="iclass">Cryptographic two-register SHA</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td class="r">1</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cryptosha2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file sha1h_advsimd.html unchanged">SHA1H</span></td><td>FEAT_SHA1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00001</td><td class="iformname"><span class="brokenlink" title="file sha1su1_advsimd.html unchanged">SHA1SU1</span></td><td>FEAT_SHA1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00010</td><td class="iformname"><span class="brokenlink" title="file sha256su0_advsimd.html unchanged">SHA256SU0</span></td><td>FEAT_SHA256</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">001xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdone"><a id="asisdone"/><h3 class="iclass">Advanced SIMD scalar copy</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">op</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdone"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">imm4</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file dup_advsimd_elt.html unchanged">DUP (element)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdsamefp16"><a id="asisdsamefp16"/><h3 class="iclass">Advanced SIMD scalar three same FP16</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">a</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdsamefp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">a</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">00x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file fmulx_advsimd_vec.html unchanged">FMULX</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcmeq_advsimd_reg.html unchanged">FCMEQ (register)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file frecps_advsimd.html unchanged">FRECPS</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">x10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file frsqrts_advsimd.html unchanged">FRSQRTS</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcmge_advsimd_reg.html unchanged">FCMGE (register)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file facge_advsimd.html unchanged">FACGE</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fabd_advsimd.html unchanged">FABD</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcmgt_advsimd_reg.html unchanged">FCMGT (register)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file facgt_advsimd.html unchanged">FACGT</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdmiscfp16"><a id="asisdmiscfp16"/><h3 class="iclass">Advanced SIMD scalar two-register miscellaneous FP16</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">a</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdmiscfp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">a</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x0xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1100x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">01xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11010</td><td class="iformname"><span class="goodlink"><a href="fcvtns_advsimd.html">FCVTNS (vector)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11011</td><td class="iformname"><span class="goodlink"><a href="fcvtms_advsimd.html">FCVTMS (vector)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><span class="goodlink"><a href="fcvtas_advsimd.html">FCVTAS (vector)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11101</td><td class="iformname"><span class="goodlink"><a href="scvtf_advsimd_int.html">SCVTF (vector, integer)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1111x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fcmgt_advsimd_zero.html unchanged">FCMGT (zero)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file fcmeq_advsimd_zero.html unchanged">FCMEQ (zero)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname"><span class="brokenlink" title="file fcmlt_advsimd.html unchanged">FCMLT (zero)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11010</td><td class="iformname"><span class="goodlink"><a href="fcvtps_advsimd.html">FCVTPS (vector)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11011</td><td class="iformname"><span class="goodlink"><a href="fcvtzs_advsimd_int.html">FCVTZS (vector, integer)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file frecpe_advsimd.html unchanged">FRECPE</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file frecpx_advsimd.html unchanged">FRECPX</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1111x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11010</td><td class="iformname"><span class="goodlink"><a href="fcvtnu_advsimd.html">FCVTNU (vector)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11011</td><td class="iformname"><span class="goodlink"><a href="fcvtmu_advsimd.html">FCVTMU (vector)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><span class="goodlink"><a href="fcvtau_advsimd.html">FCVTAU (vector)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11101</td><td class="iformname"><span class="goodlink"><a href="ucvtf_advsimd_int.html">UCVTF (vector, integer)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fcmge_advsimd_zero.html unchanged">FCMGE (zero)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file fcmle_advsimd.html unchanged">FCMLE (zero)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0111x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11010</td><td class="iformname"><span class="goodlink"><a href="fcvtpu_advsimd.html">FCVTPU (vector)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11011</td><td class="iformname"><span class="goodlink"><a href="fcvtzu_advsimd_int.html">FCVTZU (vector, integer)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file frsqrte_advsimd.html unchanged">FRSQRTE</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdsame2"><a id="asisdsame2"/><h3 class="iclass">Advanced SIMD scalar three same extra</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="4">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdsame2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file sqrdmlah_advsimd_vec.html unchanged">SQRDMLAH (vector)</span></td><td>FEAT_RDM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file sqrdmlsh_advsimd_vec.html unchanged">SQRDMLSH (vector)</span></td><td>FEAT_RDM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdmisc"><a id="asisdmisc"/><h3 class="iclass">Advanced SIMD scalar two-register miscellaneous</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdmisc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">00x0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1x000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10xx1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0x</td><td class="bitfield">01xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0x</td><td class="bitfield">1111x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield">010x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield">01000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">x0x10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file suqadd_advsimd.html unchanged">SUQADD</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><span class="brokenlink" title="file sqabs_advsimd.html unchanged">SQABS</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname"><span class="brokenlink" title="file sqxtn_advsimd.html unchanged">SQXTN, SQXTN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><span class="goodlink"><a href="fcvtns_advsimd.html">FCVTNS (vector)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><span class="goodlink"><a href="fcvtms_advsimd.html">FCVTMS (vector)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><span class="goodlink"><a href="fcvtas_advsimd.html">FCVTAS (vector)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><span class="goodlink"><a href="scvtf_advsimd_int.html">SCVTF (vector, integer)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fcmgt_advsimd_zero.html unchanged">FCMGT (zero)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file fcmeq_advsimd_zero.html unchanged">FCMEQ (zero)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01110</td><td class="iformname"><span class="brokenlink" title="file fcmlt_advsimd.html unchanged">FCMLT (zero)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><span class="goodlink"><a href="fcvtps_advsimd.html">FCVTPS (vector)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><span class="goodlink"><a href="fcvtzs_advsimd_int.html">FCVTZS (vector, integer)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file frecpe_advsimd.html unchanged">FRECPE</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file frecpx_advsimd.html unchanged">FRECPX</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01000</td><td class="iformname"><span class="brokenlink" title="file cmgt_advsimd_zero.html unchanged">CMGT (zero)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01001</td><td class="iformname"><span class="brokenlink" title="file cmeq_advsimd_zero.html unchanged">CMEQ (zero)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01010</td><td class="iformname"><span class="brokenlink" title="file cmlt_advsimd.html unchanged">CMLT (zero)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01011</td><td class="iformname"><span class="brokenlink" title="file abs_advsimd.html unchanged">ABS</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00x10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file usqadd_advsimd.html unchanged">USQADD</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><span class="brokenlink" title="file sqneg_advsimd.html unchanged">SQNEG</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10010</td><td class="iformname"><span class="brokenlink" title="file sqxtun_advsimd.html unchanged">SQXTUN, SQXTUN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname"><span class="brokenlink" title="file uqxtn_advsimd.html unchanged">UQXTN, UQXTN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><span class="goodlink"><a href="fcvtnu_advsimd.html">FCVTNU (vector)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><span class="goodlink"><a href="fcvtmu_advsimd.html">FCVTMU (vector)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><span class="goodlink"><a href="fcvtau_advsimd.html">FCVTAU (vector)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><span class="goodlink"><a href="ucvtf_advsimd_int.html">UCVTF (vector, integer)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">10110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">10110</td><td class="iformname"><span class="brokenlink" title="file fcvtxn_advsimd.html unchanged">FCVTXN, FCVTXN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01x10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fcmge_advsimd_zero.html unchanged">FCMGE (zero)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file fcmle_advsimd.html unchanged">FCMLE (zero)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1x110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><span class="goodlink"><a href="fcvtpu_advsimd.html">FCVTPU (vector)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><span class="goodlink"><a href="fcvtzu_advsimd_int.html">FCVTZU (vector, integer)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file frsqrte_advsimd.html unchanged">FRSQRTE</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">01000</td><td class="iformname"><span class="brokenlink" title="file cmge_advsimd_zero.html unchanged">CMGE (zero)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">01001</td><td class="iformname"><span class="brokenlink" title="file cmle_advsimd.html unchanged">CMLE (zero)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">01011</td><td class="iformname"><span class="brokenlink" title="file neg_advsimd.html unchanged">NEG (vector)</span></td><td>FEAT_AdvSIMD</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdpair"><a id="asisdpair"/><h3 class="iclass">Advanced SIMD scalar pairwise</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdpair"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x0xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">111xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield">01101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">x1</td><td class="bitfield">011x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">x1</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fmaxnmp_advsimd_pair.html unchanged">FMAXNMP (scalar)</span>
            —
            <span class="brokenlink" title="file fmaxnmp_advsimd_pair.html unchanged">Half-precision</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file faddp_advsimd_pair.html unchanged">FADDP (scalar)</span>
            —
            <span class="brokenlink" title="file faddp_advsimd_pair.html unchanged">Half-precision</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fmaxp_advsimd_pair.html unchanged">FMAXP (scalar)</span>
            —
            <span class="brokenlink" title="file fmaxp_advsimd_pair.html unchanged">Half-precision</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fminnmp_advsimd_pair.html unchanged">FMINNMP (scalar)</span>
            —
            <span class="brokenlink" title="file fminnmp_advsimd_pair.html unchanged">Half-precision</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fminp_advsimd_pair.html unchanged">FMINP (scalar)</span>
            —
            <span class="brokenlink" title="file fminp_advsimd_pair.html unchanged">Half-precision</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">x100x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">x1010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file addp_advsimd_pair.html unchanged">ADDP (scalar)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11</td><td class="bitfield">x10xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">x10xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fmaxnmp_advsimd_pair.html unchanged">FMAXNMP (scalar)</span>
            —
            <span class="brokenlink" title="file fmaxnmp_advsimd_pair.html unchanged">Single-precision and double-precision</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file faddp_advsimd_pair.html unchanged">FADDP (scalar)</span>
            —
            <span class="brokenlink" title="file faddp_advsimd_pair.html unchanged">Single-precision and double-precision</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fmaxp_advsimd_pair.html unchanged">FMAXP (scalar)</span>
            —
            <span class="brokenlink" title="file fmaxp_advsimd_pair.html unchanged">Single-precision and double-precision</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fminnmp_advsimd_pair.html unchanged">FMINNMP (scalar)</span>
            —
            <span class="brokenlink" title="file fminnmp_advsimd_pair.html unchanged">Single-precision and double-precision</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fminp_advsimd_pair.html unchanged">FMINP (scalar)</span>
            —
            <span class="brokenlink" title="file fminp_advsimd_pair.html unchanged">Single-precision and double-precision</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">01101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisddiff"><a id="asisddiff"/><h3 class="iclass">Advanced SIMD scalar three different</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">opcode</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisddiff"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1xx0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file sqdmlal_advsimd_vec.html unchanged">SQDMLAL, SQDMLAL2 (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file sqdmlsl_advsimd_vec.html unchanged">SQDMLSL, SQDMLSL2 (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file sqdmull_advsimd_vec.html unchanged">SQDMULL, SQDMULL2 (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdsame"><a id="asisdsame"/><h3 class="iclass">Advanced SIMD scalar three same</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="5">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdsame"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">011x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">x0</td><td class="bitfield">0x1x0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">x1</td><td class="bitfield">00100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">x1</td><td class="bitfield">011x0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0x</td><td class="bitfield">xx0x0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0x</td><td class="bitfield">10x01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">01</td><td class="bitfield">00110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">10010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield">0x0x0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield">10x0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">11</td><td class="bitfield">00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">11</td><td class="bitfield">00010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">11</td><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 10</td><td class="bitfield">10100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 11</td><td class="bitfield">00111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00001</td><td class="iformname"><span class="brokenlink" title="file sqadd_advsimd.html unchanged">SQADD</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00101</td><td class="iformname"><span class="brokenlink" title="file sqsub_advsimd.html unchanged">SQSUB</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><span class="goodlink"><a href="sqshl_advsimd_reg.html">SQSHL (register)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><span class="goodlink"><a href="sqrshl_advsimd.html">SQRSHL</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10110</td><td class="iformname"><span class="brokenlink" title="file sqdmulh_advsimd_vec.html unchanged">SQDMULH (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fmulx_advsimd_vec.html unchanged">FMULX</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file fcmeq_advsimd_reg.html unchanged">FCMEQ (register)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file frecps_advsimd.html unchanged">FRECPS</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file frsqrts_advsimd.html unchanged">FRSQRTS</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00110</td><td class="iformname"><span class="brokenlink" title="file cmgt_advsimd_reg.html unchanged">CMGT (register)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00111</td><td class="iformname"><span class="brokenlink" title="file cmge_advsimd_reg.html unchanged">CMGE (register)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01000</td><td class="iformname"><span class="goodlink"><a href="sshl_advsimd.html">SSHL</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01010</td><td class="iformname"><span class="goodlink"><a href="srshl_advsimd.html">SRSHL</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10000</td><td class="iformname"><span class="brokenlink" title="file add_advsimd.html unchanged">ADD (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10001</td><td class="iformname"><span class="brokenlink" title="file cmtst_advsimd.html unchanged">CMTST</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00001</td><td class="iformname"><span class="brokenlink" title="file uqadd_advsimd.html unchanged">UQADD</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00101</td><td class="iformname"><span class="brokenlink" title="file uqsub_advsimd.html unchanged">UQSUB</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><span class="goodlink"><a href="uqshl_advsimd_reg.html">UQSHL (register)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><span class="goodlink"><a href="uqrshl_advsimd.html">UQRSHL</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1x111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10110</td><td class="iformname"><span class="brokenlink" title="file sqrdmulh_advsimd_vec.html unchanged">SQRDMULH (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file fcmge_advsimd_reg.html unchanged">FCMGE (register)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file facge_advsimd.html unchanged">FACGE</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fabd_advsimd.html unchanged">FABD</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file fcmgt_advsimd_reg.html unchanged">FCMGT (register)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file facgt_advsimd.html unchanged">FACGT</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">00110</td><td class="iformname"><span class="brokenlink" title="file cmhi_advsimd.html unchanged">CMHI (register)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">00111</td><td class="iformname"><span class="brokenlink" title="file cmhs_advsimd.html unchanged">CMHS (register)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">01000</td><td class="iformname"><span class="goodlink"><a href="ushl_advsimd.html">USHL</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">01010</td><td class="iformname"><span class="goodlink"><a href="urshl_advsimd.html">URSHL</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">10000</td><td class="iformname"><span class="brokenlink" title="file sub_advsimd.html unchanged">SUB (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">10001</td><td class="iformname"><span class="brokenlink" title="file cmeq_advsimd_reg.html unchanged">CMEQ (register)</span></td><td>FEAT_AdvSIMD</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdshf"><a id="asisdshf"/><h3 class="iclass">Advanced SIMD scalar shift by immediate</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">immh</td><td class="lr" colspan="3">immb</td><td class="lr" colspan="5">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdshf"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">immh</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0xxx1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">101xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0xxx</td><td class="bitfield">x10x0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0xxx</td><td class="bitfield">00xx0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0xxx</td><td class="bitfield">110x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0000</td><td class="bitfield">x1110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0000</td><td class="bitfield">1001x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0000</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1xxx</td><td class="bitfield">110xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1000x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1xxx</td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file sshr_advsimd.html unchanged">SSHR</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1xxx</td><td class="bitfield">00010</td><td class="iformname"><span class="brokenlink" title="file ssra_advsimd.html unchanged">SSRA</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1xxx</td><td class="bitfield">00100</td><td class="iformname"><span class="brokenlink" title="file srshr_advsimd.html unchanged">SRSHR</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1xxx</td><td class="bitfield">00110</td><td class="iformname"><span class="brokenlink" title="file srsra_advsimd.html unchanged">SRSRA</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1xxx</td><td class="bitfield">01000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1xxx</td><td class="bitfield">01010</td><td class="iformname"><span class="brokenlink" title="file shl_advsimd.html unchanged">SHL</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">01110</td><td class="iformname"><span class="brokenlink" title="file sqshl_advsimd_imm.html unchanged">SQSHL (immediate)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10010</td><td class="iformname"><span class="brokenlink" title="file sqshrn_advsimd.html unchanged">SQSHRN, SQSHRN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10011</td><td class="iformname"><span class="brokenlink" title="file sqrshrn_advsimd.html unchanged">SQRSHRN, SQRSHRN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file scvtf_advsimd_fix.html unchanged">SCVTF (vector, fixed-point)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_advsimd_fix.html unchanged">FCVTZS (vector, fixed-point)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0000</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0000</td><td class="bitfield">1000x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1xxx</td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file ushr_advsimd.html unchanged">USHR</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1xxx</td><td class="bitfield">00010</td><td class="iformname"><span class="brokenlink" title="file usra_advsimd.html unchanged">USRA</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1xxx</td><td class="bitfield">00100</td><td class="iformname"><span class="brokenlink" title="file urshr_advsimd.html unchanged">URSHR</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1xxx</td><td class="bitfield">00110</td><td class="iformname"><span class="brokenlink" title="file ursra_advsimd.html unchanged">URSRA</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1xxx</td><td class="bitfield">01000</td><td class="iformname"><span class="brokenlink" title="file sri_advsimd.html unchanged">SRI</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1xxx</td><td class="bitfield">01010</td><td class="iformname"><span class="brokenlink" title="file sli_advsimd.html unchanged">SLI</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file sqshlu_advsimd.html unchanged">SQSHLU</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01110</td><td class="iformname"><span class="brokenlink" title="file uqshl_advsimd_imm.html unchanged">UQSHL (immediate)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10000</td><td class="iformname"><span class="brokenlink" title="file sqshrun_advsimd.html unchanged">SQSHRUN, SQSHRUN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10001</td><td class="iformname"><span class="brokenlink" title="file sqrshrun_advsimd.html unchanged">SQRSHRUN, SQRSHRUN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10010</td><td class="iformname"><span class="brokenlink" title="file uqshrn_advsimd.html unchanged">UQSHRN, UQSHRN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10011</td><td class="iformname"><span class="brokenlink" title="file uqrshrn_advsimd.html unchanged">UQRSHRN, UQRSHRN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file ucvtf_advsimd_fix.html unchanged">UCVTF (vector, fixed-point)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_advsimd_fix.html unchanged">FCVTZU (vector, fixed-point)</span></td><td>FEAT_AdvSIMD</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdelem"><a id="asisdelem"/><h3 class="iclass">Advanced SIMD scalar x indexed element</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr">M</td><td class="lr" colspan="4">Rm</td><td class="lr" colspan="4">opcode</td><td class="lr">H</td><td class="lr">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdelem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">01</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0xx0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file sqdmlal_advsimd_elt.html unchanged">SQDMLAL, SQDMLAL2 (by element)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file sqdmlsl_advsimd_elt.html unchanged">SQDMLSL, SQDMLSL2 (by element)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10x0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file sqdmull_advsimd_elt.html unchanged">SQDMULL, SQDMULL2 (by element)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file sqdmulh_advsimd_elt.html unchanged">SQDMULH (by element)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file sqrdmulh_advsimd_elt.html unchanged">SQRDMULH (by element)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">111x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file fmla_advsimd_elt.html unchanged">FMLA (by element)</span>
            —
            <span class="brokenlink" title="file fmla_advsimd_elt.html unchanged">Scalar, half-precision</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file fmls_advsimd_elt.html unchanged">FMLS (by element)</span>
            —
            <span class="brokenlink" title="file fmls_advsimd_elt.html unchanged">Scalar, half-precision</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file fmul_advsimd_elt.html unchanged">FMUL (by element)</span>
            —
            <span class="brokenlink" title="file fmul_advsimd_elt.html unchanged">Scalar, half-precision</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0x01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file fmla_advsimd_elt.html unchanged">FMLA (by element)</span>
            —
            <span class="brokenlink" title="file fmla_advsimd_elt.html unchanged">Scalar, single-precision and double-precision</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file fmls_advsimd_elt.html unchanged">FMLS (by element)</span>
            —
            <span class="brokenlink" title="file fmls_advsimd_elt.html unchanged">Scalar, single-precision and double-precision</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file fmul_advsimd_elt.html unchanged">FMUL (by element)</span>
            —
            <span class="brokenlink" title="file fmul_advsimd_elt.html unchanged">Scalar, single-precision and double-precision</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1xx0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file sqrdmlah_advsimd_elt.html unchanged">SQRDMLAH (by element)</span></td><td>FEAT_RDM</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file sqrdmlsh_advsimd_elt.html unchanged">SQRDMLSH (by element)</span></td><td>FEAT_RDM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file fmulx_advsimd_elt.html unchanged">FMULX (by element)</span>
            —
            <span class="brokenlink" title="file fmulx_advsimd_elt.html unchanged">Scalar, half-precision</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file fmulx_advsimd_elt.html unchanged">FMULX (by element)</span>
            —
            <span class="brokenlink" title="file fmulx_advsimd_elt.html unchanged">Scalar, single-precision and double-precision</span></td><td>FEAT_AdvSIMD</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdtbl"><a id="asimdtbl"/><h3 class="iclass">Advanced SIMD table lookup</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">op2</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="2">len</td><td class="lr">op</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdtbl"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">len</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file tbl_advsimd.html unchanged">TBL</span>
            —
            <span class="brokenlink" title="file tbl_advsimd.html unchanged">Single register table</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file tbx_advsimd.html unchanged">TBX</span>
            —
            <span class="brokenlink" title="file tbx_advsimd.html unchanged">Single register table</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file tbl_advsimd.html unchanged">TBL</span>
            —
            <span class="brokenlink" title="file tbl_advsimd.html unchanged">Two register table</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file tbx_advsimd.html unchanged">TBX</span>
            —
            <span class="brokenlink" title="file tbx_advsimd.html unchanged">Two register table</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file tbl_advsimd.html unchanged">TBL</span>
            —
            <span class="brokenlink" title="file tbl_advsimd.html unchanged">Three register table</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file tbx_advsimd.html unchanged">TBX</span>
            —
            <span class="brokenlink" title="file tbx_advsimd.html unchanged">Three register table</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file tbl_advsimd.html unchanged">TBL</span>
            —
            <span class="brokenlink" title="file tbl_advsimd.html unchanged">Four register table</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file tbx_advsimd.html unchanged">TBX</span>
            —
            <span class="brokenlink" title="file tbx_advsimd.html unchanged">Four register table</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 00</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file luti4_advsimd.html unchanged">LUTI4</span>
            —
            <span class="brokenlink" title="file luti4_advsimd.html unchanged">Halfword</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_LUT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">x0</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">x1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file luti4_advsimd.html unchanged">LUTI4</span>
            —
            <span class="brokenlink" title="file luti4_advsimd.html unchanged">Byte</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_LUT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file luti2_advsimd.html unchanged">LUTI2</span>
            —
            <span class="brokenlink" title="file luti2_advsimd.html unchanged">Byte</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_LUT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file luti2_advsimd.html unchanged">LUTI2</span>
            —
            <span class="brokenlink" title="file luti2_advsimd.html unchanged">Halfword</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_LUT</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdperm"><a id="asimdperm"/><h3 class="iclass">Advanced SIMD permute</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="3">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdperm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">x00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file uzp1_advsimd.html unchanged">UZP1</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file trn1_advsimd.html unchanged">TRN1</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file zip1_advsimd.html unchanged">ZIP1</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file uzp2_advsimd.html unchanged">UZP2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file trn2_advsimd.html unchanged">TRN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file zip2_advsimd.html unchanged">ZIP2</span></td><td>FEAT_AdvSIMD</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdext"><a id="asimdext"/><h3 class="iclass">Advanced SIMD extract</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">op2</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="lr">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdext"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ext_advsimd.html unchanged">EXT</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">!= 00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdins"><a id="asimdins"/><h3 class="iclass">Advanced SIMD copy</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">op</td><td class="l">0</td><td>1</td><td>1</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdins"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">imm5</th><th class="bitfields" colspan="" rowspan="">imm4</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file dup_advsimd_elt.html unchanged">DUP (element)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file dup_advsimd_gen.html unchanged">DUP (general)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01x0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file smov_advsimd.html unchanged">SMOV</span>
            —
            <span class="brokenlink" title="file smov_advsimd.html unchanged">32-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file umov_advsimd.html unchanged">UMOV</span>
            —
            <span class="brokenlink" title="file umov_advsimd.html unchanged">32-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file ins_advsimd_gen.html unchanged">INS (general)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file smov_advsimd.html unchanged">SMOV</span>
            —
            <span class="brokenlink" title="file smov_advsimd.html unchanged">64-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">x0xxx</td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">x1000</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file umov_advsimd.html unchanged">UMOV</span>
            —
            <span class="brokenlink" title="file umov_advsimd.html unchanged">64-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">x1001</td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">x101x</td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">x11xx</td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ins_advsimd_elt.html unchanged">INS (element)</span></td><td>FEAT_AdvSIMD</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdsamefp16"><a id="asimdsamefp16"/><h3 class="iclass">Advanced SIMD three same (FP16)</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">a</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdsamefp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">a</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fmaxnm_advsimd.html unchanged">FMAXNM (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fmla_advsimd_vec.html unchanged">FMLA (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fadd_advsimd.html unchanged">FADD (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file fmulx_advsimd_vec.html unchanged">FMULX</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcmeq_advsimd_reg.html unchanged">FCMEQ (register)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmax_advsimd.html unchanged">FMAX (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file frecps_advsimd.html unchanged">FRECPS</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fminnm_advsimd.html unchanged">FMINNM (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fmls_advsimd_vec.html unchanged">FMLS (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fsub_advsimd.html unchanged">FSUB (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file famax_advsimd.html unchanged">FAMAX</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FAMINMAX</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmin_advsimd.html unchanged">FMIN (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file frsqrts_advsimd.html unchanged">FRSQRTS</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fmaxnmp_advsimd_vec.html unchanged">FMAXNMP (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file faddp_advsimd_vec.html unchanged">FADDP (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file fmul_advsimd_vec.html unchanged">FMUL (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcmge_advsimd_reg.html unchanged">FCMGE (register)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file facge_advsimd.html unchanged">FACGE</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmaxp_advsimd_vec.html unchanged">FMAXP (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fdiv_advsimd.html unchanged">FDIV (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fminnmp_advsimd_vec.html unchanged">FMINNMP (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fabd_advsimd.html unchanged">FABD</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file famin_advsimd.html unchanged">FAMIN</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FAMINMAX</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcmgt_advsimd_reg.html unchanged">FCMGT (register)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file facgt_advsimd.html unchanged">FACGT</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fminp_advsimd_vec.html unchanged">FMINP (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fscale_advsimd.html unchanged">FSCALE</span></td><td>FEAT_FP8</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdmiscfp16"><a id="asimdmiscfp16"/><h3 class="iclass">Advanced SIMD two-register miscellaneous (FP16)</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">a</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdmiscfp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">a</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x0xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">01xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1111x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file frintn_advsimd.html unchanged">FRINTN (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file frintm_advsimd.html unchanged">FRINTM (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11010</td><td class="iformname"><span class="goodlink"><a href="fcvtns_advsimd.html">FCVTNS (vector)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11011</td><td class="iformname"><span class="goodlink"><a href="fcvtms_advsimd.html">FCVTMS (vector)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><span class="goodlink"><a href="fcvtas_advsimd.html">FCVTAS (vector)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11101</td><td class="iformname"><span class="goodlink"><a href="scvtf_advsimd_int.html">SCVTF (vector, integer)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fcmgt_advsimd_zero.html unchanged">FCMGT (zero)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file fcmeq_advsimd_zero.html unchanged">FCMEQ (zero)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname"><span class="brokenlink" title="file fcmlt_advsimd.html unchanged">FCMLT (zero)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fabs_advsimd.html unchanged">FABS (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file frintp_advsimd.html unchanged">FRINTP (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file frintz_advsimd.html unchanged">FRINTZ (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11010</td><td class="iformname"><span class="goodlink"><a href="fcvtps_advsimd.html">FCVTPS (vector)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11011</td><td class="iformname"><span class="goodlink"><a href="fcvtzs_advsimd_int.html">FCVTZS (vector, integer)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file frecpe_advsimd.html unchanged">FRECPE</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1111x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file frinta_advsimd.html unchanged">FRINTA (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file frintx_advsimd.html unchanged">FRINTX (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11010</td><td class="iformname"><span class="goodlink"><a href="fcvtnu_advsimd.html">FCVTNU (vector)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11011</td><td class="iformname"><span class="goodlink"><a href="fcvtmu_advsimd.html">FCVTMU (vector)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><span class="goodlink"><a href="fcvtau_advsimd.html">FCVTAU (vector)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11101</td><td class="iformname"><span class="goodlink"><a href="ucvtf_advsimd_int.html">UCVTF (vector, integer)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">x1110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fcmge_advsimd_zero.html unchanged">FCMGE (zero)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file fcmle_advsimd.html unchanged">FCMLE (zero)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fneg_advsimd.html unchanged">FNEG (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file frinti_advsimd.html unchanged">FRINTI (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11010</td><td class="iformname"><span class="goodlink"><a href="fcvtpu_advsimd.html">FCVTPU (vector)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11011</td><td class="iformname"><span class="goodlink"><a href="fcvtzu_advsimd_int.html">FCVTZU (vector, integer)</a></span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file frsqrte_advsimd.html unchanged">FRSQRTE</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file fsqrt_advsimd.html unchanged">FSQRT (vector)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdsame2"><a id="asimdsame2"/><h3 class="iclass">Advanced SIMD three-register extension</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="4">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdsame2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file sdot_advsimd_vec.html unchanged">SDOT (vector)</span></td><td>FEAT_DotProd</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file fcvtn_advsimd_328.html unchanged">FCVTN, FCVTN2 (single-precision to 8-bit floating-point)</span></td><td>FEAT_FP8</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file fdot_advsimd_4wayvec.html unchanged">FDOT (8-bit floating-point to single-precision, vector)</span></td><td>FEAT_FP8DOT4</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file fcvtn_advsimd_168.html unchanged">FCVTN (half-precision to 8-bit floating-point)</span></td><td>FEAT_FP8</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file fdot_advsimd_2wayvec.html unchanged">FDOT (8-bit floating-point to half-precision, vector)</span></td><td>FEAT_FP8DOT2</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file usdot_advsimd_vec.html unchanged">USDOT (vector)</span></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1xx0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1x11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1xx0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">!= 10</td><td class="bitfield">x0x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file sqrdmlah_advsimd_vec.html unchanged">SQRDMLAH (vector)</span></td><td>FEAT_RDM</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file sqrdmlsh_advsimd_vec.html unchanged">SQRDMLSH (vector)</span></td><td>FEAT_RDM</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file udot_advsimd_vec.html unchanged">UDOT (vector)</span></td><td>FEAT_DotProd</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10xx</td><td class="iformname"><span class="brokenlink" title="file fcmla_advsimd_vec.html unchanged">FCMLA</span></td><td>FEAT_FCMA</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">11x0</td><td class="iformname"><span class="brokenlink" title="file fcadd_advsimd_vec.html unchanged">FCADD</span></td><td>FEAT_FCMA</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">x0</td><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname"><span class="goodlink"><a href="bfdot_advsimd_vec.html">BFDOT (vector)</a></span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file bfmlal_advsimd_vec.html unchanged">BFMLALB, BFMLALT (vector)</span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file fmlallbb_advsimd_vec.html unchanged">FMLALLBB, FMLALLBT, FMLALLTB, FMLALLTT (vector)</span>
            —
            <span class="brokenlink" title="file fmlallbb_advsimd_vec.html unchanged">FMLALLBB</span></td><td>FEAT_FP8FMA</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file fmlallbb_advsimd_vec.html unchanged">FMLALLBB, FMLALLBT, FMLALLTB, FMLALLTT (vector)</span>
            —
            <span class="brokenlink" title="file fmlallbb_advsimd_vec.html unchanged">FMLALLBT</span></td><td>FEAT_FP8FMA</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file fmlalb_advsimd_vec.html unchanged">FMLALB, FMLALT (vector)</span>
            —
            <span class="brokenlink" title="file fmlalb_advsimd_vec.html unchanged">FMLALB</span></td><td>FEAT_FP8FMA</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield">011x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">!= 10</td><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file fmlallbb_advsimd_vec.html unchanged">FMLALLBB, FMLALLBT, FMLALLTB, FMLALLTT (vector)</span>
            —
            <span class="brokenlink" title="file fmlallbb_advsimd_vec.html unchanged">FMLALLTB</span></td><td>FEAT_FP8FMA</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file fmlallbb_advsimd_vec.html unchanged">FMLALLBB, FMLALLBT, FMLALLTB, FMLALLTT (vector)</span>
            —
            <span class="brokenlink" title="file fmlallbb_advsimd_vec.html unchanged">FMLALLTT</span></td><td>FEAT_FP8FMA</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file smmla_advsimd_vec.html unchanged">SMMLA (vector)</span></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file usmmla_advsimd_vec.html unchanged">USMMLA (vector)</span></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file fmlalb_advsimd_vec.html unchanged">FMLALB, FMLALT (vector)</span>
            —
            <span class="brokenlink" title="file fmlalb_advsimd_vec.html unchanged">FMLALT</span></td><td>FEAT_FP8FMA</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1101</td><td class="iformname"><span class="goodlink"><a href="fmmla_fp8fp16.html">FMMLA (<ins>widening, </ins>8-bit floating-point to half-precision)</a></span></td><td>FEAT_F8F16MM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1101</td><td class="iformname"><span class="goodlink"><a href="bfmmla_advsimd.html">BFMMLA<ins> (widening)</ins></a></span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file ummla_advsimd_vec.html unchanged">UMMLA (vector)</span></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1101</td><td class="iformname"><span class="goodlink"><a href="fmmla_fp8fp32.html">FMMLA (<ins>widening, </ins>8-bit floating-point to single-precision)</a></span></td><td>FEAT_F8F32MM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdmisc"><a id="asimdmisc"/><h3 class="iclass">Advanced SIMD two-register miscellaneous</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdmisc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1000x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0x</td><td class="bitfield">011xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">11</td><td class="bitfield">1x110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file rev64_advsimd.html unchanged">REV64</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00001</td><td class="iformname"><span class="brokenlink" title="file rev16_advsimd.html unchanged">REV16 (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00010</td><td class="iformname"><span class="brokenlink" title="file saddlp_advsimd.html unchanged">SADDLP</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file suqadd_advsimd.html unchanged">SUQADD</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00100</td><td class="iformname"><span class="brokenlink" title="file cls_advsimd.html unchanged">CLS (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00101</td><td class="iformname"><span class="brokenlink" title="file cnt_advsimd.html unchanged">CNT</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00110</td><td class="iformname"><span class="brokenlink" title="file sadalp_advsimd.html unchanged">SADALP</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><span class="brokenlink" title="file sqabs_advsimd.html unchanged">SQABS</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01000</td><td class="iformname"><span class="brokenlink" title="file cmgt_advsimd_zero.html unchanged">CMGT (zero)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><span class="brokenlink" title="file cmeq_advsimd_zero.html unchanged">CMEQ (zero)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname"><span class="brokenlink" title="file cmlt_advsimd.html unchanged">CMLT (zero)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><span class="brokenlink" title="file abs_advsimd.html unchanged">ABS</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10010</td><td class="iformname"><span class="brokenlink" title="file xtn_advsimd.html unchanged">XTN, XTN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname"><span class="brokenlink" title="file sqxtn_advsimd.html unchanged">SQXTN, SQXTN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">10110</td><td class="iformname"><span class="brokenlink" title="file fcvtn_advsimd.html unchanged">FCVTN, FCVTN2 (double to single-precision, single to half-precision)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">10111</td><td class="iformname"><span class="brokenlink" title="file fcvtl_advsimd.html unchanged">FCVTL, FCVTL2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file frintn_advsimd.html unchanged">FRINTN (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file frintm_advsimd.html unchanged">FRINTM (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><span class="goodlink"><a href="fcvtns_advsimd.html">FCVTNS (vector)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><span class="goodlink"><a href="fcvtms_advsimd.html">FCVTMS (vector)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><span class="goodlink"><a href="fcvtas_advsimd.html">FCVTAS (vector)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><span class="goodlink"><a href="scvtf_advsimd_int.html">SCVTF (vector, integer)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname"><span class="brokenlink" title="file frint32z_advsimd.html unchanged">FRINT32Z (vector)</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file frint64z_advsimd.html unchanged">FRINT64Z (vector)</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fcmgt_advsimd_zero.html unchanged">FCMGT (zero)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file fcmeq_advsimd_zero.html unchanged">FCMEQ (zero)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01110</td><td class="iformname"><span class="brokenlink" title="file fcmlt_advsimd.html unchanged">FCMLT (zero)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fabs_advsimd.html unchanged">FABS (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1x111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file frintp_advsimd.html unchanged">FRINTP (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file frintz_advsimd.html unchanged">FRINTZ (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><span class="goodlink"><a href="fcvtps_advsimd.html">FCVTPS (vector)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><span class="goodlink"><a href="fcvtzs_advsimd_int.html">FCVTZS (vector, integer)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file urecpe_advsimd.html unchanged">URECPE</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file frecpe_advsimd.html unchanged">FRECPE</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">10110</td><td class="iformname"><span class="brokenlink" title="file bfcvtn_advsimd.html unchanged">BFCVTN, BFCVTN2</span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file rev32_advsimd.html unchanged">REV32 (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00010</td><td class="iformname"><span class="brokenlink" title="file uaddlp_advsimd.html unchanged">UADDLP</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file usqadd_advsimd.html unchanged">USQADD</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00100</td><td class="iformname"><span class="brokenlink" title="file clz_advsimd.html unchanged">CLZ (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00110</td><td class="iformname"><span class="brokenlink" title="file uadalp_advsimd.html unchanged">UADALP</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><span class="brokenlink" title="file sqneg_advsimd.html unchanged">SQNEG</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01000</td><td class="iformname"><span class="brokenlink" title="file cmge_advsimd_zero.html unchanged">CMGE (zero)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><span class="brokenlink" title="file cmle_advsimd.html unchanged">CMLE (zero)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><span class="brokenlink" title="file neg_advsimd.html unchanged">NEG (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10010</td><td class="iformname"><span class="brokenlink" title="file sqxtun_advsimd.html unchanged">SQXTUN, SQXTUN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10011</td><td class="iformname"><span class="brokenlink" title="file shll_advsimd.html unchanged">SHLL, SHLL2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname"><span class="brokenlink" title="file uqxtn_advsimd.html unchanged">UQXTN, UQXTN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">x0</td><td class="bitfield">10110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">00001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file frinta_advsimd.html unchanged">FRINTA (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file frintx_advsimd.html unchanged">FRINTX (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><span class="goodlink"><a href="fcvtnu_advsimd.html">FCVTNU (vector)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><span class="goodlink"><a href="fcvtmu_advsimd.html">FCVTMU (vector)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><span class="goodlink"><a href="fcvtau_advsimd.html">FCVTAU (vector)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><span class="goodlink"><a href="ucvtf_advsimd_int.html">UCVTF (vector, integer)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname"><span class="brokenlink" title="file frint32x_advsimd.html unchanged">FRINT32X (vector)</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file frint64x_advsimd.html unchanged">FRINT64X (vector)</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">00101</td><td class="iformname"><span class="brokenlink" title="file not_advsimd.html unchanged">NOT</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">10111</td><td class="iformname"><span class="brokenlink" title="file f12cvtl_advsimd.html unchanged">F1CVTL, F1CVTL2, F2CVTL, F2CVTL2</span>
            —
            <span class="brokenlink" title="file f12cvtl_advsimd.html unchanged">F1CVTL{2}</span></td><td>FEAT_FP8</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">00101</td><td class="iformname"><span class="brokenlink" title="file rbit_advsimd.html unchanged">RBIT (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">10110</td><td class="iformname"><span class="brokenlink" title="file fcvtxn_advsimd.html unchanged">FCVTXN, FCVTXN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">10111</td><td class="iformname"><span class="brokenlink" title="file f12cvtl_advsimd.html unchanged">F1CVTL, F1CVTL2, F2CVTL, F2CVTL2</span>
            —
            <span class="brokenlink" title="file f12cvtl_advsimd.html unchanged">F2CVTL{2}</span></td><td>FEAT_FP8</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">00x01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fcmge_advsimd_zero.html unchanged">FCMGE (zero)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file fcmle_advsimd.html unchanged">FCMLE (zero)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fneg_advsimd.html unchanged">FNEG (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file frinti_advsimd.html unchanged">FRINTI (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><span class="goodlink"><a href="fcvtpu_advsimd.html">FCVTPU (vector)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><span class="goodlink"><a href="fcvtzu_advsimd_int.html">FCVTZU (vector, integer)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file ursqrte_advsimd.html unchanged">URSQRTE</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file frsqrte_advsimd.html unchanged">FRSQRTE</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file fsqrt_advsimd.html unchanged">FSQRT (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">10111</td><td class="iformname"><span class="brokenlink" title="file bf12cvtl_advsimd.html unchanged">BF1CVTL, BF1CVTL2, BF2CVTL, BF2CVTL2</span>
            —
            <span class="brokenlink" title="file bf12cvtl_advsimd.html unchanged">BF1CVTL{2}</span></td><td>FEAT_FP8</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">10111</td><td class="iformname"><span class="brokenlink" title="file bf12cvtl_advsimd.html unchanged">BF1CVTL, BF1CVTL2, BF2CVTL, BF2CVTL2</span>
            —
            <span class="brokenlink" title="file bf12cvtl_advsimd.html unchanged">BF2CVTL{2}</span></td><td>FEAT_FP8</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdall"><a id="asimdall"/><h3 class="iclass">Advanced SIMD across lanes</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdall"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x100x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">000x0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">00001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">100xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x0</td><td class="bitfield">001xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x0</td><td class="bitfield">01101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x0</td><td class="bitfield">101xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x0</td><td class="bitfield">111xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x1</td><td class="bitfield">xx1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file saddlv_advsimd.html unchanged">SADDLV</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname"><span class="brokenlink" title="file smaxv_advsimd.html unchanged">SMAXV</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file sminv_advsimd.html unchanged">SMINV</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file addv_advsimd.html unchanged">ADDV</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">x0</td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fmaxnmv_advsimd.html unchanged">FMAXNMV</span>
            —
            <span class="brokenlink" title="file fmaxnmv_advsimd.html unchanged">Half-precision</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fmaxv_advsimd.html unchanged">FMAXV</span>
            —
            <span class="brokenlink" title="file fmaxv_advsimd.html unchanged">Half-precision</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fminnmv_advsimd.html unchanged">FMINNMV</span>
            —
            <span class="brokenlink" title="file fminnmv_advsimd.html unchanged">Half-precision</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fminv_advsimd.html unchanged">FMINV</span>
            —
            <span class="brokenlink" title="file fminv_advsimd.html unchanged">Half-precision</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file uaddlv_advsimd.html unchanged">UADDLV</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname"><span class="brokenlink" title="file umaxv_advsimd.html unchanged">UMAXV</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file uminv_advsimd.html unchanged">UMINV</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">x0</td><td class="bitfield">011x0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">x0</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">x0</td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fmaxnmv_advsimd.html unchanged">FMAXNMV</span>
            —
            <span class="brokenlink" title="file fmaxnmv_advsimd.html unchanged">Single-precision</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fmaxv_advsimd.html unchanged">FMAXV</span>
            —
            <span class="brokenlink" title="file fmaxv_advsimd.html unchanged">Single-precision</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fminnmv_advsimd.html unchanged">FMINNMV</span>
            —
            <span class="brokenlink" title="file fminnmv_advsimd.html unchanged">Single-precision</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fminv_advsimd.html unchanged">FMINV</span>
            —
            <span class="brokenlink" title="file fminv_advsimd.html unchanged">Single-precision</span></td><td>FEAT_AdvSIMD</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimddiff"><a id="asimddiff"/><h3 class="iclass">Advanced SIMD three different</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">opcode</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimddiff"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file saddl_advsimd.html unchanged">SADDL, SADDL2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file saddw_advsimd.html unchanged">SADDW, SADDW2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file ssubl_advsimd.html unchanged">SSUBL, SSUBL2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file ssubw_advsimd.html unchanged">SSUBW, SSUBW2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file addhn_advsimd.html unchanged">ADDHN, ADDHN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file sabal_advsimd.html unchanged">SABAL, SABAL2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file subhn_advsimd.html unchanged">SUBHN, SUBHN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file sabdl_advsimd.html unchanged">SABDL, SABDL2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file smlal_advsimd_vec.html unchanged">SMLAL, SMLAL2 (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file sqdmlal_advsimd_vec.html unchanged">SQDMLAL, SQDMLAL2 (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file smlsl_advsimd_vec.html unchanged">SMLSL, SMLSL2 (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file sqdmlsl_advsimd_vec.html unchanged">SQDMLSL, SQDMLSL2 (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file smull_advsimd_vec.html unchanged">SMULL, SMULL2 (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file sqdmull_advsimd_vec.html unchanged">SQDMULL, SQDMULL2 (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file pmull_advsimd.html unchanged">PMULL, PMULL2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file uaddl_advsimd.html unchanged">UADDL, UADDL2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file uaddw_advsimd.html unchanged">UADDW, UADDW2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file usubl_advsimd.html unchanged">USUBL, USUBL2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0011</td><td class="iformname"><span class="goodlink"><a href="usubw_advsimd.html">USUBW, USUBW2</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file raddhn_advsimd.html unchanged">RADDHN, RADDHN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file uabal_advsimd.html unchanged">UABAL, UABAL2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file rsubhn_advsimd.html unchanged">RSUBHN, RSUBHN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file uabdl_advsimd.html unchanged">UABDL, UABDL2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1xx1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file umlal_advsimd_vec.html unchanged">UMLAL, UMLAL2 (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file umlsl_advsimd_vec.html unchanged">UMLSL, UMLSL2 (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file umull_advsimd_vec.html unchanged">UMULL, UMULL2 (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdsame"><a id="asimdsame"/><h3 class="iclass">Advanced SIMD three same</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="5">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdsame"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file shadd_advsimd.html unchanged">SHADD</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00001</td><td class="iformname"><span class="brokenlink" title="file sqadd_advsimd.html unchanged">SQADD</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00010</td><td class="iformname"><span class="brokenlink" title="file srhadd_advsimd.html unchanged">SRHADD</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00100</td><td class="iformname"><span class="brokenlink" title="file shsub_advsimd.html unchanged">SHSUB</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00101</td><td class="iformname"><span class="brokenlink" title="file sqsub_advsimd.html unchanged">SQSUB</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00110</td><td class="iformname"><span class="brokenlink" title="file cmgt_advsimd_reg.html unchanged">CMGT (register)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><span class="brokenlink" title="file cmge_advsimd_reg.html unchanged">CMGE (register)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01000</td><td class="iformname"><span class="goodlink"><a href="sshl_advsimd.html">SSHL</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><span class="goodlink"><a href="sqshl_advsimd_reg.html">SQSHL (register)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname"><span class="goodlink"><a href="srshl_advsimd.html">SRSHL</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><span class="goodlink"><a href="sqrshl_advsimd.html">SQRSHL</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file smax_advsimd.html unchanged">SMAX</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file smin_advsimd.html unchanged">SMIN</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01110</td><td class="iformname"><span class="brokenlink" title="file sabd_advsimd.html unchanged">SABD</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file saba_advsimd.html unchanged">SABA</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10000</td><td class="iformname"><span class="brokenlink" title="file add_advsimd.html unchanged">ADD (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10001</td><td class="iformname"><span class="brokenlink" title="file cmtst_advsimd.html unchanged">CMTST</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10010</td><td class="iformname"><span class="brokenlink" title="file mla_advsimd_vec.html unchanged">MLA (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10011</td><td class="iformname"><span class="brokenlink" title="file mul_advsimd_vec.html unchanged">MUL (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname"><span class="brokenlink" title="file smaxp_advsimd.html unchanged">SMAXP</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10101</td><td class="iformname"><span class="brokenlink" title="file sminp_advsimd.html unchanged">SMINP</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10110</td><td class="iformname"><span class="brokenlink" title="file sqdmulh_advsimd_vec.html unchanged">SQDMULH (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10111</td><td class="iformname"><span class="brokenlink" title="file addp_advsimd_vec.html unchanged">ADDP (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">x1</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file fmaxnm_advsimd.html unchanged">FMAXNM (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file fmla_advsimd_vec.html unchanged">FMLA (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fadd_advsimd.html unchanged">FADD (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fmulx_advsimd_vec.html unchanged">FMULX</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file fcmeq_advsimd_reg.html unchanged">FCMEQ (register)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname"><span class="brokenlink" title="file fmax_advsimd.html unchanged">FMAX (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file frecps_advsimd.html unchanged">FRECPS</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file and_advsimd.html unchanged">AND (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file fmlal_advsimd_vec.html unchanged">FMLAL, FMLAL2 (vector)</span>
            —
            <span class="brokenlink" title="file fmlal_advsimd_vec.html unchanged">FMLAL</span></td><td>FEAT_FHM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file bic_advsimd_reg.html unchanged">BIC (vector, register)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file fminnm_advsimd.html unchanged">FMINNM (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file fmls_advsimd_vec.html unchanged">FMLS (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fsub_advsimd.html unchanged">FSUB (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file famax_advsimd.html unchanged">FAMAX</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FAMINMAX</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname"><span class="brokenlink" title="file fmin_advsimd.html unchanged">FMIN (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file frsqrts_advsimd.html unchanged">FRSQRTS</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file orr_advsimd_reg.html unchanged">ORR (vector, register)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file fmlsl_advsimd_vec.html unchanged">FMLSL, FMLSL2 (vector)</span>
            —
            <span class="brokenlink" title="file fmlsl_advsimd_vec.html unchanged">FMLSL</span></td><td>FEAT_FHM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file orn_advsimd.html unchanged">ORN (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file uhadd_advsimd.html unchanged">UHADD</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00001</td><td class="iformname"><span class="brokenlink" title="file uqadd_advsimd.html unchanged">UQADD</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00010</td><td class="iformname"><span class="brokenlink" title="file urhadd_advsimd.html unchanged">URHADD</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00100</td><td class="iformname"><span class="brokenlink" title="file uhsub_advsimd.html unchanged">UHSUB</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00101</td><td class="iformname"><span class="brokenlink" title="file uqsub_advsimd.html unchanged">UQSUB</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00110</td><td class="iformname"><span class="brokenlink" title="file cmhi_advsimd.html unchanged">CMHI (register)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><span class="brokenlink" title="file cmhs_advsimd.html unchanged">CMHS (register)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01000</td><td class="iformname"><span class="goodlink"><a href="ushl_advsimd.html">USHL</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><span class="goodlink"><a href="uqshl_advsimd_reg.html">UQSHL (register)</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname"><span class="goodlink"><a href="urshl_advsimd.html">URSHL</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><span class="goodlink"><a href="uqrshl_advsimd.html">UQRSHL</a></span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file umax_advsimd.html unchanged">UMAX</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file umin_advsimd.html unchanged">UMIN</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01110</td><td class="iformname"><span class="brokenlink" title="file uabd_advsimd.html unchanged">UABD</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file uaba_advsimd.html unchanged">UABA</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10000</td><td class="iformname"><span class="brokenlink" title="file sub_advsimd.html unchanged">SUB (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10001</td><td class="iformname"><span class="brokenlink" title="file cmeq_advsimd_reg.html unchanged">CMEQ (register)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10010</td><td class="iformname"><span class="brokenlink" title="file mls_advsimd_vec.html unchanged">MLS (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10011</td><td class="iformname"><span class="brokenlink" title="file pmul_advsimd.html unchanged">PMUL</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname"><span class="brokenlink" title="file umaxp_advsimd.html unchanged">UMAXP</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10101</td><td class="iformname"><span class="brokenlink" title="file uminp_advsimd.html unchanged">UMINP</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10110</td><td class="iformname"><span class="brokenlink" title="file sqrdmulh_advsimd_vec.html unchanged">SQRDMULH (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">x1</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file fmaxnmp_advsimd_vec.html unchanged">FMAXNMP (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file faddp_advsimd_vec.html unchanged">FADDP (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fmul_advsimd_vec.html unchanged">FMUL (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file fcmge_advsimd_reg.html unchanged">FCMGE (register)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file facge_advsimd.html unchanged">FACGE</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname"><span class="brokenlink" title="file fmaxp_advsimd_vec.html unchanged">FMAXP (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file fdiv_advsimd.html unchanged">FDIV (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file eor_advsimd.html unchanged">EOR (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file fmlal_advsimd_vec.html unchanged">FMLAL, FMLAL2 (vector)</span>
            —
            <span class="brokenlink" title="file fmlal_advsimd_vec.html unchanged">FMLAL2</span></td><td>FEAT_FHM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file bsl_advsimd.html unchanged">BSL</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file fminnmp_advsimd_vec.html unchanged">FMINNMP (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fabd_advsimd.html unchanged">FABD</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file famin_advsimd.html unchanged">FAMIN</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FAMINMAX</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file fcmgt_advsimd_reg.html unchanged">FCMGT (register)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file facgt_advsimd.html unchanged">FACGT</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname"><span class="brokenlink" title="file fminp_advsimd_vec.html unchanged">FMINP (vector)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file fscale_advsimd.html unchanged">FSCALE</span></td><td>FEAT_FP8</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file bit_advsimd.html unchanged">BIT</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file fmlsl_advsimd_vec.html unchanged">FMLSL, FMLSL2 (vector)</span>
            —
            <span class="brokenlink" title="file fmlsl_advsimd_vec.html unchanged">FMLSL2</span></td><td>FEAT_FHM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file bif_advsimd.html unchanged">BIF</span></td><td>FEAT_AdvSIMD</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdimm"><a id="asimdimm"/><h3 class="iclass">Advanced SIMD modified immediate</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">op</td><td class="l">0</td><td>1</td><td>1</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">a</td><td class="lr">b</td><td class="lr">c</td><td class="lr" colspan="4">cmode</td><td class="lr">o2</td><td class="lr">1</td><td class="lr">d</td><td class="lr">e</td><td class="lr">f</td><td class="lr">g</td><td class="lr">h</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">cmode</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0xx0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file movi_advsimd.html unchanged">MOVI</span>
            —
            <span class="brokenlink" title="file movi_advsimd.html unchanged">32-bit shifted immediate</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0xx1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file orr_advsimd_imm.html unchanged">ORR (vector, immediate)</span>
            —
            <span class="brokenlink" title="file orr_advsimd_imm.html unchanged">32-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10x0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file movi_advsimd.html unchanged">MOVI</span>
            —
            <span class="brokenlink" title="file movi_advsimd.html unchanged">16-bit shifted immediate</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10x1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file orr_advsimd_imm.html unchanged">ORR (vector, immediate)</span>
            —
            <span class="brokenlink" title="file orr_advsimd_imm.html unchanged">16-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110x</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file movi_advsimd.html unchanged">MOVI</span>
            —
            <span class="brokenlink" title="file movi_advsimd.html unchanged">32-bit shifting ones</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1110</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file movi_advsimd.html unchanged">MOVI</span>
            —
            <span class="brokenlink" title="file movi_advsimd.html unchanged">8-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmov_advsimd.html unchanged">FMOV (vector, immediate)</span>
            —
            <span class="brokenlink" title="file fmov_advsimd.html unchanged">Single-precision</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmov_advsimd.html unchanged">FMOV (vector, immediate)</span>
            —
            <span class="brokenlink" title="file fmov_advsimd.html unchanged">Half-precision</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0xx0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mvni_advsimd.html unchanged">MVNI</span>
            —
            <span class="brokenlink" title="file mvni_advsimd.html unchanged">32-bit shifted immediate</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0xx1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bic_advsimd_imm.html unchanged">BIC (vector, immediate)</span>
            —
            <span class="brokenlink" title="file bic_advsimd_imm.html unchanged">32-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">10x0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mvni_advsimd.html unchanged">MVNI</span>
            —
            <span class="brokenlink" title="file mvni_advsimd.html unchanged">16-bit shifted immediate</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">10x1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bic_advsimd_imm.html unchanged">BIC (vector, immediate)</span>
            —
            <span class="brokenlink" title="file bic_advsimd_imm.html unchanged">16-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">110x</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mvni_advsimd.html unchanged">MVNI</span>
            —
            <span class="brokenlink" title="file mvni_advsimd.html unchanged">32-bit shifting ones</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1110</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file movi_advsimd.html unchanged">MOVI</span>
            —
            <span class="brokenlink" title="file movi_advsimd.html unchanged">64-bit scalar</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1110</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file movi_advsimd.html unchanged">MOVI</span>
            —
            <span class="brokenlink" title="file movi_advsimd.html unchanged">64-bit vector</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmov_advsimd.html unchanged">FMOV (vector, immediate)</span>
            —
            <span class="brokenlink" title="file fmov_advsimd.html unchanged">Double-precision</span></td><td>FEAT_AdvSIMD</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdshf"><a id="asimdshf"/><h3 class="iclass">Advanced SIMD shift by immediate</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">!= 0000</td><td class="lr" colspan="3">immb</td><td class="lr" colspan="5">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr><tr class="secondrow"><td/><td/><td/><td colspan="4"/><td colspan="2"/><td class="droppedname" colspan="4">immh</td><td colspan="3"/><td colspan="5"/><td/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding:
        immh != '0000'   </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdshf"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">immh</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">0xxx1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">1x110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">101x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">110xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file sshr_advsimd.html unchanged">SSHR</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">00010</td><td class="iformname"><span class="brokenlink" title="file ssra_advsimd.html unchanged">SSRA</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">00100</td><td class="iformname"><span class="brokenlink" title="file srshr_advsimd.html unchanged">SRSHR</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">00110</td><td class="iformname"><span class="brokenlink" title="file srsra_advsimd.html unchanged">SRSRA</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">01x00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">01010</td><td class="iformname"><span class="brokenlink" title="file shl_advsimd.html unchanged">SHL</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">01110</td><td class="iformname"><span class="brokenlink" title="file sqshl_advsimd_imm.html unchanged">SQSHL (immediate)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10000</td><td class="iformname"><span class="brokenlink" title="file shrn_advsimd.html unchanged">SHRN, SHRN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10001</td><td class="iformname"><span class="brokenlink" title="file rshrn_advsimd.html unchanged">RSHRN, RSHRN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10010</td><td class="iformname"><span class="brokenlink" title="file sqshrn_advsimd.html unchanged">SQSHRN, SQSHRN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10011</td><td class="iformname"><span class="brokenlink" title="file sqrshrn_advsimd.html unchanged">SQRSHRN, SQRSHRN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10100</td><td class="iformname"><span class="brokenlink" title="file sshll_advsimd.html unchanged">SSHLL, SSHLL2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file scvtf_advsimd_fix.html unchanged">SCVTF (vector, fixed-point)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_advsimd_fix.html unchanged">FCVTZS (vector, fixed-point)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file ushr_advsimd.html unchanged">USHR</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">00010</td><td class="iformname"><span class="brokenlink" title="file usra_advsimd.html unchanged">USRA</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">00100</td><td class="iformname"><span class="brokenlink" title="file urshr_advsimd.html unchanged">URSHR</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">00110</td><td class="iformname"><span class="brokenlink" title="file ursra_advsimd.html unchanged">URSRA</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01000</td><td class="iformname"><span class="brokenlink" title="file sri_advsimd.html unchanged">SRI</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01010</td><td class="iformname"><span class="brokenlink" title="file sli_advsimd.html unchanged">SLI</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file sqshlu_advsimd.html unchanged">SQSHLU</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01110</td><td class="iformname"><span class="brokenlink" title="file uqshl_advsimd_imm.html unchanged">UQSHL (immediate)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10000</td><td class="iformname"><span class="brokenlink" title="file sqshrun_advsimd.html unchanged">SQSHRUN, SQSHRUN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10001</td><td class="iformname"><span class="brokenlink" title="file sqrshrun_advsimd.html unchanged">SQRSHRUN, SQRSHRUN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10010</td><td class="iformname"><span class="brokenlink" title="file uqshrn_advsimd.html unchanged">UQSHRN, UQSHRN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10011</td><td class="iformname"><span class="brokenlink" title="file uqrshrn_advsimd.html unchanged">UQRSHRN, UQRSHRN2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10100</td><td class="iformname"><span class="brokenlink" title="file ushll_advsimd.html unchanged">USHLL, USHLL2</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file ucvtf_advsimd_fix.html unchanged">UCVTF (vector, fixed-point)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_advsimd_fix.html unchanged">FCVTZU (vector, fixed-point)</span></td><td>FEAT_AdvSIMD</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdelem"><a id="asimdelem"/><h3 class="iclass">Advanced SIMD vector x indexed element</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr">M</td><td class="lr" colspan="4">Rm</td><td class="lr" colspan="4">opcode</td><td class="lr">H</td><td class="lr">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdelem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">01</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file smlal_advsimd_elt.html unchanged">SMLAL, SMLAL2 (by element)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file sqdmlal_advsimd_elt.html unchanged">SQDMLAL, SQDMLAL2 (by element)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file smlsl_advsimd_elt.html unchanged">SMLSL, SMLSL2 (by element)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file sqdmlsl_advsimd_elt.html unchanged">SQDMLSL, SQDMLSL2 (by element)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file mul_advsimd_elt.html unchanged">MUL (by element)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file smull_advsimd_elt.html unchanged">SMULL, SMULL2 (by element)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file sqdmull_advsimd_elt.html unchanged">SQDMULL, SQDMULL2 (by element)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file sqdmulh_advsimd_elt.html unchanged">SQDMULH (by element)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file sqrdmulh_advsimd_elt.html unchanged">SQRDMULH (by element)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file sdot_advsimd_elt.html unchanged">SDOT (by element)</span></td><td>FEAT_DotProd</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file fdot_advsimd_4wayelem.html unchanged">FDOT (8-bit floating-point to single-precision, by element)</span></td><td>FEAT_FP8DOT4</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file fmla_advsimd_elt.html unchanged">FMLA (by element)</span>
            —
            <span class="brokenlink" title="file fmla_advsimd_elt.html unchanged">Vector, half-precision</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file fmls_advsimd_elt.html unchanged">FMLS (by element)</span>
            —
            <span class="brokenlink" title="file fmls_advsimd_elt.html unchanged">Vector, half-precision</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file fmul_advsimd_elt.html unchanged">FMUL (by element)</span>
            —
            <span class="brokenlink" title="file fmul_advsimd_elt.html unchanged">Vector, half-precision</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file sudot_advsimd_elt.html unchanged">SUDOT (by element)</span></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0x01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file fdot_advsimd_2wayelem.html unchanged">FDOT (8-bit floating-point to half-precision, by element)</span></td><td>FEAT_FP8DOT2</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname"><span class="goodlink"><a href="bfdot_advsimd_elt.html">BFDOT (by element)</a></span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file fmla_advsimd_elt.html unchanged">FMLA (by element)</span>
            —
            <span class="brokenlink" title="file fmla_advsimd_elt.html unchanged">Vector, single-precision and double-precision</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file fmls_advsimd_elt.html unchanged">FMLS (by element)</span>
            —
            <span class="brokenlink" title="file fmls_advsimd_elt.html unchanged">Vector, single-precision and double-precision</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file fmul_advsimd_elt.html unchanged">FMUL (by element)</span>
            —
            <span class="brokenlink" title="file fmul_advsimd_elt.html unchanged">Vector, single-precision and double-precision</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file fmlal_advsimd_elt.html unchanged">FMLAL, FMLAL2 (by element)</span>
            —
            <span class="brokenlink" title="file fmlal_advsimd_elt.html unchanged">FMLAL</span></td><td>FEAT_FHM</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file fmlsl_advsimd_elt.html unchanged">FMLSL, FMLSL2 (by element)</span>
            —
            <span class="brokenlink" title="file fmlsl_advsimd_elt.html unchanged">FMLSL</span></td><td>FEAT_FHM</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file usdot_advsimd_elt.html unchanged">USDOT (by element)</span></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file bfmlal_advsimd_elt.html unchanged">BFMLALB, BFMLALT (by element)</span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">!= 10</td><td class="bitfield">0100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0xx1</td><td class="iformname"><span class="brokenlink" title="file fcmla_advsimd_elt.html unchanged">FCMLA (by element)</span></td><td>FEAT_FCMA</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file mla_advsimd_elt.html unchanged">MLA (by element)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file umlal_advsimd_elt.html unchanged">UMLAL, UMLAL2 (by element)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file mls_advsimd_elt.html unchanged">MLS (by element)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file umlsl_advsimd_elt.html unchanged">UMLSL, UMLSL2 (by element)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file umull_advsimd_elt.html unchanged">UMULL, UMULL2 (by element)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file sqrdmlah_advsimd_elt.html unchanged">SQRDMLAH (by element)</span></td><td>FEAT_RDM</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file udot_advsimd_elt.html unchanged">UDOT (by element)</span></td><td>FEAT_DotProd</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file sqrdmlsh_advsimd_elt.html unchanged">SQRDMLSH (by element)</span></td><td>FEAT_RDM</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file fmulx_advsimd_elt.html unchanged">FMULX (by element)</span>
            —
            <span class="brokenlink" title="file fmulx_advsimd_elt.html unchanged">Vector, half-precision</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_FP16</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file fmulx_advsimd_elt.html unchanged">FMULX (by element)</span>
            —
            <span class="brokenlink" title="file fmulx_advsimd_elt.html unchanged">Vector, single-precision and double-precision</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file fmlal_advsimd_elt.html unchanged">FMLAL, FMLAL2 (by element)</span>
            —
            <span class="brokenlink" title="file fmlal_advsimd_elt.html unchanged">FMLAL2</span></td><td>FEAT_FHM</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file fmlsl_advsimd_elt.html unchanged">FMLSL, FMLSL2 (by element)</span>
            —
            <span class="brokenlink" title="file fmlsl_advsimd_elt.html unchanged">FMLSL2</span></td><td>FEAT_FHM</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1x00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file fmlalb_advsimd_elem.html unchanged">FMLALB, FMLALT (by element)</span>
            —
            <span class="brokenlink" title="file fmlalb_advsimd_elem.html unchanged">FMLALB</span></td><td>FEAT_FP8FMA</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file fmlallbb_advsimd_elem.html unchanged">FMLALLBB, FMLALLBT, FMLALLTB, FMLALLTT (by element)</span>
            —
            <span class="brokenlink" title="file fmlallbb_advsimd_elem.html unchanged">FMLALLBB</span></td><td>FEAT_FP8FMA</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file fmlallbb_advsimd_elem.html unchanged">FMLALLBB, FMLALLBT, FMLALLTB, FMLALLTT (by element)</span>
            —
            <span class="brokenlink" title="file fmlallbb_advsimd_elem.html unchanged">FMLALLBT</span></td><td>FEAT_FP8FMA</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file fmlalb_advsimd_elem.html unchanged">FMLALB, FMLALT (by element)</span>
            —
            <span class="brokenlink" title="file fmlalb_advsimd_elem.html unchanged">FMLALT</span></td><td>FEAT_FP8FMA</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file fmlallbb_advsimd_elem.html unchanged">FMLALLBB, FMLALLBT, FMLALLTB, FMLALLTT (by element)</span>
            —
            <span class="brokenlink" title="file fmlallbb_advsimd_elem.html unchanged">FMLALLTB</span></td><td>FEAT_FP8FMA</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file fmlallbb_advsimd_elem.html unchanged">FMLALLBB, FMLALLBT, FMLALLTB, FMLALLTT (by element)</span>
            —
            <span class="brokenlink" title="file fmlallbb_advsimd_elem.html unchanged">FMLALLTT</span></td><td>FEAT_FP8FMA</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-crypto3_imm2"><a id="crypto3_imm2"/><h3 class="iclass">Cryptographic three-register, imm2</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">imm2</td><td class="lr" colspan="2">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-crypto3_imm2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sm3tt1a_advsimd.html unchanged">SM3TT1A</span></td><td>FEAT_SM3</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file sm3tt1b_advsimd.html unchanged">SM3TT1B</span></td><td>FEAT_SM3</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file sm3tt2a_advsimd.html unchanged">SM3TT2A</span></td><td>FEAT_SM3</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file sm3tt2b_advsimd.html unchanged">SM3TT2B</span></td><td>FEAT_SM3</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cryptosha512_3"><a id="cryptosha512_3"/><h3 class="iclass">Cryptographic three-register SHA 512</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr">O</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cryptosha512_3"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">O</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sha512h_advsimd.html unchanged">SHA512H</span></td><td>FEAT_SHA512</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="sha512h2_advsimd.html">SHA512H2</a></span></td><td>FEAT_SHA512</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file sha512su1_advsimd.html unchanged">SHA512SU1</span></td><td>FEAT_SHA512</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file rax1_advsimd.html unchanged">RAX1</span></td><td>FEAT_SHA3</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sm3partw1_advsimd.html unchanged">SM3PARTW1</span></td><td>FEAT_SM3</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file sm3partw2_advsimd.html unchanged">SM3PARTW2</span></td><td>FEAT_SM3</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file sm4ekey_advsimd.html unchanged">SM4EKEY</span></td><td>FEAT_SM4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-crypto4"><a id="crypto4"/><h3 class="iclass">Cryptographic four-register</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Op0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="5">Ra</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-crypto4"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">Op0</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file eor3_advsimd.html unchanged">EOR3</span></td><td>FEAT_SHA3</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file bcax_advsimd.html unchanged">BCAX</span></td><td>FEAT_SHA3</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file sm3ss1_advsimd.html unchanged">SM3SS1</span></td><td>FEAT_SM3</td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cryptosha512_2"><a id="cryptosha512_2"/><h3 class="iclass">Cryptographic two-register SHA 512</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="l">0</td><td class="r">1</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cryptosha512_2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sha512su0_advsimd.html unchanged">SHA512SU0</span></td><td>FEAT_SHA512</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file sm4e_advsimd.html unchanged">SM4E</span></td><td>FEAT_SM4</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-float2fix"><a id="float2fix"/><h3 class="iclass">Conversion between floating-point and fixed-point</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ftype</td><td class="lr">0</td><td class="lr" colspan="2">rmode</td><td class="lr" colspan="3">opcode</td><td class="lr" colspan="6">scale</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-float2fix"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ftype</th><th class="bitfields" colspan="" rowspan="">rmode</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield">0xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">!= 10</td><td class="bitfield">x1</td><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">!= 10</td><td class="bitfield">0x</td><td class="bitfield">00x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">!= 10</td><td class="bitfield">10</td><td class="bitfield">0xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="scvtf_float_fix.html#SCVTF_S32_float2fix">32-bit to single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="ucvtf_float_fix.html#UCVTF_S32_float2fix">32-bit to single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="fcvtzs_float_fix.html#FCVTZS_32S_float2fix">Single-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="fcvtzu_float_fix.html#FCVTZU_32S_float2fix">Single-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="scvtf_float_fix.html#SCVTF_D32_float2fix">32-bit to double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="ucvtf_float_fix.html#UCVTF_D32_float2fix">32-bit to double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="fcvtzs_float_fix.html#FCVTZS_32D_float2fix">Double-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="fcvtzu_float_fix.html#FCVTZU_32D_float2fix">Double-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="scvtf_float_fix.html#SCVTF_H32_float2fix">32-bit to half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="ucvtf_float_fix.html#UCVTF_H32_float2fix">32-bit to half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="fcvtzs_float_fix.html#FCVTZS_32H_float2fix">Half-precision to 32-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="fcvtzu_float_fix.html#FCVTZU_32H_float2fix">Half-precision to 32-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="scvtf_float_fix.html#SCVTF_S64_float2fix">64-bit to single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="ucvtf_float_fix.html#UCVTF_S64_float2fix">64-bit to single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="fcvtzs_float_fix.html#FCVTZS_64S_float2fix">Single-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="fcvtzu_float_fix.html#FCVTZU_64S_float2fix">Single-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="scvtf_float_fix.html#SCVTF_D64_float2fix">64-bit to double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="ucvtf_float_fix.html#UCVTF_D64_float2fix">64-bit to double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="fcvtzs_float_fix.html#FCVTZS_64D_float2fix">Double-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="fcvtzu_float_fix.html#FCVTZU_64D_float2fix">Double-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="scvtf_float_fix.html#SCVTF_H64_float2fix">64-bit to half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="ucvtf_float_fix.html#UCVTF_H64_float2fix">64-bit to half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="fcvtzs_float_fix.html#FCVTZS_64H_float2fix">Half-precision to 64-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a></span>
            —
            <span class="goodlink"><a href="fcvtzu_float_fix.html#FCVTZU_64H_float2fix">Half-precision to 64-bit</a></span></td><td>FEAT_FP16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-float2int"><a id="float2int"/><h3 class="iclass">Conversion between floating-point and integer</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ftype</td><td class="lr">1</td><td class="lr" colspan="2">rmode</td><td class="lr" colspan="3">opcode</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-float2int"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ftype</th><th class="bitfields" colspan="" rowspan="">rmode</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">x0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">x1</td><td class="bitfield">0xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">x1</td><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">x1</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">!= 10</td><td class="bitfield">01</td><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">x0</td><td class="bitfield">01</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtns_float.html">FCVTNS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtns_float.html#FCVTNS_32S_float2int">Single-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtnu_float.html">FCVTNU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtnu_float.html#FCVTNU_32S_float2int">Single-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="scvtf_float_int.html">SCVTF (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="scvtf_float_int.html#SCVTF_S32_float2int">32-bit to single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="ucvtf_float_int.html">UCVTF (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="ucvtf_float_int.html#UCVTF_S32_float2int">32-bit to single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><span class="goodlink"><a href="fcvtas_float.html">FCVTAS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtas_float.html#FCVTAS_32S_float2int">Single-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><span class="goodlink"><a href="fcvtau_float.html">FCVTAU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtau_float.html#FCVTAU_32S_float2int">Single-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmov_float_gen.html unchanged">FMOV (general)</span>
            —
            <span class="brokenlink" title="file fmov_float_gen.html unchanged">Single-precision to 32-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fmov_float_gen.html unchanged">FMOV (general)</span>
            —
            <span class="brokenlink" title="file fmov_float_gen.html unchanged">32-bit to single-precision</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtps_float.html">FCVTPS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtps_float.html#FCVTPS_32S_float2int">Single-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtpu_float.html">FCVTPU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtpu_float.html#FCVTPU_32S_float2int">Single-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1x</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtms_float.html">FCVTMS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtms_float.html#FCVTMS_32S_float2int">Single-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtmu_float.html">FCVTMU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtmu_float.html#FCVTMU_32S_float2int">Single-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="fcvtzs_float_int.html#FCVTZS_32S_float2int">Single-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="fcvtzu_float_int.html#FCVTZU_32S_float2int">Single-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">!= 00</td><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0x</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtns_float.html">FCVTNS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtns_float.html#FCVTNS_32D_float2int">Double-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtnu_float.html">FCVTNU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtnu_float.html#FCVTNU_32D_float2int">Double-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="scvtf_float_int.html">SCVTF (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="scvtf_float_int.html#SCVTF_D32_float2int">32-bit to double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="ucvtf_float_int.html">UCVTF (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="ucvtf_float_int.html#UCVTF_D32_float2int">32-bit to double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><span class="goodlink"><a href="fcvtas_float.html">FCVTAS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtas_float.html#FCVTAS_32D_float2int">Double-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><span class="goodlink"><a href="fcvtau_float.html">FCVTAU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtau_float.html#FCVTAU_32D_float2int">Double-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtps_float.html">FCVTPS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtps_float.html#FCVTPS_32D_float2int">Double-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtpu_float.html">FCVTPU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtpu_float.html#FCVTPU_32D_float2int">Double-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fcvtns_sisd.html unchanged">FCVTNS (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtns_sisd.html unchanged">Double-precision to 32-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file fcvtnu_sisd.html unchanged">FCVTNU (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtnu_sisd.html unchanged">Double-precision to 32-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtms_float.html">FCVTMS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtms_float.html#FCVTMS_32D_float2int">Double-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtmu_float.html">FCVTMU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtmu_float.html#FCVTMU_32D_float2int">Double-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fcvtps_sisd.html unchanged">FCVTPS (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtps_sisd.html unchanged">Double-precision to 32-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file fcvtpu_sisd.html unchanged">FCVTPU (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtpu_sisd.html unchanged">Double-precision to 32-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcvtms_sisd.html unchanged">FCVTMS (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtms_sisd.html unchanged">Double-precision to 32-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file fcvtmu_sisd.html unchanged">FCVTMU (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtmu_sisd.html unchanged">Double-precision to 32-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_sisd.html unchanged">FCVTZS (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtzs_sisd.html unchanged">Double-precision to 32-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_sisd.html unchanged">FCVTZU (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtzu_sisd.html unchanged">Double-precision to 32-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="fcvtzs_float_int.html#FCVTZS_32D_float2int">Double-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="fcvtzu_float_int.html#FCVTZU_32D_float2int">Double-precision to 32-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fcvtas_sisd.html unchanged">FCVTAS (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtas_sisd.html unchanged">Double-precision to 32-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file fcvtau_sisd.html unchanged">FCVTAU (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtau_sisd.html unchanged">Double-precision to 32-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file scvtf_sisd.html unchanged">SCVTF (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file scvtf_sisd.html unchanged">32-bit to double-precision</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file ucvtf_sisd.html unchanged">UCVTF (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ucvtf_sisd.html unchanged">32-bit to double-precision</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fjcvtzs.html unchanged">FJCVTZS</span></td><td>FEAT_JSCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">11</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtns_float.html">FCVTNS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtns_float.html#FCVTNS_32H_float2int">Half-precision to 32-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtnu_float.html">FCVTNU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtnu_float.html#FCVTNU_32H_float2int">Half-precision to 32-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="scvtf_float_int.html">SCVTF (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="scvtf_float_int.html#SCVTF_H32_float2int">32-bit to half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="ucvtf_float_int.html">UCVTF (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="ucvtf_float_int.html#UCVTF_H32_float2int">32-bit to half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><span class="goodlink"><a href="fcvtas_float.html">FCVTAS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtas_float.html#FCVTAS_32H_float2int">Half-precision to 32-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><span class="goodlink"><a href="fcvtau_float.html">FCVTAU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtau_float.html#FCVTAU_32H_float2int">Half-precision to 32-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmov_float_gen.html unchanged">FMOV (general)</span>
            —
            <span class="brokenlink" title="file fmov_float_gen.html unchanged">Half-precision to 32-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fmov_float_gen.html unchanged">FMOV (general)</span>
            —
            <span class="brokenlink" title="file fmov_float_gen.html unchanged">32-bit to half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtps_float.html">FCVTPS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtps_float.html#FCVTPS_32H_float2int">Half-precision to 32-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtpu_float.html">FCVTPU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtpu_float.html#FCVTPU_32H_float2int">Half-precision to 32-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fcvtns_sisd.html unchanged">FCVTNS (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtns_sisd.html unchanged">Half-precision to 32-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file fcvtnu_sisd.html unchanged">FCVTNU (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtnu_sisd.html unchanged">Half-precision to 32-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtms_float.html">FCVTMS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtms_float.html#FCVTMS_32H_float2int">Half-precision to 32-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtmu_float.html">FCVTMU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtmu_float.html#FCVTMU_32H_float2int">Half-precision to 32-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fcvtps_sisd.html unchanged">FCVTPS (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtps_sisd.html unchanged">Half-precision to 32-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file fcvtpu_sisd.html unchanged">FCVTPU (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtpu_sisd.html unchanged">Half-precision to 32-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcvtms_sisd.html unchanged">FCVTMS (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtms_sisd.html unchanged">Half-precision to 32-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file fcvtmu_sisd.html unchanged">FCVTMU (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtmu_sisd.html unchanged">Half-precision to 32-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_sisd.html unchanged">FCVTZS (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtzs_sisd.html unchanged">Half-precision to 32-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_sisd.html unchanged">FCVTZU (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtzu_sisd.html unchanged">Half-precision to 32-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="fcvtzs_float_int.html#FCVTZS_32H_float2int">Half-precision to 32-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="fcvtzu_float_int.html#FCVTZU_32H_float2int">Half-precision to 32-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fcvtas_sisd.html unchanged">FCVTAS (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtas_sisd.html unchanged">Half-precision to 32-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file fcvtau_sisd.html unchanged">FCVTAU (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtau_sisd.html unchanged">Half-precision to 32-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file scvtf_sisd.html unchanged">SCVTF (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file scvtf_sisd.html unchanged">32-bit to half-precision</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file ucvtf_sisd.html unchanged">UCVTF (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ucvtf_sisd.html unchanged">32-bit to half-precision</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">x0</td><td class="bitfield">11</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0x</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtns_float.html">FCVTNS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtns_float.html#FCVTNS_64S_float2int">Single-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtnu_float.html">FCVTNU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtnu_float.html#FCVTNU_64S_float2int">Single-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="scvtf_float_int.html">SCVTF (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="scvtf_float_int.html#SCVTF_S64_float2int">64-bit to single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="ucvtf_float_int.html">UCVTF (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="ucvtf_float_int.html#UCVTF_S64_float2int">64-bit to single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><span class="goodlink"><a href="fcvtas_float.html">FCVTAS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtas_float.html#FCVTAS_64S_float2int">Single-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><span class="goodlink"><a href="fcvtau_float.html">FCVTAU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtau_float.html#FCVTAU_64S_float2int">Single-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtps_float.html">FCVTPS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtps_float.html#FCVTPS_64S_float2int">Single-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtpu_float.html">FCVTPU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtpu_float.html#FCVTPU_64S_float2int">Single-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fcvtns_sisd.html unchanged">FCVTNS (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtns_sisd.html unchanged">Single-precision to 64-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file fcvtnu_sisd.html unchanged">FCVTNU (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtnu_sisd.html unchanged">Single-precision to 64-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtms_float.html">FCVTMS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtms_float.html#FCVTMS_64S_float2int">Single-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtmu_float.html">FCVTMU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtmu_float.html#FCVTMU_64S_float2int">Single-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fcvtps_sisd.html unchanged">FCVTPS (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtps_sisd.html unchanged">Single-precision to 64-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file fcvtpu_sisd.html unchanged">FCVTPU (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtpu_sisd.html unchanged">Single-precision to 64-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcvtms_sisd.html unchanged">FCVTMS (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtms_sisd.html unchanged">Single-precision to 64-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file fcvtmu_sisd.html unchanged">FCVTMU (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtmu_sisd.html unchanged">Single-precision to 64-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_sisd.html unchanged">FCVTZS (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtzs_sisd.html unchanged">Single-precision to 64-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_sisd.html unchanged">FCVTZU (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtzu_sisd.html unchanged">Single-precision to 64-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="fcvtzs_float_int.html#FCVTZS_64S_float2int">Single-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="fcvtzu_float_int.html#FCVTZU_64S_float2int">Single-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fcvtas_sisd.html unchanged">FCVTAS (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtas_sisd.html unchanged">Single-precision to 64-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file fcvtau_sisd.html unchanged">FCVTAU (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtau_sisd.html unchanged">Single-precision to 64-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file scvtf_sisd.html unchanged">SCVTF (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file scvtf_sisd.html unchanged">64-bit to single-precision</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file ucvtf_sisd.html unchanged">UCVTF (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ucvtf_sisd.html unchanged">64-bit to single-precision</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtns_float.html">FCVTNS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtns_float.html#FCVTNS_64D_float2int">Double-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtnu_float.html">FCVTNU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtnu_float.html#FCVTNU_64D_float2int">Double-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="scvtf_float_int.html">SCVTF (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="scvtf_float_int.html#SCVTF_D64_float2int">64-bit to double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="ucvtf_float_int.html">UCVTF (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="ucvtf_float_int.html#UCVTF_D64_float2int">64-bit to double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><span class="goodlink"><a href="fcvtas_float.html">FCVTAS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtas_float.html#FCVTAS_64D_float2int">Double-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><span class="goodlink"><a href="fcvtau_float.html">FCVTAU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtau_float.html#FCVTAU_64D_float2int">Double-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmov_float_gen.html unchanged">FMOV (general)</span>
            —
            <span class="brokenlink" title="file fmov_float_gen.html unchanged">Double-precision to 64-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fmov_float_gen.html unchanged">FMOV (general)</span>
            —
            <span class="brokenlink" title="file fmov_float_gen.html unchanged">64-bit to double-precision</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">x1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtps_float.html">FCVTPS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtps_float.html#FCVTPS_64D_float2int">Double-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtpu_float.html">FCVTPU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtpu_float.html#FCVTPU_64D_float2int">Double-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1x</td><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1x</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtms_float.html">FCVTMS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtms_float.html#FCVTMS_64D_float2int">Double-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtmu_float.html">FCVTMU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtmu_float.html#FCVTMU_64D_float2int">Double-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="fcvtzs_float_int.html#FCVTZS_64D_float2int">Double-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="fcvtzu_float_int.html#FCVTZU_64D_float2int">Double-precision to 64-bit</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmov_float_gen.html unchanged">FMOV (general)</span>
            —
            <span class="brokenlink" title="file fmov_float_gen.html unchanged">Top half of 128-bit to 64-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fmov_float_gen.html unchanged">FMOV (general)</span>
            —
            <span class="brokenlink" title="file fmov_float_gen.html unchanged">64-bit to top half of 128-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtns_float.html">FCVTNS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtns_float.html#FCVTNS_64H_float2int">Half-precision to 64-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtnu_float.html">FCVTNU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtnu_float.html#FCVTNU_64H_float2int">Half-precision to 64-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="scvtf_float_int.html">SCVTF (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="scvtf_float_int.html#SCVTF_H64_float2int">64-bit to half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="ucvtf_float_int.html">UCVTF (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="ucvtf_float_int.html#UCVTF_H64_float2int">64-bit to half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><span class="goodlink"><a href="fcvtas_float.html">FCVTAS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtas_float.html#FCVTAS_64H_float2int">Half-precision to 64-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><span class="goodlink"><a href="fcvtau_float.html">FCVTAU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtau_float.html#FCVTAU_64H_float2int">Half-precision to 64-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmov_float_gen.html unchanged">FMOV (general)</span>
            —
            <span class="brokenlink" title="file fmov_float_gen.html unchanged">Half-precision to 64-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fmov_float_gen.html unchanged">FMOV (general)</span>
            —
            <span class="brokenlink" title="file fmov_float_gen.html unchanged">64-bit to half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtps_float.html">FCVTPS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtps_float.html#FCVTPS_64H_float2int">Half-precision to 64-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtpu_float.html">FCVTPU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtpu_float.html#FCVTPU_64H_float2int">Half-precision to 64-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fcvtns_sisd.html unchanged">FCVTNS (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtns_sisd.html unchanged">Half-precision to 64-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file fcvtnu_sisd.html unchanged">FCVTNU (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtnu_sisd.html unchanged">Half-precision to 64-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtms_float.html">FCVTMS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtms_float.html#FCVTMS_64H_float2int">Half-precision to 64-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtmu_float.html">FCVTMU (scalar)</a></span>
            —
            <span class="goodlink"><a href="fcvtmu_float.html#FCVTMU_64H_float2int">Half-precision to 64-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fcvtps_sisd.html unchanged">FCVTPS (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtps_sisd.html unchanged">Half-precision to 64-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file fcvtpu_sisd.html unchanged">FCVTPU (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtpu_sisd.html unchanged">Half-precision to 64-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcvtms_sisd.html unchanged">FCVTMS (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtms_sisd.html unchanged">Half-precision to 64-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file fcvtmu_sisd.html unchanged">FCVTMU (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtmu_sisd.html unchanged">Half-precision to 64-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_sisd.html unchanged">FCVTZS (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtzs_sisd.html unchanged">Half-precision to 64-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_sisd.html unchanged">FCVTZU (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtzu_sisd.html unchanged">Half-precision to 64-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="fcvtzs_float_int.html#FCVTZS_64H_float2int">Half-precision to 64-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a></span>
            —
            <span class="goodlink"><a href="fcvtzu_float_int.html#FCVTZU_64H_float2int">Half-precision to 64-bit</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fcvtas_sisd.html unchanged">FCVTAS (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtas_sisd.html unchanged">Half-precision to 64-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file fcvtau_sisd.html unchanged">FCVTAU (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file fcvtau_sisd.html unchanged">Half-precision to 64-bit</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file scvtf_sisd.html unchanged">SCVTF (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file scvtf_sisd.html unchanged">64-bit to half-precision</span></td><td>FEAT_FPRCVT</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file ucvtf_sisd.html unchanged">UCVTF (scalar SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ucvtf_sisd.html unchanged">64-bit to half-precision</span></td><td>FEAT_FPRCVT</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatdp1"><a id="floatdp1"/><h3 class="iclass">Floating-point data-processing (1 source)</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ftype</td><td class="lr">1</td><td class="lr" colspan="6">opcode</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatdp1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ftype</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">0101xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">011xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000000</td><td class="iformname"><span class="goodlink"><a href="fmov_float.html">FMOV (register)</a></span>
            —
            <span class="goodlink"><a href="fmov_float.html#FMOV_S_floatdp1">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000001</td><td class="iformname"><span class="goodlink"><a href="fabs_float.html">FABS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fabs_float.html#FABS_S_floatdp1">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000010</td><td class="iformname"><span class="goodlink"><a href="fneg_float.html">FNEG (scalar)</a></span>
            —
            <span class="goodlink"><a href="fneg_float.html#FNEG_S_floatdp1">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000011</td><td class="iformname"><span class="goodlink"><a href="fsqrt_float.html">FSQRT (scalar)</a></span>
            —
            <span class="goodlink"><a href="fsqrt_float.html#FSQRT_S_floatdp1">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001x0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000101</td><td class="iformname"><span class="brokenlink" title="file fcvt_float.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_float.html unchanged">Single-precision to double-precision</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000111</td><td class="iformname"><span class="brokenlink" title="file fcvt_float.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_float.html unchanged">Single-precision to half-precision</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001000</td><td class="iformname"><span class="goodlink"><a href="frintn_float.html">FRINTN (scalar)</a></span>
            —
            <span class="goodlink"><a href="frintn_float.html#FRINTN_S_floatdp1">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001001</td><td class="iformname"><span class="goodlink"><a href="frintp_float.html">FRINTP (scalar)</a></span>
            —
            <span class="goodlink"><a href="frintp_float.html#FRINTP_S_floatdp1">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001010</td><td class="iformname"><span class="goodlink"><a href="frintm_float.html">FRINTM (scalar)</a></span>
            —
            <span class="goodlink"><a href="frintm_float.html#FRINTM_S_floatdp1">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001011</td><td class="iformname"><span class="goodlink"><a href="frintz_float.html">FRINTZ (scalar)</a></span>
            —
            <span class="goodlink"><a href="frintz_float.html#FRINTZ_S_floatdp1">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001100</td><td class="iformname"><span class="goodlink"><a href="frinta_float.html">FRINTA (scalar)</a></span>
            —
            <span class="goodlink"><a href="frinta_float.html#FRINTA_S_floatdp1">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001110</td><td class="iformname"><span class="goodlink"><a href="frintx_float.html">FRINTX (scalar)</a></span>
            —
            <span class="goodlink"><a href="frintx_float.html#FRINTX_S_floatdp1">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001111</td><td class="iformname"><span class="goodlink"><a href="frinti_float.html">FRINTI (scalar)</a></span>
            —
            <span class="goodlink"><a href="frinti_float.html#FRINTI_S_floatdp1">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">010000</td><td class="iformname"><span class="brokenlink" title="file frint32z_float.html unchanged">FRINT32Z (scalar)</span>
            —
            <span class="brokenlink" title="file frint32z_float.html unchanged">Single-precision</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">010001</td><td class="iformname"><span class="brokenlink" title="file frint32x_float.html unchanged">FRINT32X (scalar)</span>
            —
            <span class="brokenlink" title="file frint32x_float.html unchanged">Single-precision</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">010010</td><td class="iformname"><span class="brokenlink" title="file frint64z_float.html unchanged">FRINT64Z (scalar)</span>
            —
            <span class="brokenlink" title="file frint64z_float.html unchanged">Single-precision</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">010011</td><td class="iformname"><span class="brokenlink" title="file frint64x_float.html unchanged">FRINT64X (scalar)</span>
            —
            <span class="brokenlink" title="file frint64x_float.html unchanged">Single-precision</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000000</td><td class="iformname"><span class="goodlink"><a href="fmov_float.html">FMOV (register)</a></span>
            —
            <span class="goodlink"><a href="fmov_float.html#FMOV_D_floatdp1">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000001</td><td class="iformname"><span class="goodlink"><a href="fabs_float.html">FABS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fabs_float.html#FABS_D_floatdp1">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000010</td><td class="iformname"><span class="goodlink"><a href="fneg_float.html">FNEG (scalar)</a></span>
            —
            <span class="goodlink"><a href="fneg_float.html#FNEG_D_floatdp1">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000011</td><td class="iformname"><span class="goodlink"><a href="fsqrt_float.html">FSQRT (scalar)</a></span>
            —
            <span class="goodlink"><a href="fsqrt_float.html#FSQRT_D_floatdp1">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000100</td><td class="iformname"><span class="brokenlink" title="file fcvt_float.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_float.html unchanged">Double-precision to single-precision</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000110</td><td class="iformname"><span class="brokenlink" title="file bfcvt_float.html unchanged">BFCVT</span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000111</td><td class="iformname"><span class="brokenlink" title="file fcvt_float.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_float.html unchanged">Double-precision to half-precision</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001000</td><td class="iformname"><span class="goodlink"><a href="frintn_float.html">FRINTN (scalar)</a></span>
            —
            <span class="goodlink"><a href="frintn_float.html#FRINTN_D_floatdp1">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001001</td><td class="iformname"><span class="goodlink"><a href="frintp_float.html">FRINTP (scalar)</a></span>
            —
            <span class="goodlink"><a href="frintp_float.html#FRINTP_D_floatdp1">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001010</td><td class="iformname"><span class="goodlink"><a href="frintm_float.html">FRINTM (scalar)</a></span>
            —
            <span class="goodlink"><a href="frintm_float.html#FRINTM_D_floatdp1">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001011</td><td class="iformname"><span class="goodlink"><a href="frintz_float.html">FRINTZ (scalar)</a></span>
            —
            <span class="goodlink"><a href="frintz_float.html#FRINTZ_D_floatdp1">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001100</td><td class="iformname"><span class="goodlink"><a href="frinta_float.html">FRINTA (scalar)</a></span>
            —
            <span class="goodlink"><a href="frinta_float.html#FRINTA_D_floatdp1">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001110</td><td class="iformname"><span class="goodlink"><a href="frintx_float.html">FRINTX (scalar)</a></span>
            —
            <span class="goodlink"><a href="frintx_float.html#FRINTX_D_floatdp1">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001111</td><td class="iformname"><span class="goodlink"><a href="frinti_float.html">FRINTI (scalar)</a></span>
            —
            <span class="goodlink"><a href="frinti_float.html#FRINTI_D_floatdp1">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">010000</td><td class="iformname"><span class="brokenlink" title="file frint32z_float.html unchanged">FRINT32Z (scalar)</span>
            —
            <span class="brokenlink" title="file frint32z_float.html unchanged">Double-precision</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">010001</td><td class="iformname"><span class="brokenlink" title="file frint32x_float.html unchanged">FRINT32X (scalar)</span>
            —
            <span class="brokenlink" title="file frint32x_float.html unchanged">Double-precision</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">010010</td><td class="iformname"><span class="brokenlink" title="file frint64z_float.html unchanged">FRINT64Z (scalar)</span>
            —
            <span class="brokenlink" title="file frint64z_float.html unchanged">Double-precision</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">010011</td><td class="iformname"><span class="brokenlink" title="file frint64x_float.html unchanged">FRINT64X (scalar)</span>
            —
            <span class="brokenlink" title="file frint64x_float.html unchanged">Double-precision</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0xxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000000</td><td class="iformname"><span class="goodlink"><a href="fmov_float.html">FMOV (register)</a></span>
            —
            <span class="goodlink"><a href="fmov_float.html#FMOV_H_floatdp1">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000001</td><td class="iformname"><span class="goodlink"><a href="fabs_float.html">FABS (scalar)</a></span>
            —
            <span class="goodlink"><a href="fabs_float.html#FABS_H_floatdp1">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000010</td><td class="iformname"><span class="goodlink"><a href="fneg_float.html">FNEG (scalar)</a></span>
            —
            <span class="goodlink"><a href="fneg_float.html#FNEG_H_floatdp1">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000011</td><td class="iformname"><span class="goodlink"><a href="fsqrt_float.html">FSQRT (scalar)</a></span>
            —
            <span class="goodlink"><a href="fsqrt_float.html#FSQRT_H_floatdp1">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000100</td><td class="iformname"><span class="brokenlink" title="file fcvt_float.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_float.html unchanged">Half-precision to single-precision</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000101</td><td class="iformname"><span class="brokenlink" title="file fcvt_float.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_float.html unchanged">Half-precision to double-precision</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00011x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001000</td><td class="iformname"><span class="goodlink"><a href="frintn_float.html">FRINTN (scalar)</a></span>
            —
            <span class="goodlink"><a href="frintn_float.html#FRINTN_H_floatdp1">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001001</td><td class="iformname"><span class="goodlink"><a href="frintp_float.html">FRINTP (scalar)</a></span>
            —
            <span class="goodlink"><a href="frintp_float.html#FRINTP_H_floatdp1">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001010</td><td class="iformname"><span class="goodlink"><a href="frintm_float.html">FRINTM (scalar)</a></span>
            —
            <span class="goodlink"><a href="frintm_float.html#FRINTM_H_floatdp1">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001011</td><td class="iformname"><span class="goodlink"><a href="frintz_float.html">FRINTZ (scalar)</a></span>
            —
            <span class="goodlink"><a href="frintz_float.html#FRINTZ_H_floatdp1">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001100</td><td class="iformname"><span class="goodlink"><a href="frinta_float.html">FRINTA (scalar)</a></span>
            —
            <span class="goodlink"><a href="frinta_float.html#FRINTA_H_floatdp1">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001110</td><td class="iformname"><span class="goodlink"><a href="frintx_float.html">FRINTX (scalar)</a></span>
            —
            <span class="goodlink"><a href="frintx_float.html#FRINTX_H_floatdp1">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001111</td><td class="iformname"><span class="goodlink"><a href="frinti_float.html">FRINTI (scalar)</a></span>
            —
            <span class="goodlink"><a href="frinti_float.html#FRINTI_H_floatdp1">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 10</td><td class="bitfield">001101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatcmp"><a id="floatcmp"/><h3 class="iclass">Floating-point compare</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ftype</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="2">op</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">opcode2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatcmp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ftype</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opcode2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">xx001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">xx01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">xx1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">!= 00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><span class="goodlink"><a href="fcmp_float.html">FCMP</a></span>
            —
            <span class="goodlink"><a href="fcmp_float.html#FCMP_S_floatcmp">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">01000</td><td class="iformname"><span class="goodlink"><a href="fcmp_float.html">FCMP</a></span>
            —
            <span class="goodlink"><a href="fcmp_float.html#FCMP_SZ_floatcmp">Single-precision, zero</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">10000</td><td class="iformname"><span class="goodlink"><a href="fcmpe_float.html">FCMPE</a></span>
            —
            <span class="goodlink"><a href="fcmpe_float.html#FCMPE_S_floatcmp">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">11000</td><td class="iformname"><span class="goodlink"><a href="fcmpe_float.html">FCMPE</a></span>
            —
            <span class="goodlink"><a href="fcmpe_float.html#FCMPE_SZ_floatcmp">Single-precision, zero</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><span class="goodlink"><a href="fcmp_float.html">FCMP</a></span>
            —
            <span class="goodlink"><a href="fcmp_float.html#FCMP_D_floatcmp">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">01000</td><td class="iformname"><span class="goodlink"><a href="fcmp_float.html">FCMP</a></span>
            —
            <span class="goodlink"><a href="fcmp_float.html#FCMP_DZ_floatcmp">Double-precision, zero</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">10000</td><td class="iformname"><span class="goodlink"><a href="fcmpe_float.html">FCMPE</a></span>
            —
            <span class="goodlink"><a href="fcmpe_float.html#FCMPE_D_floatcmp">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">11000</td><td class="iformname"><span class="goodlink"><a href="fcmpe_float.html">FCMPE</a></span>
            —
            <span class="goodlink"><a href="fcmpe_float.html#FCMPE_DZ_floatcmp">Double-precision, zero</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="bitfield">xx000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><span class="goodlink"><a href="fcmp_float.html">FCMP</a></span>
            —
            <span class="goodlink"><a href="fcmp_float.html#FCMP_H_floatcmp">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">01000</td><td class="iformname"><span class="goodlink"><a href="fcmp_float.html">FCMP</a></span>
            —
            <span class="goodlink"><a href="fcmp_float.html#FCMP_HZ_floatcmp">Half-precision, zero</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">10000</td><td class="iformname"><span class="goodlink"><a href="fcmpe_float.html">FCMPE</a></span>
            —
            <span class="goodlink"><a href="fcmpe_float.html#FCMPE_H_floatcmp">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">11000</td><td class="iformname"><span class="goodlink"><a href="fcmpe_float.html">FCMPE</a></span>
            —
            <span class="goodlink"><a href="fcmpe_float.html#FCMPE_HZ_floatcmp">Half-precision, zero</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatimm"><a id="floatimm"/><h3 class="iclass">Floating-point immediate</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ftype</td><td class="lr">1</td><td class="lr" colspan="8">imm8</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ftype</th><th class="bitfields" colspan="" rowspan="">imm5</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><span class="goodlink"><a href="fmov_float_imm.html">FMOV (scalar, immediate)</a></span>
            —
            <span class="goodlink"><a href="fmov_float_imm.html#FMOV_S_floatimm">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00000</td><td class="iformname"><span class="goodlink"><a href="fmov_float_imm.html">FMOV (scalar, immediate)</a></span>
            —
            <span class="goodlink"><a href="fmov_float_imm.html#FMOV_D_floatimm">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00000</td><td class="iformname"><span class="goodlink"><a href="fmov_float_imm.html">FMOV (scalar, immediate)</a></span>
            —
            <span class="goodlink"><a href="fmov_float_imm.html#FMOV_H_floatimm">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatccmp"><a id="floatccmp"/><h3 class="iclass">Floating-point conditional compare</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ftype</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">cond</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr">op</td><td class="lr" colspan="4">nzcv</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatccmp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ftype</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fccmp_float.html">FCCMP</a></span>
            —
            <span class="goodlink"><a href="fccmp_float.html#FCCMP_S_floatccmp">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="fccmpe_float.html">FCCMPE</a></span>
            —
            <span class="goodlink"><a href="fccmpe_float.html#FCCMPE_S_floatccmp">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fccmp_float.html">FCCMP</a></span>
            —
            <span class="goodlink"><a href="fccmp_float.html#FCCMP_D_floatccmp">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="fccmpe_float.html">FCCMPE</a></span>
            —
            <span class="goodlink"><a href="fccmpe_float.html#FCCMPE_D_floatccmp">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fccmp_float.html">FCCMP</a></span>
            —
            <span class="goodlink"><a href="fccmp_float.html#FCCMP_H_floatccmp">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="fccmpe_float.html">FCCMPE</a></span>
            —
            <span class="goodlink"><a href="fccmpe_float.html#FCCMPE_H_floatccmp">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatdp2"><a id="floatdp2"/><h3 class="iclass">Floating-point data-processing (2 source)</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ftype</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatdp2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ftype</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0000</td><td class="iformname"><span class="goodlink"><a href="fmul_float.html">FMUL (scalar)</a></span>
            —
            <span class="goodlink"><a href="fmul_float.html#FMUL_S_floatdp2">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname"><span class="goodlink"><a href="fdiv_float.html">FDIV (scalar)</a></span>
            —
            <span class="goodlink"><a href="fdiv_float.html#FDIV_S_floatdp2">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0010</td><td class="iformname"><span class="goodlink"><a href="fadd_float.html">FADD (scalar)</a></span>
            —
            <span class="goodlink"><a href="fadd_float.html#FADD_S_floatdp2">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0011</td><td class="iformname"><span class="goodlink"><a href="fsub_float.html">FSUB (scalar)</a></span>
            —
            <span class="goodlink"><a href="fsub_float.html#FSUB_S_floatdp2">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0100</td><td class="iformname"><span class="goodlink"><a href="fmax_float.html">FMAX (scalar)</a></span>
            —
            <span class="goodlink"><a href="fmax_float.html#FMAX_S_floatdp2">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname"><span class="goodlink"><a href="fmin_float.html">FMIN (scalar)</a></span>
            —
            <span class="goodlink"><a href="fmin_float.html#FMIN_S_floatdp2">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0110</td><td class="iformname"><span class="goodlink"><a href="fmaxnm_float.html">FMAXNM (scalar)</a></span>
            —
            <span class="goodlink"><a href="fmaxnm_float.html#FMAXNM_S_floatdp2">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="iformname"><span class="goodlink"><a href="fminnm_float.html">FMINNM (scalar)</a></span>
            —
            <span class="goodlink"><a href="fminnm_float.html#FMINNM_S_floatdp2">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1000</td><td class="iformname"><span class="goodlink"><a href="fnmul_float.html">FNMUL (scalar)</a></span>
            —
            <span class="goodlink"><a href="fnmul_float.html#FNMUL_S_floatdp2">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0000</td><td class="iformname"><span class="goodlink"><a href="fmul_float.html">FMUL (scalar)</a></span>
            —
            <span class="goodlink"><a href="fmul_float.html#FMUL_D_floatdp2">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="iformname"><span class="goodlink"><a href="fdiv_float.html">FDIV (scalar)</a></span>
            —
            <span class="goodlink"><a href="fdiv_float.html#FDIV_D_floatdp2">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0010</td><td class="iformname"><span class="goodlink"><a href="fadd_float.html">FADD (scalar)</a></span>
            —
            <span class="goodlink"><a href="fadd_float.html#FADD_D_floatdp2">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0011</td><td class="iformname"><span class="goodlink"><a href="fsub_float.html">FSUB (scalar)</a></span>
            —
            <span class="goodlink"><a href="fsub_float.html#FSUB_D_floatdp2">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0100</td><td class="iformname"><span class="goodlink"><a href="fmax_float.html">FMAX (scalar)</a></span>
            —
            <span class="goodlink"><a href="fmax_float.html#FMAX_D_floatdp2">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0101</td><td class="iformname"><span class="goodlink"><a href="fmin_float.html">FMIN (scalar)</a></span>
            —
            <span class="goodlink"><a href="fmin_float.html#FMIN_D_floatdp2">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0110</td><td class="iformname"><span class="goodlink"><a href="fmaxnm_float.html">FMAXNM (scalar)</a></span>
            —
            <span class="goodlink"><a href="fmaxnm_float.html#FMAXNM_D_floatdp2">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0111</td><td class="iformname"><span class="goodlink"><a href="fminnm_float.html">FMINNM (scalar)</a></span>
            —
            <span class="goodlink"><a href="fminnm_float.html#FMINNM_D_floatdp2">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1000</td><td class="iformname"><span class="goodlink"><a href="fnmul_float.html">FNMUL (scalar)</a></span>
            —
            <span class="goodlink"><a href="fnmul_float.html#FNMUL_D_floatdp2">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0000</td><td class="iformname"><span class="goodlink"><a href="fmul_float.html">FMUL (scalar)</a></span>
            —
            <span class="goodlink"><a href="fmul_float.html#FMUL_H_floatdp2">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="iformname"><span class="goodlink"><a href="fdiv_float.html">FDIV (scalar)</a></span>
            —
            <span class="goodlink"><a href="fdiv_float.html#FDIV_H_floatdp2">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0010</td><td class="iformname"><span class="goodlink"><a href="fadd_float.html">FADD (scalar)</a></span>
            —
            <span class="goodlink"><a href="fadd_float.html#FADD_H_floatdp2">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0011</td><td class="iformname"><span class="goodlink"><a href="fsub_float.html">FSUB (scalar)</a></span>
            —
            <span class="goodlink"><a href="fsub_float.html#FSUB_H_floatdp2">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0100</td><td class="iformname"><span class="goodlink"><a href="fmax_float.html">FMAX (scalar)</a></span>
            —
            <span class="goodlink"><a href="fmax_float.html#FMAX_H_floatdp2">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0101</td><td class="iformname"><span class="goodlink"><a href="fmin_float.html">FMIN (scalar)</a></span>
            —
            <span class="goodlink"><a href="fmin_float.html#FMIN_H_floatdp2">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0110</td><td class="iformname"><span class="goodlink"><a href="fmaxnm_float.html">FMAXNM (scalar)</a></span>
            —
            <span class="goodlink"><a href="fmaxnm_float.html#FMAXNM_H_floatdp2">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0111</td><td class="iformname"><span class="goodlink"><a href="fminnm_float.html">FMINNM (scalar)</a></span>
            —
            <span class="goodlink"><a href="fminnm_float.html#FMINNM_H_floatdp2">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1000</td><td class="iformname"><span class="goodlink"><a href="fnmul_float.html">FNMUL (scalar)</a></span>
            —
            <span class="goodlink"><a href="fnmul_float.html#FNMUL_H_floatdp2">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 10</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 10</td><td class="bitfield">101x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 10</td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatsel"><a id="floatsel"/><h3 class="iclass">Floating-point conditional select</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ftype</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">cond</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatsel"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ftype</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="fcsel_float.html">FCSEL</a></span>
            —
            <span class="goodlink"><a href="fcsel_float.html#FCSEL_S_floatsel">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="fcsel_float.html">FCSEL</a></span>
            —
            <span class="goodlink"><a href="fcsel_float.html#FCSEL_D_floatsel">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="fcsel_float.html">FCSEL</a></span>
            —
            <span class="goodlink"><a href="fcsel_float.html#FCSEL_H_floatsel">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatdp3"><a id="floatdp3"/><h3 class="iclass">Floating-point data-processing (3 source)</h3><p>The encodings in this section are decoded from <a href="#simd_dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">ftype</td><td class="lr">o1</td><td class="lr" colspan="5">Rm</td><td class="lr">o0</td><td class="lr" colspan="5">Ra</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatdp3"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ftype</th><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fmadd_float.html">FMADD</a></span>
            —
            <span class="goodlink"><a href="fmadd_float.html#FMADD_S_floatdp3">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="fmsub_float.html">FMSUB</a></span>
            —
            <span class="goodlink"><a href="fmsub_float.html#FMSUB_S_floatdp3">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fnmadd_float.html">FNMADD</a></span>
            —
            <span class="goodlink"><a href="fnmadd_float.html#FNMADD_S_floatdp3">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="fnmsub_float.html">FNMSUB</a></span>
            —
            <span class="goodlink"><a href="fnmsub_float.html#FNMSUB_S_floatdp3">Single-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fmadd_float.html">FMADD</a></span>
            —
            <span class="goodlink"><a href="fmadd_float.html#FMADD_D_floatdp3">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="fmsub_float.html">FMSUB</a></span>
            —
            <span class="goodlink"><a href="fmsub_float.html#FMSUB_D_floatdp3">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fnmadd_float.html">FNMADD</a></span>
            —
            <span class="goodlink"><a href="fnmadd_float.html#FNMADD_D_floatdp3">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="fnmsub_float.html">FNMSUB</a></span>
            —
            <span class="goodlink"><a href="fnmsub_float.html#FNMSUB_D_floatdp3">Double-precision</a></span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fmadd_float.html">FMADD</a></span>
            —
            <span class="goodlink"><a href="fmadd_float.html#FMADD_H_floatdp3">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="fmsub_float.html">FMSUB</a></span>
            —
            <span class="goodlink"><a href="fmsub_float.html#FMSUB_H_floatdp3">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="fnmadd_float.html">FNMADD</a></span>
            —
            <span class="goodlink"><a href="fnmadd_float.html#FNMADD_H_floatdp3">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="fnmsub_float.html">FNMSUB</a></span>
            —
            <span class="goodlink"><a href="fnmsub_float.html#FNMSUB_H_floatdp3">Half-precision</a></span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="ldst"/>Loads and Stores</h2><div class="decode_navigation"><p>The encodings in this section are decoded from <a href="#top">A64 instruction set encoding</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">op0</td><td class="lr">1</td><td class="lr">op1</td><td class="lr">0</td><td class="lr" colspan="15">op2</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
            0000
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx1xxxxxxxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0001
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            1xx1xxxxxxxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            00x1xxxxxxxxxxx
          </td><td class="iformname"><a href="#comswappr">Compare and swap pair</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            10x0xxxxxxxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            11x0xxxxxxxxxxx
          </td><td class="iformname"><a href="#comswappr_unpriv">Compare and swap pair (unprivileged)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            00x000000xxxxxx
          </td><td class="iformname"><a href="#asisdlse">Advanced SIMD load/store multiple structures</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            00x000001xxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            01x0xxxxxxxxxxx
          </td><td class="iformname"><a href="#asisdlsep">Advanced SIMD load/store multiple structures (post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            0xx1xxxxxxxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            10x10001xxxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            10x1001xxxxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            10x101xxxxxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            10x11xxxxxxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            10xx0000xxxxxxx
          </td><td class="iformname"><a href="#asisdlso">Advanced SIMD load/store single structure</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            11xxxxxxxxxxxxx
          </td><td class="iformname"><a href="#asisdlsop">Advanced SIMD load/store single structure (post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            x0x00001xxxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            x0x0001xxxxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            x0x001xxxxxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            x0x01xxxxxxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx0xxxxxxxxx11
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx1xxxxx000010
          </td><td class="iformname"><a href="#rcwcomswap">RCW compare and swap</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx1xxxxx000011
          </td><td class="iformname"><a href="#rcwcomswappr">RCW compare and swap pair</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx1xxxxx00011x
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx1xxxxx001x1x
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx1xxxxx01xx1x
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx1xxxxx1xxx1x
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0x01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx1xxxxxxxxx00
          </td><td class="iformname"><a href="#memop_128">128-bit atomic memory operations</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx1xxxxxxxxx01
          </td><td class="iformname"><a href="#memop_unpriv">Atomic memory operations (unprivileged)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1001
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx0xxxxxxxxx11
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            1001
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            1xx1xxxxxxxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            100x
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx1xxxxxxxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1000111110xxx11
          </td><td class="iformname"><a href="#ldst_gcs">GCS load/store</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1100111110xxx11
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1x000xxxxxxxx11
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1x0010xxxxxxx11
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1x00110xxxxxx11
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1x001110xxxxx11
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1x0011110xxxx11
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1x00111111xxx11
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1x10xxxxxxxxx11
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx1xxxxxxxxxxx
          </td><td class="iformname"><a href="#ldsttags">Load/store memory tags</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1x00
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            00x1xxxxxxxxxxx
          </td><td class="iformname"><a href="#ldstexclp">Load/store exclusive pair</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1x00
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            10x0xxxxxxxxxxx
          </td><td class="iformname"><a href="#ldstexclr_unpriv">Load/store exclusive register (unprivileged)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1x00
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            11x0xxxxxxxxxxx
          </td><td class="iformname"><a href="#comswap_unpriv">Compare and swap (unprivileged)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1x00
          </td><td class="bitfield">
            1
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            x100
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx1xxxxxxxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            x101
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            1xx1xxxxxxxxxxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            xx00
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            00x0xxxxxxxxxxx
          </td><td class="iformname"><a href="#ldstexclr">Load/store exclusive register</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx00
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            01x0xxxxxxxxxxx
          </td><td class="iformname"><a href="#ldstord">Load/store ordered</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx00
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            01x1xxxxxxxxxxx
          </td><td class="iformname"><a href="#comswap">Compare and swap</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            10x0xxxxxxxxx10
          </td><td class="iformname"><a href="#ldiappstilp">LDIAPP/STILP</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            11x000000000010
          </td><td class="iformname"><a href="#ldapstl_writeback">LDAPR/STLR (writeback)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            11x000000000110
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            11x000000001x10
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            11x00000001xx10
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            11x0000001xxx10
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            11x000001xxxx10
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            11x00001xxxxx10
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            11x0001xxxxxx10
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            11x001xxxxxxx10
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            11x01xxxxxxxx10
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx0xxxxxxxxx00
          </td><td class="iformname"><a href="#ldapstl_unscaled">LDAPR/STLR (unscaled immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            1xx0xxxxxxxxx00
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            1xx0xxxxxxxxx10
          </td><td class="iformname"><a href="#ldapstl_simd">LDAPR/STLR (SIMD&amp;FP)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            1xx0xxxxxxxxx11
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield"></td><td class="bitfield">
            0xxxxxxxxxxxxxx
          </td><td class="iformname"><a href="#loadlit">Load register (literal)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx01
          </td><td class="bitfield"></td><td class="bitfield">
            1xx0xxxxxxxxx01
          </td><td class="iformname"><a href="#memcms">Memory Copy and Memory Set</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx10
          </td><td class="bitfield"></td><td class="bitfield">
            00xxxxxxxxxxxxx
          </td><td class="iformname"><a href="#ldstnapair_offs">Load/store no-allocate pair (offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx10
          </td><td class="bitfield"></td><td class="bitfield">
            01xxxxxxxxxxxxx
          </td><td class="iformname"><a href="#ldstpair_post">Load/store register pair (post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx10
          </td><td class="bitfield"></td><td class="bitfield">
            10xxxxxxxxxxxxx
          </td><td class="iformname"><a href="#ldstpair_off">Load/store register pair (offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx10
          </td><td class="bitfield"></td><td class="bitfield">
            11xxxxxxxxxxxxx
          </td><td class="iformname"><a href="#ldstpair_pre">Load/store register pair (pre-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            0xx0xxxxxxxxx00
          </td><td class="iformname"><a href="#ldst_unscaled">Load/store register (unscaled immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            0xx0xxxxxxxxx01
          </td><td class="iformname"><a href="#ldst_immpost">Load/store register (immediate post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            0xx0xxxxxxxxx10
          </td><td class="iformname"><a href="#ldst_unpriv">Load/store register (unprivileged)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            0xx0xxxxxxxxx11
          </td><td class="iformname"><a href="#ldst_immpre">Load/store register (immediate pre-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            0xx1xxxxxxxxx00
          </td><td class="iformname"><a href="#memop">Atomic memory operations</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            0xx1xxxxxxxxx10
          </td><td class="iformname"><a href="#ldst_regoff">Load/store register (register offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            0xx1xxxxxxxxxx1
          </td><td class="iformname"><a href="#ldst_pac">Load/store register (pac)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            xx11
          </td><td class="bitfield"></td><td class="bitfield">
            1xxxxxxxxxxxxxx
          </td><td class="iformname"><a href="#ldst_pos">Load/store register (unsigned immediate)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-comswappr"><a id="comswappr"/><h3 class="iclass">Compare and swap pair</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">sz</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr">1</td><td class="lr" colspan="5">Rs</td><td class="lr">o0</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-comswappr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">o0</th><th class="bitfields" colspan="" rowspan="">Rt2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file casp.html unchanged">CASP, CASPA, CASPAL, CASPL</span>
            —
            <span class="brokenlink" title="file casp.html unchanged">32-bit CASP</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file casp.html unchanged">CASP, CASPA, CASPAL, CASPL</span>
            —
            <span class="brokenlink" title="file casp.html unchanged">32-bit CASPL</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file casp.html unchanged">CASP, CASPA, CASPAL, CASPL</span>
            —
            <span class="brokenlink" title="file casp.html unchanged">32-bit CASPA</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file casp.html unchanged">CASP, CASPA, CASPAL, CASPL</span>
            —
            <span class="brokenlink" title="file casp.html unchanged">32-bit CASPAL</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file casp.html unchanged">CASP, CASPA, CASPAL, CASPL</span>
            —
            <span class="brokenlink" title="file casp.html unchanged">64-bit CASP</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file casp.html unchanged">CASP, CASPA, CASPAL, CASPL</span>
            —
            <span class="brokenlink" title="file casp.html unchanged">64-bit CASPL</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file casp.html unchanged">CASP, CASPA, CASPAL, CASPL</span>
            —
            <span class="brokenlink" title="file casp.html unchanged">64-bit CASPA</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file casp.html unchanged">CASP, CASPA, CASPAL, CASPL</span>
            —
            <span class="brokenlink" title="file casp.html unchanged">64-bit CASPAL</span></td><td>FEAT_LSE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-comswappr_unpriv"><a id="comswappr_unpriv"/><h3 class="iclass">Compare and swap pair (unprivileged)</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">sz</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="5">Rs</td><td class="lr">o0</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-comswappr_unpriv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">o0</th><th class="bitfields" colspan="" rowspan="">Rt2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file caspt.html unchanged">CASPT, CASPAT, CASPALT, CASPLT</span>
            —
            <span class="brokenlink" title="file caspt.html unchanged">CASPT</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file caspt.html unchanged">CASPT, CASPAT, CASPALT, CASPLT</span>
            —
            <span class="brokenlink" title="file caspt.html unchanged">CASPLT</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file caspt.html unchanged">CASPT, CASPAT, CASPALT, CASPLT</span>
            —
            <span class="brokenlink" title="file caspt.html unchanged">CASPAT</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file caspt.html unchanged">CASPT, CASPAT, CASPALT, CASPLT</span>
            —
            <span class="brokenlink" title="file caspt.html unchanged">CASPALT</span></td><td>FEAT_LSUI</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdlse"><a id="asisdlse"/><h3 class="iclass">Advanced SIMD load/store multiple structures</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">opcode</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdlse"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">x0x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_mult.html unchanged">ST4 (multiple structures)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">Four registers</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_mult.html unchanged">ST3 (multiple structures)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">Three registers</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">One register</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_mult.html unchanged">ST2 (multiple structures)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">Two registers</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_mult.html unchanged">LD4 (multiple structures)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">Four registers</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_mult.html unchanged">LD3 (multiple structures)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">Three registers</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">One register</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_mult.html unchanged">LD2 (multiple structures)</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">Two registers</span></td><td>FEAT_AdvSIMD</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdlsep"><a id="asisdlsep"/><h3 class="iclass">Advanced SIMD load/store multiple structures (post-indexed)</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">opcode</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdlsep"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rm</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x0x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_mult.html unchanged">ST4 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_mult.html unchanged">Immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">Four registers, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_mult.html unchanged">ST3 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_mult.html unchanged">Immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">Three registers, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">One register, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_mult.html unchanged">ST2 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_mult.html unchanged">Immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">Two registers, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_mult.html unchanged">ST4 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_mult.html unchanged">Register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">Four registers, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_mult.html unchanged">ST3 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_mult.html unchanged">Register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">Three registers, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">One register, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_mult.html unchanged">ST2 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_mult.html unchanged">Register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">Two registers, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_mult.html unchanged">LD4 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_mult.html unchanged">Immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">Four registers, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_mult.html unchanged">LD3 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_mult.html unchanged">Immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">Three registers, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">One register, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_mult.html unchanged">LD2 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_mult.html unchanged">Immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">Two registers, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_mult.html unchanged">LD4 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_mult.html unchanged">Register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">Four registers, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_mult.html unchanged">LD3 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_mult.html unchanged">Register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">Three registers, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">One register, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_mult.html unchanged">LD2 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_mult.html unchanged">Register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">Two registers, register offset</span></td><td>FEAT_AdvSIMD</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdlso"><a id="asisdlso"/><h3 class="iclass">Advanced SIMD load/store single structure</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">L</td><td class="lr">R</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">o2</td><td class="lr" colspan="3">opcode</td><td class="lr">S</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdlso"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">opcode</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">01x</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10x</td><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10x</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">!= 01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 100</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">11x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">8-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">8-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">16-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">16-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">32-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">64-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">32-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">64-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file stl1_advsimd_sngl.html unchanged">STL1 (SIMD&amp;FP)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_LRCPC3</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">8-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">8-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">16-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">16-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">32-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">64-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">32-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">64-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">11x</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">8-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">8-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">16-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">16-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">32-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">64-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">32-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">64-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld1r_advsimd.html unchanged">LD1R</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld3r_advsimd.html unchanged">LD3R</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldap1_advsimd_sngl.html unchanged">LDAP1 (SIMD&amp;FP)</span></td><td>FEAT_AdvSIMD &amp;&amp; FEAT_LRCPC3</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">8-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">8-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">16-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">16-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">32-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">64-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">32-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">64-bit</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld2r_advsimd.html unchanged">LD2R</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld4r_advsimd.html unchanged">LD4R</span></td><td>FEAT_AdvSIMD</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdlsop"><a id="asisdlsop"/><h3 class="iclass">Advanced SIMD load/store single structure (post-indexed)</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="lr">R</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="3">opcode</td><td class="lr">S</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdlsop"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">Rm</th><th class="bitfields" colspan="" rowspan="">opcode</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">01x</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10x</td><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10x</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">8-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">8-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">16-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">16-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">32-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">64-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">32-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">64-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">8-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">8-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">16-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">16-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">32-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">64-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">32-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">64-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">8-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">8-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">16-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">16-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">32-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">64-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">32-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">64-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">8-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">8-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">16-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">16-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">32-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">64-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">32-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">64-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11x</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">8-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">8-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">16-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">16-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">32-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">64-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">32-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">64-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld1r_advsimd.html unchanged">LD1R</span>
            —
            <span class="brokenlink" title="file ld1r_advsimd.html unchanged">Immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld3r_advsimd.html unchanged">LD3R</span>
            —
            <span class="brokenlink" title="file ld3r_advsimd.html unchanged">Immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">8-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">8-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">16-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">16-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">32-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">64-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">32-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">64-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld1r_advsimd.html unchanged">LD1R</span>
            —
            <span class="brokenlink" title="file ld1r_advsimd.html unchanged">Register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld3r_advsimd.html unchanged">LD3R</span>
            —
            <span class="brokenlink" title="file ld3r_advsimd.html unchanged">Register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">8-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">8-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">16-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">16-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">32-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">64-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">32-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">64-bit, immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld2r_advsimd.html unchanged">LD2R</span>
            —
            <span class="brokenlink" title="file ld2r_advsimd.html unchanged">Immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld4r_advsimd.html unchanged">LD4R</span>
            —
            <span class="brokenlink" title="file ld4r_advsimd.html unchanged">Immediate offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">8-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">8-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">16-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">16-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">32-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">64-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">32-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">64-bit, register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld2r_advsimd.html unchanged">LD2R</span>
            —
            <span class="brokenlink" title="file ld2r_advsimd.html unchanged">Register offset</span></td><td>FEAT_AdvSIMD</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld4r_advsimd.html unchanged">LD4R</span>
            —
            <span class="brokenlink" title="file ld4r_advsimd.html unchanged">Register offset</span></td><td>FEAT_AdvSIMD</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-rcwcomswap"><a id="rcwcomswap"/><h3 class="iclass">RCW compare and swap</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">S</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="lr">A</td><td class="lr">R</td><td class="lr">1</td><td class="lr" colspan="5">Rs</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-rcwcomswap"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">A</th><th class="bitfields" colspan="" rowspan="">R</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rcwcas.html unchanged">RCWCAS, RCWCASA, RCWCASAL, RCWCASL</span>
            —
            <span class="brokenlink" title="file rcwcas.html unchanged">RCWCAS</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rcwcas.html unchanged">RCWCAS, RCWCASA, RCWCASAL, RCWCASL</span>
            —
            <span class="brokenlink" title="file rcwcas.html unchanged">RCWCASL</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rcwcas.html unchanged">RCWCAS, RCWCASA, RCWCASAL, RCWCASL</span>
            —
            <span class="brokenlink" title="file rcwcas.html unchanged">RCWCASA</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rcwcas.html unchanged">RCWCAS, RCWCASA, RCWCASAL, RCWCASL</span>
            —
            <span class="brokenlink" title="file rcwcas.html unchanged">RCWCASAL</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rcwscas.html unchanged">RCWSCAS, RCWSCASA, RCWSCASAL, RCWSCASL</span>
            —
            <span class="brokenlink" title="file rcwscas.html unchanged">RCWSCAS</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rcwscas.html unchanged">RCWSCAS, RCWSCASA, RCWSCASAL, RCWSCASL</span>
            —
            <span class="brokenlink" title="file rcwscas.html unchanged">RCWSCASL</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rcwscas.html unchanged">RCWSCAS, RCWSCASA, RCWSCASAL, RCWSCASL</span>
            —
            <span class="brokenlink" title="file rcwscas.html unchanged">RCWSCASA</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rcwscas.html unchanged">RCWSCAS, RCWSCASA, RCWSCASAL, RCWSCASL</span>
            —
            <span class="brokenlink" title="file rcwscas.html unchanged">RCWSCASAL</span></td><td>FEAT_THE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-rcwcomswappr"><a id="rcwcomswappr"/><h3 class="iclass">RCW compare and swap pair</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">S</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="lr">A</td><td class="lr">R</td><td class="lr">1</td><td class="lr" colspan="5">Rs</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-rcwcomswappr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">A</th><th class="bitfields" colspan="" rowspan="">R</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rcwcasp.html unchanged">RCWCASP, RCWCASPA, RCWCASPAL, RCWCASPL</span>
            —
            <span class="brokenlink" title="file rcwcasp.html unchanged">RCWCASP</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rcwcasp.html unchanged">RCWCASP, RCWCASPA, RCWCASPAL, RCWCASPL</span>
            —
            <span class="brokenlink" title="file rcwcasp.html unchanged">RCWCASPL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rcwcasp.html unchanged">RCWCASP, RCWCASPA, RCWCASPAL, RCWCASPL</span>
            —
            <span class="brokenlink" title="file rcwcasp.html unchanged">RCWCASPA</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rcwcasp.html unchanged">RCWCASP, RCWCASPA, RCWCASPAL, RCWCASPL</span>
            —
            <span class="brokenlink" title="file rcwcasp.html unchanged">RCWCASPAL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rcwscasp.html unchanged">RCWSCASP, RCWSCASPA, RCWSCASPAL, RCWSCASPL</span>
            —
            <span class="brokenlink" title="file rcwscasp.html unchanged">RCWSCASP</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rcwscasp.html unchanged">RCWSCASP, RCWSCASPA, RCWSCASPAL, RCWSCASPL</span>
            —
            <span class="brokenlink" title="file rcwscasp.html unchanged">RCWSCASPL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rcwscasp.html unchanged">RCWSCASP, RCWSCASPA, RCWSCASPAL, RCWSCASPL</span>
            —
            <span class="brokenlink" title="file rcwscasp.html unchanged">RCWSCASPA</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rcwscasp.html unchanged">RCWSCASP, RCWSCASPA, RCWSCASPAL, RCWSCASPL</span>
            —
            <span class="brokenlink" title="file rcwscasp.html unchanged">RCWSCASPAL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-memop_128"><a id="memop_128"/><h3 class="iclass">128-bit atomic memory operations</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">S</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="lr">A</td><td class="lr">R</td><td class="lr">1</td><td class="lr" colspan="5">Rt2</td><td class="lr">o3</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-memop_128"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">A</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">o3</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0x0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file ldclrp.html unchanged">LDCLRP, LDCLRPA, LDCLRPAL, LDCLRPL</span>
            —
            <span class="brokenlink" title="file ldclrp.html unchanged">LDCLRP</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ldsetp.html unchanged">LDSETP, LDSETPA, LDSETPAL, LDSETPL</span>
            —
            <span class="brokenlink" title="file ldsetp.html unchanged">LDSETP</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file swpp.html unchanged">SWPP, SWPPA, SWPPAL, SWPPL</span>
            —
            <span class="brokenlink" title="file swpp.html unchanged">SWPP</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file rcwclrp.html unchanged">RCWCLRP, RCWCLRPA, RCWCLRPAL, RCWCLRPL</span>
            —
            <span class="brokenlink" title="file rcwclrp.html unchanged">RCWCLRP</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file rcwswpp.html unchanged">RCWSWPP, RCWSWPPA, RCWSWPPAL, RCWSWPPL</span>
            —
            <span class="brokenlink" title="file rcwswpp.html unchanged">RCWSWPP</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file rcwsetp.html unchanged">RCWSETP, RCWSETPA, RCWSETPAL, RCWSETPL</span>
            —
            <span class="brokenlink" title="file rcwsetp.html unchanged">RCWSETP</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file ldclrp.html unchanged">LDCLRP, LDCLRPA, LDCLRPAL, LDCLRPL</span>
            —
            <span class="brokenlink" title="file ldclrp.html unchanged">LDCLRPL</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ldsetp.html unchanged">LDSETP, LDSETPA, LDSETPAL, LDSETPL</span>
            —
            <span class="brokenlink" title="file ldsetp.html unchanged">LDSETPL</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file swpp.html unchanged">SWPP, SWPPA, SWPPAL, SWPPL</span>
            —
            <span class="brokenlink" title="file swpp.html unchanged">SWPPL</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file rcwclrp.html unchanged">RCWCLRP, RCWCLRPA, RCWCLRPAL, RCWCLRPL</span>
            —
            <span class="brokenlink" title="file rcwclrp.html unchanged">RCWCLRPL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file rcwswpp.html unchanged">RCWSWPP, RCWSWPPA, RCWSWPPAL, RCWSWPPL</span>
            —
            <span class="brokenlink" title="file rcwswpp.html unchanged">RCWSWPPL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file rcwsetp.html unchanged">RCWSETP, RCWSETPA, RCWSETPAL, RCWSETPL</span>
            —
            <span class="brokenlink" title="file rcwsetp.html unchanged">RCWSETPL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file ldclrp.html unchanged">LDCLRP, LDCLRPA, LDCLRPAL, LDCLRPL</span>
            —
            <span class="brokenlink" title="file ldclrp.html unchanged">LDCLRPA</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ldsetp.html unchanged">LDSETP, LDSETPA, LDSETPAL, LDSETPL</span>
            —
            <span class="brokenlink" title="file ldsetp.html unchanged">LDSETPA</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file swpp.html unchanged">SWPP, SWPPA, SWPPAL, SWPPL</span>
            —
            <span class="brokenlink" title="file swpp.html unchanged">SWPPA</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file rcwclrp.html unchanged">RCWCLRP, RCWCLRPA, RCWCLRPAL, RCWCLRPL</span>
            —
            <span class="brokenlink" title="file rcwclrp.html unchanged">RCWCLRPA</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file rcwswpp.html unchanged">RCWSWPP, RCWSWPPA, RCWSWPPAL, RCWSWPPL</span>
            —
            <span class="brokenlink" title="file rcwswpp.html unchanged">RCWSWPPA</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file rcwsetp.html unchanged">RCWSETP, RCWSETPA, RCWSETPAL, RCWSETPL</span>
            —
            <span class="brokenlink" title="file rcwsetp.html unchanged">RCWSETPA</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file ldclrp.html unchanged">LDCLRP, LDCLRPA, LDCLRPAL, LDCLRPL</span>
            —
            <span class="brokenlink" title="file ldclrp.html unchanged">LDCLRPAL</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ldsetp.html unchanged">LDSETP, LDSETPA, LDSETPAL, LDSETPL</span>
            —
            <span class="brokenlink" title="file ldsetp.html unchanged">LDSETPAL</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file swpp.html unchanged">SWPP, SWPPA, SWPPAL, SWPPL</span>
            —
            <span class="brokenlink" title="file swpp.html unchanged">SWPPAL</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file rcwclrp.html unchanged">RCWCLRP, RCWCLRPA, RCWCLRPAL, RCWCLRPL</span>
            —
            <span class="brokenlink" title="file rcwclrp.html unchanged">RCWCLRPAL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file rcwswpp.html unchanged">RCWSWPP, RCWSWPPA, RCWSWPPAL, RCWSWPPL</span>
            —
            <span class="brokenlink" title="file rcwswpp.html unchanged">RCWSWPPAL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file rcwsetp.html unchanged">RCWSETP, RCWSETPA, RCWSETPAL, RCWSETPL</span>
            —
            <span class="brokenlink" title="file rcwsetp.html unchanged">RCWSETPAL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file rcwsclrp.html unchanged">RCWSCLRP, RCWSCLRPA, RCWSCLRPAL, RCWSCLRPL</span>
            —
            <span class="brokenlink" title="file rcwsclrp.html unchanged">RCWSCLRP</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file rcwsswpp.html unchanged">RCWSSWPP, RCWSSWPPA, RCWSSWPPAL, RCWSSWPPL</span>
            —
            <span class="brokenlink" title="file rcwsswpp.html unchanged">RCWSSWPP</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file rcwssetp.html unchanged">RCWSSETP, RCWSSETPA, RCWSSETPAL, RCWSSETPL</span>
            —
            <span class="brokenlink" title="file rcwssetp.html unchanged">RCWSSETP</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file rcwsclrp.html unchanged">RCWSCLRP, RCWSCLRPA, RCWSCLRPAL, RCWSCLRPL</span>
            —
            <span class="brokenlink" title="file rcwsclrp.html unchanged">RCWSCLRPL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file rcwsswpp.html unchanged">RCWSSWPP, RCWSSWPPA, RCWSSWPPAL, RCWSSWPPL</span>
            —
            <span class="brokenlink" title="file rcwsswpp.html unchanged">RCWSSWPPL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file rcwssetp.html unchanged">RCWSSETP, RCWSSETPA, RCWSSETPAL, RCWSSETPL</span>
            —
            <span class="brokenlink" title="file rcwssetp.html unchanged">RCWSSETPL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file rcwsclrp.html unchanged">RCWSCLRP, RCWSCLRPA, RCWSCLRPAL, RCWSCLRPL</span>
            —
            <span class="brokenlink" title="file rcwsclrp.html unchanged">RCWSCLRPA</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file rcwsswpp.html unchanged">RCWSSWPP, RCWSSWPPA, RCWSSWPPAL, RCWSSWPPL</span>
            —
            <span class="brokenlink" title="file rcwsswpp.html unchanged">RCWSSWPPA</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file rcwssetp.html unchanged">RCWSSETP, RCWSSETPA, RCWSSETPAL, RCWSSETPL</span>
            —
            <span class="brokenlink" title="file rcwssetp.html unchanged">RCWSSETPA</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file rcwsclrp.html unchanged">RCWSCLRP, RCWSCLRPA, RCWSCLRPAL, RCWSCLRPL</span>
            —
            <span class="brokenlink" title="file rcwsclrp.html unchanged">RCWSCLRPAL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file rcwsswpp.html unchanged">RCWSSWPP, RCWSSWPPA, RCWSSWPPAL, RCWSSWPPL</span>
            —
            <span class="brokenlink" title="file rcwsswpp.html unchanged">RCWSSWPPAL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file rcwssetp.html unchanged">RCWSSETP, RCWSSETPA, RCWSSETPAL, RCWSSETPL</span>
            —
            <span class="brokenlink" title="file rcwssetp.html unchanged">RCWSSETPAL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-memop_unpriv"><a id="memop_unpriv"/><h3 class="iclass">Atomic memory operations (unprivileged)</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">sz</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="lr">A</td><td class="lr">R</td><td class="lr">1</td><td class="lr" colspan="5">Rs</td><td class="lr">o3</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-memop_unpriv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">A</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">o3</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file ldtadd.html unchanged">LDTADD, LDTADDA, LDTADDAL, LDTADDL</span>
            —
            <span class="brokenlink" title="file ldtadd.html unchanged">32-bit no memory ordering</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file ldtclr.html unchanged">LDTCLR, LDTCLRA, LDTCLRAL, LDTCLRL</span>
            —
            <span class="brokenlink" title="file ldtclr.html unchanged">32-bit no memory ordering</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ldtset.html unchanged">LDTSET, LDTSETA, LDTSETAL, LDTSETL</span>
            —
            <span class="brokenlink" title="file ldtset.html unchanged">32-bit no memory ordering</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file swpt.html unchanged">SWPT, SWPTA, SWPTAL, SWPTL</span>
            —
            <span class="brokenlink" title="file swpt.html unchanged">32-bit SWPT</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file ldtadd.html unchanged">LDTADD, LDTADDA, LDTADDAL, LDTADDL</span>
            —
            <span class="brokenlink" title="file ldtadd.html unchanged">32-bit release</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file ldtclr.html unchanged">LDTCLR, LDTCLRA, LDTCLRAL, LDTCLRL</span>
            —
            <span class="brokenlink" title="file ldtclr.html unchanged">32-bit release</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ldtset.html unchanged">LDTSET, LDTSETA, LDTSETAL, LDTSETL</span>
            —
            <span class="brokenlink" title="file ldtset.html unchanged">32-bit release</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file swpt.html unchanged">SWPT, SWPTA, SWPTAL, SWPTL</span>
            —
            <span class="brokenlink" title="file swpt.html unchanged">32-bit SWPTL</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file ldtadd.html unchanged">LDTADD, LDTADDA, LDTADDAL, LDTADDL</span>
            —
            <span class="brokenlink" title="file ldtadd.html unchanged">32-bit acquire</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file ldtclr.html unchanged">LDTCLR, LDTCLRA, LDTCLRAL, LDTCLRL</span>
            —
            <span class="brokenlink" title="file ldtclr.html unchanged">32-bit acquire</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ldtset.html unchanged">LDTSET, LDTSETA, LDTSETAL, LDTSETL</span>
            —
            <span class="brokenlink" title="file ldtset.html unchanged">32-bit acquire</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file swpt.html unchanged">SWPT, SWPTA, SWPTAL, SWPTL</span>
            —
            <span class="brokenlink" title="file swpt.html unchanged">32-bit SWPTA</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file ldtadd.html unchanged">LDTADD, LDTADDA, LDTADDAL, LDTADDL</span>
            —
            <span class="brokenlink" title="file ldtadd.html unchanged">32-bit acquire-release</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file ldtclr.html unchanged">LDTCLR, LDTCLRA, LDTCLRAL, LDTCLRL</span>
            —
            <span class="brokenlink" title="file ldtclr.html unchanged">32-bit acquire-release</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ldtset.html unchanged">LDTSET, LDTSETA, LDTSETAL, LDTSETL</span>
            —
            <span class="brokenlink" title="file ldtset.html unchanged">32-bit acquire-release</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file swpt.html unchanged">SWPT, SWPTA, SWPTAL, SWPTL</span>
            —
            <span class="brokenlink" title="file swpt.html unchanged">32-bit SWPTAL</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file ldtadd.html unchanged">LDTADD, LDTADDA, LDTADDAL, LDTADDL</span>
            —
            <span class="brokenlink" title="file ldtadd.html unchanged">64-bit no memory ordering</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file ldtclr.html unchanged">LDTCLR, LDTCLRA, LDTCLRAL, LDTCLRL</span>
            —
            <span class="brokenlink" title="file ldtclr.html unchanged">64-bit no memory ordering</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ldtset.html unchanged">LDTSET, LDTSETA, LDTSETAL, LDTSETL</span>
            —
            <span class="brokenlink" title="file ldtset.html unchanged">64-bit no memory ordering</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file swpt.html unchanged">SWPT, SWPTA, SWPTAL, SWPTL</span>
            —
            <span class="brokenlink" title="file swpt.html unchanged">64-bit SWPT</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file ldtadd.html unchanged">LDTADD, LDTADDA, LDTADDAL, LDTADDL</span>
            —
            <span class="brokenlink" title="file ldtadd.html unchanged">64-bit release</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file ldtclr.html unchanged">LDTCLR, LDTCLRA, LDTCLRAL, LDTCLRL</span>
            —
            <span class="brokenlink" title="file ldtclr.html unchanged">64-bit release</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ldtset.html unchanged">LDTSET, LDTSETA, LDTSETAL, LDTSETL</span>
            —
            <span class="brokenlink" title="file ldtset.html unchanged">64-bit release</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file swpt.html unchanged">SWPT, SWPTA, SWPTAL, SWPTL</span>
            —
            <span class="brokenlink" title="file swpt.html unchanged">64-bit SWPTL</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file ldtadd.html unchanged">LDTADD, LDTADDA, LDTADDAL, LDTADDL</span>
            —
            <span class="brokenlink" title="file ldtadd.html unchanged">64-bit acquire</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file ldtclr.html unchanged">LDTCLR, LDTCLRA, LDTCLRAL, LDTCLRL</span>
            —
            <span class="brokenlink" title="file ldtclr.html unchanged">64-bit acquire</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ldtset.html unchanged">LDTSET, LDTSETA, LDTSETAL, LDTSETL</span>
            —
            <span class="brokenlink" title="file ldtset.html unchanged">64-bit acquire</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file swpt.html unchanged">SWPT, SWPTA, SWPTAL, SWPTL</span>
            —
            <span class="brokenlink" title="file swpt.html unchanged">64-bit SWPTA</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file ldtadd.html unchanged">LDTADD, LDTADDA, LDTADDAL, LDTADDL</span>
            —
            <span class="brokenlink" title="file ldtadd.html unchanged">64-bit acquire-release</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file ldtclr.html unchanged">LDTCLR, LDTCLRA, LDTCLRAL, LDTCLRL</span>
            —
            <span class="brokenlink" title="file ldtclr.html unchanged">64-bit acquire-release</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ldtset.html unchanged">LDTSET, LDTSETA, LDTSETAL, LDTSETL</span>
            —
            <span class="brokenlink" title="file ldtset.html unchanged">64-bit acquire-release</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file swpt.html unchanged">SWPT, SWPTA, SWPTAL, SWPTL</span>
            —
            <span class="brokenlink" title="file swpt.html unchanged">64-bit SWPTAL</span></td><td>FEAT_LSUI</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_gcs"><a id="ldst_gcs"/><h3 class="iclass">GCS load/store</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="lr">0</td><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_gcs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file gcsstr.html unchanged">GCSSTR</span></td><td>FEAT_GCS</td></tr><tr><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file gcssttr.html unchanged">GCSSTTR</span></td><td>FEAT_GCS</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldsttags"><a id="ldsttags"/><h3 class="iclass">Load/store memory tags</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="9">imm9</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldsttags"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">imm9</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file stg.html unchanged">STG</span>
            —
            <span class="brokenlink" title="file stg.html unchanged">Post-index</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file stg.html unchanged">STG</span>
            —
            <span class="brokenlink" title="file stg.html unchanged">Signed offset</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file stg.html unchanged">STG</span>
            —
            <span class="brokenlink" title="file stg.html unchanged">Pre-index</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">000000000</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stzgm.html unchanged">STZGM</span></td><td>FEAT_MTE2</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ldg.html unchanged">LDG</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file stzg.html unchanged">STZG</span>
            —
            <span class="brokenlink" title="file stzg.html unchanged">Post-index</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file stzg.html unchanged">STZG</span>
            —
            <span class="brokenlink" title="file stzg.html unchanged">Signed offset</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file stzg.html unchanged">STZG</span>
            —
            <span class="brokenlink" title="file stzg.html unchanged">Pre-index</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2g.html unchanged">ST2G</span>
            —
            <span class="brokenlink" title="file st2g.html unchanged">Post-index</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st2g.html unchanged">ST2G</span>
            —
            <span class="brokenlink" title="file st2g.html unchanged">Signed offset</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st2g.html unchanged">ST2G</span>
            —
            <span class="brokenlink" title="file st2g.html unchanged">Pre-index</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">000000000</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stgm.html unchanged">STGM</span></td><td>FEAT_MTE2</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file stz2g.html unchanged">STZ2G</span>
            —
            <span class="brokenlink" title="file stz2g.html unchanged">Post-index</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file stz2g.html unchanged">STZ2G</span>
            —
            <span class="brokenlink" title="file stz2g.html unchanged">Signed offset</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file stz2g.html unchanged">STZ2G</span>
            —
            <span class="brokenlink" title="file stz2g.html unchanged">Pre-index</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">000000000</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ldgm.html unchanged">LDGM</span></td><td>FEAT_MTE2</td></tr><tr><td class="bitfield">!= 01</td><td class="bitfield">!= 000000000</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstexclp"><a id="ldstexclp"/><h3 class="iclass">Load/store exclusive pair</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="lr">sz</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr">1</td><td class="lr" colspan="5">Rs</td><td class="lr">o0</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstexclp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stxp.html unchanged">STXP</span>
            —
            <span class="brokenlink" title="file stxp.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stlxp.html unchanged">STLXP</span>
            —
            <span class="brokenlink" title="file stlxp.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldxp.html unchanged">LDXP</span>
            —
            <span class="brokenlink" title="file ldxp.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldaxp.html unchanged">LDAXP</span>
            —
            <span class="brokenlink" title="file ldaxp.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stxp.html unchanged">STXP</span>
            —
            <span class="brokenlink" title="file stxp.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stlxp.html unchanged">STLXP</span>
            —
            <span class="brokenlink" title="file stlxp.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldxp.html unchanged">LDXP</span>
            —
            <span class="brokenlink" title="file ldxp.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldaxp.html unchanged">LDAXP</span>
            —
            <span class="brokenlink" title="file ldaxp.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstexclr_unpriv"><a id="ldstexclr_unpriv"/><h3 class="iclass">Load/store exclusive register (unprivileged)</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="lr">sz</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="5">Rs</td><td class="lr">o0</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstexclr_unpriv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sttxr.html unchanged">STTXR</span>
            —
            <span class="brokenlink" title="file sttxr.html unchanged">32-bit</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stltxr.html unchanged">STLTXR</span>
            —
            <span class="brokenlink" title="file stltxr.html unchanged">32-bit</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldtxr.html unchanged">LDTXR</span>
            —
            <span class="brokenlink" title="file ldtxr.html unchanged">32-bit</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldatxr.html unchanged">LDATXR</span>
            —
            <span class="brokenlink" title="file ldatxr.html unchanged">32-bit</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sttxr.html unchanged">STTXR</span>
            —
            <span class="brokenlink" title="file sttxr.html unchanged">64-bit</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stltxr.html unchanged">STLTXR</span>
            —
            <span class="brokenlink" title="file stltxr.html unchanged">64-bit</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldtxr.html unchanged">LDTXR</span>
            —
            <span class="brokenlink" title="file ldtxr.html unchanged">64-bit</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldatxr.html unchanged">LDATXR</span>
            —
            <span class="brokenlink" title="file ldatxr.html unchanged">64-bit</span></td><td>FEAT_LSUI</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-comswap_unpriv"><a id="comswap_unpriv"/><h3 class="iclass">Compare and swap (unprivileged)</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="lr">sz</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="5">Rs</td><td class="lr">o0</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-comswap_unpriv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">o0</th><th class="bitfields" colspan="" rowspan="">Rt2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file cast.html unchanged">CAST, CASAT, CASALT, CASLT</span>
            —
            <span class="brokenlink" title="file cast.html unchanged">CAST</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file cast.html unchanged">CAST, CASAT, CASALT, CASLT</span>
            —
            <span class="brokenlink" title="file cast.html unchanged">CASLT</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file cast.html unchanged">CAST, CASAT, CASALT, CASLT</span>
            —
            <span class="brokenlink" title="file cast.html unchanged">CASAT</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file cast.html unchanged">CAST, CASAT, CASALT, CASLT</span>
            —
            <span class="brokenlink" title="file cast.html unchanged">CASALT</span></td><td>FEAT_LSUI</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstexclr"><a id="ldstexclr"/><h3 class="iclass">Load/store exclusive register</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="5">Rs</td><td class="lr">o0</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstexclr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stxrb.html unchanged">STXRB</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stlxrb.html unchanged">STLXRB</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldxrb.html unchanged">LDXRB</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldaxrb.html unchanged">LDAXRB</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stxrh.html unchanged">STXRH</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stlxrh.html unchanged">STLXRH</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldxrh.html unchanged">LDXRH</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldaxrh.html unchanged">LDAXRH</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stxr.html unchanged">STXR</span>
            —
            <span class="brokenlink" title="file stxr.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stlxr.html unchanged">STLXR</span>
            —
            <span class="brokenlink" title="file stlxr.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldxr.html unchanged">LDXR</span>
            —
            <span class="brokenlink" title="file ldxr.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldaxr.html unchanged">LDAXR</span>
            —
            <span class="brokenlink" title="file ldaxr.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stxr.html unchanged">STXR</span>
            —
            <span class="brokenlink" title="file stxr.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stlxr.html unchanged">STLXR</span>
            —
            <span class="brokenlink" title="file stlxr.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldxr.html unchanged">LDXR</span>
            —
            <span class="brokenlink" title="file ldxr.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldaxr.html unchanged">LDAXR</span>
            —
            <span class="brokenlink" title="file ldaxr.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstord"><a id="ldstord"/><h3 class="iclass">Load/store ordered</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="5">Rs</td><td class="lr">o0</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstord"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stllrb.html unchanged">STLLRB</span></td><td>FEAT_LOR</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stlrb.html unchanged">STLRB</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldlarb.html unchanged">LDLARB</span></td><td>FEAT_LOR</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldarb.html unchanged">LDARB</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stllrh.html unchanged">STLLRH</span></td><td>FEAT_LOR</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stlrh.html unchanged">STLRH</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldlarh.html unchanged">LDLARH</span></td><td>FEAT_LOR</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldarh.html unchanged">LDARH</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stllr.html unchanged">STLLR</span>
            —
            <span class="brokenlink" title="file stllr.html unchanged">32-bit</span></td><td>FEAT_LOR</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stlr.html unchanged">STLR</span>
            —
            <span class="brokenlink" title="file stlr.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldlar.html unchanged">LDLAR</span>
            —
            <span class="brokenlink" title="file ldlar.html unchanged">32-bit</span></td><td>FEAT_LOR</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldar.html unchanged">LDAR</span>
            —
            <span class="brokenlink" title="file ldar.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stllr.html unchanged">STLLR</span>
            —
            <span class="brokenlink" title="file stllr.html unchanged">64-bit</span></td><td>FEAT_LOR</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file stlr.html unchanged">STLR</span>
            —
            <span class="brokenlink" title="file stlr.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldlar.html unchanged">LDLAR</span>
            —
            <span class="brokenlink" title="file ldlar.html unchanged">64-bit</span></td><td>FEAT_LOR</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldar.html unchanged">LDAR</span>
            —
            <span class="brokenlink" title="file ldar.html unchanged">64-bit</span></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-comswap"><a id="comswap"/><h3 class="iclass">Compare and swap</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr">1</td><td class="lr" colspan="5">Rs</td><td class="lr">o0</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-comswap"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">o0</th><th class="bitfields" colspan="" rowspan="">Rt2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file casb.html unchanged">CASB, CASAB, CASALB, CASLB</span>
            —
            <span class="brokenlink" title="file casb.html unchanged">CASB</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file casb.html unchanged">CASB, CASAB, CASALB, CASLB</span>
            —
            <span class="brokenlink" title="file casb.html unchanged">CASLB</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file casb.html unchanged">CASB, CASAB, CASALB, CASLB</span>
            —
            <span class="brokenlink" title="file casb.html unchanged">CASAB</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file casb.html unchanged">CASB, CASAB, CASALB, CASLB</span>
            —
            <span class="brokenlink" title="file casb.html unchanged">CASALB</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file cash.html unchanged">CASH, CASAH, CASALH, CASLH</span>
            —
            <span class="brokenlink" title="file cash.html unchanged">CASH</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file cash.html unchanged">CASH, CASAH, CASALH, CASLH</span>
            —
            <span class="brokenlink" title="file cash.html unchanged">CASLH</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file cash.html unchanged">CASH, CASAH, CASALH, CASLH</span>
            —
            <span class="brokenlink" title="file cash.html unchanged">CASAH</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file cash.html unchanged">CASH, CASAH, CASALH, CASLH</span>
            —
            <span class="brokenlink" title="file cash.html unchanged">CASALH</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged">CAS, CASA, CASAL, CASL</span>
            —
            <span class="brokenlink" title="file cas.html unchanged">32-bit CAS</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged">CAS, CASA, CASAL, CASL</span>
            —
            <span class="brokenlink" title="file cas.html unchanged">32-bit CASL</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged">CAS, CASA, CASAL, CASL</span>
            —
            <span class="brokenlink" title="file cas.html unchanged">32-bit CASA</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged">CAS, CASA, CASAL, CASL</span>
            —
            <span class="brokenlink" title="file cas.html unchanged">32-bit CASAL</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged">CAS, CASA, CASAL, CASL</span>
            —
            <span class="brokenlink" title="file cas.html unchanged">64-bit CAS</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged">CAS, CASA, CASAL, CASL</span>
            —
            <span class="brokenlink" title="file cas.html unchanged">64-bit CASL</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged">CAS, CASA, CASAL, CASL</span>
            —
            <span class="brokenlink" title="file cas.html unchanged">64-bit CASA</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged">CAS, CASA, CASAL, CASL</span>
            —
            <span class="brokenlink" title="file cas.html unchanged">64-bit CASAL</span></td><td>FEAT_LSE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldiappstilp"><a id="ldiappstilp"/><h3 class="iclass">LDIAPP/STILP</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="4">opc2</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldiappstilp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file stilp.html unchanged">STILP</span>
            —
            <span class="brokenlink" title="file stilp.html unchanged">32-bit pre-index</span></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file stilp.html unchanged">STILP</span>
            —
            <span class="brokenlink" title="file stilp.html unchanged">32-bit</span></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file ldiapp.html unchanged">LDIAPP</span>
            —
            <span class="brokenlink" title="file ldiapp.html unchanged">32-bit post-index</span></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file ldiapp.html unchanged">LDIAPP</span>
            —
            <span class="brokenlink" title="file ldiapp.html unchanged">32-bit</span></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file stilp.html unchanged">STILP</span>
            —
            <span class="brokenlink" title="file stilp.html unchanged">64-bit pre-index</span></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file stilp.html unchanged">STILP</span>
            —
            <span class="brokenlink" title="file stilp.html unchanged">64-bit</span></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file ldiapp.html unchanged">LDIAPP</span>
            —
            <span class="brokenlink" title="file ldiapp.html unchanged">64-bit post-index</span></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file ldiapp.html unchanged">LDIAPP</span>
            —
            <span class="brokenlink" title="file ldiapp.html unchanged">64-bit</span></td><td>FEAT_LRCPC3</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldapstl_writeback"><a id="ldapstl_writeback"/><h3 class="iclass">LDAPR/STLR (writeback)</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldapstl_writeback"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stlr.html unchanged">STLR</span>
            —
            <span class="brokenlink" title="file stlr.html unchanged">32-bit</span></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldapr.html unchanged">LDAPR</span>
            —
            <span class="brokenlink" title="file ldapr.html unchanged">32-bit</span></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stlr.html unchanged">STLR</span>
            —
            <span class="brokenlink" title="file stlr.html unchanged">64-bit</span></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldapr.html unchanged">LDAPR</span>
            —
            <span class="brokenlink" title="file ldapr.html unchanged">64-bit</span></td><td>FEAT_LRCPC3</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldapstl_unscaled"><a id="ldapstl_unscaled"/><h3 class="iclass">LDAPR/STLR (unscaled immediate)</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldapstl_unscaled"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stlurb.html unchanged">STLURB</span></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldapurb.html unchanged">LDAPURB</span></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldapursb.html unchanged">LDAPURSB</span>
            —
            <span class="brokenlink" title="file ldapursb.html unchanged">64-bit</span></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldapursb.html unchanged">LDAPURSB</span>
            —
            <span class="brokenlink" title="file ldapursb.html unchanged">32-bit</span></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stlurh.html unchanged">STLURH</span></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldapurh.html unchanged">LDAPURH</span></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldapursh.html unchanged">LDAPURSH</span>
            —
            <span class="brokenlink" title="file ldapursh.html unchanged">64-bit</span></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldapursh.html unchanged">LDAPURSH</span>
            —
            <span class="brokenlink" title="file ldapursh.html unchanged">32-bit</span></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="stlur_gen.html">STLUR</a></span>
            —
            <span class="goodlink"><a href="stlur_gen.html#STLUR_32_ldapstl_unscaled">32-bit</a></span></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldapur_gen.html unchanged">LDAPUR</span>
            —
            <span class="brokenlink" title="file ldapur_gen.html unchanged">32-bit</span></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldapursw.html unchanged">LDAPURSW</span></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="stlur_gen.html">STLUR</a></span>
            —
            <span class="goodlink"><a href="stlur_gen.html#STLUR_64_ldapstl_unscaled">64-bit</a></span></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldapur_gen.html unchanged">LDAPUR</span>
            —
            <span class="brokenlink" title="file ldapur_gen.html unchanged">64-bit</span></td><td>FEAT_LRCPC2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldapstl_simd"><a id="ldapstl_simd"/><h3 class="iclass">LDAPR/STLR (SIMD&amp;FP)</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldapstl_simd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stlur_fpsimd.html unchanged">STLUR (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stlur_fpsimd.html unchanged">8-bit</span></td><td>FEAT_FP &amp;&amp; FEAT_LRCPC3</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldapur_fpsimd.html unchanged">LDAPUR (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldapur_fpsimd.html unchanged">8-bit</span></td><td>FEAT_FP &amp;&amp; FEAT_LRCPC3</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file stlur_fpsimd.html unchanged">STLUR (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stlur_fpsimd.html unchanged">128-bit</span></td><td>FEAT_FP &amp;&amp; FEAT_LRCPC3</td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldapur_fpsimd.html unchanged">LDAPUR (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldapur_fpsimd.html unchanged">128-bit</span></td><td>FEAT_FP &amp;&amp; FEAT_LRCPC3</td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stlur_fpsimd.html unchanged">STLUR (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stlur_fpsimd.html unchanged">16-bit</span></td><td>FEAT_FP &amp;&amp; FEAT_LRCPC3</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldapur_fpsimd.html unchanged">LDAPUR (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldapur_fpsimd.html unchanged">16-bit</span></td><td>FEAT_FP &amp;&amp; FEAT_LRCPC3</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stlur_fpsimd.html unchanged">STLUR (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stlur_fpsimd.html unchanged">32-bit</span></td><td>FEAT_FP &amp;&amp; FEAT_LRCPC3</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldapur_fpsimd.html unchanged">LDAPUR (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldapur_fpsimd.html unchanged">32-bit</span></td><td>FEAT_FP &amp;&amp; FEAT_LRCPC3</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stlur_fpsimd.html unchanged">STLUR (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stlur_fpsimd.html unchanged">64-bit</span></td><td>FEAT_FP &amp;&amp; FEAT_LRCPC3</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldapur_fpsimd.html unchanged">LDAPUR (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldapur_fpsimd.html unchanged">64-bit</span></td><td>FEAT_FP &amp;&amp; FEAT_LRCPC3</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-loadlit"><a id="loadlit"/><h3 class="iclass">Load register (literal)</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">VR</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="19">imm19</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-loadlit"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">VR</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldr_lit_gen.html unchanged">LDR (literal)</span>
            —
            <span class="brokenlink" title="file ldr_lit_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldr_lit_fpsimd.html unchanged">LDR (literal, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_lit_fpsimd.html unchanged">32-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldr_lit_gen.html unchanged">LDR (literal)</span>
            —
            <span class="brokenlink" title="file ldr_lit_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldr_lit_fpsimd.html unchanged">LDR (literal, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_lit_fpsimd.html unchanged">64-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldrsw_lit.html unchanged">LDRSW (literal)</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldr_lit_fpsimd.html unchanged">LDR (literal, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_lit_fpsimd.html unchanged">128-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="prfm_lit.html">PRFM (literal)</a></span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-memcms"><a id="memcms"/><h3 class="iclass">Memory Copy and Memory Set</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">o0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="2">op1</td><td class="lr">0</td><td class="lr" colspan="5">Rs</td><td class="lr" colspan="4">op2</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-memcms"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">o0</th><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">11</td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file cpyfp.html unchanged">CPYFP, CPYFM, CPYFE</span>
            —
            <span class="brokenlink" title="file cpyfp.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file cpyfpwt.html unchanged">CPYFPWT, CPYFMWT, CPYFEWT</span>
            —
            <span class="brokenlink" title="file cpyfpwt.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file cpyfprt.html unchanged">CPYFPRT, CPYFMRT, CPYFERT</span>
            —
            <span class="brokenlink" title="file cpyfprt.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file cpyfpt.html unchanged">CPYFPT, CPYFMT, CPYFET</span>
            —
            <span class="brokenlink" title="file cpyfpt.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file cpyfpwn.html unchanged">CPYFPWN, CPYFMWN, CPYFEWN</span>
            —
            <span class="brokenlink" title="file cpyfpwn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file cpyfpwtwn.html unchanged">CPYFPWTWN, CPYFMWTWN, CPYFEWTWN</span>
            —
            <span class="brokenlink" title="file cpyfpwtwn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file cpyfprtwn.html unchanged">CPYFPRTWN, CPYFMRTWN, CPYFERTWN</span>
            —
            <span class="brokenlink" title="file cpyfprtwn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file cpyfptwn.html unchanged">CPYFPTWN, CPYFMTWN, CPYFETWN</span>
            —
            <span class="brokenlink" title="file cpyfptwn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file cpyfprn.html unchanged">CPYFPRN, CPYFMRN, CPYFERN</span>
            —
            <span class="brokenlink" title="file cpyfprn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file cpyfpwtrn.html unchanged">CPYFPWTRN, CPYFMWTRN, CPYFEWTRN</span>
            —
            <span class="brokenlink" title="file cpyfpwtrn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file cpyfprtrn.html unchanged">CPYFPRTRN, CPYFMRTRN, CPYFERTRN</span>
            —
            <span class="brokenlink" title="file cpyfprtrn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file cpyfptrn.html unchanged">CPYFPTRN, CPYFMTRN, CPYFETRN</span>
            —
            <span class="brokenlink" title="file cpyfptrn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file cpyfpn.html unchanged">CPYFPN, CPYFMN, CPYFEN</span>
            —
            <span class="brokenlink" title="file cpyfpn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file cpyfpwtn.html unchanged">CPYFPWTN, CPYFMWTN, CPYFEWTN</span>
            —
            <span class="brokenlink" title="file cpyfpwtn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file cpyfprtn.html unchanged">CPYFPRTN, CPYFMRTN, CPYFERTN</span>
            —
            <span class="brokenlink" title="file cpyfprtn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file cpyfptn.html unchanged">CPYFPTN, CPYFMTN, CPYFETN</span>
            —
            <span class="brokenlink" title="file cpyfptn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file cpyfp.html unchanged">CPYFP, CPYFM, CPYFE</span>
            —
            <span class="brokenlink" title="file cpyfp.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file cpyfpwt.html unchanged">CPYFPWT, CPYFMWT, CPYFEWT</span>
            —
            <span class="brokenlink" title="file cpyfpwt.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file cpyfprt.html unchanged">CPYFPRT, CPYFMRT, CPYFERT</span>
            —
            <span class="brokenlink" title="file cpyfprt.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file cpyfpt.html unchanged">CPYFPT, CPYFMT, CPYFET</span>
            —
            <span class="brokenlink" title="file cpyfpt.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file cpyfpwn.html unchanged">CPYFPWN, CPYFMWN, CPYFEWN</span>
            —
            <span class="brokenlink" title="file cpyfpwn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file cpyfpwtwn.html unchanged">CPYFPWTWN, CPYFMWTWN, CPYFEWTWN</span>
            —
            <span class="brokenlink" title="file cpyfpwtwn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file cpyfprtwn.html unchanged">CPYFPRTWN, CPYFMRTWN, CPYFERTWN</span>
            —
            <span class="brokenlink" title="file cpyfprtwn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file cpyfptwn.html unchanged">CPYFPTWN, CPYFMTWN, CPYFETWN</span>
            —
            <span class="brokenlink" title="file cpyfptwn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file cpyfprn.html unchanged">CPYFPRN, CPYFMRN, CPYFERN</span>
            —
            <span class="brokenlink" title="file cpyfprn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file cpyfpwtrn.html unchanged">CPYFPWTRN, CPYFMWTRN, CPYFEWTRN</span>
            —
            <span class="brokenlink" title="file cpyfpwtrn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file cpyfprtrn.html unchanged">CPYFPRTRN, CPYFMRTRN, CPYFERTRN</span>
            —
            <span class="brokenlink" title="file cpyfprtrn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file cpyfptrn.html unchanged">CPYFPTRN, CPYFMTRN, CPYFETRN</span>
            —
            <span class="brokenlink" title="file cpyfptrn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file cpyfpn.html unchanged">CPYFPN, CPYFMN, CPYFEN</span>
            —
            <span class="brokenlink" title="file cpyfpn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file cpyfpwtn.html unchanged">CPYFPWTN, CPYFMWTN, CPYFEWTN</span>
            —
            <span class="brokenlink" title="file cpyfpwtn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file cpyfprtn.html unchanged">CPYFPRTN, CPYFMRTN, CPYFERTN</span>
            —
            <span class="brokenlink" title="file cpyfprtn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file cpyfptn.html unchanged">CPYFPTN, CPYFMTN, CPYFETN</span>
            —
            <span class="brokenlink" title="file cpyfptn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file cpyfp.html unchanged">CPYFP, CPYFM, CPYFE</span>
            —
            <span class="brokenlink" title="file cpyfp.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file cpyfpwt.html unchanged">CPYFPWT, CPYFMWT, CPYFEWT</span>
            —
            <span class="brokenlink" title="file cpyfpwt.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file cpyfprt.html unchanged">CPYFPRT, CPYFMRT, CPYFERT</span>
            —
            <span class="brokenlink" title="file cpyfprt.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file cpyfpt.html unchanged">CPYFPT, CPYFMT, CPYFET</span>
            —
            <span class="brokenlink" title="file cpyfpt.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file cpyfpwn.html unchanged">CPYFPWN, CPYFMWN, CPYFEWN</span>
            —
            <span class="brokenlink" title="file cpyfpwn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file cpyfpwtwn.html unchanged">CPYFPWTWN, CPYFMWTWN, CPYFEWTWN</span>
            —
            <span class="brokenlink" title="file cpyfpwtwn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file cpyfprtwn.html unchanged">CPYFPRTWN, CPYFMRTWN, CPYFERTWN</span>
            —
            <span class="brokenlink" title="file cpyfprtwn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file cpyfptwn.html unchanged">CPYFPTWN, CPYFMTWN, CPYFETWN</span>
            —
            <span class="brokenlink" title="file cpyfptwn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file cpyfprn.html unchanged">CPYFPRN, CPYFMRN, CPYFERN</span>
            —
            <span class="brokenlink" title="file cpyfprn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file cpyfpwtrn.html unchanged">CPYFPWTRN, CPYFMWTRN, CPYFEWTRN</span>
            —
            <span class="brokenlink" title="file cpyfpwtrn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file cpyfprtrn.html unchanged">CPYFPRTRN, CPYFMRTRN, CPYFERTRN</span>
            —
            <span class="brokenlink" title="file cpyfprtrn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file cpyfptrn.html unchanged">CPYFPTRN, CPYFMTRN, CPYFETRN</span>
            —
            <span class="brokenlink" title="file cpyfptrn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file cpyfpn.html unchanged">CPYFPN, CPYFMN, CPYFEN</span>
            —
            <span class="brokenlink" title="file cpyfpn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file cpyfpwtn.html unchanged">CPYFPWTN, CPYFMWTN, CPYFEWTN</span>
            —
            <span class="brokenlink" title="file cpyfpwtn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file cpyfprtn.html unchanged">CPYFPRTN, CPYFMRTN, CPYFERTN</span>
            —
            <span class="brokenlink" title="file cpyfprtn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file cpyfptn.html unchanged">CPYFPTN, CPYFMTN, CPYFETN</span>
            —
            <span class="brokenlink" title="file cpyfptn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file setp.html unchanged">SETP, SETM, SETE</span>
            —
            <span class="brokenlink" title="file setp.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file setpt.html unchanged">SETPT, SETMT, SETET</span>
            —
            <span class="brokenlink" title="file setpt.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file setpn.html unchanged">SETPN, SETMN, SETEN</span>
            —
            <span class="brokenlink" title="file setpn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file setptn.html unchanged">SETPTN, SETMTN, SETETN</span>
            —
            <span class="brokenlink" title="file setptn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file setp.html unchanged">SETP, SETM, SETE</span>
            —
            <span class="brokenlink" title="file setp.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file setpt.html unchanged">SETPT, SETMT, SETET</span>
            —
            <span class="brokenlink" title="file setpt.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file setpn.html unchanged">SETPN, SETMN, SETEN</span>
            —
            <span class="brokenlink" title="file setpn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file setptn.html unchanged">SETPTN, SETMTN, SETETN</span>
            —
            <span class="brokenlink" title="file setptn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file setp.html unchanged">SETP, SETM, SETE</span>
            —
            <span class="brokenlink" title="file setp.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file setpt.html unchanged">SETPT, SETMT, SETET</span>
            —
            <span class="brokenlink" title="file setpt.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file setpn.html unchanged">SETPN, SETMN, SETEN</span>
            —
            <span class="brokenlink" title="file setpn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file setptn.html unchanged">SETPTN, SETMTN, SETETN</span>
            —
            <span class="brokenlink" title="file setptn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file cpyp.html unchanged">CPYP, CPYM, CPYE</span>
            —
            <span class="brokenlink" title="file cpyp.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file cpypwt.html unchanged">CPYPWT, CPYMWT, CPYEWT</span>
            —
            <span class="brokenlink" title="file cpypwt.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file cpyprt.html unchanged">CPYPRT, CPYMRT, CPYERT</span>
            —
            <span class="brokenlink" title="file cpyprt.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file cpypt.html unchanged">CPYPT, CPYMT, CPYET</span>
            —
            <span class="brokenlink" title="file cpypt.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file cpypwn.html unchanged">CPYPWN, CPYMWN, CPYEWN</span>
            —
            <span class="brokenlink" title="file cpypwn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file cpypwtwn.html unchanged">CPYPWTWN, CPYMWTWN, CPYEWTWN</span>
            —
            <span class="brokenlink" title="file cpypwtwn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file cpyprtwn.html unchanged">CPYPRTWN, CPYMRTWN, CPYERTWN</span>
            —
            <span class="brokenlink" title="file cpyprtwn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file cpyptwn.html unchanged">CPYPTWN, CPYMTWN, CPYETWN</span>
            —
            <span class="brokenlink" title="file cpyptwn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file cpyprn.html unchanged">CPYPRN, CPYMRN, CPYERN</span>
            —
            <span class="brokenlink" title="file cpyprn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file cpypwtrn.html unchanged">CPYPWTRN, CPYMWTRN, CPYEWTRN</span>
            —
            <span class="brokenlink" title="file cpypwtrn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file cpyprtrn.html unchanged">CPYPRTRN, CPYMRTRN, CPYERTRN</span>
            —
            <span class="brokenlink" title="file cpyprtrn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file cpyptrn.html unchanged">CPYPTRN, CPYMTRN, CPYETRN</span>
            —
            <span class="brokenlink" title="file cpyptrn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file cpypn.html unchanged">CPYPN, CPYMN, CPYEN</span>
            —
            <span class="brokenlink" title="file cpypn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file cpypwtn.html unchanged">CPYPWTN, CPYMWTN, CPYEWTN</span>
            —
            <span class="brokenlink" title="file cpypwtn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file cpyprtn.html unchanged">CPYPRTN, CPYMRTN, CPYERTN</span>
            —
            <span class="brokenlink" title="file cpyprtn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file cpyptn.html unchanged">CPYPTN, CPYMTN, CPYETN</span>
            —
            <span class="brokenlink" title="file cpyptn.html unchanged">Prologue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file cpyp.html unchanged">CPYP, CPYM, CPYE</span>
            —
            <span class="brokenlink" title="file cpyp.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file cpypwt.html unchanged">CPYPWT, CPYMWT, CPYEWT</span>
            —
            <span class="brokenlink" title="file cpypwt.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file cpyprt.html unchanged">CPYPRT, CPYMRT, CPYERT</span>
            —
            <span class="brokenlink" title="file cpyprt.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file cpypt.html unchanged">CPYPT, CPYMT, CPYET</span>
            —
            <span class="brokenlink" title="file cpypt.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file cpypwn.html unchanged">CPYPWN, CPYMWN, CPYEWN</span>
            —
            <span class="brokenlink" title="file cpypwn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file cpypwtwn.html unchanged">CPYPWTWN, CPYMWTWN, CPYEWTWN</span>
            —
            <span class="brokenlink" title="file cpypwtwn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file cpyprtwn.html unchanged">CPYPRTWN, CPYMRTWN, CPYERTWN</span>
            —
            <span class="brokenlink" title="file cpyprtwn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file cpyptwn.html unchanged">CPYPTWN, CPYMTWN, CPYETWN</span>
            —
            <span class="brokenlink" title="file cpyptwn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file cpyprn.html unchanged">CPYPRN, CPYMRN, CPYERN</span>
            —
            <span class="brokenlink" title="file cpyprn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file cpypwtrn.html unchanged">CPYPWTRN, CPYMWTRN, CPYEWTRN</span>
            —
            <span class="brokenlink" title="file cpypwtrn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file cpyprtrn.html unchanged">CPYPRTRN, CPYMRTRN, CPYERTRN</span>
            —
            <span class="brokenlink" title="file cpyprtrn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file cpyptrn.html unchanged">CPYPTRN, CPYMTRN, CPYETRN</span>
            —
            <span class="brokenlink" title="file cpyptrn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file cpypn.html unchanged">CPYPN, CPYMN, CPYEN</span>
            —
            <span class="brokenlink" title="file cpypn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file cpypwtn.html unchanged">CPYPWTN, CPYMWTN, CPYEWTN</span>
            —
            <span class="brokenlink" title="file cpypwtn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file cpyprtn.html unchanged">CPYPRTN, CPYMRTN, CPYERTN</span>
            —
            <span class="brokenlink" title="file cpyprtn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file cpyptn.html unchanged">CPYPTN, CPYMTN, CPYETN</span>
            —
            <span class="brokenlink" title="file cpyptn.html unchanged">Main</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file cpyp.html unchanged">CPYP, CPYM, CPYE</span>
            —
            <span class="brokenlink" title="file cpyp.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file cpypwt.html unchanged">CPYPWT, CPYMWT, CPYEWT</span>
            —
            <span class="brokenlink" title="file cpypwt.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file cpyprt.html unchanged">CPYPRT, CPYMRT, CPYERT</span>
            —
            <span class="brokenlink" title="file cpyprt.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file cpypt.html unchanged">CPYPT, CPYMT, CPYET</span>
            —
            <span class="brokenlink" title="file cpypt.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file cpypwn.html unchanged">CPYPWN, CPYMWN, CPYEWN</span>
            —
            <span class="brokenlink" title="file cpypwn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file cpypwtwn.html unchanged">CPYPWTWN, CPYMWTWN, CPYEWTWN</span>
            —
            <span class="brokenlink" title="file cpypwtwn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file cpyprtwn.html unchanged">CPYPRTWN, CPYMRTWN, CPYERTWN</span>
            —
            <span class="brokenlink" title="file cpyprtwn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file cpyptwn.html unchanged">CPYPTWN, CPYMTWN, CPYETWN</span>
            —
            <span class="brokenlink" title="file cpyptwn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file cpyprn.html unchanged">CPYPRN, CPYMRN, CPYERN</span>
            —
            <span class="brokenlink" title="file cpyprn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file cpypwtrn.html unchanged">CPYPWTRN, CPYMWTRN, CPYEWTRN</span>
            —
            <span class="brokenlink" title="file cpypwtrn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file cpyprtrn.html unchanged">CPYPRTRN, CPYMRTRN, CPYERTRN</span>
            —
            <span class="brokenlink" title="file cpyprtrn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file cpyptrn.html unchanged">CPYPTRN, CPYMTRN, CPYETRN</span>
            —
            <span class="brokenlink" title="file cpyptrn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file cpypn.html unchanged">CPYPN, CPYMN, CPYEN</span>
            —
            <span class="brokenlink" title="file cpypn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file cpypwtn.html unchanged">CPYPWTN, CPYMWTN, CPYEWTN</span>
            —
            <span class="brokenlink" title="file cpypwtn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file cpyprtn.html unchanged">CPYPRTN, CPYMRTN, CPYERTN</span>
            —
            <span class="brokenlink" title="file cpyprtn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file cpyptn.html unchanged">CPYPTN, CPYMTN, CPYETN</span>
            —
            <span class="brokenlink" title="file cpyptn.html unchanged">Epilogue</span></td><td>FEAT_MOPS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0000</td><td class="iformname"><span class="goodlink"><a href="setgp.html">SETGP, SETGM, SETGE</a></span>
            —
            <span class="goodlink"><a href="setgp.html#SETGP_SET_memcms">Prologue</a></span></td><td>FEAT_MOPS<ins> &amp;&amp; FEAT_MTE</ins></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="iformname"><span class="goodlink"><a href="setgpt.html">SETGPT, SETGMT, SETGET</a></span>
            —
            <span class="goodlink"><a href="setgpt.html#SETGPT_SET_memcms">Prologue</a></span></td><td>FEAT_MOPS<ins> &amp;&amp; FEAT_MTE</ins></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0010</td><td class="iformname"><span class="goodlink"><a href="setgpn.html">SETGPN, SETGMN, SETGEN</a></span>
            —
            <span class="goodlink"><a href="setgpn.html#SETGPN_SET_memcms">Prologue</a></span></td><td>FEAT_MOPS<ins> &amp;&amp; FEAT_MTE</ins></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0011</td><td class="iformname"><span class="goodlink"><a href="setgptn.html">SETGPTN, SETGMTN, SETGETN</a></span>
            —
            <span class="goodlink"><a href="setgptn.html#SETGPTN_SET_memcms">Prologue</a></span></td><td>FEAT_MOPS<ins> &amp;&amp; FEAT_MTE</ins></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0100</td><td class="iformname"><span class="goodlink"><a href="setgp.html">SETGP, SETGM, SETGE</a></span>
            —
            <span class="goodlink"><a href="setgp.html#SETGM_SET_memcms">Main</a></span></td><td>FEAT_MOPS<ins> &amp;&amp; FEAT_MTE</ins></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0101</td><td class="iformname"><span class="goodlink"><a href="setgpt.html">SETGPT, SETGMT, SETGET</a></span>
            —
            <span class="goodlink"><a href="setgpt.html#SETGMT_SET_memcms">Main</a></span></td><td>FEAT_MOPS<ins> &amp;&amp; FEAT_MTE</ins></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0110</td><td class="iformname"><span class="goodlink"><a href="setgpn.html">SETGPN, SETGMN, SETGEN</a></span>
            —
            <span class="goodlink"><a href="setgpn.html#SETGMN_SET_memcms">Main</a></span></td><td>FEAT_MOPS<ins> &amp;&amp; FEAT_MTE</ins></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0111</td><td class="iformname"><span class="goodlink"><a href="setgptn.html">SETGPTN, SETGMTN, SETGETN</a></span>
            —
            <span class="goodlink"><a href="setgptn.html#SETGMTN_SET_memcms">Main</a></span></td><td>FEAT_MOPS<ins> &amp;&amp; FEAT_MTE</ins></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1000</td><td class="iformname"><span class="goodlink"><a href="setgp.html">SETGP, SETGM, SETGE</a></span>
            —
            <span class="goodlink"><a href="setgp.html#SETGE_SET_memcms">Epilogue</a></span></td><td>FEAT_MOPS<ins> &amp;&amp; FEAT_MTE</ins></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1001</td><td class="iformname"><span class="goodlink"><a href="setgpt.html">SETGPT, SETGMT, SETGET</a></span>
            —
            <span class="goodlink"><a href="setgpt.html#SETGET_SET_memcms">Epilogue</a></span></td><td>FEAT_MOPS<ins> &amp;&amp; FEAT_MTE</ins></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1010</td><td class="iformname"><span class="goodlink"><a href="setgpn.html">SETGPN, SETGMN, SETGEN</a></span>
            —
            <span class="goodlink"><a href="setgpn.html#SETGEN_SET_memcms">Epilogue</a></span></td><td>FEAT_MOPS<ins> &amp;&amp; FEAT_MTE</ins></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1011</td><td class="iformname"><span class="goodlink"><a href="setgptn.html">SETGPTN, SETGMTN, SETGETN</a></span>
            —
            <span class="goodlink"><a href="setgptn.html#SETGETN_SET_memcms">Epilogue</a></span></td><td>FEAT_MOPS<ins> &amp;&amp; FEAT_MTE</ins></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstnapair_offs"><a id="ldstnapair_offs"/><h3 class="iclass">Load/store no-allocate pair (offset)</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">VR</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="7">imm7</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstnapair_offs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">VR</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stnp_gen.html unchanged">STNP</span>
            —
            <span class="brokenlink" title="file stnp_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnp_gen.html unchanged">LDNP</span>
            —
            <span class="brokenlink" title="file ldnp_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stnp_fpsimd.html unchanged">STNP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stnp_fpsimd.html unchanged">32-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnp_fpsimd.html unchanged">LDNP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldnp_fpsimd.html unchanged">32-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stnp_fpsimd.html unchanged">STNP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stnp_fpsimd.html unchanged">64-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnp_fpsimd.html unchanged">LDNP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldnp_fpsimd.html unchanged">64-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stnp_gen.html unchanged">STNP</span>
            —
            <span class="brokenlink" title="file stnp_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnp_gen.html unchanged">LDNP</span>
            —
            <span class="brokenlink" title="file ldnp_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stnp_fpsimd.html unchanged">STNP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stnp_fpsimd.html unchanged">128-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldnp_fpsimd.html unchanged">LDNP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldnp_fpsimd.html unchanged">128-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sttnp_gen.html unchanged">STTNP</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldtnp_gen.html unchanged">LDTNP</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sttnp_fpsimd.html unchanged">STTNP (SIMD&amp;FP)</span></td><td>FEAT_FP &amp;&amp; FEAT_LSUI</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldtnp_fpsimd.html unchanged">LDTNP (SIMD&amp;FP)</span></td><td>FEAT_FP &amp;&amp; FEAT_LSUI</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstpair_post"><a id="ldstpair_post"/><h3 class="iclass">Load/store register pair (post-indexed)</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">VR</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="7">imm7</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstpair_post"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">VR</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_gen.html unchanged">STP</span>
            —
            <span class="brokenlink" title="file stp_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_gen.html unchanged">LDP</span>
            —
            <span class="brokenlink" title="file ldp_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_fpsimd.html unchanged">STP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stp_fpsimd.html unchanged">32-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_fpsimd.html unchanged">LDP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldp_fpsimd.html unchanged">32-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stgp.html unchanged">STGP</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldpsw.html unchanged">LDPSW</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_fpsimd.html unchanged">STP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stp_fpsimd.html unchanged">64-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_fpsimd.html unchanged">LDP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldp_fpsimd.html unchanged">64-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_gen.html unchanged">STP</span>
            —
            <span class="brokenlink" title="file stp_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_gen.html unchanged">LDP</span>
            —
            <span class="brokenlink" title="file ldp_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_fpsimd.html unchanged">STP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stp_fpsimd.html unchanged">128-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_fpsimd.html unchanged">LDP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldp_fpsimd.html unchanged">128-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sttp_gen.html unchanged">STTP</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldtp_gen.html unchanged">LDTP</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sttp_fpsimd.html unchanged">STTP (SIMD&amp;FP)</span></td><td>FEAT_FP &amp;&amp; FEAT_LSUI</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldtp_fpsimd.html unchanged">LDTP (SIMD&amp;FP)</span></td><td>FEAT_FP &amp;&amp; FEAT_LSUI</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstpair_off"><a id="ldstpair_off"/><h3 class="iclass">Load/store register pair (offset)</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">VR</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="7">imm7</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstpair_off"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">VR</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_gen.html unchanged">STP</span>
            —
            <span class="brokenlink" title="file stp_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_gen.html unchanged">LDP</span>
            —
            <span class="brokenlink" title="file ldp_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_fpsimd.html unchanged">STP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stp_fpsimd.html unchanged">32-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_fpsimd.html unchanged">LDP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldp_fpsimd.html unchanged">32-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stgp.html unchanged">STGP</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldpsw.html unchanged">LDPSW</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_fpsimd.html unchanged">STP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stp_fpsimd.html unchanged">64-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_fpsimd.html unchanged">LDP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldp_fpsimd.html unchanged">64-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_gen.html unchanged">STP</span>
            —
            <span class="brokenlink" title="file stp_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_gen.html unchanged">LDP</span>
            —
            <span class="brokenlink" title="file ldp_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_fpsimd.html unchanged">STP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stp_fpsimd.html unchanged">128-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_fpsimd.html unchanged">LDP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldp_fpsimd.html unchanged">128-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sttp_gen.html unchanged">STTP</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldtp_gen.html unchanged">LDTP</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sttp_fpsimd.html unchanged">STTP (SIMD&amp;FP)</span></td><td>FEAT_FP &amp;&amp; FEAT_LSUI</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldtp_fpsimd.html unchanged">LDTP (SIMD&amp;FP)</span></td><td>FEAT_FP &amp;&amp; FEAT_LSUI</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstpair_pre"><a id="ldstpair_pre"/><h3 class="iclass">Load/store register pair (pre-indexed)</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">VR</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="7">imm7</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstpair_pre"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">VR</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_gen.html unchanged">STP</span>
            —
            <span class="brokenlink" title="file stp_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_gen.html unchanged">LDP</span>
            —
            <span class="brokenlink" title="file ldp_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_fpsimd.html unchanged">STP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stp_fpsimd.html unchanged">32-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_fpsimd.html unchanged">LDP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldp_fpsimd.html unchanged">32-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stgp.html unchanged">STGP</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldpsw.html unchanged">LDPSW</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_fpsimd.html unchanged">STP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stp_fpsimd.html unchanged">64-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_fpsimd.html unchanged">LDP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldp_fpsimd.html unchanged">64-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_gen.html unchanged">STP</span>
            —
            <span class="brokenlink" title="file stp_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_gen.html unchanged">LDP</span>
            —
            <span class="brokenlink" title="file ldp_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_fpsimd.html unchanged">STP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stp_fpsimd.html unchanged">128-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_fpsimd.html unchanged">LDP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldp_fpsimd.html unchanged">128-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sttp_gen.html unchanged">STTP</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldtp_gen.html unchanged">LDTP</span></td><td>FEAT_LSUI</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sttp_fpsimd.html unchanged">STTP (SIMD&amp;FP)</span></td><td>FEAT_FP &amp;&amp; FEAT_LSUI</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldtp_fpsimd.html unchanged">LDTP (SIMD&amp;FP)</span></td><td>FEAT_FP &amp;&amp; FEAT_LSUI</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_unscaled"><a id="ldst_unscaled"/><h3 class="iclass">Load/store register (unscaled immediate)</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">VR</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_unscaled"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">VR</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sturb.html unchanged">STURB</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldurb.html unchanged">LDURB</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldursb.html unchanged">LDURSB</span>
            —
            <span class="brokenlink" title="file ldursb.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldursb.html unchanged">LDURSB</span>
            —
            <span class="brokenlink" title="file ldursb.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stur_fpsimd.html unchanged">STUR (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stur_fpsimd.html unchanged">8-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldur_fpsimd.html unchanged">LDUR (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldur_fpsimd.html unchanged">8-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file stur_fpsimd.html unchanged">STUR (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stur_fpsimd.html unchanged">128-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldur_fpsimd.html unchanged">LDUR (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldur_fpsimd.html unchanged">128-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sturh.html unchanged">STURH</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldurh.html unchanged">LDURH</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldursh.html unchanged">LDURSH</span>
            —
            <span class="brokenlink" title="file ldursh.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldursh.html unchanged">LDURSH</span>
            —
            <span class="brokenlink" title="file ldursh.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stur_fpsimd.html unchanged">STUR (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stur_fpsimd.html unchanged">16-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldur_fpsimd.html unchanged">LDUR (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldur_fpsimd.html unchanged">16-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stur_gen.html unchanged">STUR</span>
            —
            <span class="brokenlink" title="file stur_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldur_gen.html unchanged">LDUR</span>
            —
            <span class="brokenlink" title="file ldur_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldursw.html unchanged">LDURSW</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stur_fpsimd.html unchanged">STUR (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stur_fpsimd.html unchanged">32-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldur_fpsimd.html unchanged">LDUR (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldur_fpsimd.html unchanged">32-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stur_gen.html unchanged">STUR</span>
            —
            <span class="brokenlink" title="file stur_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldur_gen.html unchanged">LDUR</span>
            —
            <span class="brokenlink" title="file ldur_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="prfum.html">PRFUM</a></span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stur_fpsimd.html unchanged">STUR (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stur_fpsimd.html unchanged">64-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldur_fpsimd.html unchanged">LDUR (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldur_fpsimd.html unchanged">64-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_immpost"><a id="ldst_immpost"/><h3 class="iclass">Load/store register (immediate post-indexed)</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">VR</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_immpost"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">VR</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file strb_imm.html unchanged">STRB (immediate)</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldrb_imm.html unchanged">LDRB (immediate)</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrsb_imm.html unchanged">LDRSB (immediate)</span>
            —
            <span class="brokenlink" title="file ldrsb_imm.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldrsb_imm.html unchanged">LDRSB (immediate)</span>
            —
            <span class="brokenlink" title="file ldrsb_imm.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged">STR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file str_imm_fpsimd.html unchanged">8-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">LDR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">8-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged">STR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file str_imm_fpsimd.html unchanged">128-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">LDR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">128-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file strh_imm.html unchanged">STRH (immediate)</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldrh_imm.html unchanged">LDRH (immediate)</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrsh_imm.html unchanged">LDRSH (immediate)</span>
            —
            <span class="brokenlink" title="file ldrsh_imm.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldrsh_imm.html unchanged">LDRSH (immediate)</span>
            —
            <span class="brokenlink" title="file ldrsh_imm.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged">STR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file str_imm_fpsimd.html unchanged">16-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">LDR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">16-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file str_imm_gen.html unchanged">STR (immediate)</span>
            —
            <span class="brokenlink" title="file str_imm_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_gen.html unchanged">LDR (immediate)</span>
            —
            <span class="brokenlink" title="file ldr_imm_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrsw_imm.html unchanged">LDRSW (immediate)</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged">STR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file str_imm_fpsimd.html unchanged">32-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">LDR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">32-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file str_imm_gen.html unchanged">STR (immediate)</span>
            —
            <span class="brokenlink" title="file str_imm_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_gen.html unchanged">LDR (immediate)</span>
            —
            <span class="brokenlink" title="file ldr_imm_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged">STR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file str_imm_fpsimd.html unchanged">64-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">LDR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">64-bit</span></td><td>FEAT_FP</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_unpriv"><a id="ldst_unpriv"/><h3 class="iclass">Load/store register (unprivileged)</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">VR</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_unpriv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">VR</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sttrb.html unchanged">STTRB</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldtrb.html unchanged">LDTRB</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldtrsb.html unchanged">LDTRSB</span>
            —
            <span class="brokenlink" title="file ldtrsb.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldtrsb.html unchanged">LDTRSB</span>
            —
            <span class="brokenlink" title="file ldtrsb.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sttrh.html unchanged">STTRH</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldtrh.html unchanged">LDTRH</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldtrsh.html unchanged">LDTRSH</span>
            —
            <span class="brokenlink" title="file ldtrsh.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldtrsh.html unchanged">LDTRSH</span>
            —
            <span class="brokenlink" title="file ldtrsh.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sttr.html unchanged">STTR</span>
            —
            <span class="brokenlink" title="file sttr.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldtr.html unchanged">LDTR</span>
            —
            <span class="brokenlink" title="file ldtr.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldtrsw.html unchanged">LDTRSW</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sttr.html unchanged">STTR</span>
            —
            <span class="brokenlink" title="file sttr.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldtr.html unchanged">LDTR</span>
            —
            <span class="brokenlink" title="file ldtr.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_immpre"><a id="ldst_immpre"/><h3 class="iclass">Load/store register (immediate pre-indexed)</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">VR</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_immpre"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">VR</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file strb_imm.html unchanged">STRB (immediate)</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldrb_imm.html unchanged">LDRB (immediate)</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrsb_imm.html unchanged">LDRSB (immediate)</span>
            —
            <span class="brokenlink" title="file ldrsb_imm.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldrsb_imm.html unchanged">LDRSB (immediate)</span>
            —
            <span class="brokenlink" title="file ldrsb_imm.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged">STR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file str_imm_fpsimd.html unchanged">8-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">LDR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">8-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged">STR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file str_imm_fpsimd.html unchanged">128-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">LDR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">128-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file strh_imm.html unchanged">STRH (immediate)</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldrh_imm.html unchanged">LDRH (immediate)</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrsh_imm.html unchanged">LDRSH (immediate)</span>
            —
            <span class="brokenlink" title="file ldrsh_imm.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldrsh_imm.html unchanged">LDRSH (immediate)</span>
            —
            <span class="brokenlink" title="file ldrsh_imm.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged">STR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file str_imm_fpsimd.html unchanged">16-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">LDR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">16-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file str_imm_gen.html unchanged">STR (immediate)</span>
            —
            <span class="brokenlink" title="file str_imm_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_gen.html unchanged">LDR (immediate)</span>
            —
            <span class="brokenlink" title="file ldr_imm_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrsw_imm.html unchanged">LDRSW (immediate)</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged">STR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file str_imm_fpsimd.html unchanged">32-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">LDR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">32-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file str_imm_gen.html unchanged">STR (immediate)</span>
            —
            <span class="brokenlink" title="file str_imm_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_gen.html unchanged">LDR (immediate)</span>
            —
            <span class="brokenlink" title="file ldr_imm_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged">STR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file str_imm_fpsimd.html unchanged">64-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">LDR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">64-bit</span></td><td>FEAT_FP</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-memop"><a id="memop"/><h3 class="iclass">Atomic memory operations</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">VR</td><td class="l">0</td><td class="r">0</td><td class="lr">A</td><td class="lr">R</td><td class="lr">1</td><td class="lr" colspan="5">Rs</td><td class="lr">o3</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-memop"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="8" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">VR</th><th class="bitfields" colspan="" rowspan="">A</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">Rs</th><th class="bitfields" colspan="" rowspan="">o3</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">11x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">01x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">01x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">11x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldaddb.html unchanged">LDADDB, LDADDAB, LDADDALB, LDADDLB</span>
            —
            <span class="brokenlink" title="file ldaddb.html unchanged">No memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldclrb.html unchanged">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</span>
            —
            <span class="brokenlink" title="file ldclrb.html unchanged">No memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldeorb.html unchanged">LDEORB, LDEORAB, LDEORALB, LDEORLB</span>
            —
            <span class="brokenlink" title="file ldeorb.html unchanged">No memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsetb.html unchanged">LDSETB, LDSETAB, LDSETALB, LDSETLB</span>
            —
            <span class="brokenlink" title="file ldsetb.html unchanged">No memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmaxb.html unchanged">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</span>
            —
            <span class="brokenlink" title="file ldsmaxb.html unchanged">No memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsminb.html unchanged">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</span>
            —
            <span class="brokenlink" title="file ldsminb.html unchanged">No memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumaxb.html unchanged">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</span>
            —
            <span class="brokenlink" title="file ldumaxb.html unchanged">No memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file lduminb.html unchanged">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</span>
            —
            <span class="brokenlink" title="file lduminb.html unchanged">No memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file swpb.html unchanged">SWPB, SWPAB, SWPALB, SWPLB</span>
            —
            <span class="brokenlink" title="file swpb.html unchanged">SWPB</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwclr.html unchanged">RCWCLR, RCWCLRA, RCWCLRAL, RCWCLRL</span>
            —
            <span class="brokenlink" title="file rcwclr.html unchanged">RCWCLR</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwswp.html unchanged">RCWSWP, RCWSWPA, RCWSWPAL, RCWSWPL</span>
            —
            <span class="brokenlink" title="file rcwswp.html unchanged">RCWSWP</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwset.html unchanged">RCWSET, RCWSETA, RCWSETAL, RCWSETL</span>
            —
            <span class="brokenlink" title="file rcwset.html unchanged">RCWSET</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldaddb.html unchanged">LDADDB, LDADDAB, LDADDALB, LDADDLB</span>
            —
            <span class="brokenlink" title="file ldaddb.html unchanged">Release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldclrb.html unchanged">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</span>
            —
            <span class="brokenlink" title="file ldclrb.html unchanged">Release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldeorb.html unchanged">LDEORB, LDEORAB, LDEORALB, LDEORLB</span>
            —
            <span class="brokenlink" title="file ldeorb.html unchanged">Release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsetb.html unchanged">LDSETB, LDSETAB, LDSETALB, LDSETLB</span>
            —
            <span class="brokenlink" title="file ldsetb.html unchanged">Release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmaxb.html unchanged">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</span>
            —
            <span class="brokenlink" title="file ldsmaxb.html unchanged">Release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsminb.html unchanged">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</span>
            —
            <span class="brokenlink" title="file ldsminb.html unchanged">Release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumaxb.html unchanged">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</span>
            —
            <span class="brokenlink" title="file ldumaxb.html unchanged">Release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file lduminb.html unchanged">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</span>
            —
            <span class="brokenlink" title="file lduminb.html unchanged">Release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file swpb.html unchanged">SWPB, SWPAB, SWPALB, SWPLB</span>
            —
            <span class="brokenlink" title="file swpb.html unchanged">SWPLB</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwclr.html unchanged">RCWCLR, RCWCLRA, RCWCLRAL, RCWCLRL</span>
            —
            <span class="brokenlink" title="file rcwclr.html unchanged">RCWCLRL</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwswp.html unchanged">RCWSWP, RCWSWPA, RCWSWPAL, RCWSWPL</span>
            —
            <span class="brokenlink" title="file rcwswp.html unchanged">RCWSWPL</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwset.html unchanged">RCWSET, RCWSETA, RCWSETAL, RCWSETL</span>
            —
            <span class="brokenlink" title="file rcwset.html unchanged">RCWSETL</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldaddb.html unchanged">LDADDB, LDADDAB, LDADDALB, LDADDLB</span>
            —
            <span class="brokenlink" title="file ldaddb.html unchanged">Acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldclrb.html unchanged">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</span>
            —
            <span class="brokenlink" title="file ldclrb.html unchanged">Acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldeorb.html unchanged">LDEORB, LDEORAB, LDEORALB, LDEORLB</span>
            —
            <span class="brokenlink" title="file ldeorb.html unchanged">Acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsetb.html unchanged">LDSETB, LDSETAB, LDSETALB, LDSETLB</span>
            —
            <span class="brokenlink" title="file ldsetb.html unchanged">Acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmaxb.html unchanged">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</span>
            —
            <span class="brokenlink" title="file ldsmaxb.html unchanged">Acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsminb.html unchanged">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</span>
            —
            <span class="brokenlink" title="file ldsminb.html unchanged">Acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumaxb.html unchanged">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</span>
            —
            <span class="brokenlink" title="file ldumaxb.html unchanged">Acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file lduminb.html unchanged">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</span>
            —
            <span class="brokenlink" title="file lduminb.html unchanged">Acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file swpb.html unchanged">SWPB, SWPAB, SWPALB, SWPLB</span>
            —
            <span class="brokenlink" title="file swpb.html unchanged">SWPAB</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwclr.html unchanged">RCWCLR, RCWCLRA, RCWCLRAL, RCWCLRL</span>
            —
            <span class="brokenlink" title="file rcwclr.html unchanged">RCWCLRA</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwswp.html unchanged">RCWSWP, RCWSWPA, RCWSWPAL, RCWSWPL</span>
            —
            <span class="brokenlink" title="file rcwswp.html unchanged">RCWSWPA</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwset.html unchanged">RCWSET, RCWSETA, RCWSETAL, RCWSETL</span>
            —
            <span class="brokenlink" title="file rcwset.html unchanged">RCWSETA</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldaprb.html unchanged">LDAPRB</span></td><td>FEAT_LRCPC</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldaddb.html unchanged">LDADDB, LDADDAB, LDADDALB, LDADDLB</span>
            —
            <span class="brokenlink" title="file ldaddb.html unchanged">Acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldclrb.html unchanged">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</span>
            —
            <span class="brokenlink" title="file ldclrb.html unchanged">Acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldeorb.html unchanged">LDEORB, LDEORAB, LDEORALB, LDEORLB</span>
            —
            <span class="brokenlink" title="file ldeorb.html unchanged">Acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsetb.html unchanged">LDSETB, LDSETAB, LDSETALB, LDSETLB</span>
            —
            <span class="brokenlink" title="file ldsetb.html unchanged">Acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmaxb.html unchanged">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</span>
            —
            <span class="brokenlink" title="file ldsmaxb.html unchanged">Acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsminb.html unchanged">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</span>
            —
            <span class="brokenlink" title="file ldsminb.html unchanged">Acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumaxb.html unchanged">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</span>
            —
            <span class="brokenlink" title="file ldumaxb.html unchanged">Acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file lduminb.html unchanged">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</span>
            —
            <span class="brokenlink" title="file lduminb.html unchanged">Acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file swpb.html unchanged">SWPB, SWPAB, SWPALB, SWPLB</span>
            —
            <span class="brokenlink" title="file swpb.html unchanged">SWPALB</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwclr.html unchanged">RCWCLR, RCWCLRA, RCWCLRAL, RCWCLRL</span>
            —
            <span class="brokenlink" title="file rcwclr.html unchanged">RCWCLRAL</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwswp.html unchanged">RCWSWP, RCWSWPA, RCWSWPAL, RCWSWPL</span>
            —
            <span class="brokenlink" title="file rcwswp.html unchanged">RCWSWPAL</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwset.html unchanged">RCWSET, RCWSETA, RCWSETAL, RCWSETL</span>
            —
            <span class="brokenlink" title="file rcwset.html unchanged">RCWSETAL</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldbfadd.html unchanged">LDBFADD, LDBFADDA, LDBFADDAL, LDBFADDL</span>
            —
            <span class="brokenlink" title="file ldbfadd.html unchanged">No memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldbfmax.html unchanged">LDBFMAX, LDBFMAXA, LDBFMAXAL, LDBFMAXL</span>
            —
            <span class="brokenlink" title="file ldbfmax.html unchanged">No memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldbfmin.html unchanged">LDBFMIN, LDBFMINA, LDBFMINAL, LDBFMINL</span>
            —
            <span class="brokenlink" title="file ldbfmin.html unchanged">No memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldbfmaxnm.html unchanged">LDBFMAXNM, LDBFMAXNMA, LDBFMAXNMAL, LDBFMAXNML</span>
            —
            <span class="brokenlink" title="file ldbfmaxnm.html unchanged">No memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldbfminnm.html unchanged">LDBFMINNM, LDBFMINNMA, LDBFMINNMAL, LDBFMINNML</span>
            —
            <span class="brokenlink" title="file ldbfminnm.html unchanged">No memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stbfadd.html unchanged">STBFADD, STBFADDL</span>
            —
            <span class="brokenlink" title="file stbfadd.html unchanged">No memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stbfmax.html unchanged">STBFMAX, STBFMAXL</span>
            —
            <span class="brokenlink" title="file stbfmax.html unchanged">No memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stbfmin.html unchanged">STBFMIN, STBFMINL</span>
            —
            <span class="brokenlink" title="file stbfmin.html unchanged">No memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">110</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stbfmaxnm.html unchanged">STBFMAXNM, STBFMAXNML</span>
            —
            <span class="brokenlink" title="file stbfmaxnm.html unchanged">No memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">111</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stbfminnm.html unchanged">STBFMINNM, STBFMINNML</span>
            —
            <span class="brokenlink" title="file stbfminnm.html unchanged">No memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldbfadd.html unchanged">LDBFADD, LDBFADDA, LDBFADDAL, LDBFADDL</span>
            —
            <span class="brokenlink" title="file ldbfadd.html unchanged">Release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldbfmax.html unchanged">LDBFMAX, LDBFMAXA, LDBFMAXAL, LDBFMAXL</span>
            —
            <span class="brokenlink" title="file ldbfmax.html unchanged">Release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldbfmin.html unchanged">LDBFMIN, LDBFMINA, LDBFMINAL, LDBFMINL</span>
            —
            <span class="brokenlink" title="file ldbfmin.html unchanged">Release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldbfmaxnm.html unchanged">LDBFMAXNM, LDBFMAXNMA, LDBFMAXNMAL, LDBFMAXNML</span>
            —
            <span class="brokenlink" title="file ldbfmaxnm.html unchanged">Release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldbfminnm.html unchanged">LDBFMINNM, LDBFMINNMA, LDBFMINNMAL, LDBFMINNML</span>
            —
            <span class="brokenlink" title="file ldbfminnm.html unchanged">Release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stbfadd.html unchanged">STBFADD, STBFADDL</span>
            —
            <span class="brokenlink" title="file stbfadd.html unchanged">Release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stbfmax.html unchanged">STBFMAX, STBFMAXL</span>
            —
            <span class="brokenlink" title="file stbfmax.html unchanged">Release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stbfmin.html unchanged">STBFMIN, STBFMINL</span>
            —
            <span class="brokenlink" title="file stbfmin.html unchanged">Release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">110</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stbfmaxnm.html unchanged">STBFMAXNM, STBFMAXNML</span>
            —
            <span class="brokenlink" title="file stbfmaxnm.html unchanged">Release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">111</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stbfminnm.html unchanged">STBFMINNM, STBFMINNML</span>
            —
            <span class="brokenlink" title="file stbfminnm.html unchanged">Release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldbfadd.html unchanged">LDBFADD, LDBFADDA, LDBFADDAL, LDBFADDL</span>
            —
            <span class="brokenlink" title="file ldbfadd.html unchanged">Acquire</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldbfmax.html unchanged">LDBFMAX, LDBFMAXA, LDBFMAXAL, LDBFMAXL</span>
            —
            <span class="brokenlink" title="file ldbfmax.html unchanged">Acquire</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldbfmin.html unchanged">LDBFMIN, LDBFMINA, LDBFMINAL, LDBFMINL</span>
            —
            <span class="brokenlink" title="file ldbfmin.html unchanged">Acquire</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldbfmaxnm.html unchanged">LDBFMAXNM, LDBFMAXNMA, LDBFMAXNMAL, LDBFMAXNML</span>
            —
            <span class="brokenlink" title="file ldbfmaxnm.html unchanged">Acquire</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldbfminnm.html unchanged">LDBFMINNM, LDBFMINNMA, LDBFMINNMAL, LDBFMINNML</span>
            —
            <span class="brokenlink" title="file ldbfminnm.html unchanged">Acquire</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldbfadd.html unchanged">LDBFADD, LDBFADDA, LDBFADDAL, LDBFADDL</span>
            —
            <span class="brokenlink" title="file ldbfadd.html unchanged">Acquire-release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldbfmax.html unchanged">LDBFMAX, LDBFMAXA, LDBFMAXAL, LDBFMAXL</span>
            —
            <span class="brokenlink" title="file ldbfmax.html unchanged">Acquire-release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldbfmin.html unchanged">LDBFMIN, LDBFMINA, LDBFMINAL, LDBFMINL</span>
            —
            <span class="brokenlink" title="file ldbfmin.html unchanged">Acquire-release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldbfmaxnm.html unchanged">LDBFMAXNM, LDBFMAXNMA, LDBFMAXNMAL, LDBFMAXNML</span>
            —
            <span class="brokenlink" title="file ldbfmaxnm.html unchanged">Acquire-release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldbfminnm.html unchanged">LDBFMINNM, LDBFMINNMA, LDBFMINNMAL, LDBFMINNML</span>
            —
            <span class="brokenlink" title="file ldbfminnm.html unchanged">Acquire-release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldaddh.html unchanged">LDADDH, LDADDAH, LDADDALH, LDADDLH</span>
            —
            <span class="brokenlink" title="file ldaddh.html unchanged">No memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldclrh.html unchanged">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</span>
            —
            <span class="brokenlink" title="file ldclrh.html unchanged">No memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldeorh.html unchanged">LDEORH, LDEORAH, LDEORALH, LDEORLH</span>
            —
            <span class="brokenlink" title="file ldeorh.html unchanged">No memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldseth.html unchanged">LDSETH, LDSETAH, LDSETALH, LDSETLH</span>
            —
            <span class="brokenlink" title="file ldseth.html unchanged">No memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmaxh.html unchanged">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</span>
            —
            <span class="brokenlink" title="file ldsmaxh.html unchanged">No memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsminh.html unchanged">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</span>
            —
            <span class="brokenlink" title="file ldsminh.html unchanged">No memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumaxh.html unchanged">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</span>
            —
            <span class="brokenlink" title="file ldumaxh.html unchanged">No memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file lduminh.html unchanged">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</span>
            —
            <span class="brokenlink" title="file lduminh.html unchanged">No memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file swph.html unchanged">SWPH, SWPAH, SWPALH, SWPLH</span>
            —
            <span class="brokenlink" title="file swph.html unchanged">SWPH</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwsclr.html unchanged">RCWSCLR, RCWSCLRA, RCWSCLRAL, RCWSCLRL</span>
            —
            <span class="brokenlink" title="file rcwsclr.html unchanged">RCWSCLR</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwsswp.html unchanged">RCWSSWP, RCWSSWPA, RCWSSWPAL, RCWSSWPL</span>
            —
            <span class="brokenlink" title="file rcwsswp.html unchanged">RCWSSWP</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwsset.html unchanged">RCWSSET, RCWSSETA, RCWSSETAL, RCWSSETL</span>
            —
            <span class="brokenlink" title="file rcwsset.html unchanged">RCWSSET</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldaddh.html unchanged">LDADDH, LDADDAH, LDADDALH, LDADDLH</span>
            —
            <span class="brokenlink" title="file ldaddh.html unchanged">Release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldclrh.html unchanged">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</span>
            —
            <span class="brokenlink" title="file ldclrh.html unchanged">Release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldeorh.html unchanged">LDEORH, LDEORAH, LDEORALH, LDEORLH</span>
            —
            <span class="brokenlink" title="file ldeorh.html unchanged">Release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldseth.html unchanged">LDSETH, LDSETAH, LDSETALH, LDSETLH</span>
            —
            <span class="brokenlink" title="file ldseth.html unchanged">Release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmaxh.html unchanged">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</span>
            —
            <span class="brokenlink" title="file ldsmaxh.html unchanged">Release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsminh.html unchanged">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</span>
            —
            <span class="brokenlink" title="file ldsminh.html unchanged">Release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumaxh.html unchanged">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</span>
            —
            <span class="brokenlink" title="file ldumaxh.html unchanged">Release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file lduminh.html unchanged">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</span>
            —
            <span class="brokenlink" title="file lduminh.html unchanged">Release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file swph.html unchanged">SWPH, SWPAH, SWPALH, SWPLH</span>
            —
            <span class="brokenlink" title="file swph.html unchanged">SWPLH</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwsclr.html unchanged">RCWSCLR, RCWSCLRA, RCWSCLRAL, RCWSCLRL</span>
            —
            <span class="brokenlink" title="file rcwsclr.html unchanged">RCWSCLRL</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwsswp.html unchanged">RCWSSWP, RCWSSWPA, RCWSSWPAL, RCWSSWPL</span>
            —
            <span class="brokenlink" title="file rcwsswp.html unchanged">RCWSSWPL</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwsset.html unchanged">RCWSSET, RCWSSETA, RCWSSETAL, RCWSSETL</span>
            —
            <span class="brokenlink" title="file rcwsset.html unchanged">RCWSSETL</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldaddh.html unchanged">LDADDH, LDADDAH, LDADDALH, LDADDLH</span>
            —
            <span class="brokenlink" title="file ldaddh.html unchanged">Acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldclrh.html unchanged">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</span>
            —
            <span class="brokenlink" title="file ldclrh.html unchanged">Acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldeorh.html unchanged">LDEORH, LDEORAH, LDEORALH, LDEORLH</span>
            —
            <span class="brokenlink" title="file ldeorh.html unchanged">Acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldseth.html unchanged">LDSETH, LDSETAH, LDSETALH, LDSETLH</span>
            —
            <span class="brokenlink" title="file ldseth.html unchanged">Acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmaxh.html unchanged">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</span>
            —
            <span class="brokenlink" title="file ldsmaxh.html unchanged">Acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsminh.html unchanged">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</span>
            —
            <span class="brokenlink" title="file ldsminh.html unchanged">Acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumaxh.html unchanged">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</span>
            —
            <span class="brokenlink" title="file ldumaxh.html unchanged">Acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file lduminh.html unchanged">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</span>
            —
            <span class="brokenlink" title="file lduminh.html unchanged">Acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file swph.html unchanged">SWPH, SWPAH, SWPALH, SWPLH</span>
            —
            <span class="brokenlink" title="file swph.html unchanged">SWPAH</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwsclr.html unchanged">RCWSCLR, RCWSCLRA, RCWSCLRAL, RCWSCLRL</span>
            —
            <span class="brokenlink" title="file rcwsclr.html unchanged">RCWSCLRA</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwsswp.html unchanged">RCWSSWP, RCWSSWPA, RCWSSWPAL, RCWSSWPL</span>
            —
            <span class="brokenlink" title="file rcwsswp.html unchanged">RCWSSWPA</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwsset.html unchanged">RCWSSET, RCWSSETA, RCWSSETAL, RCWSSETL</span>
            —
            <span class="brokenlink" title="file rcwsset.html unchanged">RCWSSETA</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldaprh.html unchanged">LDAPRH</span></td><td>FEAT_LRCPC</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldaddh.html unchanged">LDADDH, LDADDAH, LDADDALH, LDADDLH</span>
            —
            <span class="brokenlink" title="file ldaddh.html unchanged">Acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldclrh.html unchanged">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</span>
            —
            <span class="brokenlink" title="file ldclrh.html unchanged">Acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldeorh.html unchanged">LDEORH, LDEORAH, LDEORALH, LDEORLH</span>
            —
            <span class="brokenlink" title="file ldeorh.html unchanged">Acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldseth.html unchanged">LDSETH, LDSETAH, LDSETALH, LDSETLH</span>
            —
            <span class="brokenlink" title="file ldseth.html unchanged">Acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmaxh.html unchanged">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</span>
            —
            <span class="brokenlink" title="file ldsmaxh.html unchanged">Acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsminh.html unchanged">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</span>
            —
            <span class="brokenlink" title="file ldsminh.html unchanged">Acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumaxh.html unchanged">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</span>
            —
            <span class="brokenlink" title="file ldumaxh.html unchanged">Acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file lduminh.html unchanged">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</span>
            —
            <span class="brokenlink" title="file lduminh.html unchanged">Acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file swph.html unchanged">SWPH, SWPAH, SWPALH, SWPLH</span>
            —
            <span class="brokenlink" title="file swph.html unchanged">SWPALH</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwsclr.html unchanged">RCWSCLR, RCWSCLRA, RCWSCLRAL, RCWSCLRL</span>
            —
            <span class="brokenlink" title="file rcwsclr.html unchanged">RCWSCLRAL</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwsswp.html unchanged">RCWSSWP, RCWSSWPA, RCWSSWPAL, RCWSSWPL</span>
            —
            <span class="brokenlink" title="file rcwsswp.html unchanged">RCWSSWPAL</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rcwsset.html unchanged">RCWSSET, RCWSSETA, RCWSSETAL, RCWSSETL</span>
            —
            <span class="brokenlink" title="file rcwsset.html unchanged">RCWSSETAL</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfadd.html unchanged">LDFADD, LDFADDA, LDFADDAL, LDFADDL</span>
            —
            <span class="brokenlink" title="file ldfadd.html unchanged">Half-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmax.html unchanged">LDFMAX, LDFMAXA, LDFMAXAL, LDFMAXL</span>
            —
            <span class="brokenlink" title="file ldfmax.html unchanged">Half-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmin.html unchanged">LDFMIN, LDFMINA, LDFMINAL, LDFMINL</span>
            —
            <span class="brokenlink" title="file ldfmin.html unchanged">Half-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmaxnm.html unchanged">LDFMAXNM, LDFMAXNMA, LDFMAXNMAL, LDFMAXNML</span>
            —
            <span class="brokenlink" title="file ldfmaxnm.html unchanged">Half-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfminnm.html unchanged">LDFMINNM, LDFMINNMA, LDFMINNMAL, LDFMINNML</span>
            —
            <span class="brokenlink" title="file ldfminnm.html unchanged">Half-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfadd.html unchanged">STFADD, STFADDL</span>
            —
            <span class="brokenlink" title="file stfadd.html unchanged">Half-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfmax.html unchanged">STFMAX, STFMAXL</span>
            —
            <span class="brokenlink" title="file stfmax.html unchanged">Half-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfmin.html unchanged">STFMIN, STFMINL</span>
            —
            <span class="brokenlink" title="file stfmin.html unchanged">Half-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">110</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfmaxnm.html unchanged">STFMAXNM, STFMAXNML</span>
            —
            <span class="brokenlink" title="file stfmaxnm.html unchanged">Half-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">111</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfminnm.html unchanged">STFMINNM, STFMINNML</span>
            —
            <span class="brokenlink" title="file stfminnm.html unchanged">Half-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfadd.html unchanged">LDFADD, LDFADDA, LDFADDAL, LDFADDL</span>
            —
            <span class="brokenlink" title="file ldfadd.html unchanged">Half-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmax.html unchanged">LDFMAX, LDFMAXA, LDFMAXAL, LDFMAXL</span>
            —
            <span class="brokenlink" title="file ldfmax.html unchanged">Half-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmin.html unchanged">LDFMIN, LDFMINA, LDFMINAL, LDFMINL</span>
            —
            <span class="brokenlink" title="file ldfmin.html unchanged">Half-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmaxnm.html unchanged">LDFMAXNM, LDFMAXNMA, LDFMAXNMAL, LDFMAXNML</span>
            —
            <span class="brokenlink" title="file ldfmaxnm.html unchanged">Half-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfminnm.html unchanged">LDFMINNM, LDFMINNMA, LDFMINNMAL, LDFMINNML</span>
            —
            <span class="brokenlink" title="file ldfminnm.html unchanged">Half-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfadd.html unchanged">STFADD, STFADDL</span>
            —
            <span class="brokenlink" title="file stfadd.html unchanged">Half-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfmax.html unchanged">STFMAX, STFMAXL</span>
            —
            <span class="brokenlink" title="file stfmax.html unchanged">Half-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfmin.html unchanged">STFMIN, STFMINL</span>
            —
            <span class="brokenlink" title="file stfmin.html unchanged">Half-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">110</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfmaxnm.html unchanged">STFMAXNM, STFMAXNML</span>
            —
            <span class="brokenlink" title="file stfmaxnm.html unchanged">Half-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">111</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfminnm.html unchanged">STFMINNM, STFMINNML</span>
            —
            <span class="brokenlink" title="file stfminnm.html unchanged">Half-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfadd.html unchanged">LDFADD, LDFADDA, LDFADDAL, LDFADDL</span>
            —
            <span class="brokenlink" title="file ldfadd.html unchanged">Half-precision acquire</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmax.html unchanged">LDFMAX, LDFMAXA, LDFMAXAL, LDFMAXL</span>
            —
            <span class="brokenlink" title="file ldfmax.html unchanged">Half-precision acquire</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmin.html unchanged">LDFMIN, LDFMINA, LDFMINAL, LDFMINL</span>
            —
            <span class="brokenlink" title="file ldfmin.html unchanged">Half-precision acquire</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmaxnm.html unchanged">LDFMAXNM, LDFMAXNMA, LDFMAXNMAL, LDFMAXNML</span>
            —
            <span class="brokenlink" title="file ldfmaxnm.html unchanged">Half-precision acquire</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfminnm.html unchanged">LDFMINNM, LDFMINNMA, LDFMINNMAL, LDFMINNML</span>
            —
            <span class="brokenlink" title="file ldfminnm.html unchanged">Half-precision acquire</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfadd.html unchanged">LDFADD, LDFADDA, LDFADDAL, LDFADDL</span>
            —
            <span class="brokenlink" title="file ldfadd.html unchanged">Half-precision acquire-release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmax.html unchanged">LDFMAX, LDFMAXA, LDFMAXAL, LDFMAXL</span>
            —
            <span class="brokenlink" title="file ldfmax.html unchanged">Half-precision acquire-release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmin.html unchanged">LDFMIN, LDFMINA, LDFMINAL, LDFMINL</span>
            —
            <span class="brokenlink" title="file ldfmin.html unchanged">Half-precision acquire-release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmaxnm.html unchanged">LDFMAXNM, LDFMAXNMA, LDFMAXNMAL, LDFMAXNML</span>
            —
            <span class="brokenlink" title="file ldfmaxnm.html unchanged">Half-precision acquire-release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfminnm.html unchanged">LDFMINNM, LDFMINNMA, LDFMINNMAL, LDFMINNML</span>
            —
            <span class="brokenlink" title="file ldfminnm.html unchanged">Half-precision acquire-release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">x01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">x1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">x01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged">LDADD, LDADDA, LDADDAL, LDADDL</span>
            —
            <span class="brokenlink" title="file ldadd.html unchanged">32-bit no memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged">LDCLR, LDCLRA, LDCLRAL, LDCLRL</span>
            —
            <span class="brokenlink" title="file ldclr.html unchanged">32-bit no memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged">LDEOR, LDEORA, LDEORAL, LDEORL</span>
            —
            <span class="brokenlink" title="file ldeor.html unchanged">32-bit no memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged">LDSET, LDSETA, LDSETAL, LDSETL</span>
            —
            <span class="brokenlink" title="file ldset.html unchanged">32-bit no memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</span>
            —
            <span class="brokenlink" title="file ldsmax.html unchanged">32-bit no memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</span>
            —
            <span class="brokenlink" title="file ldsmin.html unchanged">32-bit no memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</span>
            —
            <span class="brokenlink" title="file ldumax.html unchanged">32-bit no memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</span>
            —
            <span class="brokenlink" title="file ldumin.html unchanged">32-bit no memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file swp.html unchanged">SWP, SWPA, SWPAL, SWPL</span>
            —
            <span class="brokenlink" title="file swp.html unchanged">32-bit SWP</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged">LDADD, LDADDA, LDADDAL, LDADDL</span>
            —
            <span class="brokenlink" title="file ldadd.html unchanged">32-bit release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged">LDCLR, LDCLRA, LDCLRAL, LDCLRL</span>
            —
            <span class="brokenlink" title="file ldclr.html unchanged">32-bit release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged">LDEOR, LDEORA, LDEORAL, LDEORL</span>
            —
            <span class="brokenlink" title="file ldeor.html unchanged">32-bit release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged">LDSET, LDSETA, LDSETAL, LDSETL</span>
            —
            <span class="brokenlink" title="file ldset.html unchanged">32-bit release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</span>
            —
            <span class="brokenlink" title="file ldsmax.html unchanged">32-bit release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</span>
            —
            <span class="brokenlink" title="file ldsmin.html unchanged">32-bit release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</span>
            —
            <span class="brokenlink" title="file ldumax.html unchanged">32-bit release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</span>
            —
            <span class="brokenlink" title="file ldumin.html unchanged">32-bit release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file swp.html unchanged">SWP, SWPA, SWPAL, SWPL</span>
            —
            <span class="brokenlink" title="file swp.html unchanged">32-bit SWPL</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged">LDADD, LDADDA, LDADDAL, LDADDL</span>
            —
            <span class="brokenlink" title="file ldadd.html unchanged">32-bit acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged">LDCLR, LDCLRA, LDCLRAL, LDCLRL</span>
            —
            <span class="brokenlink" title="file ldclr.html unchanged">32-bit acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged">LDEOR, LDEORA, LDEORAL, LDEORL</span>
            —
            <span class="brokenlink" title="file ldeor.html unchanged">32-bit acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged">LDSET, LDSETA, LDSETAL, LDSETL</span>
            —
            <span class="brokenlink" title="file ldset.html unchanged">32-bit acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</span>
            —
            <span class="brokenlink" title="file ldsmax.html unchanged">32-bit acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</span>
            —
            <span class="brokenlink" title="file ldsmin.html unchanged">32-bit acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</span>
            —
            <span class="brokenlink" title="file ldumax.html unchanged">32-bit acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</span>
            —
            <span class="brokenlink" title="file ldumin.html unchanged">32-bit acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file swp.html unchanged">SWP, SWPA, SWPAL, SWPL</span>
            —
            <span class="brokenlink" title="file swp.html unchanged">32-bit SWPA</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldapr.html unchanged">LDAPR</span>
            —
            <span class="brokenlink" title="file ldapr.html unchanged">32-bit</span></td><td>FEAT_LRCPC</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged">LDADD, LDADDA, LDADDAL, LDADDL</span>
            —
            <span class="brokenlink" title="file ldadd.html unchanged">32-bit acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged">LDCLR, LDCLRA, LDCLRAL, LDCLRL</span>
            —
            <span class="brokenlink" title="file ldclr.html unchanged">32-bit acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged">LDEOR, LDEORA, LDEORAL, LDEORL</span>
            —
            <span class="brokenlink" title="file ldeor.html unchanged">32-bit acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged">LDSET, LDSETA, LDSETAL, LDSETL</span>
            —
            <span class="brokenlink" title="file ldset.html unchanged">32-bit acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</span>
            —
            <span class="brokenlink" title="file ldsmax.html unchanged">32-bit acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</span>
            —
            <span class="brokenlink" title="file ldsmin.html unchanged">32-bit acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</span>
            —
            <span class="brokenlink" title="file ldumax.html unchanged">32-bit acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</span>
            —
            <span class="brokenlink" title="file ldumin.html unchanged">32-bit acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file swp.html unchanged">SWP, SWPA, SWPAL, SWPL</span>
            —
            <span class="brokenlink" title="file swp.html unchanged">32-bit SWPAL</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfadd.html unchanged">LDFADD, LDFADDA, LDFADDAL, LDFADDL</span>
            —
            <span class="brokenlink" title="file ldfadd.html unchanged">Single-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmax.html unchanged">LDFMAX, LDFMAXA, LDFMAXAL, LDFMAXL</span>
            —
            <span class="brokenlink" title="file ldfmax.html unchanged">Single-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmin.html unchanged">LDFMIN, LDFMINA, LDFMINAL, LDFMINL</span>
            —
            <span class="brokenlink" title="file ldfmin.html unchanged">Single-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmaxnm.html unchanged">LDFMAXNM, LDFMAXNMA, LDFMAXNMAL, LDFMAXNML</span>
            —
            <span class="brokenlink" title="file ldfmaxnm.html unchanged">Single-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfminnm.html unchanged">LDFMINNM, LDFMINNMA, LDFMINNMAL, LDFMINNML</span>
            —
            <span class="brokenlink" title="file ldfminnm.html unchanged">Single-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfadd.html unchanged">STFADD, STFADDL</span>
            —
            <span class="brokenlink" title="file stfadd.html unchanged">Single-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfmax.html unchanged">STFMAX, STFMAXL</span>
            —
            <span class="brokenlink" title="file stfmax.html unchanged">Single-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfmin.html unchanged">STFMIN, STFMINL</span>
            —
            <span class="brokenlink" title="file stfmin.html unchanged">Single-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">110</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfmaxnm.html unchanged">STFMAXNM, STFMAXNML</span>
            —
            <span class="brokenlink" title="file stfmaxnm.html unchanged">Single-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">111</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfminnm.html unchanged">STFMINNM, STFMINNML</span>
            —
            <span class="brokenlink" title="file stfminnm.html unchanged">Single-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfadd.html unchanged">LDFADD, LDFADDA, LDFADDAL, LDFADDL</span>
            —
            <span class="brokenlink" title="file ldfadd.html unchanged">Single-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmax.html unchanged">LDFMAX, LDFMAXA, LDFMAXAL, LDFMAXL</span>
            —
            <span class="brokenlink" title="file ldfmax.html unchanged">Single-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmin.html unchanged">LDFMIN, LDFMINA, LDFMINAL, LDFMINL</span>
            —
            <span class="brokenlink" title="file ldfmin.html unchanged">Single-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmaxnm.html unchanged">LDFMAXNM, LDFMAXNMA, LDFMAXNMAL, LDFMAXNML</span>
            —
            <span class="brokenlink" title="file ldfmaxnm.html unchanged">Single-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfminnm.html unchanged">LDFMINNM, LDFMINNMA, LDFMINNMAL, LDFMINNML</span>
            —
            <span class="brokenlink" title="file ldfminnm.html unchanged">Single-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfadd.html unchanged">STFADD, STFADDL</span>
            —
            <span class="brokenlink" title="file stfadd.html unchanged">Single-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfmax.html unchanged">STFMAX, STFMAXL</span>
            —
            <span class="brokenlink" title="file stfmax.html unchanged">Single-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfmin.html unchanged">STFMIN, STFMINL</span>
            —
            <span class="brokenlink" title="file stfmin.html unchanged">Single-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">110</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfmaxnm.html unchanged">STFMAXNM, STFMAXNML</span>
            —
            <span class="brokenlink" title="file stfmaxnm.html unchanged">Single-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">111</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfminnm.html unchanged">STFMINNM, STFMINNML</span>
            —
            <span class="brokenlink" title="file stfminnm.html unchanged">Single-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfadd.html unchanged">LDFADD, LDFADDA, LDFADDAL, LDFADDL</span>
            —
            <span class="brokenlink" title="file ldfadd.html unchanged">Single-precision acquire</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmax.html unchanged">LDFMAX, LDFMAXA, LDFMAXAL, LDFMAXL</span>
            —
            <span class="brokenlink" title="file ldfmax.html unchanged">Single-precision acquire</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmin.html unchanged">LDFMIN, LDFMINA, LDFMINAL, LDFMINL</span>
            —
            <span class="brokenlink" title="file ldfmin.html unchanged">Single-precision acquire</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmaxnm.html unchanged">LDFMAXNM, LDFMAXNMA, LDFMAXNMAL, LDFMAXNML</span>
            —
            <span class="brokenlink" title="file ldfmaxnm.html unchanged">Single-precision acquire</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfminnm.html unchanged">LDFMINNM, LDFMINNMA, LDFMINNMAL, LDFMINNML</span>
            —
            <span class="brokenlink" title="file ldfminnm.html unchanged">Single-precision acquire</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfadd.html unchanged">LDFADD, LDFADDA, LDFADDAL, LDFADDL</span>
            —
            <span class="brokenlink" title="file ldfadd.html unchanged">Single-precision acquire-release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmax.html unchanged">LDFMAX, LDFMAXA, LDFMAXAL, LDFMAXL</span>
            —
            <span class="brokenlink" title="file ldfmax.html unchanged">Single-precision acquire-release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmin.html unchanged">LDFMIN, LDFMINA, LDFMINAL, LDFMINL</span>
            —
            <span class="brokenlink" title="file ldfmin.html unchanged">Single-precision acquire-release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmaxnm.html unchanged">LDFMAXNM, LDFMAXNMA, LDFMAXNMAL, LDFMAXNML</span>
            —
            <span class="brokenlink" title="file ldfmaxnm.html unchanged">Single-precision acquire-release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfminnm.html unchanged">LDFMINNM, LDFMINNMA, LDFMINNMAL, LDFMINNML</span>
            —
            <span class="brokenlink" title="file ldfminnm.html unchanged">Single-precision acquire-release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged">LDADD, LDADDA, LDADDAL, LDADDL</span>
            —
            <span class="brokenlink" title="file ldadd.html unchanged">64-bit no memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged">LDCLR, LDCLRA, LDCLRAL, LDCLRL</span>
            —
            <span class="brokenlink" title="file ldclr.html unchanged">64-bit no memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged">LDEOR, LDEORA, LDEORAL, LDEORL</span>
            —
            <span class="brokenlink" title="file ldeor.html unchanged">64-bit no memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged">LDSET, LDSETA, LDSETAL, LDSETL</span>
            —
            <span class="brokenlink" title="file ldset.html unchanged">64-bit no memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</span>
            —
            <span class="brokenlink" title="file ldsmax.html unchanged">64-bit no memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</span>
            —
            <span class="brokenlink" title="file ldsmin.html unchanged">64-bit no memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</span>
            —
            <span class="brokenlink" title="file ldumax.html unchanged">64-bit no memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</span>
            —
            <span class="brokenlink" title="file ldumin.html unchanged">64-bit no memory ordering</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file swp.html unchanged">SWP, SWPA, SWPAL, SWPL</span>
            —
            <span class="brokenlink" title="file swp.html unchanged">64-bit SWP</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st64bv0.html unchanged">ST64BV0</span></td><td>FEAT_LS64_ACCDATA</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st64bv.html unchanged">ST64BV</span></td><td>FEAT_LS64_V</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st64b.html unchanged">ST64B</span></td><td>FEAT_LS64</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld64b.html unchanged">LD64B</span></td><td>FEAT_LS64</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">1</td><td class="bitfield">x01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged">LDADD, LDADDA, LDADDAL, LDADDL</span>
            —
            <span class="brokenlink" title="file ldadd.html unchanged">64-bit release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged">LDCLR, LDCLRA, LDCLRAL, LDCLRL</span>
            —
            <span class="brokenlink" title="file ldclr.html unchanged">64-bit release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged">LDEOR, LDEORA, LDEORAL, LDEORL</span>
            —
            <span class="brokenlink" title="file ldeor.html unchanged">64-bit release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged">LDSET, LDSETA, LDSETAL, LDSETL</span>
            —
            <span class="brokenlink" title="file ldset.html unchanged">64-bit release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</span>
            —
            <span class="brokenlink" title="file ldsmax.html unchanged">64-bit release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</span>
            —
            <span class="brokenlink" title="file ldsmin.html unchanged">64-bit release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</span>
            —
            <span class="brokenlink" title="file ldumax.html unchanged">64-bit release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</span>
            —
            <span class="brokenlink" title="file ldumin.html unchanged">64-bit release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">x01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file swp.html unchanged">SWP, SWPA, SWPAL, SWPL</span>
            —
            <span class="brokenlink" title="file swp.html unchanged">64-bit SWPL</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged">LDADD, LDADDA, LDADDAL, LDADDL</span>
            —
            <span class="brokenlink" title="file ldadd.html unchanged">64-bit acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged">LDCLR, LDCLRA, LDCLRAL, LDCLRL</span>
            —
            <span class="brokenlink" title="file ldclr.html unchanged">64-bit acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged">LDEOR, LDEORA, LDEORAL, LDEORL</span>
            —
            <span class="brokenlink" title="file ldeor.html unchanged">64-bit acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged">LDSET, LDSETA, LDSETAL, LDSETL</span>
            —
            <span class="brokenlink" title="file ldset.html unchanged">64-bit acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</span>
            —
            <span class="brokenlink" title="file ldsmax.html unchanged">64-bit acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</span>
            —
            <span class="brokenlink" title="file ldsmin.html unchanged">64-bit acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</span>
            —
            <span class="brokenlink" title="file ldumax.html unchanged">64-bit acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</span>
            —
            <span class="brokenlink" title="file ldumin.html unchanged">64-bit acquire</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file swp.html unchanged">SWP, SWPA, SWPAL, SWPL</span>
            —
            <span class="brokenlink" title="file swp.html unchanged">64-bit SWPA</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldapr.html unchanged">LDAPR</span>
            —
            <span class="brokenlink" title="file ldapr.html unchanged">64-bit</span></td><td>FEAT_LRCPC</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged">LDADD, LDADDA, LDADDAL, LDADDL</span>
            —
            <span class="brokenlink" title="file ldadd.html unchanged">64-bit acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged">LDCLR, LDCLRA, LDCLRAL, LDCLRL</span>
            —
            <span class="brokenlink" title="file ldclr.html unchanged">64-bit acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged">LDEOR, LDEORA, LDEORAL, LDEORL</span>
            —
            <span class="brokenlink" title="file ldeor.html unchanged">64-bit acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged">LDSET, LDSETA, LDSETAL, LDSETL</span>
            —
            <span class="brokenlink" title="file ldset.html unchanged">64-bit acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</span>
            —
            <span class="brokenlink" title="file ldsmax.html unchanged">64-bit acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</span>
            —
            <span class="brokenlink" title="file ldsmin.html unchanged">64-bit acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</span>
            —
            <span class="brokenlink" title="file ldumax.html unchanged">64-bit acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</span>
            —
            <span class="brokenlink" title="file ldumin.html unchanged">64-bit acquire-release</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file swp.html unchanged">SWP, SWPA, SWPAL, SWPL</span>
            —
            <span class="brokenlink" title="file swp.html unchanged">64-bit SWPAL</span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfadd.html unchanged">LDFADD, LDFADDA, LDFADDAL, LDFADDL</span>
            —
            <span class="brokenlink" title="file ldfadd.html unchanged">Double-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmax.html unchanged">LDFMAX, LDFMAXA, LDFMAXAL, LDFMAXL</span>
            —
            <span class="brokenlink" title="file ldfmax.html unchanged">Double-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmin.html unchanged">LDFMIN, LDFMINA, LDFMINAL, LDFMINL</span>
            —
            <span class="brokenlink" title="file ldfmin.html unchanged">Double-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmaxnm.html unchanged">LDFMAXNM, LDFMAXNMA, LDFMAXNMAL, LDFMAXNML</span>
            —
            <span class="brokenlink" title="file ldfmaxnm.html unchanged">Double-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfminnm.html unchanged">LDFMINNM, LDFMINNMA, LDFMINNMAL, LDFMINNML</span>
            —
            <span class="brokenlink" title="file ldfminnm.html unchanged">Double-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfadd.html unchanged">STFADD, STFADDL</span>
            —
            <span class="brokenlink" title="file stfadd.html unchanged">Double-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfmax.html unchanged">STFMAX, STFMAXL</span>
            —
            <span class="brokenlink" title="file stfmax.html unchanged">Double-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfmin.html unchanged">STFMIN, STFMINL</span>
            —
            <span class="brokenlink" title="file stfmin.html unchanged">Double-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">110</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfmaxnm.html unchanged">STFMAXNM, STFMAXNML</span>
            —
            <span class="brokenlink" title="file stfmaxnm.html unchanged">Double-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">111</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfminnm.html unchanged">STFMINNM, STFMINNML</span>
            —
            <span class="brokenlink" title="file stfminnm.html unchanged">Double-precision no memory ordering</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfadd.html unchanged">LDFADD, LDFADDA, LDFADDAL, LDFADDL</span>
            —
            <span class="brokenlink" title="file ldfadd.html unchanged">Double-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmax.html unchanged">LDFMAX, LDFMAXA, LDFMAXAL, LDFMAXL</span>
            —
            <span class="brokenlink" title="file ldfmax.html unchanged">Double-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmin.html unchanged">LDFMIN, LDFMINA, LDFMINAL, LDFMINL</span>
            —
            <span class="brokenlink" title="file ldfmin.html unchanged">Double-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmaxnm.html unchanged">LDFMAXNM, LDFMAXNMA, LDFMAXNMAL, LDFMAXNML</span>
            —
            <span class="brokenlink" title="file ldfmaxnm.html unchanged">Double-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfminnm.html unchanged">LDFMINNM, LDFMINNMA, LDFMINNMAL, LDFMINNML</span>
            —
            <span class="brokenlink" title="file ldfminnm.html unchanged">Double-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfadd.html unchanged">STFADD, STFADDL</span>
            —
            <span class="brokenlink" title="file stfadd.html unchanged">Double-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfmax.html unchanged">STFMAX, STFMAXL</span>
            —
            <span class="brokenlink" title="file stfmax.html unchanged">Double-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfmin.html unchanged">STFMIN, STFMINL</span>
            —
            <span class="brokenlink" title="file stfmin.html unchanged">Double-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">110</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfmaxnm.html unchanged">STFMAXNM, STFMAXNML</span>
            —
            <span class="brokenlink" title="file stfmaxnm.html unchanged">Double-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">111</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file stfminnm.html unchanged">STFMINNM, STFMINNML</span>
            —
            <span class="brokenlink" title="file stfminnm.html unchanged">Double-precision release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfadd.html unchanged">LDFADD, LDFADDA, LDFADDAL, LDFADDL</span>
            —
            <span class="brokenlink" title="file ldfadd.html unchanged">Double-precision acquire</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmax.html unchanged">LDFMAX, LDFMAXA, LDFMAXAL, LDFMAXL</span>
            —
            <span class="brokenlink" title="file ldfmax.html unchanged">Double-precision acquire</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmin.html unchanged">LDFMIN, LDFMINA, LDFMINAL, LDFMINL</span>
            —
            <span class="brokenlink" title="file ldfmin.html unchanged">Double-precision acquire</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmaxnm.html unchanged">LDFMAXNM, LDFMAXNMA, LDFMAXNMAL, LDFMAXNML</span>
            —
            <span class="brokenlink" title="file ldfmaxnm.html unchanged">Double-precision acquire</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfminnm.html unchanged">LDFMINNM, LDFMINNMA, LDFMINNMAL, LDFMINNML</span>
            —
            <span class="brokenlink" title="file ldfminnm.html unchanged">Double-precision acquire</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfadd.html unchanged">LDFADD, LDFADDA, LDFADDAL, LDFADDL</span>
            —
            <span class="brokenlink" title="file ldfadd.html unchanged">Double-precision acquire-release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmax.html unchanged">LDFMAX, LDFMAXA, LDFMAXAL, LDFMAXL</span>
            —
            <span class="brokenlink" title="file ldfmax.html unchanged">Double-precision acquire-release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmin.html unchanged">LDFMIN, LDFMINA, LDFMINAL, LDFMINL</span>
            —
            <span class="brokenlink" title="file ldfmin.html unchanged">Double-precision acquire-release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfmaxnm.html unchanged">LDFMAXNM, LDFMAXNMA, LDFMAXNMAL, LDFMAXNML</span>
            —
            <span class="brokenlink" title="file ldfmaxnm.html unchanged">Double-precision acquire-release</span></td><td>FEAT_LSFE</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldfminnm.html unchanged">LDFMINNM, LDFMINNMA, LDFMINNMAL, LDFMINNML</span>
            —
            <span class="brokenlink" title="file ldfminnm.html unchanged">Double-precision acquire-release</span></td><td>FEAT_LSFE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_regoff"><a id="ldst_regoff"/><h3 class="iclass">Load/store register (register offset)</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">VR</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="3">option</td><td class="lr">S</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_regoff"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">VR</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">option</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file strb_reg.html unchanged">STRB (register)</span>
            —
            <span class="brokenlink" title="file strb_reg.html unchanged">Shifted register</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">!= 011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file strb_reg.html unchanged">STRB (register)</span>
            —
            <span class="brokenlink" title="file strb_reg.html unchanged">Extended register</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrb_reg.html unchanged">LDRB (register)</span>
            —
            <span class="brokenlink" title="file ldrb_reg.html unchanged">Shifted register</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">!= 011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrb_reg.html unchanged">LDRB (register)</span>
            —
            <span class="brokenlink" title="file ldrb_reg.html unchanged">Extended register</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrsb_reg.html unchanged">LDRSB (register)</span>
            —
            <span class="brokenlink" title="file ldrsb_reg.html unchanged">64-bit with shifted register offset</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">!= 011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrsb_reg.html unchanged">LDRSB (register)</span>
            —
            <span class="brokenlink" title="file ldrsb_reg.html unchanged">64-bit with extended register offset</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrsb_reg.html unchanged">LDRSB (register)</span>
            —
            <span class="brokenlink" title="file ldrsb_reg.html unchanged">32-bit with shifted register offset</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">!= 011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrsb_reg.html unchanged">LDRSB (register)</span>
            —
            <span class="brokenlink" title="file ldrsb_reg.html unchanged">32-bit with extended register offset</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_fpsimd.html unchanged">STR (register, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file str_reg_fpsimd.html unchanged">8-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">!= 011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_fpsimd.html unchanged">STR (register, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file str_reg_fpsimd.html unchanged">8-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged">LDR (register, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged">8-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">!= 011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged">LDR (register, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged">8-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_fpsimd.html unchanged">STR (register, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file str_reg_fpsimd.html unchanged">128-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged">LDR (register, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged">128-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file strh_reg.html unchanged">STRH (register)</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrh_reg.html unchanged">LDRH (register)</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrsh_reg.html unchanged">LDRSH (register)</span>
            —
            <span class="brokenlink" title="file ldrsh_reg.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrsh_reg.html unchanged">LDRSH (register)</span>
            —
            <span class="brokenlink" title="file ldrsh_reg.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_fpsimd.html unchanged">STR (register, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file str_reg_fpsimd.html unchanged">16-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged">LDR (register, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged">16-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_gen.html unchanged">STR (register)</span>
            —
            <span class="brokenlink" title="file str_reg_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_gen.html unchanged">LDR (register)</span>
            —
            <span class="brokenlink" title="file ldr_reg_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrsw_reg.html unchanged">LDRSW (register)</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_fpsimd.html unchanged">STR (register, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file str_reg_fpsimd.html unchanged">32-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged">LDR (register, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged">32-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_gen.html unchanged">STR (register)</span>
            —
            <span class="brokenlink" title="file str_reg_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_gen.html unchanged">LDR (register)</span>
            —
            <span class="brokenlink" title="file ldr_reg_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">x0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">x1x</td><td class="bitfield">11xxx</td><td class="iformname"><span class="brokenlink" title="file rprfm_reg.html unchanged">RPRFM</span></td><td>FEAT_RPRFM</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">x1x</td><td class="bitfield">!= 11xxx</td><td class="iformname"><span class="goodlink"><a href="prfm_reg.html">PRFM (register)</a></span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_fpsimd.html unchanged">STR (register, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file str_reg_fpsimd.html unchanged">64-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged">LDR (register, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged">64-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_pac"><a id="ldst_pac"/><h3 class="iclass">Load/store register (pac)</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">VR</td><td class="l">0</td><td class="r">0</td><td class="lr">M</td><td class="lr">S</td><td class="lr">1</td><td class="lr" colspan="9">imm9</td><td class="lr">W</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_pac"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">VR</th><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">W</th></tr></thead><tbody><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldra.html unchanged">LDRAA, LDRAB</span>
            —
            <span class="brokenlink" title="file ldra.html unchanged">Key A, offset</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldra.html unchanged">LDRAA, LDRAB</span>
            —
            <span class="brokenlink" title="file ldra.html unchanged">Key A, pre-indexed</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldra.html unchanged">LDRAA, LDRAB</span>
            —
            <span class="brokenlink" title="file ldra.html unchanged">Key B, offset</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldra.html unchanged">LDRAA, LDRAB</span>
            —
            <span class="brokenlink" title="file ldra.html unchanged">Key B, pre-indexed</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">!= 11</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_pos"><a id="ldst_pos"/><h3 class="iclass">Load/store register (unsigned immediate)</h3><p>The encodings in this section are decoded from <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">VR</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="12">imm12</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_pos"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">VR</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file strb_imm.html unchanged">STRB (immediate)</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldrb_imm.html unchanged">LDRB (immediate)</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrsb_imm.html unchanged">LDRSB (immediate)</span>
            —
            <span class="brokenlink" title="file ldrsb_imm.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldrsb_imm.html unchanged">LDRSB (immediate)</span>
            —
            <span class="brokenlink" title="file ldrsb_imm.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged">STR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file str_imm_fpsimd.html unchanged">8-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">LDR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">8-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged">STR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file str_imm_fpsimd.html unchanged">128-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">LDR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">128-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file strh_imm.html unchanged">STRH (immediate)</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldrh_imm.html unchanged">LDRH (immediate)</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrsh_imm.html unchanged">LDRSH (immediate)</span>
            —
            <span class="brokenlink" title="file ldrsh_imm.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldrsh_imm.html unchanged">LDRSH (immediate)</span>
            —
            <span class="brokenlink" title="file ldrsh_imm.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged">STR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file str_imm_fpsimd.html unchanged">16-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">LDR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">16-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file str_imm_gen.html unchanged">STR (immediate)</span>
            —
            <span class="brokenlink" title="file str_imm_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_gen.html unchanged">LDR (immediate)</span>
            —
            <span class="brokenlink" title="file ldr_imm_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrsw_imm.html unchanged">LDRSW (immediate)</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged">STR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file str_imm_fpsimd.html unchanged">32-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">LDR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">32-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file str_imm_gen.html unchanged">STR (immediate)</span>
            —
            <span class="brokenlink" title="file str_imm_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_gen.html unchanged">LDR (immediate)</span>
            —
            <span class="brokenlink" title="file ldr_imm_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="prfm_imm.html">PRFM (immediate)</a></span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged">STR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file str_imm_fpsimd.html unchanged">64-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">LDR (immediate, SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged">64-bit</span></td><td>FEAT_FP</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><span class="goodlink"><a href="index.html">Base Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="sveindex.html">SVE Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="mortlachindex.html">SME Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="encodingindex.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="shared_pseudocode.html">Shared Pseudocode</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><p class="versions">
        Internal version only: aarchmrs <ins>v2025-03_rel</ins><del>v2024-12_diff2</del>, pseudocode <ins>v2025-03_rel
        </ins><del>v2024-12_rel_diff_tag2      
        </del>; Build timestamp: <ins>2025-03-21T17</ins><del>2025-03-18T10</del>:<ins>41</ins><del>50</del></p><p class="copyconf">
      Copyright © <ins>2010-2025</ins><del>2010-2024</del> Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>