Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun 15 11:04:43 2024
| Host         : PowerHouse running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zsys_wrapper_control_sets_placed.rpt
| Design       : zsys_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   676 |
|    Minimum number of control sets                        |   676 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1616 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   676 |
| >= 0 to < 4        |    36 |
| >= 4 to < 6        |   106 |
| >= 6 to < 8        |    33 |
| >= 8 to < 10       |    80 |
| >= 10 to < 12      |    41 |
| >= 12 to < 14      |    36 |
| >= 14 to < 16      |    17 |
| >= 16              |   327 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4825 |          869 |
| No           | No                    | Yes                    |              95 |           25 |
| No           | Yes                   | No                     |            1582 |          487 |
| Yes          | No                    | No                     |            2243 |          481 |
| Yes          | No                    | Yes                    |             130 |           28 |
| Yes          | Yes                   | No                     |           10053 |         2326 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                            Clock Signal                           |                                                                                                                                  Enable Signal                                                                                                                                  |                                                                                                                                       Set/Reset Signal                                                                                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  zsys_i/processing_system7_0/inst/FCLK_CLK3                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/clk_divider_0/U0/p_0_in                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                            | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                                              |                1 |              1 |         1.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/clk_divider_1/U0/p_0_in                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                          | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                            |                1 |              1 |         1.00 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk        |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                         | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                     |                1 |              1 |         1.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_1_in                                                                                                                                                         | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[63]_i_1_n_0                                                                                                                                                          |                1 |              1 |         1.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK3                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/clk_divider_2/U0/p_0_in                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                          | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                     |                1 |              2 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                             |                1 |              2 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                  |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  zsys_i/audio/clk_divider_1/U0/clk_out_BUFG                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                    |                1 |              2 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.xpm_cdc_async_mm2s_rst_inst/reset_pol                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst/reset_pol                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                           |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                |                1 |              3 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                      |                2 |              3 |         1.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                    |                1 |              3 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                             |                1 |              3 |         3.00 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                   | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                  |                2 |              3 |         1.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                 |                1 |              3 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                           |                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo           |                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                          |                1 |              3 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                     |                1 |              3 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                    |                1 |              3 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudioFrameCount_1                                                                                                                                                                           | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudioFrameCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudioFrameCount_1                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                  | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                                                                                                | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                                                             | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/fifo_buf_gen.FIFO_inst/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                   |                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_core_d2_i_1__0_n_0                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                              |                2 |              4 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                       |                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_2[0]                 | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  zsys_i/audio/clk_divider_1/U0/clk_out_BUFG                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                            |                2 |              4 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                 | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                2 |              4 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                              | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/iRst13_in                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.count[3]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                           |                2 |              4 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                    | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/FSM_onehot_stmRead[3]_i_1_n_0                                                                                                                                                                        | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]        | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1_n_0                                                                                               |                2 |              4 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/s_axis_s2mm_aresetn_1[0]                                                                                                                                                                                              |                4 |              4 |         1.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                             | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                          | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/write_state0                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                         | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                     |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                              | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state[3]_i_1_n_0                                                                                                                                                                               | zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                           |                2 |              4 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                   | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                       |                2 |              4 |         2.00 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                             | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                      | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                           | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                           | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                      | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                       |                2 |              4 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/s_axis_s2mm_aresetn_1[0]                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                              | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                           | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                      | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                      | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rClearIrqs                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                   | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                       |                2 |              4 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                         |                2 |              4 |         2.00 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                               | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                           |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/FSM_onehot_stmRead[3]_i_1_n_0                                                                                                                                                                     | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                       |                2 |              4 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/rd_en0                                                                                                                                | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/INTERLEAVED.axis_tid_reg[3][0]                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                   | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_core_d2_i_1_n_0                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/count                                                                                                                                                                                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.count[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/fifo_buf_gen.FIFO_inst/addr_cnt                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                        | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                          |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                        | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                  |                                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                              |                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                               | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                   | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                        |                1 |              5 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                              | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                      |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rIrqEnables[31]_i_1_n_0                                                                                                                                                                           | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_to_pwm_0/U0/bit_addr[4]_i_2_n_0                                                                                                                                                                                                                                | zsys_i/audio/i2s_to_pwm_0/U0/bit_addr[4]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                     | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/E[0]                                                                                                                                                                                                             | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/curr_delay                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/end_dly_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/start_dly_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/sum_dly                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                     |                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                              | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_core_reg_1[0]                                                                                                                                                                                              |                3 |              5 |         1.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                          |                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      |                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/iRst0                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                    | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/resets/rst_proc_sys7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                            | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                       |                1 |              5 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1[0]                                                                                                                   | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                                               |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/E[0]                                                                                                              | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                           |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                              | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[34][5]_i_1_n_0                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                              | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][5]_i_1_n_0                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                              | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[28][5]_i_1_n_0                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                              | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[32][5]_i_1_n_0                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                              | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[30][5]_i_1_n_0                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                              | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[36][5]_i_1_n_0                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                              | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][5]_i_1_n_0                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/axi_arready0                                                                                                                                                                                                                    | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/axi_awready0                                                                                                                                                                                                                    | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg              | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                          |                2 |              5 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                   | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/fifo_buf_gen.FIFO_inst/word_cnt                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id[6]_i_1_n_0                                                                                                                                                                                         | zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                      |                4 |              6 |         1.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                   | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                     | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                            |                1 |              6 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/resets/rst_proc_sys7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | zsys_i/resets/rst_proc_sys7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                    | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                              | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                            |                2 |              6 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                    | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/s_axis_aud_tvalid_0[0]                                                                                                                                                                                  | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/iRst0                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                   | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                      |                2 |              6 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                 | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                            |                2 |              6 |         3.00 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         | zsys_i/video_in/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | zsys_i/video_in/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                      | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg_1                                                           |                2 |              6 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | zsys_i/video_in/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/start_reading_r_reg_1[0]                                                                                                                                                                    | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.period_count[7]_i_1_n_0                                                                                                                                                             |                1 |              7 |         7.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                 | zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                        |                3 |              7 |         2.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                        |                2 |              7 |         3.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                 | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                            | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                         |                1 |              7 |         7.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                                    | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                         |                1 |              7 |         7.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                                                   | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/count[7]_i_2_n_0                                                                                                                                                                                                     | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/p_1_in0                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/INTERLEAVED.period_count[7]_i_2__0_n_0                                                                                                                                              | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/INTERLEAVED.period_count[7]_i_1__0_n_0                                                                                                                                                          |                2 |              7 |         3.50 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_13[0]                                                                                                                                                                            | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                     | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                      |                3 |              7 |         2.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                               | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                            |                1 |              7 |         7.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                                |                1 |              7 |         7.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1                                                                                                                                                                        |                4 |              8 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rReadAddr[7]_i_1_n_0                                                                                                                                                                                 | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rSclkDiv[7]_i_1_n_0                                                                                                                                                                                  | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/pixels_data[39]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                         | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg_0[0]                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                      | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/prmry_resetn_i_reg[0]                                                                                                         |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                          | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]_0[0]                                                                                                                                                          |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                         |                3 |              8 |         2.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                        | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                |                4 |              8 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rAudioFrameCount                                                                                                                                                                           | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/iRst0                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                  | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                   | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                 | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                                   |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                            | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                                      |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/iRst0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rReadAddr[7]_i_1_n_0                                                                                                                                                                              | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/fifo_buf_gen.FIFO_inst/FSM_sequential_sm_rx_state_reg[2]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rSclkDiv[7]_i_1_n_0                                                                                                                                                                               | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                        | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                        | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                      |                3 |              8 |         2.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           |                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]                     | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg[0]                                                                                                        |                1 |              8 |         8.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                 | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                        | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                            | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                         | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                      |                3 |              8 |         2.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                        | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                      |                3 |              8 |         2.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                        | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                      |                3 |              8 |         2.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                        | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                      |                3 |              8 |         2.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/iRst1                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                    |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/pixels_data[19]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                        | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                      |                3 |              8 |         2.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              |                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                         | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/pixels_data[29]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/USE_SINGLE_REG.sig_regfifo_full_reg_reg_1[0]                                                                                                                                                              | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/SR[0]                                                                                                            |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rWriteAddr                                                                                                                                                                                        | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                        | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                      |                3 |              8 |         2.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                                                                                                                       | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                                                                                                                      | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                                                                                                                      | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                                                                                                                      | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         | zsys_i/video_in/csi_to_axis_0/U0/parser_inst/packet_size[15]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         | zsys_i/video_in/csi_to_axis_0/U0/lane_align_inst/to_cnt[0]_2                                                                                                                                                                                                                    | zsys_i/video_in/csi_to_axis_0/U0/lane_align_inst/p_5_out[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                        | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                      |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/USE_SINGLE_REG.sig_regfifo_full_reg_reg_1[0]                                                                                                                                                              | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_1[0]                                                                     |                2 |              8 |         4.00 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         | zsys_i/video_in/csi_to_axis_0/U0/lane_align_inst/data_shift[1]_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         | zsys_i/video_in/csi_to_axis_0/U0/lane_align_inst/to_cnt[1]_1                                                                                                                                                                                                                    | zsys_i/video_in/csi_to_axis_0/U0/lane_align_inst/p_5_out[1]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                 | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                    | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                        |                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                      |                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                            | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg[0]                                                                                                               |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rWriteAddr_0                                                                                                                                                                                         | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[13]_0[0]                                                                                                                                                | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                     | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/E[0]                                                                                                                                                                                        | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/PCM_TO_AES.aes_enc1/count[7]_i_1__0_n_0                                                                                                                                                                             |                3 |              8 |         2.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                            | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                         | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                               |                3 |              9 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                            | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |                3 |              9 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                2 |              9 |         4.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                            | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                2 |              9 |         4.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                             | zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                        |                2 |              9 |         4.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                    | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  zsys_i/audio/clk_divider_1/U0/clk_out_BUFG                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/iMRst0                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                         |                3 |              9 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                             |                                                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                     |                                                                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_0[0]               | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                               |                2 |              9 |         4.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_1[0]               | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                               |                3 |              9 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                         | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                               |                3 |              9 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                3 |             10 |         3.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0         |                2 |             10 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                           | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                 |                3 |             10 |         3.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0         |                2 |             10 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/ASYNC_CLOCKS.CDC_HALT_INST_i_1__0_n_0                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_s_ready_out_reg             | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0] |                2 |             10 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                         | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0           |                2 |             10 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                     | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                     |                2 |             10 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                           | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                 |                2 |             10 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0           |                3 |             10 |         3.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[2][0]                      | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/SR[0]                                                       |                2 |             10 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                    | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                      |                3 |             10 |         3.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]             | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                2 |             10 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[1][0]           | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1[0]               |                3 |             10 |         3.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                      | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                2 |             10 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                  |                2 |             10 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/SR[0]                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                     |                2 |             10 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                          | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                      |                3 |             10 |         3.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[0][0]           | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]               |                4 |             10 |         2.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[3][0]                      | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                 |                2 |             10 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                  | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                  |                2 |             10 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                |                2 |             10 |         5.00 |
|  zsys_i/audio/clk_divider_1/U0/clk_out_BUFG                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/iMRst0                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                |                2 |             10 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                           | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                 |                2 |             10 |         5.00 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/fifo_buf_gen.FIFO_inst/FSM_onehot_fifo_state_reg[0]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                                                     | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[10]_i_1_n_0                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                |                3 |             11 |         3.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                            |                                                                                                                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp52_in                                                                                                                                                                                                            | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                2 |             11 |         5.50 |
|  zsys_i/audio/clk_divider_1/U0/clk_out_BUFG                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                   |                3 |             11 |         3.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                                                                                                            | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                       |                4 |             11 |         2.75 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count060_out                                                                                                                                                                                                       | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[10]_i_1_n_0                                                                                                                                                                                                              |                3 |             11 |         3.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                     |                3 |             11 |         3.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                |                                                                                                                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/ioc_irq_en                                                                                                                                                                                          | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                        | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                                    | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                               |                                                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                            | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                               |                3 |             12 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0           |                2 |             12 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                     |                2 |             12 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                2 |             12 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0         |                2 |             12 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/rWriteAddr                                                                                                                                                                                          | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/dest_rst                                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                |                2 |             12 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/timeout_irq_en                                                                                                                                                                                      | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                     |                3 |             12 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/s_axis_s2mm_aresetn_0                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                3 |             12 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                    |                3 |             12 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                  |                2 |             12 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                2 |             12 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/rWriteAddr                                                                                                                                                                                          | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/dest_rst                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                              | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                           |                2 |             13 |         6.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                             |                4 |             13 |         3.25 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_1[0]                 | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                          |                2 |             13 |         6.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                               |                3 |             13 |         4.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                            |                4 |             13 |         3.25 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                               |                3 |             13 |         4.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                           | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                              | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/wait_cnt                                                                                                                                                                                                                   | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0                                                                                                                                                                                                           |                2 |             13 |         6.50 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                               | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                       |                4 |             13 |         3.25 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                 | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg[0]                                                                                                                                                                              |                5 |             14 |         2.80 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/proc_sys7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                    |                5 |             14 |         2.80 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                              | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                            | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                                                                                                                                             |                4 |             14 |         3.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                            |                5 |             14 |         2.80 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                5 |             14 |         2.80 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                            | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/USE_SINGLE_REG.sig_regfifo_full_reg_reg                                                                                                                                                                               |                4 |             14 |         3.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                            | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                                                                                                                                             |                4 |             14 |         3.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                            | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/USE_SINGLE_REG.sig_regfifo_full_reg_reg                                                                                                                                                                               |                4 |             14 |         3.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                            |                4 |             15 |         3.75 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                5 |             15 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/E[0]                                                                                                                                                                                                      | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                 |                5 |             15 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                             |                3 |             15 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]                     | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0[0]                                                                                                                                                                               | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                            | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK3                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/sample_count[0]_i_1_n_0                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_to_pwm_0/U0/update_left                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/INTERLEAVED.byte_count[15]_i_2__0_n_0                                                                                                                                               | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/m_axis_mm2s_aresetn_0[0]                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_to_pwm_0/U0/update_right                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_tvalid                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg                                                                   | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                       |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/size_per_channel[15]_i_1_n_0                                                                                                                                                                        | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         | zsys_i/video_in/csi_to_axis_0/U0/parser_inst/packet_size[7]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         | zsys_i/video_in/csi_to_axis_0/U0/parser_inst/transfer_cnt[15]_i_2_n_0                                                                                                                                                                                                           | zsys_i/video_in/csi_to_axis_0/U0/parser_inst/transfer_cnt[15]_i_1_n_0                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/rReadAddr[11]_i_1_n_0                                                                                                                                                                                                                         | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/dest_rst                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  zsys_i/audio/clk_divider_1/U0/clk_out_BUFG                       | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/mclk_nAudCapt_0                                                                                                                                                                        | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/iMRst0                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  zsys_i/audio/clk_divider_1/U0/clk_out_BUFG                       | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rReadFIFOInitDone_reg[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3][0]                   | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0                                                                                          | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0                                                                                          | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                    | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                3 |             16 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                     | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  zsys_i/audio/clk_divider_1/U0/clk_out_BUFG                       | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  zsys_i/audio/clk_divider_1/U0/clk_out_BUFG                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[15]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axis_to_i2s_0/U0/data_sr[31]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  zsys_i/audio/clk_divider_1/U0/clk_out_BUFG                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[31]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]_0[0]                 | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                      | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/rd_en0                                                                                                                                | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/s_axis_s2mm_aresetn_0                                                                                                                             |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                4 |             16 |         4.00 |
|  zsys_i/audio/clk_divider_1/U0/clk_out_BUFG                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/syncstages_ff_reg[1][1]                                                                                                                                                                   | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData[0][31]_i_1_n_0                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  zsys_i/audio/clk_divider_1/U0/clk_out_BUFG                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/syncstages_ff_reg[1][1]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                      | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                4 |             16 |         4.00 |
|  zsys_i/audio/clk_divider_1/U0/clk_out_BUFG                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/mclk_nAudValid_0                                                                                                                                                                          | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/iMRst0                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                      | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                4 |             16 |         4.00 |
|  zsys_i/audio/clk_divider_1/U0/clk_out_BUFG                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/E[0]                                                                                                                                                                                                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/iMRst0                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/fs_multiplier_value[15]_i_1_n_0                                                                                                                                                                     | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/size_per_channel[15]_i_1__0_n_0                                                                                                                                                                     | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                  | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                               |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                             | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                               |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0                                                                             | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0                                                                             | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                          | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                    | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.byte_count[15]_i_1_n_0                                                                                                                                                  | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/s_axis_s2mm_aresetn_1[0]                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                              | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                              | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             16 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                              |                                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                        | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                           |                6 |             17 |         2.83 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                      |                4 |             17 |         4.25 |
| ~zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                3 |             17 |         5.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0                                                                                                                                                                                                            |                5 |             19 |         3.80 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                      |                4 |             19 |         4.75 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                  |                                                                                                                                                                                                                                                                                             |                3 |             19 |         6.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                            |                                                                                                                                                                                                                                                                                             |                3 |             20 |         6.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                               | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                           |                5 |             20 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                            | zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                 |                6 |             20 |         3.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                     | zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                 |                6 |             20 |         3.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                3 |             20 |         6.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val[0]_i_1_n_0                                                                                                                                                                                                 | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                      | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                           |                5 |             20 |         4.00 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/de_reg_reg_0                                                                                                                                                                                                                  |                8 |             21 |         2.62 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                     | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                               |                5 |             21 |         4.20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                   | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                             |                5 |             21 |         4.20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                6 |             21 |         3.50 |
|  zsys_i/audio/clk_divider_1/U0/clk_out_BUFG                       | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                          |                6 |             21 |         3.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                6 |             21 |         3.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                     |                                                                                                                                                                                                                                                                                             |                4 |             22 |         5.50 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                9 |             22 |         2.44 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                               | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                           |                5 |             22 |         4.40 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_17[0]                                                                                                                                                                            | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                9 |             23 |         2.56 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                  | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                5 |             23 |         4.60 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                            | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/SR[0]                                                                                                            |                6 |             23 |         3.83 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                8 |             23 |         2.88 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                4 |             23 |         5.75 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_351[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                8 |             23 |         2.88 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                9 |             23 |         2.56 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                5 |             23 |         4.60 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                5 |             23 |         4.60 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                4 |             23 |         5.75 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                9 |             23 |         2.56 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_16[0]                                                                                                                                                                            | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                5 |             23 |         4.60 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                5 |             23 |         4.60 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_15[0]                                                                                                                                                                            | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                7 |             23 |         3.29 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                            | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_1[0]                                                                     |                6 |             23 |         3.83 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                4 |             23 |         5.75 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                8 |             23 |         2.88 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_14[0]                                                                                                                                                                            | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                8 |             23 |         2.88 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                      | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                6 |             24 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                6 |             24 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                            |                9 |             24 |         2.67 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                          | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                     |                5 |             24 |         4.80 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                         |                                                                                                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                              | zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                      |                6 |             24 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/no_of_periods[7]_i_1__0_n_0                                                                                                                                                                         | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |                6 |             24 |         4.00 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                               |                7 |             24 |         3.43 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/AES_TO_PCM.strb_8_reg[1][0]                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_core_reg_1[0]                                                                                                                                                                                              |                3 |             24 |         8.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                           |                                                                                                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                      |                8 |             24 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/no_of_periods[7]_i_1_n_0                                                                                                                                                                            | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                                  |                5 |             24 |         4.80 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                |                6 |             24 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                               | zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                        |                8 |             25 |         3.12 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |               12 |             25 |         2.08 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |                7 |             25 |         3.57 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                6 |             25 |         4.17 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                     | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                6 |             25 |         4.17 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                      |                8 |             25 |         3.12 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |               10 |             26 |         2.60 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                9 |             26 |         2.89 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                9 |             26 |         2.89 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                |                4 |             26 |         6.50 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |               10 |             26 |         2.60 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                                            | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |               11 |             26 |         2.36 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |               10 |             26 |         2.60 |
|  zsys_i/audio/clk_divider_1/U0/clk_out_BUFG                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                          |                8 |             26 |         3.25 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                5 |             26 |         5.20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                            | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                                            | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                9 |             26 |         2.89 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_12[0]                                                                                                                                                                            | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |               11 |             26 |         2.36 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |               11 |             26 |         2.36 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                6 |             26 |         4.33 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_4[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                7 |             26 |         3.71 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                            | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                             |                4 |             27 |         6.75 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudData_In_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                7 |             27 |         3.86 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                   | zsys_i/proc_sys7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                    |                7 |             28 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                 | zsys_i/audio/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                  |                7 |             28 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                    |                7 |             29 |         4.14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                              | zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                      |                8 |             29 |         3.62 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/wvalid[0]                                                                                                                                                                                   | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/write_state0                                                                                                                                                                                            |                5 |             30 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/wvalid[1]                                                                                                                                                                                   | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/write_state0                                                                                                                                                                                            |                6 |             30 |         5.00 |
|  zsys_i/audio/clk_divider_1/U0/clk_out_BUFG                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                          | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                   |                7 |             31 |         4.43 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                            | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                     |                7 |             31 |         4.43 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                   |                6 |             31 |         5.17 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                      |               10 |             31 |         3.10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                7 |             31 |         4.43 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                       | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                |                7 |             31 |         4.43 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_4[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_5[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0[0]                 | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[31]_i_1_n_0                                                                                                                                                                        | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                       | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/timeout_counter[31]_i_1_n_0                                                                                                                                                                         | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                         | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                7 |             32 |         4.57 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                        |                                                                                                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                         | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                5 |             32 |         6.40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                        |                                                                                                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/slv_reg_rden                                                                                                                                                                                                                    | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                              | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/buffer_address[31]_i_1_n_0                                                                                                                                                                          | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/buffer_address[63]_i_1_n_0                                                                                                                                                                          | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  zsys_i/audio/clk_divider_1/U0/clk_out_BUFG                       | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  zsys_i/audio/clk_divider_1/U0/clk_out_BUFG                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_0[0]                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/SR[0]                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/E[0]                                                                                                                                                                                        | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_core_reg_1[0]                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/sel                                                                                                                                                                                                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_core_reg_0                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudValid_Out04_out                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                    |                                                                                                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status[63]_i_1_n_0                                                                                                                                                                      | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status[159]_i_1_n_0                                                                                                                                                                     | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/buffer_address[63]_i_1__0_n_0                                                                                                                                                                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status[31]_i_1_n_0                                                                                                                                                                      | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/buffer_address[31]_i_1__0_n_0                                                                                                                                                                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status[191]_i_1__0_n_0                                                                                                                                                                  | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status[95]_i_1_n_0                                                                                                                                                                      | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                 |                                                                                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                           | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                       |                6 |             32 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK3                       | zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                      | zsys_i/audio/clk_divider_2/U0/cnt0                                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK3                       | zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                      | zsys_i/audio/clk_divider_0/U0/cnt0                                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                            |                6 |             32 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK1                       | zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                      | zsys_i/audio/clk_divider_1/U0/cnt0                                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                 |                                                                                                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready_0[0]                                                                                                          |                                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                 | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                               |                9 |             32 |         3.56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                          | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                               |                6 |             32 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                            | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[63]_i_1_n_0                                                                                                                                                                        | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[127]_i_1_n_0                                                                                                                                                                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[191]_i_1_n_0                                                                                                                                                                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[95]_i_1_n_0                                                                                                                                                                        | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_8[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_3[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_7[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_6[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[159]_i_1_n_0                                                                                                                                                                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_4[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status[127]_i_1_n_0                                                                                                                                                                     | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_6[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_9[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_3[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_5[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                               | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/stmRead[0]                                                                                                                                                                                                                                    | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/dest_rst                                                                                                                                                                                                        |               11 |             33 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                    | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                            |                8 |             33 |         4.12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                    | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                          |               11 |             33 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                   | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                            |                9 |             33 |         3.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                         | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                         |                8 |             33 |         4.12 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                                |               11 |             33 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/oAxi_RData[31]_i_1_n_0                                                                                                                                                                            | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                    |               10 |             33 |         3.30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/oAxi_RData[31]_i_1_n_0                                                                                                                                                                               | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                            |                9 |             33 |         3.67 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                               |                                                                                                                                                                                                                                                                                             |               10 |             34 |         3.40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                8 |             35 |         4.38 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                8 |             35 |         4.38 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                           |                6 |             35 |         5.83 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK3                       |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                6 |             35 |         5.83 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                     | zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                            |                9 |             36 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                            |               12 |             36 |         3.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                9 |             36 |         4.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                    | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                               |                6 |             36 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                           |                8 |             37 |         4.62 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_en                                                                                                                                                                  | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_3[0]                                                                                                                                                                                                       |               13 |             38 |         2.92 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                      | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_3[0]                                                                                                                                                                                                       |                9 |             38 |         4.22 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                              | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                6 |             38 |         6.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0[0]                                                                    | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               11 |             38 |         3.45 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                                      | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                9 |             39 |         4.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                         |               10 |             39 |         3.90 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                                                             |                5 |             39 |         7.80 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                         | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                8 |             39 |         4.88 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |               12 |             41 |         3.42 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/fifo_buf_gen.FIFO_inst/buffer_we                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                6 |             41 |         6.83 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                               | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                             |                7 |             41 |         5.86 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                          |                9 |             41 |         4.56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/fifo_buf_gen.FIFO_inst/CE                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |               11 |             42 |         3.82 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                          | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                |                7 |             42 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                       |                                                                                                                                                                                                                                                                                             |                6 |             42 |         7.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                         | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                 |                8 |             42 |         5.25 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         | zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                     | zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                            |               12 |             43 |         3.58 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/dest_rst                                                                                                                                                                                                        |               13 |             44 |         3.38 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                                      | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                 |                7 |             45 |         6.43 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                         | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                      |                9 |             45 |         5.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                         | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                      |                9 |             46 |         5.11 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                7 |             47 |         6.71 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                9 |             47 |         5.22 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         | zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_rxvalidhs                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |               13 |             48 |         3.69 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                 |                                                                                                                                                                                                                                                                                             |                6 |             48 |         8.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                7 |             48 |         6.86 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |               10 |             48 |         4.80 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |               10 |             48 |         4.80 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                 |                                                                                                                                                                                                                                                                                             |                6 |             48 |         8.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                     | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                          |               11 |             48 |         4.36 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                        | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                    |                8 |             48 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                7 |             48 |         6.86 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg_0[0]                                                                                                          | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_3[0]                                                                                                                                                                                       |                9 |             50 |         5.56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                            |                                                                                                                                                                                                                                                                                             |                7 |             50 |         7.14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_3[0]                                                                                                                                                                                      |                8 |             50 |         6.25 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                   |                                                                                                                                                                                                                                                                                             |                7 |             50 |         7.14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                            |               14 |             55 |         3.93 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                           |               17 |             55 |         3.24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/pixel[3]_4                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |               10 |             55 |         5.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/start_dma_pos                                                                                                                                                                                             | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_core_reg_1[0]                                                                                                                                                                                              |               14 |             63 |         4.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |               10 |             64 |         6.40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |               17 |             64 |         3.76 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                      | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |               14 |             64 |         4.57 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                        | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                         |                9 |             64 |         7.11 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/E[0]                                                                                                                      | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |               14 |             64 |         4.57 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.current_address[63]_i_1_n_0                                                                                                                                             | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/s_axis_s2mm_aresetn_1[0]                                                                                                                                                                                              |               14 |             64 |         4.57 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/INTERLEAVED.current_address[63]_i_1__0_n_0                                                                                                                                          | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/m_axis_mm2s_aresetn_0[0]                                                                                                                                                                                              |               13 |             64 |         4.92 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                 | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                            |               12 |             66 |         5.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                                                             |               12 |             67 |         5.58 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |               10 |             67 |         6.70 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                9 |             67 |         7.44 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                             |               12 |             67 |         5.58 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                           | zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                            |               12 |             67 |         5.58 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                         | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |               22 |             71 |         3.23 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                         | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |               14 |             71 |         5.07 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                        |                                                                                                                                                                                                                                                                                             |               10 |             75 |         7.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                        |                                                                                                                                                                                                                                                                                             |               10 |             75 |         7.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                             |               16 |             76 |         4.75 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                             |               17 |             76 |         4.47 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                       | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                           |               12 |             77 |         6.42 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               20 |             77 |         3.85 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                    | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                          |               14 |             77 |         5.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                     | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               12 |             78 |         6.50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                 | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               21 |             78 |         3.71 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0             | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1_n_0                                                                                                                        |               13 |             78 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                  | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1__0_n_0                                                                                                                     |               13 |             78 |         6.00 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |               30 |            100 |         3.33 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                        | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                                                         |               23 |            141 |         6.13 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |               42 |            153 |         3.64 |
|  zsys_i/audio/clk_divider_1/U0/clk_out_BUFG                       |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |               30 |            166 |         5.53 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                          | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |               27 |            168 |         6.22 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/start_dec_reg_0                                                                                                                                                                     | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/SR[0]                                                                                                                                                                                                                 |               28 |            191 |         6.82 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCAPTCHSTS_INST/dest_pulse                                                                                                                                                                                          | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/iRst0                                                                                                                                                                                                    |               39 |            192 |         4.92 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/s_axis_aud_tid[0]_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |               36 |            192 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTSUPD_INST/dest_pulse                                                                                                                                                                                        | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                         |               32 |            192 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rAesLastFrame                                                                                                                                                                              | zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt0                                                                                                                                                                                    |               32 |            192 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_2                                                                                                                                                                         | zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/iRst0                                                                                                                                                                                                    |               32 |            192 |         6.00 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/E[0]                                                                                                                                                                                                      | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/SR[0]                                                                                                                                                                                                                 |               31 |            192 |         6.19 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_AES_CS_CHANGE_INST/dest_pulse                                                                                                                                                            | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                                  |               36 |            192 |         5.33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status[191]_i_1_n_0                                                                                                                                                     | zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/p_1_in0                                                                                                                                                                                                               |               29 |            192 |         6.62 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |               40 |            210 |         5.25 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/start_dma_pos                                                                                                                                                                                             | zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/SR[0]                                                                                                                                                                                                                 |               43 |            223 |         5.19 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |              231 |           1142 |         4.94 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |              559 |           3252 |         5.82 |
+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


