 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  num_global_nets	  num_routed_nets	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	  verilog/mkPktMerge.v	  common_-start_odin_--clock_modeling_dedicated_network	  16.11	  vpr	  77.95 MiB	  	  0.11	  17024	  -1	  -1	  2	  0.10	  -1	  -1	  37392	  -1	  -1	  31	  311	  15	  0	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  79820	  311	  156	  1019	  1160	  1	  965	  513	  28	  28	  784	  memory	  auto	  34.7 MiB	  0.63	  9390	  201609	  69489	  120331	  11789	  76.8 MiB	  1.40	  0.02	  4.09817	  -3462.19	  -4.09817	  4.09817	  1.75	  0.00638402	  0.00561878	  0.639416	  0.550497	  -1	  -1	  -1	  -1	  36	  15662	  18	  4.25198e+07	  9.89071e+06	  1.97160e+06	  2514.80	  6.39	  2.29245	  2.04057	  76483	  392267	  -1	  14444	  15	  3124	  3650	  1031496	  356426	  4.24327	  4.24327	  -4339.34	  -4.24327	  -405.202	  -1.29702	  2.42825e+06	  3097.26	  0.20	  1.56	  0.59	  -1	  -1	  0.20	  0.278119	  0.255639	  15	  950	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	  verilog/mkPktMerge.v	  common_-start_odin_--clock_modeling_dedicated_network	  12.94	  vpr	  83.35 MiB	  	  0.18	  17024	  -1	  -1	  2	  0.12	  -1	  -1	  37644	  -1	  -1	  31	  311	  15	  0	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  85352	  311	  156	  1019	  1160	  1	  965	  513	  28	  28	  784	  memory	  auto	  35.0 MiB	  0.95	  9390	  201609	  69489	  120331	  11789	  83.4 MiB	  0.81	  0.01	  4.09817	  -3462.19	  -4.09817	  4.09817	  1.06	  0.00320533	  0.00273182	  0.351431	  0.298654	  -1	  -1	  -1	  -1	  36	  15777	  15	  4.25198e+07	  9.89071e+06	  2.00618e+06	  2558.90	  4.74	  1.57738	  1.39763	  76483	  403003	  -1	  14373	  10	  2886	  3379	  762706	  219312	  4.3954	  4.3954	  -4595.94	  -4.3954	  -153.524	  -1.32288	  2.47848e+06	  3161.33	  0.22	  1.20	  0.50	  -1	  -1	  0.22	  0.199455	  0.182428	  15	  950	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	  verilog/mkPktMerge.v	  common_-start_odin_--clock_modeling_dedicated_network	  20.64	  vpr	  78.23 MiB	  	  0.14	  17152	  -1	  -1	  2	  0.19	  -1	  -1	  37392	  -1	  -1	  31	  311	  15	  0	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  80112	  311	  156	  1019	  1160	  1	  965	  513	  28	  28	  784	  memory	  auto	  35.0 MiB	  0.82	  8956	  201609	  71778	  118284	  11547	  78.2 MiB	  1.41	  0.02	  3.73942	  -3418.22	  -3.73942	  3.73942	  1.71	  0.00607733	  0.00531502	  0.647808	  0.554869	  -1	  -1	  -1	  -1	  36	  16279	  32	  4.25198e+07	  9.89071e+06	  1.96702e+06	  2508.96	  9.86	  2.33237	  2.04039	  76483	  392433	  -1	  15198	  14	  2704	  3167	  1739681	  1219090	  5.58949	  5.58949	  -4496.49	  -5.58949	  -1697.62	  -3.42836	  2.42368e+06	  3091.42	  0.20	  2.25	  0.55	  -1	  -1	  0.20	  0.242641	  0.222883	  15	  950	 
