<html><body><samp><pre>
<!@TC:1685290470>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: E:\Bin\synpbase
#OS: Windows 7 6.2
#Hostname: LAPTOP-BV60RUMV

#Implementation: new_lab11

<a name=compilerReport1>$ Start of Compile</a>
#Mon May 29 00:14:30 2023

Synopsys Verilog Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1685290470> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"E:\Bin\synpbase\lib\vlog\umr_capim.v"
@I::"E:\Bin\synpbase\lib\vlog\scemi_objects.v"
@I::"E:\Bin\synpbase\lib\vlog\scemi_pipes.svh"
@I::"E:\Bin\synpbase\lib\vlog\hypermods.v"
@I::"E:\Bin\ispcpld\..\cae_library\synthesis\verilog\mach.v"
@I::"D:\isp\new_lab11\lab11.h"
@I::"D:\isp\new_lab11\calculate.v"
Verilog syntax check successful!
Selecting top level module CALCULATE
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\isp\new_lab11\calculate.v:1:7:1:16:@N:CG364:@XP_MSG">calculate.v(1)</a><!@TM:1685290470> | Synthesizing module CALCULATE

@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\isp\new_lab11\calculate.v:29:4:29:10:@A:CL282:@XP_MSG">calculate.v(29)</a><!@TM:1685290470> | Feedback mux created for signal key_out[3:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\isp\new_lab11\calculate.v:29:4:29:10:@A:CL282:@XP_MSG">calculate.v(29)</a><!@TM:1685290470> | Feedback mux created for signal Data_Out[3:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\isp\new_lab11\calculate.v:18:4:18:10:@A:CL282:@XP_MSG">calculate.v(18)</a><!@TM:1685290470> | Feedback mux created for signal time10ms -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\isp\new_lab11\calculate.v:29:4:29:10:@N:CL201:@XP_MSG">calculate.v(29)</a><!@TM:1685290470> | Trying to extract state machine for register scanvalue
Extracted state machine for register scanvalue
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 29 00:14:30 2023

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1685290471> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 29 00:14:31 2023

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1685290471> | Running in 64-bit mode. 
Encoding state machine scanvalue[3:0] (view:work.CALCULATE(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="d:\isp\new_lab11\calculate.v:29:4:29:10:@N:MO225:@XP_MSG">calculate.v(29)</a><!@TM:1685290471> | No possible illegal states for state machine scanvalue[3:0],safe FSM implementation is disabled
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
DFFRH           19 uses
DFFC            8 uses
DFF             1 use
IBUF            6 uses
OBUF            8 uses
AND2            70 uses
INV             35 uses
XOR2            17 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1685290471> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 103MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 29 00:14:31 2023

###########################################################]

</pre></samp></body></html>
