<stg><name>Self_attention_Pipeline_l_exp_sum_i4</name>


<trans_list>

<trans id="499" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i4 0, i4 %i4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %l_j4.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
l_j4.i:0 %i4_1 = load i4 %i4

]]></Node>
<StgValue><ssdm name="i4_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j4.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j4.i:2 %icmp_ln103 = icmp_eq  i4 %i4_1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j4.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j4.i:4 %add_ln103 = add i4 %i4_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_j4.i:5 %br_ln103 = br i1 %icmp_ln103, void %l_j4.i.split, void %l_j5.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="4">
<![CDATA[
l_j4.i.split:0 %i4_cast = zext i4 %i4_1

]]></Node>
<StgValue><ssdm name="i4_cast"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_j4.i.split:1 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i4_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
l_j4.i.split:2 %tmp_24 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %i4_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="6">
<![CDATA[
l_j4.i.split:3 %zext_ln105 = zext i6 %tmp_24

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j4.i.split:4 %sub_ln105 = sub i8 %tmp_s, i8 %zext_ln105

]]></Node>
<StgValue><ssdm name="sub_ln105"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="8">
<![CDATA[
l_j4.i.split:5 %zext_ln105_1 = zext i8 %sub_ln105

]]></Node>
<StgValue><ssdm name="zext_ln105_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j4.i.split:6 %v95_addr = getelementptr i32 %v95, i64 0, i64 %zext_ln105_1

]]></Node>
<StgValue><ssdm name="v95_addr"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j4.i.split:7 %or_ln105 = or i8 %sub_ln105, i8 1

]]></Node>
<StgValue><ssdm name="or_ln105"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="8">
<![CDATA[
l_j4.i.split:8 %zext_ln105_2 = zext i8 %or_ln105

]]></Node>
<StgValue><ssdm name="zext_ln105_2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j4.i.split:9 %v95_addr_1 = getelementptr i32 %v95, i64 0, i64 %zext_ln105_2

]]></Node>
<StgValue><ssdm name="v95_addr_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j4.i.split:41 %inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %i4_cast

]]></Node>
<StgValue><ssdm name="inp_sumRow_addr"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="4">
<![CDATA[
l_j4.i.split:42 %inp_sumRow_load = load i4 %inp_sumRow_addr

]]></Node>
<StgValue><ssdm name="inp_sumRow_load"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:43 %v95_load = load i8 %v95_addr

]]></Node>
<StgValue><ssdm name="v95_load"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:47 %v95_load_1 = load i8 %v95_addr_1

]]></Node>
<StgValue><ssdm name="v95_load_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
l_j4.i.split:92 %store_ln103 = store i4 %add_ln103, i4 %i4

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j4.i.split:10 %or_ln105_1 = or i8 %sub_ln105, i8 2

]]></Node>
<StgValue><ssdm name="or_ln105_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="8">
<![CDATA[
l_j4.i.split:11 %zext_ln105_3 = zext i8 %or_ln105_1

]]></Node>
<StgValue><ssdm name="zext_ln105_3"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j4.i.split:12 %v95_addr_2 = getelementptr i32 %v95, i64 0, i64 %zext_ln105_3

]]></Node>
<StgValue><ssdm name="v95_addr_2"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j4.i.split:13 %or_ln105_2 = or i8 %sub_ln105, i8 3

]]></Node>
<StgValue><ssdm name="or_ln105_2"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="8">
<![CDATA[
l_j4.i.split:14 %zext_ln105_4 = zext i8 %or_ln105_2

]]></Node>
<StgValue><ssdm name="zext_ln105_4"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j4.i.split:15 %v95_addr_3 = getelementptr i32 %v95, i64 0, i64 %zext_ln105_4

]]></Node>
<StgValue><ssdm name="v95_addr_3"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="4">
<![CDATA[
l_j4.i.split:42 %inp_sumRow_load = load i4 %inp_sumRow_addr

]]></Node>
<StgValue><ssdm name="inp_sumRow_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:43 %v95_load = load i8 %v95_addr

]]></Node>
<StgValue><ssdm name="v95_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:47 %v95_load_1 = load i8 %v95_addr_1

]]></Node>
<StgValue><ssdm name="v95_load_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:51 %v95_load_2 = load i8 %v95_addr_2

]]></Node>
<StgValue><ssdm name="v95_load_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:55 %v95_load_3 = load i8 %v95_addr_3

]]></Node>
<StgValue><ssdm name="v95_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="111" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j4.i.split:16 %add_ln105 = add i8 %sub_ln105, i8 4

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="8">
<![CDATA[
l_j4.i.split:17 %zext_ln105_5 = zext i8 %add_ln105

]]></Node>
<StgValue><ssdm name="zext_ln105_5"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j4.i.split:18 %v95_addr_4 = getelementptr i32 %v95, i64 0, i64 %zext_ln105_5

]]></Node>
<StgValue><ssdm name="v95_addr_4"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j4.i.split:19 %add_ln105_1 = add i8 %sub_ln105, i8 5

]]></Node>
<StgValue><ssdm name="add_ln105_1"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="8">
<![CDATA[
l_j4.i.split:20 %zext_ln105_6 = zext i8 %add_ln105_1

]]></Node>
<StgValue><ssdm name="zext_ln105_6"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j4.i.split:21 %v95_addr_5 = getelementptr i32 %v95, i64 0, i64 %zext_ln105_6

]]></Node>
<StgValue><ssdm name="v95_addr_5"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="10" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:44 %v = fexp i32 @llvm.exp.f32, i32 %v95_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:51 %v95_load_2 = load i8 %v95_addr_2

]]></Node>
<StgValue><ssdm name="v95_load_2"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:55 %v95_load_3 = load i8 %v95_addr_3

]]></Node>
<StgValue><ssdm name="v95_load_3"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:59 %v95_load_4 = load i8 %v95_addr_4

]]></Node>
<StgValue><ssdm name="v95_load_4"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:63 %v95_load_5 = load i8 %v95_addr_5

]]></Node>
<StgValue><ssdm name="v95_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="122" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j4.i.split:22 %add_ln105_2 = add i8 %sub_ln105, i8 6

]]></Node>
<StgValue><ssdm name="add_ln105_2"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="8">
<![CDATA[
l_j4.i.split:23 %zext_ln105_7 = zext i8 %add_ln105_2

]]></Node>
<StgValue><ssdm name="zext_ln105_7"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j4.i.split:24 %v95_addr_6 = getelementptr i32 %v95, i64 0, i64 %zext_ln105_7

]]></Node>
<StgValue><ssdm name="v95_addr_6"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j4.i.split:25 %add_ln105_3 = add i8 %sub_ln105, i8 7

]]></Node>
<StgValue><ssdm name="add_ln105_3"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="8">
<![CDATA[
l_j4.i.split:26 %zext_ln105_8 = zext i8 %add_ln105_3

]]></Node>
<StgValue><ssdm name="zext_ln105_8"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j4.i.split:27 %v95_addr_7 = getelementptr i32 %v95, i64 0, i64 %zext_ln105_8

]]></Node>
<StgValue><ssdm name="v95_addr_7"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="9" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:44 %v = fexp i32 @llvm.exp.f32, i32 %v95_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="10" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:48 %v55_1 = fexp i32 @llvm.exp.f32, i32 %v95_load_1

]]></Node>
<StgValue><ssdm name="v55_1"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:59 %v95_load_4 = load i8 %v95_addr_4

]]></Node>
<StgValue><ssdm name="v95_load_4"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:63 %v95_load_5 = load i8 %v95_addr_5

]]></Node>
<StgValue><ssdm name="v95_load_5"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:67 %v95_load_6 = load i8 %v95_addr_6

]]></Node>
<StgValue><ssdm name="v95_load_6"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:71 %v95_load_7 = load i8 %v95_addr_7

]]></Node>
<StgValue><ssdm name="v95_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="134" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j4.i.split:28 %add_ln105_4 = add i8 %sub_ln105, i8 8

]]></Node>
<StgValue><ssdm name="add_ln105_4"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="8">
<![CDATA[
l_j4.i.split:29 %zext_ln105_9 = zext i8 %add_ln105_4

]]></Node>
<StgValue><ssdm name="zext_ln105_9"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j4.i.split:30 %v95_addr_8 = getelementptr i32 %v95, i64 0, i64 %zext_ln105_9

]]></Node>
<StgValue><ssdm name="v95_addr_8"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j4.i.split:31 %add_ln105_5 = add i8 %sub_ln105, i8 9

]]></Node>
<StgValue><ssdm name="add_ln105_5"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="8">
<![CDATA[
l_j4.i.split:32 %zext_ln105_10 = zext i8 %add_ln105_5

]]></Node>
<StgValue><ssdm name="zext_ln105_10"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j4.i.split:33 %v95_addr_9 = getelementptr i32 %v95, i64 0, i64 %zext_ln105_10

]]></Node>
<StgValue><ssdm name="v95_addr_9"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="8" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:44 %v = fexp i32 @llvm.exp.f32, i32 %v95_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="9" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:48 %v55_1 = fexp i32 @llvm.exp.f32, i32 %v95_load_1

]]></Node>
<StgValue><ssdm name="v55_1"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="10" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:52 %v55_2 = fexp i32 @llvm.exp.f32, i32 %v95_load_2

]]></Node>
<StgValue><ssdm name="v55_2"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:67 %v95_load_6 = load i8 %v95_addr_6

]]></Node>
<StgValue><ssdm name="v95_load_6"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:71 %v95_load_7 = load i8 %v95_addr_7

]]></Node>
<StgValue><ssdm name="v95_load_7"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:75 %v95_load_8 = load i8 %v95_addr_8

]]></Node>
<StgValue><ssdm name="v95_load_8"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:79 %v95_load_9 = load i8 %v95_addr_9

]]></Node>
<StgValue><ssdm name="v95_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="147" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j4.i.split:34 %add_ln105_6 = add i8 %sub_ln105, i8 10

]]></Node>
<StgValue><ssdm name="add_ln105_6"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="8">
<![CDATA[
l_j4.i.split:35 %zext_ln105_11 = zext i8 %add_ln105_6

]]></Node>
<StgValue><ssdm name="zext_ln105_11"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j4.i.split:36 %v95_addr_10 = getelementptr i32 %v95, i64 0, i64 %zext_ln105_11

]]></Node>
<StgValue><ssdm name="v95_addr_10"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j4.i.split:37 %add_ln105_7 = add i8 %sub_ln105, i8 11

]]></Node>
<StgValue><ssdm name="add_ln105_7"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="8">
<![CDATA[
l_j4.i.split:38 %zext_ln105_12 = zext i8 %add_ln105_7

]]></Node>
<StgValue><ssdm name="zext_ln105_12"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j4.i.split:39 %v95_addr_11 = getelementptr i32 %v95, i64 0, i64 %zext_ln105_12

]]></Node>
<StgValue><ssdm name="v95_addr_11"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="7" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:44 %v = fexp i32 @llvm.exp.f32, i32 %v95_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="8" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:48 %v55_1 = fexp i32 @llvm.exp.f32, i32 %v95_load_1

]]></Node>
<StgValue><ssdm name="v55_1"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="9" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:52 %v55_2 = fexp i32 @llvm.exp.f32, i32 %v95_load_2

]]></Node>
<StgValue><ssdm name="v55_2"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="10" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:56 %v55_3 = fexp i32 @llvm.exp.f32, i32 %v95_load_3

]]></Node>
<StgValue><ssdm name="v55_3"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:75 %v95_load_8 = load i8 %v95_addr_8

]]></Node>
<StgValue><ssdm name="v95_load_8"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:79 %v95_load_9 = load i8 %v95_addr_9

]]></Node>
<StgValue><ssdm name="v95_load_9"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:83 %v95_load_10 = load i8 %v95_addr_10

]]></Node>
<StgValue><ssdm name="v95_load_10"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:87 %v95_load_11 = load i8 %v95_addr_11

]]></Node>
<StgValue><ssdm name="v95_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="161" st_id="7" stage="6" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:44 %v = fexp i32 @llvm.exp.f32, i32 %v95_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="7" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:48 %v55_1 = fexp i32 @llvm.exp.f32, i32 %v95_load_1

]]></Node>
<StgValue><ssdm name="v55_1"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="8" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:52 %v55_2 = fexp i32 @llvm.exp.f32, i32 %v95_load_2

]]></Node>
<StgValue><ssdm name="v55_2"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="9" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:56 %v55_3 = fexp i32 @llvm.exp.f32, i32 %v95_load_3

]]></Node>
<StgValue><ssdm name="v55_3"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="10" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:60 %v55_4 = fexp i32 @llvm.exp.f32, i32 %v95_load_4

]]></Node>
<StgValue><ssdm name="v55_4"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:83 %v95_load_10 = load i8 %v95_addr_10

]]></Node>
<StgValue><ssdm name="v95_load_10"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="8">
<![CDATA[
l_j4.i.split:87 %v95_load_11 = load i8 %v95_addr_11

]]></Node>
<StgValue><ssdm name="v95_load_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="168" st_id="8" stage="5" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:44 %v = fexp i32 @llvm.exp.f32, i32 %v95_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="6" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:48 %v55_1 = fexp i32 @llvm.exp.f32, i32 %v95_load_1

]]></Node>
<StgValue><ssdm name="v55_1"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="7" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:52 %v55_2 = fexp i32 @llvm.exp.f32, i32 %v95_load_2

]]></Node>
<StgValue><ssdm name="v55_2"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="8" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:56 %v55_3 = fexp i32 @llvm.exp.f32, i32 %v95_load_3

]]></Node>
<StgValue><ssdm name="v55_3"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="9" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:60 %v55_4 = fexp i32 @llvm.exp.f32, i32 %v95_load_4

]]></Node>
<StgValue><ssdm name="v55_4"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="10" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:64 %v55_5 = fexp i32 @llvm.exp.f32, i32 %v95_load_5

]]></Node>
<StgValue><ssdm name="v55_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="174" st_id="9" stage="4" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:44 %v = fexp i32 @llvm.exp.f32, i32 %v95_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="5" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:48 %v55_1 = fexp i32 @llvm.exp.f32, i32 %v95_load_1

]]></Node>
<StgValue><ssdm name="v55_1"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="6" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:52 %v55_2 = fexp i32 @llvm.exp.f32, i32 %v95_load_2

]]></Node>
<StgValue><ssdm name="v55_2"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="7" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:56 %v55_3 = fexp i32 @llvm.exp.f32, i32 %v95_load_3

]]></Node>
<StgValue><ssdm name="v55_3"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="8" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:60 %v55_4 = fexp i32 @llvm.exp.f32, i32 %v95_load_4

]]></Node>
<StgValue><ssdm name="v55_4"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="9" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:64 %v55_5 = fexp i32 @llvm.exp.f32, i32 %v95_load_5

]]></Node>
<StgValue><ssdm name="v55_5"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="10" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:68 %v55_6 = fexp i32 @llvm.exp.f32, i32 %v95_load_6

]]></Node>
<StgValue><ssdm name="v55_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="181" st_id="10" stage="3" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:44 %v = fexp i32 @llvm.exp.f32, i32 %v95_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="4" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:48 %v55_1 = fexp i32 @llvm.exp.f32, i32 %v95_load_1

]]></Node>
<StgValue><ssdm name="v55_1"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="5" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:52 %v55_2 = fexp i32 @llvm.exp.f32, i32 %v95_load_2

]]></Node>
<StgValue><ssdm name="v55_2"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="6" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:56 %v55_3 = fexp i32 @llvm.exp.f32, i32 %v95_load_3

]]></Node>
<StgValue><ssdm name="v55_3"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="7" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:60 %v55_4 = fexp i32 @llvm.exp.f32, i32 %v95_load_4

]]></Node>
<StgValue><ssdm name="v55_4"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="8" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:64 %v55_5 = fexp i32 @llvm.exp.f32, i32 %v95_load_5

]]></Node>
<StgValue><ssdm name="v55_5"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="9" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:68 %v55_6 = fexp i32 @llvm.exp.f32, i32 %v95_load_6

]]></Node>
<StgValue><ssdm name="v55_6"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="10" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:72 %v55_7 = fexp i32 @llvm.exp.f32, i32 %v95_load_7

]]></Node>
<StgValue><ssdm name="v55_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="189" st_id="11" stage="2" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:44 %v = fexp i32 @llvm.exp.f32, i32 %v95_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="3" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:48 %v55_1 = fexp i32 @llvm.exp.f32, i32 %v95_load_1

]]></Node>
<StgValue><ssdm name="v55_1"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="4" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:52 %v55_2 = fexp i32 @llvm.exp.f32, i32 %v95_load_2

]]></Node>
<StgValue><ssdm name="v55_2"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="5" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:56 %v55_3 = fexp i32 @llvm.exp.f32, i32 %v95_load_3

]]></Node>
<StgValue><ssdm name="v55_3"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="6" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:60 %v55_4 = fexp i32 @llvm.exp.f32, i32 %v95_load_4

]]></Node>
<StgValue><ssdm name="v55_4"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="7" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:64 %v55_5 = fexp i32 @llvm.exp.f32, i32 %v95_load_5

]]></Node>
<StgValue><ssdm name="v55_5"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="8" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:68 %v55_6 = fexp i32 @llvm.exp.f32, i32 %v95_load_6

]]></Node>
<StgValue><ssdm name="v55_6"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="9" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:72 %v55_7 = fexp i32 @llvm.exp.f32, i32 %v95_load_7

]]></Node>
<StgValue><ssdm name="v55_7"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="10" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:76 %v55_8 = fexp i32 @llvm.exp.f32, i32 %v95_load_8

]]></Node>
<StgValue><ssdm name="v55_8"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="198" st_id="12" stage="1" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:44 %v = fexp i32 @llvm.exp.f32, i32 %v95_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="2" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:48 %v55_1 = fexp i32 @llvm.exp.f32, i32 %v95_load_1

]]></Node>
<StgValue><ssdm name="v55_1"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="3" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:52 %v55_2 = fexp i32 @llvm.exp.f32, i32 %v95_load_2

]]></Node>
<StgValue><ssdm name="v55_2"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="4" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:56 %v55_3 = fexp i32 @llvm.exp.f32, i32 %v95_load_3

]]></Node>
<StgValue><ssdm name="v55_3"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="5" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:60 %v55_4 = fexp i32 @llvm.exp.f32, i32 %v95_load_4

]]></Node>
<StgValue><ssdm name="v55_4"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="6" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:64 %v55_5 = fexp i32 @llvm.exp.f32, i32 %v95_load_5

]]></Node>
<StgValue><ssdm name="v55_5"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="7" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:68 %v55_6 = fexp i32 @llvm.exp.f32, i32 %v95_load_6

]]></Node>
<StgValue><ssdm name="v55_6"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="8" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:72 %v55_7 = fexp i32 @llvm.exp.f32, i32 %v95_load_7

]]></Node>
<StgValue><ssdm name="v55_7"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="9" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:76 %v55_8 = fexp i32 @llvm.exp.f32, i32 %v95_load_8

]]></Node>
<StgValue><ssdm name="v55_8"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="10" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:80 %v55_9 = fexp i32 @llvm.exp.f32, i32 %v95_load_9

]]></Node>
<StgValue><ssdm name="v55_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="208" st_id="13" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:46 %v1 = fadd i32 %inp_sumRow_load, i32 %v

]]></Node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:48 %v55_1 = fexp i32 @llvm.exp.f32, i32 %v95_load_1

]]></Node>
<StgValue><ssdm name="v55_1"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="2" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:52 %v55_2 = fexp i32 @llvm.exp.f32, i32 %v95_load_2

]]></Node>
<StgValue><ssdm name="v55_2"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="3" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:56 %v55_3 = fexp i32 @llvm.exp.f32, i32 %v95_load_3

]]></Node>
<StgValue><ssdm name="v55_3"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="4" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:60 %v55_4 = fexp i32 @llvm.exp.f32, i32 %v95_load_4

]]></Node>
<StgValue><ssdm name="v55_4"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="5" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:64 %v55_5 = fexp i32 @llvm.exp.f32, i32 %v95_load_5

]]></Node>
<StgValue><ssdm name="v55_5"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="6" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:68 %v55_6 = fexp i32 @llvm.exp.f32, i32 %v95_load_6

]]></Node>
<StgValue><ssdm name="v55_6"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="7" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:72 %v55_7 = fexp i32 @llvm.exp.f32, i32 %v95_load_7

]]></Node>
<StgValue><ssdm name="v55_7"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="8" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:76 %v55_8 = fexp i32 @llvm.exp.f32, i32 %v95_load_8

]]></Node>
<StgValue><ssdm name="v55_8"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="9" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:80 %v55_9 = fexp i32 @llvm.exp.f32, i32 %v95_load_9

]]></Node>
<StgValue><ssdm name="v55_9"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="10" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:84 %v55_s = fexp i32 @llvm.exp.f32, i32 %v95_load_10

]]></Node>
<StgValue><ssdm name="v55_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="219" st_id="14" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:46 %v1 = fadd i32 %inp_sumRow_load, i32 %v

]]></Node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:52 %v55_2 = fexp i32 @llvm.exp.f32, i32 %v95_load_2

]]></Node>
<StgValue><ssdm name="v55_2"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="2" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:56 %v55_3 = fexp i32 @llvm.exp.f32, i32 %v95_load_3

]]></Node>
<StgValue><ssdm name="v55_3"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="3" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:60 %v55_4 = fexp i32 @llvm.exp.f32, i32 %v95_load_4

]]></Node>
<StgValue><ssdm name="v55_4"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="4" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:64 %v55_5 = fexp i32 @llvm.exp.f32, i32 %v95_load_5

]]></Node>
<StgValue><ssdm name="v55_5"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="5" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:68 %v55_6 = fexp i32 @llvm.exp.f32, i32 %v95_load_6

]]></Node>
<StgValue><ssdm name="v55_6"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="6" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:72 %v55_7 = fexp i32 @llvm.exp.f32, i32 %v95_load_7

]]></Node>
<StgValue><ssdm name="v55_7"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="7" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:76 %v55_8 = fexp i32 @llvm.exp.f32, i32 %v95_load_8

]]></Node>
<StgValue><ssdm name="v55_8"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="8" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:80 %v55_9 = fexp i32 @llvm.exp.f32, i32 %v95_load_9

]]></Node>
<StgValue><ssdm name="v55_9"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="9" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:84 %v55_s = fexp i32 @llvm.exp.f32, i32 %v95_load_10

]]></Node>
<StgValue><ssdm name="v55_s"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="10" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:88 %v55_10 = fexp i32 @llvm.exp.f32, i32 %v95_load_11

]]></Node>
<StgValue><ssdm name="v55_10"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="230" st_id="15" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:46 %v1 = fadd i32 %inp_sumRow_load, i32 %v

]]></Node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:56 %v55_3 = fexp i32 @llvm.exp.f32, i32 %v95_load_3

]]></Node>
<StgValue><ssdm name="v55_3"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="2" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:60 %v55_4 = fexp i32 @llvm.exp.f32, i32 %v95_load_4

]]></Node>
<StgValue><ssdm name="v55_4"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="3" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:64 %v55_5 = fexp i32 @llvm.exp.f32, i32 %v95_load_5

]]></Node>
<StgValue><ssdm name="v55_5"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="4" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:68 %v55_6 = fexp i32 @llvm.exp.f32, i32 %v95_load_6

]]></Node>
<StgValue><ssdm name="v55_6"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="5" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:72 %v55_7 = fexp i32 @llvm.exp.f32, i32 %v95_load_7

]]></Node>
<StgValue><ssdm name="v55_7"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="6" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:76 %v55_8 = fexp i32 @llvm.exp.f32, i32 %v95_load_8

]]></Node>
<StgValue><ssdm name="v55_8"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="7" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:80 %v55_9 = fexp i32 @llvm.exp.f32, i32 %v95_load_9

]]></Node>
<StgValue><ssdm name="v55_9"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="8" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:84 %v55_s = fexp i32 @llvm.exp.f32, i32 %v95_load_10

]]></Node>
<StgValue><ssdm name="v55_s"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="9" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:88 %v55_10 = fexp i32 @llvm.exp.f32, i32 %v95_load_11

]]></Node>
<StgValue><ssdm name="v55_10"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="240" st_id="16" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:46 %v1 = fadd i32 %inp_sumRow_load, i32 %v

]]></Node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:60 %v55_4 = fexp i32 @llvm.exp.f32, i32 %v95_load_4

]]></Node>
<StgValue><ssdm name="v55_4"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="2" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:64 %v55_5 = fexp i32 @llvm.exp.f32, i32 %v95_load_5

]]></Node>
<StgValue><ssdm name="v55_5"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="3" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:68 %v55_6 = fexp i32 @llvm.exp.f32, i32 %v95_load_6

]]></Node>
<StgValue><ssdm name="v55_6"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="4" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:72 %v55_7 = fexp i32 @llvm.exp.f32, i32 %v95_load_7

]]></Node>
<StgValue><ssdm name="v55_7"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="5" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:76 %v55_8 = fexp i32 @llvm.exp.f32, i32 %v95_load_8

]]></Node>
<StgValue><ssdm name="v55_8"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="6" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:80 %v55_9 = fexp i32 @llvm.exp.f32, i32 %v95_load_9

]]></Node>
<StgValue><ssdm name="v55_9"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="7" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:84 %v55_s = fexp i32 @llvm.exp.f32, i32 %v95_load_10

]]></Node>
<StgValue><ssdm name="v55_s"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="8" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:88 %v55_10 = fexp i32 @llvm.exp.f32, i32 %v95_load_11

]]></Node>
<StgValue><ssdm name="v55_10"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="249" st_id="17" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:46 %v1 = fadd i32 %inp_sumRow_load, i32 %v

]]></Node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:64 %v55_5 = fexp i32 @llvm.exp.f32, i32 %v95_load_5

]]></Node>
<StgValue><ssdm name="v55_5"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="2" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:68 %v55_6 = fexp i32 @llvm.exp.f32, i32 %v95_load_6

]]></Node>
<StgValue><ssdm name="v55_6"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="3" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:72 %v55_7 = fexp i32 @llvm.exp.f32, i32 %v95_load_7

]]></Node>
<StgValue><ssdm name="v55_7"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="4" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:76 %v55_8 = fexp i32 @llvm.exp.f32, i32 %v95_load_8

]]></Node>
<StgValue><ssdm name="v55_8"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="5" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:80 %v55_9 = fexp i32 @llvm.exp.f32, i32 %v95_load_9

]]></Node>
<StgValue><ssdm name="v55_9"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="6" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:84 %v55_s = fexp i32 @llvm.exp.f32, i32 %v95_load_10

]]></Node>
<StgValue><ssdm name="v55_s"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="7" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:88 %v55_10 = fexp i32 @llvm.exp.f32, i32 %v95_load_11

]]></Node>
<StgValue><ssdm name="v55_10"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="257" st_id="18" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:50 %v58_1 = fadd i32 %v1, i32 %v55_1

]]></Node>
<StgValue><ssdm name="v58_1"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:68 %v55_6 = fexp i32 @llvm.exp.f32, i32 %v95_load_6

]]></Node>
<StgValue><ssdm name="v55_6"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="2" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:72 %v55_7 = fexp i32 @llvm.exp.f32, i32 %v95_load_7

]]></Node>
<StgValue><ssdm name="v55_7"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="3" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:76 %v55_8 = fexp i32 @llvm.exp.f32, i32 %v95_load_8

]]></Node>
<StgValue><ssdm name="v55_8"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="4" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:80 %v55_9 = fexp i32 @llvm.exp.f32, i32 %v95_load_9

]]></Node>
<StgValue><ssdm name="v55_9"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="5" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:84 %v55_s = fexp i32 @llvm.exp.f32, i32 %v95_load_10

]]></Node>
<StgValue><ssdm name="v55_s"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="6" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:88 %v55_10 = fexp i32 @llvm.exp.f32, i32 %v95_load_11

]]></Node>
<StgValue><ssdm name="v55_10"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="264" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
l_j4.i.split:45 %store_ln107 = store i32 %v, i8 %v95_addr

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
l_j4.i.split:49 %store_ln107 = store i32 %v55_1, i8 %v95_addr_1

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:50 %v58_1 = fadd i32 %v1, i32 %v55_1

]]></Node>
<StgValue><ssdm name="v58_1"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:72 %v55_7 = fexp i32 @llvm.exp.f32, i32 %v95_load_7

]]></Node>
<StgValue><ssdm name="v55_7"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="2" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:76 %v55_8 = fexp i32 @llvm.exp.f32, i32 %v95_load_8

]]></Node>
<StgValue><ssdm name="v55_8"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="3" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:80 %v55_9 = fexp i32 @llvm.exp.f32, i32 %v95_load_9

]]></Node>
<StgValue><ssdm name="v55_9"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="4" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:84 %v55_s = fexp i32 @llvm.exp.f32, i32 %v95_load_10

]]></Node>
<StgValue><ssdm name="v55_s"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="5" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:88 %v55_10 = fexp i32 @llvm.exp.f32, i32 %v95_load_11

]]></Node>
<StgValue><ssdm name="v55_10"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="272" st_id="20" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:50 %v58_1 = fadd i32 %v1, i32 %v55_1

]]></Node>
<StgValue><ssdm name="v58_1"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
l_j4.i.split:53 %store_ln107 = store i32 %v55_2, i8 %v95_addr_2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
l_j4.i.split:57 %store_ln107 = store i32 %v55_3, i8 %v95_addr_3

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:76 %v55_8 = fexp i32 @llvm.exp.f32, i32 %v95_load_8

]]></Node>
<StgValue><ssdm name="v55_8"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="2" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:80 %v55_9 = fexp i32 @llvm.exp.f32, i32 %v95_load_9

]]></Node>
<StgValue><ssdm name="v55_9"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="3" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:84 %v55_s = fexp i32 @llvm.exp.f32, i32 %v95_load_10

]]></Node>
<StgValue><ssdm name="v55_s"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="4" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:88 %v55_10 = fexp i32 @llvm.exp.f32, i32 %v95_load_11

]]></Node>
<StgValue><ssdm name="v55_10"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="279" st_id="21" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:50 %v58_1 = fadd i32 %v1, i32 %v55_1

]]></Node>
<StgValue><ssdm name="v58_1"/></StgValue>
</operation>

<operation id="280" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
l_j4.i.split:61 %store_ln107 = store i32 %v55_4, i8 %v95_addr_4

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="281" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
l_j4.i.split:65 %store_ln107 = store i32 %v55_5, i8 %v95_addr_5

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="282" st_id="21" stage="1" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:80 %v55_9 = fexp i32 @llvm.exp.f32, i32 %v95_load_9

]]></Node>
<StgValue><ssdm name="v55_9"/></StgValue>
</operation>

<operation id="283" st_id="21" stage="2" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:84 %v55_s = fexp i32 @llvm.exp.f32, i32 %v95_load_10

]]></Node>
<StgValue><ssdm name="v55_s"/></StgValue>
</operation>

<operation id="284" st_id="21" stage="3" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:88 %v55_10 = fexp i32 @llvm.exp.f32, i32 %v95_load_11

]]></Node>
<StgValue><ssdm name="v55_10"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="285" st_id="22" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:50 %v58_1 = fadd i32 %v1, i32 %v55_1

]]></Node>
<StgValue><ssdm name="v58_1"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
l_j4.i.split:69 %store_ln107 = store i32 %v55_6, i8 %v95_addr_6

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
l_j4.i.split:73 %store_ln107 = store i32 %v55_7, i8 %v95_addr_7

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="1" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:84 %v55_s = fexp i32 @llvm.exp.f32, i32 %v95_load_10

]]></Node>
<StgValue><ssdm name="v55_s"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="2" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:88 %v55_10 = fexp i32 @llvm.exp.f32, i32 %v95_load_11

]]></Node>
<StgValue><ssdm name="v55_10"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="290" st_id="23" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:54 %v58_2 = fadd i32 %v58_1, i32 %v55_2

]]></Node>
<StgValue><ssdm name="v58_2"/></StgValue>
</operation>

<operation id="291" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
l_j4.i.split:77 %store_ln107 = store i32 %v55_8, i8 %v95_addr_8

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="292" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
l_j4.i.split:81 %store_ln107 = store i32 %v55_9, i8 %v95_addr_9

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="293" st_id="23" stage="1" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:88 %v55_10 = fexp i32 @llvm.exp.f32, i32 %v95_load_11

]]></Node>
<StgValue><ssdm name="v55_10"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="294" st_id="24" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:54 %v58_2 = fadd i32 %v58_1, i32 %v55_2

]]></Node>
<StgValue><ssdm name="v58_2"/></StgValue>
</operation>

<operation id="295" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
l_j4.i.split:85 %store_ln107 = store i32 %v55_s, i8 %v95_addr_10

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="296" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
l_j4.i.split:89 %store_ln107 = store i32 %v55_10, i8 %v95_addr_11

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="297" st_id="25" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:54 %v58_2 = fadd i32 %v58_1, i32 %v55_2

]]></Node>
<StgValue><ssdm name="v58_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="298" st_id="26" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:54 %v58_2 = fadd i32 %v58_1, i32 %v55_2

]]></Node>
<StgValue><ssdm name="v58_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="299" st_id="27" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:54 %v58_2 = fadd i32 %v58_1, i32 %v55_2

]]></Node>
<StgValue><ssdm name="v58_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="300" st_id="28" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:58 %v58_3 = fadd i32 %v58_2, i32 %v55_3

]]></Node>
<StgValue><ssdm name="v58_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="301" st_id="29" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:58 %v58_3 = fadd i32 %v58_2, i32 %v55_3

]]></Node>
<StgValue><ssdm name="v58_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="302" st_id="30" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:58 %v58_3 = fadd i32 %v58_2, i32 %v55_3

]]></Node>
<StgValue><ssdm name="v58_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="303" st_id="31" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:58 %v58_3 = fadd i32 %v58_2, i32 %v55_3

]]></Node>
<StgValue><ssdm name="v58_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="304" st_id="32" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:58 %v58_3 = fadd i32 %v58_2, i32 %v55_3

]]></Node>
<StgValue><ssdm name="v58_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="305" st_id="33" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:62 %v58_4 = fadd i32 %v58_3, i32 %v55_4

]]></Node>
<StgValue><ssdm name="v58_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="306" st_id="34" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:62 %v58_4 = fadd i32 %v58_3, i32 %v55_4

]]></Node>
<StgValue><ssdm name="v58_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="307" st_id="35" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:62 %v58_4 = fadd i32 %v58_3, i32 %v55_4

]]></Node>
<StgValue><ssdm name="v58_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="308" st_id="36" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:62 %v58_4 = fadd i32 %v58_3, i32 %v55_4

]]></Node>
<StgValue><ssdm name="v58_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="309" st_id="37" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:62 %v58_4 = fadd i32 %v58_3, i32 %v55_4

]]></Node>
<StgValue><ssdm name="v58_4"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="310" st_id="38" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:66 %v58_5 = fadd i32 %v58_4, i32 %v55_5

]]></Node>
<StgValue><ssdm name="v58_5"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="311" st_id="39" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:66 %v58_5 = fadd i32 %v58_4, i32 %v55_5

]]></Node>
<StgValue><ssdm name="v58_5"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="312" st_id="40" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:66 %v58_5 = fadd i32 %v58_4, i32 %v55_5

]]></Node>
<StgValue><ssdm name="v58_5"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="313" st_id="41" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:66 %v58_5 = fadd i32 %v58_4, i32 %v55_5

]]></Node>
<StgValue><ssdm name="v58_5"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="314" st_id="42" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:66 %v58_5 = fadd i32 %v58_4, i32 %v55_5

]]></Node>
<StgValue><ssdm name="v58_5"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="315" st_id="43" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:70 %v58_6 = fadd i32 %v58_5, i32 %v55_6

]]></Node>
<StgValue><ssdm name="v58_6"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="316" st_id="44" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:70 %v58_6 = fadd i32 %v58_5, i32 %v55_6

]]></Node>
<StgValue><ssdm name="v58_6"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="317" st_id="45" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:70 %v58_6 = fadd i32 %v58_5, i32 %v55_6

]]></Node>
<StgValue><ssdm name="v58_6"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="318" st_id="46" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:70 %v58_6 = fadd i32 %v58_5, i32 %v55_6

]]></Node>
<StgValue><ssdm name="v58_6"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="319" st_id="47" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:70 %v58_6 = fadd i32 %v58_5, i32 %v55_6

]]></Node>
<StgValue><ssdm name="v58_6"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="320" st_id="48" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:74 %v58_7 = fadd i32 %v58_6, i32 %v55_7

]]></Node>
<StgValue><ssdm name="v58_7"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="321" st_id="49" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:74 %v58_7 = fadd i32 %v58_6, i32 %v55_7

]]></Node>
<StgValue><ssdm name="v58_7"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="322" st_id="50" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:74 %v58_7 = fadd i32 %v58_6, i32 %v55_7

]]></Node>
<StgValue><ssdm name="v58_7"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="323" st_id="51" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:74 %v58_7 = fadd i32 %v58_6, i32 %v55_7

]]></Node>
<StgValue><ssdm name="v58_7"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="324" st_id="52" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:74 %v58_7 = fadd i32 %v58_6, i32 %v55_7

]]></Node>
<StgValue><ssdm name="v58_7"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="325" st_id="53" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:78 %v58_8 = fadd i32 %v58_7, i32 %v55_8

]]></Node>
<StgValue><ssdm name="v58_8"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="326" st_id="54" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:78 %v58_8 = fadd i32 %v58_7, i32 %v55_8

]]></Node>
<StgValue><ssdm name="v58_8"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="327" st_id="55" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:78 %v58_8 = fadd i32 %v58_7, i32 %v55_8

]]></Node>
<StgValue><ssdm name="v58_8"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="328" st_id="56" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:78 %v58_8 = fadd i32 %v58_7, i32 %v55_8

]]></Node>
<StgValue><ssdm name="v58_8"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="329" st_id="57" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:78 %v58_8 = fadd i32 %v58_7, i32 %v55_8

]]></Node>
<StgValue><ssdm name="v58_8"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="330" st_id="58" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:82 %v58_9 = fadd i32 %v58_8, i32 %v55_9

]]></Node>
<StgValue><ssdm name="v58_9"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="331" st_id="59" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:82 %v58_9 = fadd i32 %v58_8, i32 %v55_9

]]></Node>
<StgValue><ssdm name="v58_9"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="332" st_id="60" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:82 %v58_9 = fadd i32 %v58_8, i32 %v55_9

]]></Node>
<StgValue><ssdm name="v58_9"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="333" st_id="61" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:82 %v58_9 = fadd i32 %v58_8, i32 %v55_9

]]></Node>
<StgValue><ssdm name="v58_9"/></StgValue>
</operation>

<operation id="348" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
l_j5.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="334" st_id="62" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:82 %v58_9 = fadd i32 %v58_8, i32 %v55_9

]]></Node>
<StgValue><ssdm name="v58_9"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="335" st_id="63" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:86 %v58_s = fadd i32 %v58_9, i32 %v55_s

]]></Node>
<StgValue><ssdm name="v58_s"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="336" st_id="64" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:86 %v58_s = fadd i32 %v58_9, i32 %v55_s

]]></Node>
<StgValue><ssdm name="v58_s"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="337" st_id="65" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:86 %v58_s = fadd i32 %v58_9, i32 %v55_s

]]></Node>
<StgValue><ssdm name="v58_s"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="338" st_id="66" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:86 %v58_s = fadd i32 %v58_9, i32 %v55_s

]]></Node>
<StgValue><ssdm name="v58_s"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="339" st_id="67" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:86 %v58_s = fadd i32 %v58_9, i32 %v55_s

]]></Node>
<StgValue><ssdm name="v58_s"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="340" st_id="68" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:90 %v58_10 = fadd i32 %v58_s, i32 %v55_10

]]></Node>
<StgValue><ssdm name="v58_10"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="341" st_id="69" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:90 %v58_10 = fadd i32 %v58_s, i32 %v55_10

]]></Node>
<StgValue><ssdm name="v58_10"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="342" st_id="70" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:90 %v58_10 = fadd i32 %v58_s, i32 %v55_10

]]></Node>
<StgValue><ssdm name="v58_10"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="343" st_id="71" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:90 %v58_10 = fadd i32 %v58_s, i32 %v55_10

]]></Node>
<StgValue><ssdm name="v58_10"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="344" st_id="72" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j4.i.split:90 %v58_10 = fadd i32 %v58_s, i32 %v55_10

]]></Node>
<StgValue><ssdm name="v58_10"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="345" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j4.i.split:40 %specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln103"/></StgValue>
</operation>

<operation id="346" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
l_j4.i.split:91 %store_ln109 = store i32 %v58_10, i4 %inp_sumRow_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="347" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
l_j4.i.split:93 %br_ln103 = br void %l_j4.i

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
