
PID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c6ac  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000418  0800c898  0800c898  0001c898  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ccb0  0800ccb0  00020a00  2**0
                  CONTENTS
  4 .ARM          00000008  0800ccb0  0800ccb0  0001ccb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ccb8  0800ccb8  00020a00  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800ccb8  0800ccb8  0001ccb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ccc0  0800ccc0  0001ccc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000a00  20000000  0800ccc4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005a50  20000a00  0800d6c4  00020a00  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006450  0800d6c4  00026450  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020a00  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f952  00000000  00000000  00020a29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002df6  00000000  00000000  0003037b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001040  00000000  00000000  00033178  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f10  00000000  00000000  000341b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c30c  00000000  00000000  000350c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013e59  00000000  00000000  000513d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b069  00000000  00000000  0006522d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00100296  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005670  00000000  00000000  001002e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000a00 	.word	0x20000a00
 8000204:	00000000 	.word	0x00000000
 8000208:	0800c87c 	.word	0x0800c87c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000a04 	.word	0x20000a04
 8000224:	0800c87c 	.word	0x0800c87c

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2f>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b68:	bf24      	itt	cs
 8000b6a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b6e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b72:	d90d      	bls.n	8000b90 <__aeabi_d2f+0x30>
 8000b74:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b78:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b7c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b80:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b84:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b88:	bf08      	it	eq
 8000b8a:	f020 0001 	biceq.w	r0, r0, #1
 8000b8e:	4770      	bx	lr
 8000b90:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b94:	d121      	bne.n	8000bda <__aeabi_d2f+0x7a>
 8000b96:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b9a:	bfbc      	itt	lt
 8000b9c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ba0:	4770      	bxlt	lr
 8000ba2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ba6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000baa:	f1c2 0218 	rsb	r2, r2, #24
 8000bae:	f1c2 0c20 	rsb	ip, r2, #32
 8000bb2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bb6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bba:	bf18      	it	ne
 8000bbc:	f040 0001 	orrne.w	r0, r0, #1
 8000bc0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bcc:	ea40 000c 	orr.w	r0, r0, ip
 8000bd0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bd4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd8:	e7cc      	b.n	8000b74 <__aeabi_d2f+0x14>
 8000bda:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bde:	d107      	bne.n	8000bf0 <__aeabi_d2f+0x90>
 8000be0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000be4:	bf1e      	ittt	ne
 8000be6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bea:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bee:	4770      	bxne	lr
 8000bf0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bf4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop

08000c00 <__aeabi_frsub>:
 8000c00:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c04:	e002      	b.n	8000c0c <__addsf3>
 8000c06:	bf00      	nop

08000c08 <__aeabi_fsub>:
 8000c08:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c0c <__addsf3>:
 8000c0c:	0042      	lsls	r2, r0, #1
 8000c0e:	bf1f      	itttt	ne
 8000c10:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c14:	ea92 0f03 	teqne	r2, r3
 8000c18:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c1c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c20:	d06a      	beq.n	8000cf8 <__addsf3+0xec>
 8000c22:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c26:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c2a:	bfc1      	itttt	gt
 8000c2c:	18d2      	addgt	r2, r2, r3
 8000c2e:	4041      	eorgt	r1, r0
 8000c30:	4048      	eorgt	r0, r1
 8000c32:	4041      	eorgt	r1, r0
 8000c34:	bfb8      	it	lt
 8000c36:	425b      	neglt	r3, r3
 8000c38:	2b19      	cmp	r3, #25
 8000c3a:	bf88      	it	hi
 8000c3c:	4770      	bxhi	lr
 8000c3e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c42:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c46:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c4a:	bf18      	it	ne
 8000c4c:	4240      	negne	r0, r0
 8000c4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c52:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c56:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c5a:	bf18      	it	ne
 8000c5c:	4249      	negne	r1, r1
 8000c5e:	ea92 0f03 	teq	r2, r3
 8000c62:	d03f      	beq.n	8000ce4 <__addsf3+0xd8>
 8000c64:	f1a2 0201 	sub.w	r2, r2, #1
 8000c68:	fa41 fc03 	asr.w	ip, r1, r3
 8000c6c:	eb10 000c 	adds.w	r0, r0, ip
 8000c70:	f1c3 0320 	rsb	r3, r3, #32
 8000c74:	fa01 f103 	lsl.w	r1, r1, r3
 8000c78:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c7c:	d502      	bpl.n	8000c84 <__addsf3+0x78>
 8000c7e:	4249      	negs	r1, r1
 8000c80:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c84:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c88:	d313      	bcc.n	8000cb2 <__addsf3+0xa6>
 8000c8a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c8e:	d306      	bcc.n	8000c9e <__addsf3+0x92>
 8000c90:	0840      	lsrs	r0, r0, #1
 8000c92:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c96:	f102 0201 	add.w	r2, r2, #1
 8000c9a:	2afe      	cmp	r2, #254	; 0xfe
 8000c9c:	d251      	bcs.n	8000d42 <__addsf3+0x136>
 8000c9e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ca2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ca6:	bf08      	it	eq
 8000ca8:	f020 0001 	biceq.w	r0, r0, #1
 8000cac:	ea40 0003 	orr.w	r0, r0, r3
 8000cb0:	4770      	bx	lr
 8000cb2:	0049      	lsls	r1, r1, #1
 8000cb4:	eb40 0000 	adc.w	r0, r0, r0
 8000cb8:	3a01      	subs	r2, #1
 8000cba:	bf28      	it	cs
 8000cbc:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000cc0:	d2ed      	bcs.n	8000c9e <__addsf3+0x92>
 8000cc2:	fab0 fc80 	clz	ip, r0
 8000cc6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cca:	ebb2 020c 	subs.w	r2, r2, ip
 8000cce:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cd2:	bfaa      	itet	ge
 8000cd4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cd8:	4252      	neglt	r2, r2
 8000cda:	4318      	orrge	r0, r3
 8000cdc:	bfbc      	itt	lt
 8000cde:	40d0      	lsrlt	r0, r2
 8000ce0:	4318      	orrlt	r0, r3
 8000ce2:	4770      	bx	lr
 8000ce4:	f092 0f00 	teq	r2, #0
 8000ce8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000cec:	bf06      	itte	eq
 8000cee:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cf2:	3201      	addeq	r2, #1
 8000cf4:	3b01      	subne	r3, #1
 8000cf6:	e7b5      	b.n	8000c64 <__addsf3+0x58>
 8000cf8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cfc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d00:	bf18      	it	ne
 8000d02:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d06:	d021      	beq.n	8000d4c <__addsf3+0x140>
 8000d08:	ea92 0f03 	teq	r2, r3
 8000d0c:	d004      	beq.n	8000d18 <__addsf3+0x10c>
 8000d0e:	f092 0f00 	teq	r2, #0
 8000d12:	bf08      	it	eq
 8000d14:	4608      	moveq	r0, r1
 8000d16:	4770      	bx	lr
 8000d18:	ea90 0f01 	teq	r0, r1
 8000d1c:	bf1c      	itt	ne
 8000d1e:	2000      	movne	r0, #0
 8000d20:	4770      	bxne	lr
 8000d22:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d26:	d104      	bne.n	8000d32 <__addsf3+0x126>
 8000d28:	0040      	lsls	r0, r0, #1
 8000d2a:	bf28      	it	cs
 8000d2c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d30:	4770      	bx	lr
 8000d32:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d36:	bf3c      	itt	cc
 8000d38:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d3c:	4770      	bxcc	lr
 8000d3e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d42:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d46:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d4a:	4770      	bx	lr
 8000d4c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d50:	bf16      	itet	ne
 8000d52:	4608      	movne	r0, r1
 8000d54:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d58:	4601      	movne	r1, r0
 8000d5a:	0242      	lsls	r2, r0, #9
 8000d5c:	bf06      	itte	eq
 8000d5e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d62:	ea90 0f01 	teqeq	r0, r1
 8000d66:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d6a:	4770      	bx	lr

08000d6c <__aeabi_ui2f>:
 8000d6c:	f04f 0300 	mov.w	r3, #0
 8000d70:	e004      	b.n	8000d7c <__aeabi_i2f+0x8>
 8000d72:	bf00      	nop

08000d74 <__aeabi_i2f>:
 8000d74:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d78:	bf48      	it	mi
 8000d7a:	4240      	negmi	r0, r0
 8000d7c:	ea5f 0c00 	movs.w	ip, r0
 8000d80:	bf08      	it	eq
 8000d82:	4770      	bxeq	lr
 8000d84:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d88:	4601      	mov	r1, r0
 8000d8a:	f04f 0000 	mov.w	r0, #0
 8000d8e:	e01c      	b.n	8000dca <__aeabi_l2f+0x2a>

08000d90 <__aeabi_ul2f>:
 8000d90:	ea50 0201 	orrs.w	r2, r0, r1
 8000d94:	bf08      	it	eq
 8000d96:	4770      	bxeq	lr
 8000d98:	f04f 0300 	mov.w	r3, #0
 8000d9c:	e00a      	b.n	8000db4 <__aeabi_l2f+0x14>
 8000d9e:	bf00      	nop

08000da0 <__aeabi_l2f>:
 8000da0:	ea50 0201 	orrs.w	r2, r0, r1
 8000da4:	bf08      	it	eq
 8000da6:	4770      	bxeq	lr
 8000da8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000dac:	d502      	bpl.n	8000db4 <__aeabi_l2f+0x14>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	ea5f 0c01 	movs.w	ip, r1
 8000db8:	bf02      	ittt	eq
 8000dba:	4684      	moveq	ip, r0
 8000dbc:	4601      	moveq	r1, r0
 8000dbe:	2000      	moveq	r0, #0
 8000dc0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000dc4:	bf08      	it	eq
 8000dc6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000dca:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dce:	fabc f28c 	clz	r2, ip
 8000dd2:	3a08      	subs	r2, #8
 8000dd4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dd8:	db10      	blt.n	8000dfc <__aeabi_l2f+0x5c>
 8000dda:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dde:	4463      	add	r3, ip
 8000de0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de4:	f1c2 0220 	rsb	r2, r2, #32
 8000de8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000dec:	fa20 f202 	lsr.w	r2, r0, r2
 8000df0:	eb43 0002 	adc.w	r0, r3, r2
 8000df4:	bf08      	it	eq
 8000df6:	f020 0001 	biceq.w	r0, r0, #1
 8000dfa:	4770      	bx	lr
 8000dfc:	f102 0220 	add.w	r2, r2, #32
 8000e00:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e04:	f1c2 0220 	rsb	r2, r2, #32
 8000e08:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e0c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e10:	eb43 0002 	adc.w	r0, r3, r2
 8000e14:	bf08      	it	eq
 8000e16:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e1a:	4770      	bx	lr

08000e1c <__aeabi_fmul>:
 8000e1c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e20:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e24:	bf1e      	ittt	ne
 8000e26:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2a:	ea92 0f0c 	teqne	r2, ip
 8000e2e:	ea93 0f0c 	teqne	r3, ip
 8000e32:	d06f      	beq.n	8000f14 <__aeabi_fmul+0xf8>
 8000e34:	441a      	add	r2, r3
 8000e36:	ea80 0c01 	eor.w	ip, r0, r1
 8000e3a:	0240      	lsls	r0, r0, #9
 8000e3c:	bf18      	it	ne
 8000e3e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e42:	d01e      	beq.n	8000e82 <__aeabi_fmul+0x66>
 8000e44:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e48:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e4c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e50:	fba0 3101 	umull	r3, r1, r0, r1
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e58:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e5c:	bf3e      	ittt	cc
 8000e5e:	0049      	lslcc	r1, r1, #1
 8000e60:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e64:	005b      	lslcc	r3, r3, #1
 8000e66:	ea40 0001 	orr.w	r0, r0, r1
 8000e6a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e6e:	2afd      	cmp	r2, #253	; 0xfd
 8000e70:	d81d      	bhi.n	8000eae <__aeabi_fmul+0x92>
 8000e72:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e76:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e7a:	bf08      	it	eq
 8000e7c:	f020 0001 	biceq.w	r0, r0, #1
 8000e80:	4770      	bx	lr
 8000e82:	f090 0f00 	teq	r0, #0
 8000e86:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e8a:	bf08      	it	eq
 8000e8c:	0249      	lsleq	r1, r1, #9
 8000e8e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e92:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e96:	3a7f      	subs	r2, #127	; 0x7f
 8000e98:	bfc2      	ittt	gt
 8000e9a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e9e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ea2:	4770      	bxgt	lr
 8000ea4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea8:	f04f 0300 	mov.w	r3, #0
 8000eac:	3a01      	subs	r2, #1
 8000eae:	dc5d      	bgt.n	8000f6c <__aeabi_fmul+0x150>
 8000eb0:	f112 0f19 	cmn.w	r2, #25
 8000eb4:	bfdc      	itt	le
 8000eb6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000eba:	4770      	bxle	lr
 8000ebc:	f1c2 0200 	rsb	r2, r2, #0
 8000ec0:	0041      	lsls	r1, r0, #1
 8000ec2:	fa21 f102 	lsr.w	r1, r1, r2
 8000ec6:	f1c2 0220 	rsb	r2, r2, #32
 8000eca:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ece:	ea5f 0031 	movs.w	r0, r1, rrx
 8000ed2:	f140 0000 	adc.w	r0, r0, #0
 8000ed6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000eda:	bf08      	it	eq
 8000edc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ee0:	4770      	bx	lr
 8000ee2:	f092 0f00 	teq	r2, #0
 8000ee6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eea:	bf02      	ittt	eq
 8000eec:	0040      	lsleq	r0, r0, #1
 8000eee:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ef2:	3a01      	subeq	r2, #1
 8000ef4:	d0f9      	beq.n	8000eea <__aeabi_fmul+0xce>
 8000ef6:	ea40 000c 	orr.w	r0, r0, ip
 8000efa:	f093 0f00 	teq	r3, #0
 8000efe:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f02:	bf02      	ittt	eq
 8000f04:	0049      	lsleq	r1, r1, #1
 8000f06:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f0a:	3b01      	subeq	r3, #1
 8000f0c:	d0f9      	beq.n	8000f02 <__aeabi_fmul+0xe6>
 8000f0e:	ea41 010c 	orr.w	r1, r1, ip
 8000f12:	e78f      	b.n	8000e34 <__aeabi_fmul+0x18>
 8000f14:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f18:	ea92 0f0c 	teq	r2, ip
 8000f1c:	bf18      	it	ne
 8000f1e:	ea93 0f0c 	teqne	r3, ip
 8000f22:	d00a      	beq.n	8000f3a <__aeabi_fmul+0x11e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1d8      	bne.n	8000ee2 <__aeabi_fmul+0xc6>
 8000f30:	ea80 0001 	eor.w	r0, r0, r1
 8000f34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f38:	4770      	bx	lr
 8000f3a:	f090 0f00 	teq	r0, #0
 8000f3e:	bf17      	itett	ne
 8000f40:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f44:	4608      	moveq	r0, r1
 8000f46:	f091 0f00 	teqne	r1, #0
 8000f4a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f4e:	d014      	beq.n	8000f7a <__aeabi_fmul+0x15e>
 8000f50:	ea92 0f0c 	teq	r2, ip
 8000f54:	d101      	bne.n	8000f5a <__aeabi_fmul+0x13e>
 8000f56:	0242      	lsls	r2, r0, #9
 8000f58:	d10f      	bne.n	8000f7a <__aeabi_fmul+0x15e>
 8000f5a:	ea93 0f0c 	teq	r3, ip
 8000f5e:	d103      	bne.n	8000f68 <__aeabi_fmul+0x14c>
 8000f60:	024b      	lsls	r3, r1, #9
 8000f62:	bf18      	it	ne
 8000f64:	4608      	movne	r0, r1
 8000f66:	d108      	bne.n	8000f7a <__aeabi_fmul+0x15e>
 8000f68:	ea80 0001 	eor.w	r0, r0, r1
 8000f6c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f78:	4770      	bx	lr
 8000f7a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f7e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f82:	4770      	bx	lr

08000f84 <__aeabi_fdiv>:
 8000f84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f8c:	bf1e      	ittt	ne
 8000f8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f92:	ea92 0f0c 	teqne	r2, ip
 8000f96:	ea93 0f0c 	teqne	r3, ip
 8000f9a:	d069      	beq.n	8001070 <__aeabi_fdiv+0xec>
 8000f9c:	eba2 0203 	sub.w	r2, r2, r3
 8000fa0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fa4:	0249      	lsls	r1, r1, #9
 8000fa6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000faa:	d037      	beq.n	800101c <__aeabi_fdiv+0x98>
 8000fac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000fb0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000fb4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000fb8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000fbc:	428b      	cmp	r3, r1
 8000fbe:	bf38      	it	cc
 8000fc0:	005b      	lslcc	r3, r3, #1
 8000fc2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000fc6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000fca:	428b      	cmp	r3, r1
 8000fcc:	bf24      	itt	cs
 8000fce:	1a5b      	subcs	r3, r3, r1
 8000fd0:	ea40 000c 	orrcs.w	r0, r0, ip
 8000fd4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000fd8:	bf24      	itt	cs
 8000fda:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000fde:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000fe2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000fe6:	bf24      	itt	cs
 8000fe8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000fec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ff0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ff4:	bf24      	itt	cs
 8000ff6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ffa:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ffe:	011b      	lsls	r3, r3, #4
 8001000:	bf18      	it	ne
 8001002:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001006:	d1e0      	bne.n	8000fca <__aeabi_fdiv+0x46>
 8001008:	2afd      	cmp	r2, #253	; 0xfd
 800100a:	f63f af50 	bhi.w	8000eae <__aeabi_fmul+0x92>
 800100e:	428b      	cmp	r3, r1
 8001010:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001014:	bf08      	it	eq
 8001016:	f020 0001 	biceq.w	r0, r0, #1
 800101a:	4770      	bx	lr
 800101c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001020:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001024:	327f      	adds	r2, #127	; 0x7f
 8001026:	bfc2      	ittt	gt
 8001028:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800102c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001030:	4770      	bxgt	lr
 8001032:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001036:	f04f 0300 	mov.w	r3, #0
 800103a:	3a01      	subs	r2, #1
 800103c:	e737      	b.n	8000eae <__aeabi_fmul+0x92>
 800103e:	f092 0f00 	teq	r2, #0
 8001042:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001046:	bf02      	ittt	eq
 8001048:	0040      	lsleq	r0, r0, #1
 800104a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800104e:	3a01      	subeq	r2, #1
 8001050:	d0f9      	beq.n	8001046 <__aeabi_fdiv+0xc2>
 8001052:	ea40 000c 	orr.w	r0, r0, ip
 8001056:	f093 0f00 	teq	r3, #0
 800105a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800105e:	bf02      	ittt	eq
 8001060:	0049      	lsleq	r1, r1, #1
 8001062:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001066:	3b01      	subeq	r3, #1
 8001068:	d0f9      	beq.n	800105e <__aeabi_fdiv+0xda>
 800106a:	ea41 010c 	orr.w	r1, r1, ip
 800106e:	e795      	b.n	8000f9c <__aeabi_fdiv+0x18>
 8001070:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001074:	ea92 0f0c 	teq	r2, ip
 8001078:	d108      	bne.n	800108c <__aeabi_fdiv+0x108>
 800107a:	0242      	lsls	r2, r0, #9
 800107c:	f47f af7d 	bne.w	8000f7a <__aeabi_fmul+0x15e>
 8001080:	ea93 0f0c 	teq	r3, ip
 8001084:	f47f af70 	bne.w	8000f68 <__aeabi_fmul+0x14c>
 8001088:	4608      	mov	r0, r1
 800108a:	e776      	b.n	8000f7a <__aeabi_fmul+0x15e>
 800108c:	ea93 0f0c 	teq	r3, ip
 8001090:	d104      	bne.n	800109c <__aeabi_fdiv+0x118>
 8001092:	024b      	lsls	r3, r1, #9
 8001094:	f43f af4c 	beq.w	8000f30 <__aeabi_fmul+0x114>
 8001098:	4608      	mov	r0, r1
 800109a:	e76e      	b.n	8000f7a <__aeabi_fmul+0x15e>
 800109c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010a0:	bf18      	it	ne
 80010a2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010a6:	d1ca      	bne.n	800103e <__aeabi_fdiv+0xba>
 80010a8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010ac:	f47f af5c 	bne.w	8000f68 <__aeabi_fmul+0x14c>
 80010b0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010b4:	f47f af3c 	bne.w	8000f30 <__aeabi_fmul+0x114>
 80010b8:	e75f      	b.n	8000f7a <__aeabi_fmul+0x15e>
 80010ba:	bf00      	nop

080010bc <__gesf2>:
 80010bc:	f04f 3cff 	mov.w	ip, #4294967295
 80010c0:	e006      	b.n	80010d0 <__cmpsf2+0x4>
 80010c2:	bf00      	nop

080010c4 <__lesf2>:
 80010c4:	f04f 0c01 	mov.w	ip, #1
 80010c8:	e002      	b.n	80010d0 <__cmpsf2+0x4>
 80010ca:	bf00      	nop

080010cc <__cmpsf2>:
 80010cc:	f04f 0c01 	mov.w	ip, #1
 80010d0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80010d4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010dc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010e0:	bf18      	it	ne
 80010e2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80010e6:	d011      	beq.n	800110c <__cmpsf2+0x40>
 80010e8:	b001      	add	sp, #4
 80010ea:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80010ee:	bf18      	it	ne
 80010f0:	ea90 0f01 	teqne	r0, r1
 80010f4:	bf58      	it	pl
 80010f6:	ebb2 0003 	subspl.w	r0, r2, r3
 80010fa:	bf88      	it	hi
 80010fc:	17c8      	asrhi	r0, r1, #31
 80010fe:	bf38      	it	cc
 8001100:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001104:	bf18      	it	ne
 8001106:	f040 0001 	orrne.w	r0, r0, #1
 800110a:	4770      	bx	lr
 800110c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001110:	d102      	bne.n	8001118 <__cmpsf2+0x4c>
 8001112:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001116:	d105      	bne.n	8001124 <__cmpsf2+0x58>
 8001118:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800111c:	d1e4      	bne.n	80010e8 <__cmpsf2+0x1c>
 800111e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001122:	d0e1      	beq.n	80010e8 <__cmpsf2+0x1c>
 8001124:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop

0800112c <__aeabi_cfrcmple>:
 800112c:	4684      	mov	ip, r0
 800112e:	4608      	mov	r0, r1
 8001130:	4661      	mov	r1, ip
 8001132:	e7ff      	b.n	8001134 <__aeabi_cfcmpeq>

08001134 <__aeabi_cfcmpeq>:
 8001134:	b50f      	push	{r0, r1, r2, r3, lr}
 8001136:	f7ff ffc9 	bl	80010cc <__cmpsf2>
 800113a:	2800      	cmp	r0, #0
 800113c:	bf48      	it	mi
 800113e:	f110 0f00 	cmnmi.w	r0, #0
 8001142:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001144 <__aeabi_fcmpeq>:
 8001144:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001148:	f7ff fff4 	bl	8001134 <__aeabi_cfcmpeq>
 800114c:	bf0c      	ite	eq
 800114e:	2001      	moveq	r0, #1
 8001150:	2000      	movne	r0, #0
 8001152:	f85d fb08 	ldr.w	pc, [sp], #8
 8001156:	bf00      	nop

08001158 <__aeabi_fcmplt>:
 8001158:	f84d ed08 	str.w	lr, [sp, #-8]!
 800115c:	f7ff ffea 	bl	8001134 <__aeabi_cfcmpeq>
 8001160:	bf34      	ite	cc
 8001162:	2001      	movcc	r0, #1
 8001164:	2000      	movcs	r0, #0
 8001166:	f85d fb08 	ldr.w	pc, [sp], #8
 800116a:	bf00      	nop

0800116c <__aeabi_fcmple>:
 800116c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001170:	f7ff ffe0 	bl	8001134 <__aeabi_cfcmpeq>
 8001174:	bf94      	ite	ls
 8001176:	2001      	movls	r0, #1
 8001178:	2000      	movhi	r0, #0
 800117a:	f85d fb08 	ldr.w	pc, [sp], #8
 800117e:	bf00      	nop

08001180 <__aeabi_fcmpge>:
 8001180:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001184:	f7ff ffd2 	bl	800112c <__aeabi_cfrcmple>
 8001188:	bf94      	ite	ls
 800118a:	2001      	movls	r0, #1
 800118c:	2000      	movhi	r0, #0
 800118e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001192:	bf00      	nop

08001194 <__aeabi_fcmpgt>:
 8001194:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001198:	f7ff ffc8 	bl	800112c <__aeabi_cfrcmple>
 800119c:	bf34      	ite	cc
 800119e:	2001      	movcc	r0, #1
 80011a0:	2000      	movcs	r0, #0
 80011a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011a6:	bf00      	nop

080011a8 <__aeabi_f2iz>:
 80011a8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011ac:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80011b0:	d30f      	bcc.n	80011d2 <__aeabi_f2iz+0x2a>
 80011b2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80011b6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011ba:	d90d      	bls.n	80011d8 <__aeabi_f2iz+0x30>
 80011bc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80011c0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80011c4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80011c8:	fa23 f002 	lsr.w	r0, r3, r2
 80011cc:	bf18      	it	ne
 80011ce:	4240      	negne	r0, r0
 80011d0:	4770      	bx	lr
 80011d2:	f04f 0000 	mov.w	r0, #0
 80011d6:	4770      	bx	lr
 80011d8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80011dc:	d101      	bne.n	80011e2 <__aeabi_f2iz+0x3a>
 80011de:	0242      	lsls	r2, r0, #9
 80011e0:	d105      	bne.n	80011ee <__aeabi_f2iz+0x46>
 80011e2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80011e6:	bf08      	it	eq
 80011e8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80011ec:	4770      	bx	lr
 80011ee:	f04f 0000 	mov.w	r0, #0
 80011f2:	4770      	bx	lr

080011f4 <__aeabi_uldivmod>:
 80011f4:	b953      	cbnz	r3, 800120c <__aeabi_uldivmod+0x18>
 80011f6:	b94a      	cbnz	r2, 800120c <__aeabi_uldivmod+0x18>
 80011f8:	2900      	cmp	r1, #0
 80011fa:	bf08      	it	eq
 80011fc:	2800      	cmpeq	r0, #0
 80011fe:	bf1c      	itt	ne
 8001200:	f04f 31ff 	movne.w	r1, #4294967295
 8001204:	f04f 30ff 	movne.w	r0, #4294967295
 8001208:	f000 b976 	b.w	80014f8 <__aeabi_idiv0>
 800120c:	f1ad 0c08 	sub.w	ip, sp, #8
 8001210:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001214:	f000 f806 	bl	8001224 <__udivmoddi4>
 8001218:	f8dd e004 	ldr.w	lr, [sp, #4]
 800121c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001220:	b004      	add	sp, #16
 8001222:	4770      	bx	lr

08001224 <__udivmoddi4>:
 8001224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001228:	9e08      	ldr	r6, [sp, #32]
 800122a:	460d      	mov	r5, r1
 800122c:	4604      	mov	r4, r0
 800122e:	4688      	mov	r8, r1
 8001230:	2b00      	cmp	r3, #0
 8001232:	d14d      	bne.n	80012d0 <__udivmoddi4+0xac>
 8001234:	428a      	cmp	r2, r1
 8001236:	4694      	mov	ip, r2
 8001238:	d968      	bls.n	800130c <__udivmoddi4+0xe8>
 800123a:	fab2 f282 	clz	r2, r2
 800123e:	b152      	cbz	r2, 8001256 <__udivmoddi4+0x32>
 8001240:	fa01 f302 	lsl.w	r3, r1, r2
 8001244:	f1c2 0120 	rsb	r1, r2, #32
 8001248:	fa20 f101 	lsr.w	r1, r0, r1
 800124c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001250:	ea41 0803 	orr.w	r8, r1, r3
 8001254:	4094      	lsls	r4, r2
 8001256:	ea4f 411c 	mov.w	r1, ip, lsr #16
 800125a:	fbb8 f7f1 	udiv	r7, r8, r1
 800125e:	fa1f fe8c 	uxth.w	lr, ip
 8001262:	fb01 8817 	mls	r8, r1, r7, r8
 8001266:	fb07 f00e 	mul.w	r0, r7, lr
 800126a:	0c23      	lsrs	r3, r4, #16
 800126c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001270:	4298      	cmp	r0, r3
 8001272:	d90a      	bls.n	800128a <__udivmoddi4+0x66>
 8001274:	eb1c 0303 	adds.w	r3, ip, r3
 8001278:	f107 35ff 	add.w	r5, r7, #4294967295
 800127c:	f080 811e 	bcs.w	80014bc <__udivmoddi4+0x298>
 8001280:	4298      	cmp	r0, r3
 8001282:	f240 811b 	bls.w	80014bc <__udivmoddi4+0x298>
 8001286:	3f02      	subs	r7, #2
 8001288:	4463      	add	r3, ip
 800128a:	1a1b      	subs	r3, r3, r0
 800128c:	fbb3 f0f1 	udiv	r0, r3, r1
 8001290:	fb01 3310 	mls	r3, r1, r0, r3
 8001294:	fb00 fe0e 	mul.w	lr, r0, lr
 8001298:	b2a4      	uxth	r4, r4
 800129a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800129e:	45a6      	cmp	lr, r4
 80012a0:	d90a      	bls.n	80012b8 <__udivmoddi4+0x94>
 80012a2:	eb1c 0404 	adds.w	r4, ip, r4
 80012a6:	f100 33ff 	add.w	r3, r0, #4294967295
 80012aa:	f080 8109 	bcs.w	80014c0 <__udivmoddi4+0x29c>
 80012ae:	45a6      	cmp	lr, r4
 80012b0:	f240 8106 	bls.w	80014c0 <__udivmoddi4+0x29c>
 80012b4:	4464      	add	r4, ip
 80012b6:	3802      	subs	r0, #2
 80012b8:	2100      	movs	r1, #0
 80012ba:	eba4 040e 	sub.w	r4, r4, lr
 80012be:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80012c2:	b11e      	cbz	r6, 80012cc <__udivmoddi4+0xa8>
 80012c4:	2300      	movs	r3, #0
 80012c6:	40d4      	lsrs	r4, r2
 80012c8:	e9c6 4300 	strd	r4, r3, [r6]
 80012cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012d0:	428b      	cmp	r3, r1
 80012d2:	d908      	bls.n	80012e6 <__udivmoddi4+0xc2>
 80012d4:	2e00      	cmp	r6, #0
 80012d6:	f000 80ee 	beq.w	80014b6 <__udivmoddi4+0x292>
 80012da:	2100      	movs	r1, #0
 80012dc:	e9c6 0500 	strd	r0, r5, [r6]
 80012e0:	4608      	mov	r0, r1
 80012e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012e6:	fab3 f183 	clz	r1, r3
 80012ea:	2900      	cmp	r1, #0
 80012ec:	d14a      	bne.n	8001384 <__udivmoddi4+0x160>
 80012ee:	42ab      	cmp	r3, r5
 80012f0:	d302      	bcc.n	80012f8 <__udivmoddi4+0xd4>
 80012f2:	4282      	cmp	r2, r0
 80012f4:	f200 80fc 	bhi.w	80014f0 <__udivmoddi4+0x2cc>
 80012f8:	1a84      	subs	r4, r0, r2
 80012fa:	eb65 0303 	sbc.w	r3, r5, r3
 80012fe:	2001      	movs	r0, #1
 8001300:	4698      	mov	r8, r3
 8001302:	2e00      	cmp	r6, #0
 8001304:	d0e2      	beq.n	80012cc <__udivmoddi4+0xa8>
 8001306:	e9c6 4800 	strd	r4, r8, [r6]
 800130a:	e7df      	b.n	80012cc <__udivmoddi4+0xa8>
 800130c:	b902      	cbnz	r2, 8001310 <__udivmoddi4+0xec>
 800130e:	deff      	udf	#255	; 0xff
 8001310:	fab2 f282 	clz	r2, r2
 8001314:	2a00      	cmp	r2, #0
 8001316:	f040 8091 	bne.w	800143c <__udivmoddi4+0x218>
 800131a:	eba1 000c 	sub.w	r0, r1, ip
 800131e:	2101      	movs	r1, #1
 8001320:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001324:	fa1f fe8c 	uxth.w	lr, ip
 8001328:	fbb0 f3f7 	udiv	r3, r0, r7
 800132c:	fb07 0013 	mls	r0, r7, r3, r0
 8001330:	0c25      	lsrs	r5, r4, #16
 8001332:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001336:	fb0e f003 	mul.w	r0, lr, r3
 800133a:	42a8      	cmp	r0, r5
 800133c:	d908      	bls.n	8001350 <__udivmoddi4+0x12c>
 800133e:	eb1c 0505 	adds.w	r5, ip, r5
 8001342:	f103 38ff 	add.w	r8, r3, #4294967295
 8001346:	d202      	bcs.n	800134e <__udivmoddi4+0x12a>
 8001348:	42a8      	cmp	r0, r5
 800134a:	f200 80ce 	bhi.w	80014ea <__udivmoddi4+0x2c6>
 800134e:	4643      	mov	r3, r8
 8001350:	1a2d      	subs	r5, r5, r0
 8001352:	fbb5 f0f7 	udiv	r0, r5, r7
 8001356:	fb07 5510 	mls	r5, r7, r0, r5
 800135a:	fb0e fe00 	mul.w	lr, lr, r0
 800135e:	b2a4      	uxth	r4, r4
 8001360:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001364:	45a6      	cmp	lr, r4
 8001366:	d908      	bls.n	800137a <__udivmoddi4+0x156>
 8001368:	eb1c 0404 	adds.w	r4, ip, r4
 800136c:	f100 35ff 	add.w	r5, r0, #4294967295
 8001370:	d202      	bcs.n	8001378 <__udivmoddi4+0x154>
 8001372:	45a6      	cmp	lr, r4
 8001374:	f200 80b6 	bhi.w	80014e4 <__udivmoddi4+0x2c0>
 8001378:	4628      	mov	r0, r5
 800137a:	eba4 040e 	sub.w	r4, r4, lr
 800137e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001382:	e79e      	b.n	80012c2 <__udivmoddi4+0x9e>
 8001384:	f1c1 0720 	rsb	r7, r1, #32
 8001388:	408b      	lsls	r3, r1
 800138a:	fa22 fc07 	lsr.w	ip, r2, r7
 800138e:	ea4c 0c03 	orr.w	ip, ip, r3
 8001392:	fa25 fa07 	lsr.w	sl, r5, r7
 8001396:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800139a:	fbba f8f9 	udiv	r8, sl, r9
 800139e:	fa20 f307 	lsr.w	r3, r0, r7
 80013a2:	fb09 aa18 	mls	sl, r9, r8, sl
 80013a6:	408d      	lsls	r5, r1
 80013a8:	fa1f fe8c 	uxth.w	lr, ip
 80013ac:	431d      	orrs	r5, r3
 80013ae:	fa00 f301 	lsl.w	r3, r0, r1
 80013b2:	fb08 f00e 	mul.w	r0, r8, lr
 80013b6:	0c2c      	lsrs	r4, r5, #16
 80013b8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80013bc:	42a0      	cmp	r0, r4
 80013be:	fa02 f201 	lsl.w	r2, r2, r1
 80013c2:	d90b      	bls.n	80013dc <__udivmoddi4+0x1b8>
 80013c4:	eb1c 0404 	adds.w	r4, ip, r4
 80013c8:	f108 3aff 	add.w	sl, r8, #4294967295
 80013cc:	f080 8088 	bcs.w	80014e0 <__udivmoddi4+0x2bc>
 80013d0:	42a0      	cmp	r0, r4
 80013d2:	f240 8085 	bls.w	80014e0 <__udivmoddi4+0x2bc>
 80013d6:	f1a8 0802 	sub.w	r8, r8, #2
 80013da:	4464      	add	r4, ip
 80013dc:	1a24      	subs	r4, r4, r0
 80013de:	fbb4 f0f9 	udiv	r0, r4, r9
 80013e2:	fb09 4410 	mls	r4, r9, r0, r4
 80013e6:	fb00 fe0e 	mul.w	lr, r0, lr
 80013ea:	b2ad      	uxth	r5, r5
 80013ec:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80013f0:	45a6      	cmp	lr, r4
 80013f2:	d908      	bls.n	8001406 <__udivmoddi4+0x1e2>
 80013f4:	eb1c 0404 	adds.w	r4, ip, r4
 80013f8:	f100 35ff 	add.w	r5, r0, #4294967295
 80013fc:	d26c      	bcs.n	80014d8 <__udivmoddi4+0x2b4>
 80013fe:	45a6      	cmp	lr, r4
 8001400:	d96a      	bls.n	80014d8 <__udivmoddi4+0x2b4>
 8001402:	3802      	subs	r0, #2
 8001404:	4464      	add	r4, ip
 8001406:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800140a:	fba0 9502 	umull	r9, r5, r0, r2
 800140e:	eba4 040e 	sub.w	r4, r4, lr
 8001412:	42ac      	cmp	r4, r5
 8001414:	46c8      	mov	r8, r9
 8001416:	46ae      	mov	lr, r5
 8001418:	d356      	bcc.n	80014c8 <__udivmoddi4+0x2a4>
 800141a:	d053      	beq.n	80014c4 <__udivmoddi4+0x2a0>
 800141c:	2e00      	cmp	r6, #0
 800141e:	d069      	beq.n	80014f4 <__udivmoddi4+0x2d0>
 8001420:	ebb3 0208 	subs.w	r2, r3, r8
 8001424:	eb64 040e 	sbc.w	r4, r4, lr
 8001428:	fa22 f301 	lsr.w	r3, r2, r1
 800142c:	fa04 f707 	lsl.w	r7, r4, r7
 8001430:	431f      	orrs	r7, r3
 8001432:	40cc      	lsrs	r4, r1
 8001434:	e9c6 7400 	strd	r7, r4, [r6]
 8001438:	2100      	movs	r1, #0
 800143a:	e747      	b.n	80012cc <__udivmoddi4+0xa8>
 800143c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001440:	f1c2 0120 	rsb	r1, r2, #32
 8001444:	fa25 f301 	lsr.w	r3, r5, r1
 8001448:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800144c:	fa20 f101 	lsr.w	r1, r0, r1
 8001450:	4095      	lsls	r5, r2
 8001452:	430d      	orrs	r5, r1
 8001454:	fbb3 f1f7 	udiv	r1, r3, r7
 8001458:	fb07 3311 	mls	r3, r7, r1, r3
 800145c:	fa1f fe8c 	uxth.w	lr, ip
 8001460:	0c28      	lsrs	r0, r5, #16
 8001462:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001466:	fb01 f30e 	mul.w	r3, r1, lr
 800146a:	4283      	cmp	r3, r0
 800146c:	fa04 f402 	lsl.w	r4, r4, r2
 8001470:	d908      	bls.n	8001484 <__udivmoddi4+0x260>
 8001472:	eb1c 0000 	adds.w	r0, ip, r0
 8001476:	f101 38ff 	add.w	r8, r1, #4294967295
 800147a:	d22f      	bcs.n	80014dc <__udivmoddi4+0x2b8>
 800147c:	4283      	cmp	r3, r0
 800147e:	d92d      	bls.n	80014dc <__udivmoddi4+0x2b8>
 8001480:	3902      	subs	r1, #2
 8001482:	4460      	add	r0, ip
 8001484:	1ac0      	subs	r0, r0, r3
 8001486:	fbb0 f3f7 	udiv	r3, r0, r7
 800148a:	fb07 0013 	mls	r0, r7, r3, r0
 800148e:	b2ad      	uxth	r5, r5
 8001490:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001494:	fb03 f00e 	mul.w	r0, r3, lr
 8001498:	42a8      	cmp	r0, r5
 800149a:	d908      	bls.n	80014ae <__udivmoddi4+0x28a>
 800149c:	eb1c 0505 	adds.w	r5, ip, r5
 80014a0:	f103 38ff 	add.w	r8, r3, #4294967295
 80014a4:	d216      	bcs.n	80014d4 <__udivmoddi4+0x2b0>
 80014a6:	42a8      	cmp	r0, r5
 80014a8:	d914      	bls.n	80014d4 <__udivmoddi4+0x2b0>
 80014aa:	3b02      	subs	r3, #2
 80014ac:	4465      	add	r5, ip
 80014ae:	1a28      	subs	r0, r5, r0
 80014b0:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80014b4:	e738      	b.n	8001328 <__udivmoddi4+0x104>
 80014b6:	4631      	mov	r1, r6
 80014b8:	4630      	mov	r0, r6
 80014ba:	e707      	b.n	80012cc <__udivmoddi4+0xa8>
 80014bc:	462f      	mov	r7, r5
 80014be:	e6e4      	b.n	800128a <__udivmoddi4+0x66>
 80014c0:	4618      	mov	r0, r3
 80014c2:	e6f9      	b.n	80012b8 <__udivmoddi4+0x94>
 80014c4:	454b      	cmp	r3, r9
 80014c6:	d2a9      	bcs.n	800141c <__udivmoddi4+0x1f8>
 80014c8:	ebb9 0802 	subs.w	r8, r9, r2
 80014cc:	eb65 0e0c 	sbc.w	lr, r5, ip
 80014d0:	3801      	subs	r0, #1
 80014d2:	e7a3      	b.n	800141c <__udivmoddi4+0x1f8>
 80014d4:	4643      	mov	r3, r8
 80014d6:	e7ea      	b.n	80014ae <__udivmoddi4+0x28a>
 80014d8:	4628      	mov	r0, r5
 80014da:	e794      	b.n	8001406 <__udivmoddi4+0x1e2>
 80014dc:	4641      	mov	r1, r8
 80014de:	e7d1      	b.n	8001484 <__udivmoddi4+0x260>
 80014e0:	46d0      	mov	r8, sl
 80014e2:	e77b      	b.n	80013dc <__udivmoddi4+0x1b8>
 80014e4:	4464      	add	r4, ip
 80014e6:	3802      	subs	r0, #2
 80014e8:	e747      	b.n	800137a <__udivmoddi4+0x156>
 80014ea:	3b02      	subs	r3, #2
 80014ec:	4465      	add	r5, ip
 80014ee:	e72f      	b.n	8001350 <__udivmoddi4+0x12c>
 80014f0:	4608      	mov	r0, r1
 80014f2:	e706      	b.n	8001302 <__udivmoddi4+0xde>
 80014f4:	4631      	mov	r1, r6
 80014f6:	e6e9      	b.n	80012cc <__udivmoddi4+0xa8>

080014f8 <__aeabi_idiv0>:
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop

080014fc <pos_pair>:
OrderStatus order_status[1005];//

bool charge;

Position_edc24 pos_pair(int16_t x,int16_t y)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b085      	sub	sp, #20
 8001500:	af00      	add	r7, sp, #0
 8001502:	4603      	mov	r3, r0
 8001504:	460a      	mov	r2, r1
 8001506:	80fb      	strh	r3, [r7, #6]
 8001508:	4613      	mov	r3, r2
 800150a:	80bb      	strh	r3, [r7, #4]
//x,yposition_edc24
	Position_edc24 tmp;
	tmp.x=x;
 800150c:	88fb      	ldrh	r3, [r7, #6]
 800150e:	813b      	strh	r3, [r7, #8]
	tmp.y=y;
 8001510:	88bb      	ldrh	r3, [r7, #4]
 8001512:	817b      	strh	r3, [r7, #10]
	return tmp;
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	60fb      	str	r3, [r7, #12]
 8001518:	2300      	movs	r3, #0
 800151a:	89ba      	ldrh	r2, [r7, #12]
 800151c:	f362 030f 	bfi	r3, r2, #0, #16
 8001520:	89fa      	ldrh	r2, [r7, #14]
 8001522:	f362 431f 	bfi	r3, r2, #16, #16
}
 8001526:	4618      	mov	r0, r3
 8001528:	3714      	adds	r7, #20
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr

08001530 <dis>:

uint16_t dis(Position_edc24 a,Position_edc24 b)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	6039      	str	r1, [r7, #0]
//
	return abs(a.x-b.x)+abs(a.y-b.y);
 800153a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800153e:	461a      	mov	r2, r3
 8001540:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	2b00      	cmp	r3, #0
 8001548:	bfb8      	it	lt
 800154a:	425b      	neglt	r3, r3
 800154c:	b29a      	uxth	r2, r3
 800154e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001552:	4619      	mov	r1, r3
 8001554:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001558:	1acb      	subs	r3, r1, r3
 800155a:	2b00      	cmp	r3, #0
 800155c:	bfb8      	it	lt
 800155e:	425b      	neglt	r3, r3
 8001560:	b29b      	uxth	r3, r3
 8001562:	4413      	add	r3, r2
 8001564:	b29b      	uxth	r3, r3
}
 8001566:	4618      	mov	r0, r3
 8001568:	370c      	adds	r7, #12
 800156a:	46bd      	mov	sp, r7
 800156c:	bc80      	pop	{r7}
 800156e:	4770      	bx	lr

08001570 <check_cross_wall>:

bool check_cross_wall(Position_edc24 a,Position_edc24 b)
{
 8001570:	b5b0      	push	{r4, r5, r7, lr}
 8001572:	b08c      	sub	sp, #48	; 0x30
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	6039      	str	r1, [r7, #0]
//
//01
	if(a.x==b.x&&a.y==b.y)
 800157a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800157e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001582:	429a      	cmp	r2, r3
 8001584:	d107      	bne.n	8001596 <check_cross_wall+0x26>
 8001586:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800158a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800158e:	429a      	cmp	r2, r3
 8001590:	d101      	bne.n	8001596 <check_cross_wall+0x26>
		return 0;
 8001592:	2300      	movs	r3, #0
 8001594:	e2b3      	b.n	8001afe <check_cross_wall+0x58e>
	if(a.x==b.x)
 8001596:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800159a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800159e:	429a      	cmp	r2, r3
 80015a0:	d133      	bne.n	800160a <check_cross_wall+0x9a>
	{
		if((a.x>=38&&a.x<=107)||(a.x>=147&&a.x<=216))
 80015a2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015a6:	2b25      	cmp	r3, #37	; 0x25
 80015a8:	dd03      	ble.n	80015b2 <check_cross_wall+0x42>
 80015aa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015ae:	2b6b      	cmp	r3, #107	; 0x6b
 80015b0:	dd07      	ble.n	80015c2 <check_cross_wall+0x52>
 80015b2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015b6:	2b92      	cmp	r3, #146	; 0x92
 80015b8:	dd25      	ble.n	8001606 <check_cross_wall+0x96>
 80015ba:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015be:	2bd8      	cmp	r3, #216	; 0xd8
 80015c0:	dc21      	bgt.n	8001606 <check_cross_wall+0x96>
			if((a.y>=39&&b.y<=39)||(a.y<=39&&b.y>=39)||(a.y>=215&&b.y<=215)||(a.y<=215&&b.y>=215))
 80015c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015c6:	2b26      	cmp	r3, #38	; 0x26
 80015c8:	dd03      	ble.n	80015d2 <check_cross_wall+0x62>
 80015ca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80015ce:	2b27      	cmp	r3, #39	; 0x27
 80015d0:	dd17      	ble.n	8001602 <check_cross_wall+0x92>
 80015d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015d6:	2b27      	cmp	r3, #39	; 0x27
 80015d8:	dc03      	bgt.n	80015e2 <check_cross_wall+0x72>
 80015da:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80015de:	2b26      	cmp	r3, #38	; 0x26
 80015e0:	dc0f      	bgt.n	8001602 <check_cross_wall+0x92>
 80015e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015e6:	2bd6      	cmp	r3, #214	; 0xd6
 80015e8:	dd03      	ble.n	80015f2 <check_cross_wall+0x82>
 80015ea:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80015ee:	2bd7      	cmp	r3, #215	; 0xd7
 80015f0:	dd07      	ble.n	8001602 <check_cross_wall+0x92>
 80015f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015f6:	2bd7      	cmp	r3, #215	; 0xd7
 80015f8:	dc05      	bgt.n	8001606 <check_cross_wall+0x96>
 80015fa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80015fe:	2bd6      	cmp	r3, #214	; 0xd6
 8001600:	dd01      	ble.n	8001606 <check_cross_wall+0x96>
				return 1;
 8001602:	2301      	movs	r3, #1
 8001604:	e27b      	b.n	8001afe <check_cross_wall+0x58e>
		return 0;
 8001606:	2300      	movs	r3, #0
 8001608:	e279      	b.n	8001afe <check_cross_wall+0x58e>
	}
	if(a.y==b.y)
 800160a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800160e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001612:	429a      	cmp	r2, r3
 8001614:	d133      	bne.n	800167e <check_cross_wall+0x10e>
	{
		if((a.y>=38&&a.y<=107)||(a.y>=147&&a.y<=216))
 8001616:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800161a:	2b25      	cmp	r3, #37	; 0x25
 800161c:	dd03      	ble.n	8001626 <check_cross_wall+0xb6>
 800161e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001622:	2b6b      	cmp	r3, #107	; 0x6b
 8001624:	dd07      	ble.n	8001636 <check_cross_wall+0xc6>
 8001626:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800162a:	2b92      	cmp	r3, #146	; 0x92
 800162c:	dd25      	ble.n	800167a <check_cross_wall+0x10a>
 800162e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001632:	2bd8      	cmp	r3, #216	; 0xd8
 8001634:	dc21      	bgt.n	800167a <check_cross_wall+0x10a>
			if((a.x>=39&&b.x<=39)||(a.x<=39&&b.x>=39)||(a.x>=215&&b.x<=215)||(a.x<=215&&b.x>=215))
 8001636:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800163a:	2b26      	cmp	r3, #38	; 0x26
 800163c:	dd03      	ble.n	8001646 <check_cross_wall+0xd6>
 800163e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001642:	2b27      	cmp	r3, #39	; 0x27
 8001644:	dd17      	ble.n	8001676 <check_cross_wall+0x106>
 8001646:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800164a:	2b27      	cmp	r3, #39	; 0x27
 800164c:	dc03      	bgt.n	8001656 <check_cross_wall+0xe6>
 800164e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001652:	2b26      	cmp	r3, #38	; 0x26
 8001654:	dc0f      	bgt.n	8001676 <check_cross_wall+0x106>
 8001656:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800165a:	2bd6      	cmp	r3, #214	; 0xd6
 800165c:	dd03      	ble.n	8001666 <check_cross_wall+0xf6>
 800165e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001662:	2bd7      	cmp	r3, #215	; 0xd7
 8001664:	dd07      	ble.n	8001676 <check_cross_wall+0x106>
 8001666:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800166a:	2bd7      	cmp	r3, #215	; 0xd7
 800166c:	dc05      	bgt.n	800167a <check_cross_wall+0x10a>
 800166e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001672:	2bd6      	cmp	r3, #214	; 0xd6
 8001674:	dd01      	ble.n	800167a <check_cross_wall+0x10a>
				return 1;
 8001676:	2301      	movs	r3, #1
 8001678:	e241      	b.n	8001afe <check_cross_wall+0x58e>
		return 0;
 800167a:	2300      	movs	r3, #0
 800167c:	e23f      	b.n	8001afe <check_cross_wall+0x58e>
	}

	int8_t ex=6;
 800167e:	2306      	movs	r3, #6
 8001680:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if((a.y<=39&&b.y>=39)||(a.y>=39&&b.y<=39))
 8001684:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001688:	2b27      	cmp	r3, #39	; 0x27
 800168a:	dc03      	bgt.n	8001694 <check_cross_wall+0x124>
 800168c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001690:	2b26      	cmp	r3, #38	; 0x26
 8001692:	dc08      	bgt.n	80016a6 <check_cross_wall+0x136>
 8001694:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001698:	2b26      	cmp	r3, #38	; 0x26
 800169a:	f340 8082 	ble.w	80017a2 <check_cross_wall+0x232>
 800169e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80016a2:	2b27      	cmp	r3, #39	; 0x27
 80016a4:	dc7d      	bgt.n	80017a2 <check_cross_wall+0x232>
	{
		double x1=1.0*(39-b.y)*(a.x-b.x)/(a.y-b.y)+b.x;
 80016a6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80016aa:	f1c3 0327 	rsb	r3, r3, #39	; 0x27
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7fe ff14 	bl	80004dc <__aeabi_i2d>
 80016b4:	4604      	mov	r4, r0
 80016b6:	460d      	mov	r5, r1
 80016b8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80016bc:	461a      	mov	r2, r3
 80016be:	f9b7 3000 	ldrsh.w	r3, [r7]
 80016c2:	1ad3      	subs	r3, r2, r3
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7fe ff09 	bl	80004dc <__aeabi_i2d>
 80016ca:	4602      	mov	r2, r0
 80016cc:	460b      	mov	r3, r1
 80016ce:	4620      	mov	r0, r4
 80016d0:	4629      	mov	r1, r5
 80016d2:	f7fe ff6d 	bl	80005b0 <__aeabi_dmul>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	4614      	mov	r4, r2
 80016dc:	461d      	mov	r5, r3
 80016de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016e2:	461a      	mov	r2, r3
 80016e4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7fe fef6 	bl	80004dc <__aeabi_i2d>
 80016f0:	4602      	mov	r2, r0
 80016f2:	460b      	mov	r3, r1
 80016f4:	4620      	mov	r0, r4
 80016f6:	4629      	mov	r1, r5
 80016f8:	f7ff f884 	bl	8000804 <__aeabi_ddiv>
 80016fc:	4602      	mov	r2, r0
 80016fe:	460b      	mov	r3, r1
 8001700:	4614      	mov	r4, r2
 8001702:	461d      	mov	r5, r3
 8001704:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001708:	4618      	mov	r0, r3
 800170a:	f7fe fee7 	bl	80004dc <__aeabi_i2d>
 800170e:	4602      	mov	r2, r0
 8001710:	460b      	mov	r3, r1
 8001712:	4620      	mov	r0, r4
 8001714:	4629      	mov	r1, r5
 8001716:	f7fe fd95 	bl	8000244 <__adddf3>
 800171a:	4602      	mov	r2, r0
 800171c:	460b      	mov	r3, r1
 800171e:	e9c7 2308 	strd	r2, r3, [r7, #32]
		if((x1>=38-ex&&x1<=107+ex)||(x1>=147-ex&&x1<=216+ex))
 8001722:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001726:	f1c3 0326 	rsb	r3, r3, #38	; 0x26
 800172a:	4618      	mov	r0, r3
 800172c:	f7fe fed6 	bl	80004dc <__aeabi_i2d>
 8001730:	4602      	mov	r2, r0
 8001732:	460b      	mov	r3, r1
 8001734:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001738:	f7ff f9c0 	bl	8000abc <__aeabi_dcmpge>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d00e      	beq.n	8001760 <check_cross_wall+0x1f0>
 8001742:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001746:	336b      	adds	r3, #107	; 0x6b
 8001748:	4618      	mov	r0, r3
 800174a:	f7fe fec7 	bl	80004dc <__aeabi_i2d>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001756:	f7ff f9a7 	bl	8000aa8 <__aeabi_dcmple>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d11e      	bne.n	800179e <check_cross_wall+0x22e>
 8001760:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001764:	f1c3 0393 	rsb	r3, r3, #147	; 0x93
 8001768:	4618      	mov	r0, r3
 800176a:	f7fe feb7 	bl	80004dc <__aeabi_i2d>
 800176e:	4602      	mov	r2, r0
 8001770:	460b      	mov	r3, r1
 8001772:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001776:	f7ff f9a1 	bl	8000abc <__aeabi_dcmpge>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d010      	beq.n	80017a2 <check_cross_wall+0x232>
 8001780:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001784:	33d8      	adds	r3, #216	; 0xd8
 8001786:	4618      	mov	r0, r3
 8001788:	f7fe fea8 	bl	80004dc <__aeabi_i2d>
 800178c:	4602      	mov	r2, r0
 800178e:	460b      	mov	r3, r1
 8001790:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001794:	f7ff f988 	bl	8000aa8 <__aeabi_dcmple>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <check_cross_wall+0x232>
			return 1;
 800179e:	2301      	movs	r3, #1
 80017a0:	e1ad      	b.n	8001afe <check_cross_wall+0x58e>
	}
	if((a.y<=215&&b.y>=215)||(a.y>=215&&b.y<=215))
 80017a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017a6:	2bd7      	cmp	r3, #215	; 0xd7
 80017a8:	dc03      	bgt.n	80017b2 <check_cross_wall+0x242>
 80017aa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80017ae:	2bd6      	cmp	r3, #214	; 0xd6
 80017b0:	dc08      	bgt.n	80017c4 <check_cross_wall+0x254>
 80017b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017b6:	2bd6      	cmp	r3, #214	; 0xd6
 80017b8:	f340 8082 	ble.w	80018c0 <check_cross_wall+0x350>
 80017bc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80017c0:	2bd7      	cmp	r3, #215	; 0xd7
 80017c2:	dc7d      	bgt.n	80018c0 <check_cross_wall+0x350>
	{
		double x2=1.0*(215-b.y)*(a.x-b.x)/(a.y-b.y)+b.x;
 80017c4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80017c8:	f1c3 03d7 	rsb	r3, r3, #215	; 0xd7
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7fe fe85 	bl	80004dc <__aeabi_i2d>
 80017d2:	4604      	mov	r4, r0
 80017d4:	460d      	mov	r5, r1
 80017d6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80017da:	461a      	mov	r2, r3
 80017dc:	f9b7 3000 	ldrsh.w	r3, [r7]
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7fe fe7a 	bl	80004dc <__aeabi_i2d>
 80017e8:	4602      	mov	r2, r0
 80017ea:	460b      	mov	r3, r1
 80017ec:	4620      	mov	r0, r4
 80017ee:	4629      	mov	r1, r5
 80017f0:	f7fe fede 	bl	80005b0 <__aeabi_dmul>
 80017f4:	4602      	mov	r2, r0
 80017f6:	460b      	mov	r3, r1
 80017f8:	4614      	mov	r4, r2
 80017fa:	461d      	mov	r5, r3
 80017fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001800:	461a      	mov	r2, r3
 8001802:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	4618      	mov	r0, r3
 800180a:	f7fe fe67 	bl	80004dc <__aeabi_i2d>
 800180e:	4602      	mov	r2, r0
 8001810:	460b      	mov	r3, r1
 8001812:	4620      	mov	r0, r4
 8001814:	4629      	mov	r1, r5
 8001816:	f7fe fff5 	bl	8000804 <__aeabi_ddiv>
 800181a:	4602      	mov	r2, r0
 800181c:	460b      	mov	r3, r1
 800181e:	4614      	mov	r4, r2
 8001820:	461d      	mov	r5, r3
 8001822:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001826:	4618      	mov	r0, r3
 8001828:	f7fe fe58 	bl	80004dc <__aeabi_i2d>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	4620      	mov	r0, r4
 8001832:	4629      	mov	r1, r5
 8001834:	f7fe fd06 	bl	8000244 <__adddf3>
 8001838:	4602      	mov	r2, r0
 800183a:	460b      	mov	r3, r1
 800183c:	e9c7 2306 	strd	r2, r3, [r7, #24]
		if((x2>=38-ex&&x2<=107+ex)||(x2>=147-ex&&x2<=216+ex))
 8001840:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001844:	f1c3 0326 	rsb	r3, r3, #38	; 0x26
 8001848:	4618      	mov	r0, r3
 800184a:	f7fe fe47 	bl	80004dc <__aeabi_i2d>
 800184e:	4602      	mov	r2, r0
 8001850:	460b      	mov	r3, r1
 8001852:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001856:	f7ff f931 	bl	8000abc <__aeabi_dcmpge>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d00e      	beq.n	800187e <check_cross_wall+0x30e>
 8001860:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001864:	336b      	adds	r3, #107	; 0x6b
 8001866:	4618      	mov	r0, r3
 8001868:	f7fe fe38 	bl	80004dc <__aeabi_i2d>
 800186c:	4602      	mov	r2, r0
 800186e:	460b      	mov	r3, r1
 8001870:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001874:	f7ff f918 	bl	8000aa8 <__aeabi_dcmple>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d11e      	bne.n	80018bc <check_cross_wall+0x34c>
 800187e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001882:	f1c3 0393 	rsb	r3, r3, #147	; 0x93
 8001886:	4618      	mov	r0, r3
 8001888:	f7fe fe28 	bl	80004dc <__aeabi_i2d>
 800188c:	4602      	mov	r2, r0
 800188e:	460b      	mov	r3, r1
 8001890:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001894:	f7ff f912 	bl	8000abc <__aeabi_dcmpge>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d010      	beq.n	80018c0 <check_cross_wall+0x350>
 800189e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80018a2:	33d8      	adds	r3, #216	; 0xd8
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7fe fe19 	bl	80004dc <__aeabi_i2d>
 80018aa:	4602      	mov	r2, r0
 80018ac:	460b      	mov	r3, r1
 80018ae:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80018b2:	f7ff f8f9 	bl	8000aa8 <__aeabi_dcmple>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d001      	beq.n	80018c0 <check_cross_wall+0x350>
			return 1;
 80018bc:	2301      	movs	r3, #1
 80018be:	e11e      	b.n	8001afe <check_cross_wall+0x58e>
	}
	if((a.x<=39&&b.x>=39)||(a.x>=39&&b.x<=39))
 80018c0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018c4:	2b27      	cmp	r3, #39	; 0x27
 80018c6:	dc03      	bgt.n	80018d0 <check_cross_wall+0x360>
 80018c8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80018cc:	2b26      	cmp	r3, #38	; 0x26
 80018ce:	dc08      	bgt.n	80018e2 <check_cross_wall+0x372>
 80018d0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018d4:	2b26      	cmp	r3, #38	; 0x26
 80018d6:	f340 8082 	ble.w	80019de <check_cross_wall+0x46e>
 80018da:	f9b7 3000 	ldrsh.w	r3, [r7]
 80018de:	2b27      	cmp	r3, #39	; 0x27
 80018e0:	dc7d      	bgt.n	80019de <check_cross_wall+0x46e>
	{
		double y1=1.0*(39-b.x)*(a.y-b.y)/(a.x-b.x)+b.y;
 80018e2:	f9b7 3000 	ldrsh.w	r3, [r7]
 80018e6:	f1c3 0327 	rsb	r3, r3, #39	; 0x27
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7fe fdf6 	bl	80004dc <__aeabi_i2d>
 80018f0:	4604      	mov	r4, r0
 80018f2:	460d      	mov	r5, r1
 80018f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018f8:	461a      	mov	r2, r3
 80018fa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	4618      	mov	r0, r3
 8001902:	f7fe fdeb 	bl	80004dc <__aeabi_i2d>
 8001906:	4602      	mov	r2, r0
 8001908:	460b      	mov	r3, r1
 800190a:	4620      	mov	r0, r4
 800190c:	4629      	mov	r1, r5
 800190e:	f7fe fe4f 	bl	80005b0 <__aeabi_dmul>
 8001912:	4602      	mov	r2, r0
 8001914:	460b      	mov	r3, r1
 8001916:	4614      	mov	r4, r2
 8001918:	461d      	mov	r5, r3
 800191a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800191e:	461a      	mov	r2, r3
 8001920:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	4618      	mov	r0, r3
 8001928:	f7fe fdd8 	bl	80004dc <__aeabi_i2d>
 800192c:	4602      	mov	r2, r0
 800192e:	460b      	mov	r3, r1
 8001930:	4620      	mov	r0, r4
 8001932:	4629      	mov	r1, r5
 8001934:	f7fe ff66 	bl	8000804 <__aeabi_ddiv>
 8001938:	4602      	mov	r2, r0
 800193a:	460b      	mov	r3, r1
 800193c:	4614      	mov	r4, r2
 800193e:	461d      	mov	r5, r3
 8001940:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001944:	4618      	mov	r0, r3
 8001946:	f7fe fdc9 	bl	80004dc <__aeabi_i2d>
 800194a:	4602      	mov	r2, r0
 800194c:	460b      	mov	r3, r1
 800194e:	4620      	mov	r0, r4
 8001950:	4629      	mov	r1, r5
 8001952:	f7fe fc77 	bl	8000244 <__adddf3>
 8001956:	4602      	mov	r2, r0
 8001958:	460b      	mov	r3, r1
 800195a:	e9c7 2304 	strd	r2, r3, [r7, #16]
		if((y1>=38-ex&&y1<=107+ex)||(y1>=147-ex&&y1<=216+ex))
 800195e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001962:	f1c3 0326 	rsb	r3, r3, #38	; 0x26
 8001966:	4618      	mov	r0, r3
 8001968:	f7fe fdb8 	bl	80004dc <__aeabi_i2d>
 800196c:	4602      	mov	r2, r0
 800196e:	460b      	mov	r3, r1
 8001970:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001974:	f7ff f8a2 	bl	8000abc <__aeabi_dcmpge>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d00e      	beq.n	800199c <check_cross_wall+0x42c>
 800197e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001982:	336b      	adds	r3, #107	; 0x6b
 8001984:	4618      	mov	r0, r3
 8001986:	f7fe fda9 	bl	80004dc <__aeabi_i2d>
 800198a:	4602      	mov	r2, r0
 800198c:	460b      	mov	r3, r1
 800198e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001992:	f7ff f889 	bl	8000aa8 <__aeabi_dcmple>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d11e      	bne.n	80019da <check_cross_wall+0x46a>
 800199c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80019a0:	f1c3 0393 	rsb	r3, r3, #147	; 0x93
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7fe fd99 	bl	80004dc <__aeabi_i2d>
 80019aa:	4602      	mov	r2, r0
 80019ac:	460b      	mov	r3, r1
 80019ae:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80019b2:	f7ff f883 	bl	8000abc <__aeabi_dcmpge>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d010      	beq.n	80019de <check_cross_wall+0x46e>
 80019bc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80019c0:	33d8      	adds	r3, #216	; 0xd8
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7fe fd8a 	bl	80004dc <__aeabi_i2d>
 80019c8:	4602      	mov	r2, r0
 80019ca:	460b      	mov	r3, r1
 80019cc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80019d0:	f7ff f86a 	bl	8000aa8 <__aeabi_dcmple>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <check_cross_wall+0x46e>
			return 1;
 80019da:	2301      	movs	r3, #1
 80019dc:	e08f      	b.n	8001afe <check_cross_wall+0x58e>
	}
	if((a.x<=215&&b.x>=215)||(a.x>=215&&b.x<=215))
 80019de:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80019e2:	2bd7      	cmp	r3, #215	; 0xd7
 80019e4:	dc03      	bgt.n	80019ee <check_cross_wall+0x47e>
 80019e6:	f9b7 3000 	ldrsh.w	r3, [r7]
 80019ea:	2bd6      	cmp	r3, #214	; 0xd6
 80019ec:	dc08      	bgt.n	8001a00 <check_cross_wall+0x490>
 80019ee:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80019f2:	2bd6      	cmp	r3, #214	; 0xd6
 80019f4:	f340 8082 	ble.w	8001afc <check_cross_wall+0x58c>
 80019f8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80019fc:	2bd7      	cmp	r3, #215	; 0xd7
 80019fe:	dc7d      	bgt.n	8001afc <check_cross_wall+0x58c>
	{
		double y2=1.0*(215-b.x)*(a.y-b.y)/(a.x-b.x)+b.y;
 8001a00:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001a04:	f1c3 03d7 	rsb	r3, r3, #215	; 0xd7
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7fe fd67 	bl	80004dc <__aeabi_i2d>
 8001a0e:	4604      	mov	r4, r0
 8001a10:	460d      	mov	r5, r1
 8001a12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a16:	461a      	mov	r2, r3
 8001a18:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7fe fd5c 	bl	80004dc <__aeabi_i2d>
 8001a24:	4602      	mov	r2, r0
 8001a26:	460b      	mov	r3, r1
 8001a28:	4620      	mov	r0, r4
 8001a2a:	4629      	mov	r1, r5
 8001a2c:	f7fe fdc0 	bl	80005b0 <__aeabi_dmul>
 8001a30:	4602      	mov	r2, r0
 8001a32:	460b      	mov	r3, r1
 8001a34:	4614      	mov	r4, r2
 8001a36:	461d      	mov	r5, r3
 8001a38:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001a42:	1ad3      	subs	r3, r2, r3
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7fe fd49 	bl	80004dc <__aeabi_i2d>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	460b      	mov	r3, r1
 8001a4e:	4620      	mov	r0, r4
 8001a50:	4629      	mov	r1, r5
 8001a52:	f7fe fed7 	bl	8000804 <__aeabi_ddiv>
 8001a56:	4602      	mov	r2, r0
 8001a58:	460b      	mov	r3, r1
 8001a5a:	4614      	mov	r4, r2
 8001a5c:	461d      	mov	r5, r3
 8001a5e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001a62:	4618      	mov	r0, r3
 8001a64:	f7fe fd3a 	bl	80004dc <__aeabi_i2d>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	4620      	mov	r0, r4
 8001a6e:	4629      	mov	r1, r5
 8001a70:	f7fe fbe8 	bl	8000244 <__adddf3>
 8001a74:	4602      	mov	r2, r0
 8001a76:	460b      	mov	r3, r1
 8001a78:	e9c7 2302 	strd	r2, r3, [r7, #8]
		if((y2>=38-ex&&y2<=107+ex)||(y2>=147-ex&&y2<=216+ex))
 8001a7c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001a80:	f1c3 0326 	rsb	r3, r3, #38	; 0x26
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7fe fd29 	bl	80004dc <__aeabi_i2d>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	460b      	mov	r3, r1
 8001a8e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a92:	f7ff f813 	bl	8000abc <__aeabi_dcmpge>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d00e      	beq.n	8001aba <check_cross_wall+0x54a>
 8001a9c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001aa0:	336b      	adds	r3, #107	; 0x6b
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7fe fd1a 	bl	80004dc <__aeabi_i2d>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	460b      	mov	r3, r1
 8001aac:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001ab0:	f7fe fffa 	bl	8000aa8 <__aeabi_dcmple>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d11e      	bne.n	8001af8 <check_cross_wall+0x588>
 8001aba:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001abe:	f1c3 0393 	rsb	r3, r3, #147	; 0x93
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7fe fd0a 	bl	80004dc <__aeabi_i2d>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	460b      	mov	r3, r1
 8001acc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001ad0:	f7fe fff4 	bl	8000abc <__aeabi_dcmpge>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d010      	beq.n	8001afc <check_cross_wall+0x58c>
 8001ada:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001ade:	33d8      	adds	r3, #216	; 0xd8
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7fe fcfb 	bl	80004dc <__aeabi_i2d>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	460b      	mov	r3, r1
 8001aea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001aee:	f7fe ffdb 	bl	8000aa8 <__aeabi_dcmple>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <check_cross_wall+0x58c>
			return 1;
 8001af8:	2301      	movs	r3, #1
 8001afa:	e000      	b.n	8001afe <check_cross_wall+0x58e>
	}

	return 0;
 8001afc:	2300      	movs	r3, #0
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3730      	adds	r7, #48	; 0x30
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001b08 <get_nearest_transpoint>:

Position_edc24 get_nearest_transpoint(Position_edc24 a)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b086      	sub	sp, #24
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
//
//
	uint16_t min_dis=1000;
 8001b10:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b14:	82fb      	strh	r3, [r7, #22]
	Position_edc24 tmp;
	for(int8_t i=1;i<=4;++i)
 8001b16:	2301      	movs	r3, #1
 8001b18:	757b      	strb	r3, [r7, #21]
 8001b1a:	e02f      	b.n	8001b7c <get_nearest_transpoint+0x74>
	{
		if(a.x==transpoint[i].x&&a.y==transpoint[i].y)
 8001b1c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001b20:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001b24:	491e      	ldr	r1, [pc, #120]	; (8001ba0 <get_nearest_transpoint+0x98>)
 8001b26:	f931 3023 	ldrsh.w	r3, [r1, r3, lsl #2]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d10a      	bne.n	8001b44 <get_nearest_transpoint+0x3c>
 8001b2e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b32:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001b36:	491a      	ldr	r1, [pc, #104]	; (8001ba0 <get_nearest_transpoint+0x98>)
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	440b      	add	r3, r1
 8001b3c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d016      	beq.n	8001b72 <get_nearest_transpoint+0x6a>
			continue;
		uint16_t d=dis(transpoint[i],a);
 8001b44:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001b48:	4a15      	ldr	r2, [pc, #84]	; (8001ba0 <get_nearest_transpoint+0x98>)
 8001b4a:	6879      	ldr	r1, [r7, #4]
 8001b4c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001b50:	f7ff fcee 	bl	8001530 <dis>
 8001b54:	4603      	mov	r3, r0
 8001b56:	827b      	strh	r3, [r7, #18]
		if(min_dis>d)
 8001b58:	8afa      	ldrh	r2, [r7, #22]
 8001b5a:	8a7b      	ldrh	r3, [r7, #18]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d909      	bls.n	8001b74 <get_nearest_transpoint+0x6c>
		{
			min_dis=d;
 8001b60:	8a7b      	ldrh	r3, [r7, #18]
 8001b62:	82fb      	strh	r3, [r7, #22]
			tmp=transpoint[i];
 8001b64:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001b68:	4a0d      	ldr	r2, [pc, #52]	; (8001ba0 <get_nearest_transpoint+0x98>)
 8001b6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b6e:	60bb      	str	r3, [r7, #8]
 8001b70:	e000      	b.n	8001b74 <get_nearest_transpoint+0x6c>
			continue;
 8001b72:	bf00      	nop
	for(int8_t i=1;i<=4;++i)
 8001b74:	7d7b      	ldrb	r3, [r7, #21]
 8001b76:	3301      	adds	r3, #1
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	757b      	strb	r3, [r7, #21]
 8001b7c:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	ddcb      	ble.n	8001b1c <get_nearest_transpoint+0x14>
		}
	}
	return tmp;
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	60fb      	str	r3, [r7, #12]
 8001b88:	2300      	movs	r3, #0
 8001b8a:	89ba      	ldrh	r2, [r7, #12]
 8001b8c:	f362 030f 	bfi	r3, r2, #0, #16
 8001b90:	89fa      	ldrh	r2, [r7, #14]
 8001b92:	f362 431f 	bfi	r3, r2, #16, #16
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3718      	adds	r7, #24
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	20000000 	.word	0x20000000

08001ba4 <get_extension_transpoint>:

Position_edc24 get_extension_transpoint(Position_edc24 a,Position_edc24 b)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b086      	sub	sp, #24
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
	if(!check_cross_wall(pos_pair(a.x,b.y),a)&&!check_cross_wall(pos_pair(a.x,b.y),b))
 8001bae:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001bb2:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001bb6:	4611      	mov	r1, r2
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7ff fc9f 	bl	80014fc <pos_pair>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	60fb      	str	r3, [r7, #12]
 8001bc2:	6879      	ldr	r1, [r7, #4]
 8001bc4:	68f8      	ldr	r0, [r7, #12]
 8001bc6:	f7ff fcd3 	bl	8001570 <check_cross_wall>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	f083 0301 	eor.w	r3, r3, #1
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d01e      	beq.n	8001c14 <get_extension_transpoint+0x70>
 8001bd6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001bda:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001bde:	4611      	mov	r1, r2
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff fc8b 	bl	80014fc <pos_pair>
 8001be6:	4603      	mov	r3, r0
 8001be8:	613b      	str	r3, [r7, #16]
 8001bea:	6839      	ldr	r1, [r7, #0]
 8001bec:	6938      	ldr	r0, [r7, #16]
 8001bee:	f7ff fcbf 	bl	8001570 <check_cross_wall>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	f083 0301 	eor.w	r3, r3, #1
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d00a      	beq.n	8001c14 <get_extension_transpoint+0x70>
		return pos_pair(a.x,b.y);
 8001bfe:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001c02:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001c06:	4611      	mov	r1, r2
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f7ff fc77 	bl	80014fc <pos_pair>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	617b      	str	r3, [r7, #20]
 8001c12:	e009      	b.n	8001c28 <get_extension_transpoint+0x84>
	else
		return pos_pair(b.x,a.y);
 8001c14:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001c18:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c1c:	4611      	mov	r1, r2
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff fc6c 	bl	80014fc <pos_pair>
 8001c24:	4603      	mov	r3, r0
 8001c26:	617b      	str	r3, [r7, #20]
}
 8001c28:	2300      	movs	r3, #0
 8001c2a:	8aba      	ldrh	r2, [r7, #20]
 8001c2c:	f362 030f 	bfi	r3, r2, #0, #16
 8001c30:	8afa      	ldrh	r2, [r7, #22]
 8001c32:	f362 431f 	bfi	r3, r2, #16, #16
 8001c36:	4618      	mov	r0, r3
 8001c38:	3718      	adds	r7, #24
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <extend_path>:

void extend_path(Position_edc24 a,Position_edc24 b)
{
 8001c40:	b5b0      	push	{r4, r5, r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
//
//
//extension_transpoint
	if(a.x!=b.x&&a.y!=b.y)
 8001c4a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001c4e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d01a      	beq.n	8001c8c <extend_path+0x4c>
 8001c56:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c5a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	d014      	beq.n	8001c8c <extend_path+0x4c>
		path[++cnt]=get_extension_transpoint(a,b);
 8001c62:	4b15      	ldr	r3, [pc, #84]	; (8001cb8 <extend_path+0x78>)
 8001c64:	f993 3000 	ldrsb.w	r3, [r3]
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	b25a      	sxtb	r2, r3
 8001c70:	4b11      	ldr	r3, [pc, #68]	; (8001cb8 <extend_path+0x78>)
 8001c72:	701a      	strb	r2, [r3, #0]
 8001c74:	4b10      	ldr	r3, [pc, #64]	; (8001cb8 <extend_path+0x78>)
 8001c76:	f993 3000 	ldrsb.w	r3, [r3]
 8001c7a:	461d      	mov	r5, r3
 8001c7c:	4c0f      	ldr	r4, [pc, #60]	; (8001cbc <extend_path+0x7c>)
 8001c7e:	6839      	ldr	r1, [r7, #0]
 8001c80:	6878      	ldr	r0, [r7, #4]
 8001c82:	f7ff ff8f 	bl	8001ba4 <get_extension_transpoint>
 8001c86:	4603      	mov	r3, r0
 8001c88:	f844 3025 	str.w	r3, [r4, r5, lsl #2]
	path[++cnt]=b;
 8001c8c:	4b0a      	ldr	r3, [pc, #40]	; (8001cb8 <extend_path+0x78>)
 8001c8e:	f993 3000 	ldrsb.w	r3, [r3]
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	3301      	adds	r3, #1
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	b25a      	sxtb	r2, r3
 8001c9a:	4b07      	ldr	r3, [pc, #28]	; (8001cb8 <extend_path+0x78>)
 8001c9c:	701a      	strb	r2, [r3, #0]
 8001c9e:	4b06      	ldr	r3, [pc, #24]	; (8001cb8 <extend_path+0x78>)
 8001ca0:	f993 3000 	ldrsb.w	r3, [r3]
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4a05      	ldr	r2, [pc, #20]	; (8001cbc <extend_path+0x7c>)
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
 8001cae:	bf00      	nop
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bdb0      	pop	{r4, r5, r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	20000a48 	.word	0x20000a48
 8001cbc:	20000a20 	.word	0x20000a20

08001cc0 <get_path>:

void get_path(Position_edc24 destination)
{
 8001cc0:	b590      	push	{r4, r7, lr}
 8001cc2:	b089      	sub	sp, #36	; 0x24
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
	cnt=0;
 8001cc8:	4b41      	ldr	r3, [pc, #260]	; (8001dd0 <get_path+0x110>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	701a      	strb	r2, [r3, #0]
	path[cnt]=now;
 8001cce:	4b40      	ldr	r3, [pc, #256]	; (8001dd0 <get_path+0x110>)
 8001cd0:	f993 3000 	ldrsb.w	r3, [r3]
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4a3f      	ldr	r2, [pc, #252]	; (8001dd4 <get_path+0x114>)
 8001cd8:	4b3f      	ldr	r3, [pc, #252]	; (8001dd8 <get_path+0x118>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	if(check_cross_wall(now,destination))
 8001ce0:	4b3d      	ldr	r3, [pc, #244]	; (8001dd8 <get_path+0x118>)
 8001ce2:	6879      	ldr	r1, [r7, #4]
 8001ce4:	6818      	ldr	r0, [r3, #0]
 8001ce6:	f7ff fc43 	bl	8001570 <check_cross_wall>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d026      	beq.n	8001d3e <get_path+0x7e>
	{
		if(check_cross_wall(now,get_nearest_transpoint(destination)))
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f7ff ff09 	bl	8001b08 <get_nearest_transpoint>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	60fb      	str	r3, [r7, #12]
 8001cfa:	4b37      	ldr	r3, [pc, #220]	; (8001dd8 <get_path+0x118>)
 8001cfc:	68f9      	ldr	r1, [r7, #12]
 8001cfe:	6818      	ldr	r0, [r3, #0]
 8001d00:	f7ff fc36 	bl	8001570 <check_cross_wall>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d00a      	beq.n	8001d20 <get_path+0x60>
			extend_path(now,get_nearest_transpoint(now));
 8001d0a:	4b33      	ldr	r3, [pc, #204]	; (8001dd8 <get_path+0x118>)
 8001d0c:	6818      	ldr	r0, [r3, #0]
 8001d0e:	f7ff fefb 	bl	8001b08 <get_nearest_transpoint>
 8001d12:	4603      	mov	r3, r0
 8001d14:	613b      	str	r3, [r7, #16]
 8001d16:	4b30      	ldr	r3, [pc, #192]	; (8001dd8 <get_path+0x118>)
 8001d18:	6939      	ldr	r1, [r7, #16]
 8001d1a:	6818      	ldr	r0, [r3, #0]
 8001d1c:	f7ff ff90 	bl	8001c40 <extend_path>
		extend_path(path[cnt],get_nearest_transpoint(destination));
 8001d20:	4b2b      	ldr	r3, [pc, #172]	; (8001dd0 <get_path+0x110>)
 8001d22:	f993 3000 	ldrsb.w	r3, [r3]
 8001d26:	461c      	mov	r4, r3
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f7ff feed 	bl	8001b08 <get_nearest_transpoint>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	617b      	str	r3, [r7, #20]
 8001d32:	4b28      	ldr	r3, [pc, #160]	; (8001dd4 <get_path+0x114>)
 8001d34:	6979      	ldr	r1, [r7, #20]
 8001d36:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8001d3a:	f7ff ff81 	bl	8001c40 <extend_path>
	}
	extend_path(path[cnt],destination);
 8001d3e:	4b24      	ldr	r3, [pc, #144]	; (8001dd0 <get_path+0x110>)
 8001d40:	f993 3000 	ldrsb.w	r3, [r3]
 8001d44:	461a      	mov	r2, r3
 8001d46:	4b23      	ldr	r3, [pc, #140]	; (8001dd4 <get_path+0x114>)
 8001d48:	6879      	ldr	r1, [r7, #4]
 8001d4a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001d4e:	f7ff ff77 	bl	8001c40 <extend_path>

	uint16_t sum_dis=0;
 8001d52:	2300      	movs	r3, #0
 8001d54:	83fb      	strh	r3, [r7, #30]
	for(int i=1;i<=cnt;++i)
 8001d56:	2301      	movs	r3, #1
 8001d58:	61bb      	str	r3, [r7, #24]
 8001d5a:	e012      	b.n	8001d82 <get_path+0xc2>
		sum_dis+=dis(path[i],path[i-1]);
 8001d5c:	69bb      	ldr	r3, [r7, #24]
 8001d5e:	1e5a      	subs	r2, r3, #1
 8001d60:	491c      	ldr	r1, [pc, #112]	; (8001dd4 <get_path+0x114>)
 8001d62:	481c      	ldr	r0, [pc, #112]	; (8001dd4 <get_path+0x114>)
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8001d6a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8001d6e:	f7ff fbdf 	bl	8001530 <dis>
 8001d72:	4603      	mov	r3, r0
 8001d74:	461a      	mov	r2, r3
 8001d76:	8bfb      	ldrh	r3, [r7, #30]
 8001d78:	4413      	add	r3, r2
 8001d7a:	83fb      	strh	r3, [r7, #30]
	for(int i=1;i<=cnt;++i)
 8001d7c:	69bb      	ldr	r3, [r7, #24]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	61bb      	str	r3, [r7, #24]
 8001d82:	4b13      	ldr	r3, [pc, #76]	; (8001dd0 <get_path+0x110>)
 8001d84:	f993 3000 	ldrsb.w	r3, [r3]
 8001d88:	461a      	mov	r2, r3
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	dde5      	ble.n	8001d5c <get_path+0x9c>
	if(sum_dis>2*dis(now,destination))
 8001d90:	8bfc      	ldrh	r4, [r7, #30]
 8001d92:	4b11      	ldr	r3, [pc, #68]	; (8001dd8 <get_path+0x118>)
 8001d94:	6879      	ldr	r1, [r7, #4]
 8001d96:	6818      	ldr	r0, [r3, #0]
 8001d98:	f7ff fbca 	bl	8001530 <dis>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	429c      	cmp	r4, r3
 8001da2:	dd10      	ble.n	8001dc6 <get_path+0x106>
	{
		cnt=0;
 8001da4:	4b0a      	ldr	r3, [pc, #40]	; (8001dd0 <get_path+0x110>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	701a      	strb	r2, [r3, #0]
		path[cnt]=now;
 8001daa:	4b09      	ldr	r3, [pc, #36]	; (8001dd0 <get_path+0x110>)
 8001dac:	f993 3000 	ldrsb.w	r3, [r3]
 8001db0:	4619      	mov	r1, r3
 8001db2:	4a08      	ldr	r2, [pc, #32]	; (8001dd4 <get_path+0x114>)
 8001db4:	4b08      	ldr	r3, [pc, #32]	; (8001dd8 <get_path+0x118>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		extend_path(now,destination);
 8001dbc:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <get_path+0x118>)
 8001dbe:	6879      	ldr	r1, [r7, #4]
 8001dc0:	6818      	ldr	r0, [r3, #0]
 8001dc2:	f7ff ff3d 	bl	8001c40 <extend_path>
	}
}
 8001dc6:	bf00      	nop
 8001dc8:	3724      	adds	r7, #36	; 0x24
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd90      	pop	{r4, r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	20000a48 	.word	0x20000a48
 8001dd4:	20000a20 	.word	0x20000a20
 8001dd8:	20000a1c 	.word	0x20000a1c

08001ddc <get_nearest_point>:
		printf("%d %d\n",path[i].x,path[i].y);
	memset(path, 0, sizeof(path));
}

Position_edc24 get_nearest_point()
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
	uint16_t min_dis=1000;
 8001de2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001de6:	81fb      	strh	r3, [r7, #14]
	uint16_t d;
	Position_edc24 tmp_pos=pos_pair(0,0);
 8001de8:	2100      	movs	r1, #0
 8001dea:	2000      	movs	r0, #0
 8001dec:	f7ff fb86 	bl	80014fc <pos_pair>
 8001df0:	4603      	mov	r3, r0
 8001df2:	603b      	str	r3, [r7, #0]
	if(getOrderNum()<orderMax)
 8001df4:	f002 fbb2 	bl	800455c <getOrderNum>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b04      	cmp	r3, #4
 8001dfc:	d842      	bhi.n	8001e84 <get_nearest_point+0xa8>
		for(uint16_t i=1;i<=order_cnt;++i)
 8001dfe:	2301      	movs	r3, #1
 8001e00:	81bb      	strh	r3, [r7, #12]
 8001e02:	e03a      	b.n	8001e7a <get_nearest_point+0x9e>
		{
			d=dis(now,order[i].depPos);
 8001e04:	89ba      	ldrh	r2, [r7, #12]
 8001e06:	4948      	ldr	r1, [pc, #288]	; (8001f28 <get_nearest_point+0x14c>)
 8001e08:	4613      	mov	r3, r2
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	4413      	add	r3, r2
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	440b      	add	r3, r1
 8001e12:	4a46      	ldr	r2, [pc, #280]	; (8001f2c <get_nearest_point+0x150>)
 8001e14:	6819      	ldr	r1, [r3, #0]
 8001e16:	6810      	ldr	r0, [r2, #0]
 8001e18:	f7ff fb8a 	bl	8001530 <dis>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	813b      	strh	r3, [r7, #8]
			if(order_status[order[i].orderId]==waiting&&d<min_dis)
 8001e20:	89ba      	ldrh	r2, [r7, #12]
 8001e22:	4941      	ldr	r1, [pc, #260]	; (8001f28 <get_nearest_point+0x14c>)
 8001e24:	4613      	mov	r3, r2
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	4413      	add	r3, r2
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	440b      	add	r3, r1
 8001e2e:	330c      	adds	r3, #12
 8001e30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e34:	461a      	mov	r2, r3
 8001e36:	4b3e      	ldr	r3, [pc, #248]	; (8001f30 <get_nearest_point+0x154>)
 8001e38:	5c9b      	ldrb	r3, [r3, r2]
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d11a      	bne.n	8001e74 <get_nearest_point+0x98>
 8001e3e:	893a      	ldrh	r2, [r7, #8]
 8001e40:	89fb      	ldrh	r3, [r7, #14]
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d216      	bcs.n	8001e74 <get_nearest_point+0x98>
			{
				min_dis=d;
 8001e46:	893b      	ldrh	r3, [r7, #8]
 8001e48:	81fb      	strh	r3, [r7, #14]
				tmp_pos=order[i].depPos;
 8001e4a:	89ba      	ldrh	r2, [r7, #12]
 8001e4c:	4936      	ldr	r1, [pc, #216]	; (8001f28 <get_nearest_point+0x14c>)
 8001e4e:	4613      	mov	r3, r2
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	4413      	add	r3, r2
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	440b      	add	r3, r1
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	603b      	str	r3, [r7, #0]
				order_id=order[i].orderId;
 8001e5c:	89ba      	ldrh	r2, [r7, #12]
 8001e5e:	4932      	ldr	r1, [pc, #200]	; (8001f28 <get_nearest_point+0x14c>)
 8001e60:	4613      	mov	r3, r2
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	4413      	add	r3, r2
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	440b      	add	r3, r1
 8001e6a:	330c      	adds	r3, #12
 8001e6c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001e70:	4b30      	ldr	r3, [pc, #192]	; (8001f34 <get_nearest_point+0x158>)
 8001e72:	801a      	strh	r2, [r3, #0]
		for(uint16_t i=1;i<=order_cnt;++i)
 8001e74:	89bb      	ldrh	r3, [r7, #12]
 8001e76:	3301      	adds	r3, #1
 8001e78:	81bb      	strh	r3, [r7, #12]
 8001e7a:	4b2f      	ldr	r3, [pc, #188]	; (8001f38 <get_nearest_point+0x15c>)
 8001e7c:	881b      	ldrh	r3, [r3, #0]
 8001e7e:	89ba      	ldrh	r2, [r7, #12]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d9bf      	bls.n	8001e04 <get_nearest_point+0x28>
			}
		}
	for(uint16_t i=1;i<=order_cnt;++i)
 8001e84:	2301      	movs	r3, #1
 8001e86:	817b      	strh	r3, [r7, #10]
 8001e88:	e03c      	b.n	8001f04 <get_nearest_point+0x128>
	{
		d=dis(now,order[i].desPos);
 8001e8a:	897a      	ldrh	r2, [r7, #10]
 8001e8c:	4926      	ldr	r1, [pc, #152]	; (8001f28 <get_nearest_point+0x14c>)
 8001e8e:	4613      	mov	r3, r2
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	4413      	add	r3, r2
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	440b      	add	r3, r1
 8001e98:	3304      	adds	r3, #4
 8001e9a:	4a24      	ldr	r2, [pc, #144]	; (8001f2c <get_nearest_point+0x150>)
 8001e9c:	6819      	ldr	r1, [r3, #0]
 8001e9e:	6810      	ldr	r0, [r2, #0]
 8001ea0:	f7ff fb46 	bl	8001530 <dis>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	813b      	strh	r3, [r7, #8]
		if(order_status[order[i].orderId]==loading&&d<min_dis)
 8001ea8:	897a      	ldrh	r2, [r7, #10]
 8001eaa:	491f      	ldr	r1, [pc, #124]	; (8001f28 <get_nearest_point+0x14c>)
 8001eac:	4613      	mov	r3, r2
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	4413      	add	r3, r2
 8001eb2:	009b      	lsls	r3, r3, #2
 8001eb4:	440b      	add	r3, r1
 8001eb6:	330c      	adds	r3, #12
 8001eb8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ebc:	461a      	mov	r2, r3
 8001ebe:	4b1c      	ldr	r3, [pc, #112]	; (8001f30 <get_nearest_point+0x154>)
 8001ec0:	5c9b      	ldrb	r3, [r3, r2]
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d11b      	bne.n	8001efe <get_nearest_point+0x122>
 8001ec6:	893a      	ldrh	r2, [r7, #8]
 8001ec8:	89fb      	ldrh	r3, [r7, #14]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d217      	bcs.n	8001efe <get_nearest_point+0x122>
		{
			min_dis=d;
 8001ece:	893b      	ldrh	r3, [r7, #8]
 8001ed0:	81fb      	strh	r3, [r7, #14]
			tmp_pos=order[i].desPos;
 8001ed2:	897a      	ldrh	r2, [r7, #10]
 8001ed4:	4914      	ldr	r1, [pc, #80]	; (8001f28 <get_nearest_point+0x14c>)
 8001ed6:	4613      	mov	r3, r2
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	4413      	add	r3, r2
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	440b      	add	r3, r1
 8001ee0:	3304      	adds	r3, #4
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	603b      	str	r3, [r7, #0]
			order_id=order[i].orderId;
 8001ee6:	897a      	ldrh	r2, [r7, #10]
 8001ee8:	490f      	ldr	r1, [pc, #60]	; (8001f28 <get_nearest_point+0x14c>)
 8001eea:	4613      	mov	r3, r2
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	4413      	add	r3, r2
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	440b      	add	r3, r1
 8001ef4:	330c      	adds	r3, #12
 8001ef6:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001efa:	4b0e      	ldr	r3, [pc, #56]	; (8001f34 <get_nearest_point+0x158>)
 8001efc:	801a      	strh	r2, [r3, #0]
	for(uint16_t i=1;i<=order_cnt;++i)
 8001efe:	897b      	ldrh	r3, [r7, #10]
 8001f00:	3301      	adds	r3, #1
 8001f02:	817b      	strh	r3, [r7, #10]
 8001f04:	4b0c      	ldr	r3, [pc, #48]	; (8001f38 <get_nearest_point+0x15c>)
 8001f06:	881b      	ldrh	r3, [r3, #0]
 8001f08:	897a      	ldrh	r2, [r7, #10]
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d9bd      	bls.n	8001e8a <get_nearest_point+0xae>
		}
	}
	return tmp_pos;
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	607b      	str	r3, [r7, #4]
 8001f12:	2300      	movs	r3, #0
 8001f14:	88ba      	ldrh	r2, [r7, #4]
 8001f16:	f362 030f 	bfi	r3, r2, #0, #16
 8001f1a:	88fa      	ldrh	r2, [r7, #6]
 8001f1c:	f362 431f 	bfi	r3, r2, #16, #16
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3710      	adds	r7, #16
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	20000a54 	.word	0x20000a54
 8001f2c:	20000a1c 	.word	0x20000a1c
 8001f30:	200058d8 	.word	0x200058d8
 8001f34:	20000a52 	.word	0x20000a52
 8001f38:	20000a50 	.word	0x20000a50

08001f3c <store_order>:

void store_order()
{
 8001f3c:	b5b0      	push	{r4, r5, r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af00      	add	r7, sp, #0
	Order_edc24 tmp_order=getLatestPendingOrder();
 8001f42:	1d3b      	adds	r3, r7, #4
 8001f44:	4618      	mov	r0, r3
 8001f46:	f002 fb13 	bl	8004570 <getLatestPendingOrder>
	if(tmp_order.orderId!=0&&(order_status[tmp_order.orderId]==unknown||order_status[tmp_order.orderId]==finishing))
 8001f4a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d028      	beq.n	8001fa4 <store_order+0x68>
 8001f52:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001f56:	461a      	mov	r2, r3
 8001f58:	4b14      	ldr	r3, [pc, #80]	; (8001fac <store_order+0x70>)
 8001f5a:	5c9b      	ldrb	r3, [r3, r2]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d006      	beq.n	8001f6e <store_order+0x32>
 8001f60:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001f64:	461a      	mov	r2, r3
 8001f66:	4b11      	ldr	r3, [pc, #68]	; (8001fac <store_order+0x70>)
 8001f68:	5c9b      	ldrb	r3, [r3, r2]
 8001f6a:	2b03      	cmp	r3, #3
 8001f6c:	d11a      	bne.n	8001fa4 <store_order+0x68>
	{
		order_status[tmp_order.orderId]=waiting;
 8001f6e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001f72:	461a      	mov	r2, r3
 8001f74:	4b0d      	ldr	r3, [pc, #52]	; (8001fac <store_order+0x70>)
 8001f76:	2101      	movs	r1, #1
 8001f78:	5499      	strb	r1, [r3, r2]
		order[++order_cnt]=tmp_order;
 8001f7a:	4b0d      	ldr	r3, [pc, #52]	; (8001fb0 <store_order+0x74>)
 8001f7c:	881b      	ldrh	r3, [r3, #0]
 8001f7e:	3301      	adds	r3, #1
 8001f80:	b29a      	uxth	r2, r3
 8001f82:	4b0b      	ldr	r3, [pc, #44]	; (8001fb0 <store_order+0x74>)
 8001f84:	801a      	strh	r2, [r3, #0]
 8001f86:	4b0a      	ldr	r3, [pc, #40]	; (8001fb0 <store_order+0x74>)
 8001f88:	881b      	ldrh	r3, [r3, #0]
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4a09      	ldr	r2, [pc, #36]	; (8001fb4 <store_order+0x78>)
 8001f8e:	460b      	mov	r3, r1
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	440b      	add	r3, r1
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	4413      	add	r3, r2
 8001f98:	461d      	mov	r5, r3
 8001f9a:	1d3c      	adds	r4, r7, #4
 8001f9c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f9e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fa0:	6823      	ldr	r3, [r4, #0]
 8001fa2:	602b      	str	r3, [r5, #0]
	}
//	u1_printf("\torder_cnt:%d orderId:%d\n",order_cnt,tmp_order.orderId);
}
 8001fa4:	bf00      	nop
 8001fa6:	3718      	adds	r7, #24
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bdb0      	pop	{r4, r5, r7, pc}
 8001fac:	200058d8 	.word	0x200058d8
 8001fb0:	20000a50 	.word	0x20000a50
 8001fb4:	20000a54 	.word	0x20000a54

08001fb8 <check_power>:

Position_edc24 check_power()
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b088      	sub	sp, #32
 8001fbc:	af00      	add	r7, sp, #0
	uint16_t min_dis=1000;
 8001fbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fc2:	83fb      	strh	r3, [r7, #30]
	uint8_t ex_dis=20;
 8001fc4:	2314      	movs	r3, #20
 8001fc6:	75fb      	strb	r3, [r7, #23]
	int32_t remain_dis=getRemainDist();
 8001fc8:	f002 faba 	bl	8004540 <getRemainDist>
 8001fcc:	6138      	str	r0, [r7, #16]
	Position_edc24 tmp;
	for(int i=1;i<=3;++i)
 8001fce:	2301      	movs	r3, #1
 8001fd0:	61bb      	str	r3, [r7, #24]
 8001fd2:	e01c      	b.n	800200e <check_power+0x56>
	{
		Position_edc24 tmp_pile=getOneOwnPile(i);
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f002 fb47 	bl	800466c <getOneOwnPile>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	607b      	str	r3, [r7, #4]
		if(min_dis>dis(now,tmp_pile))
 8001fe2:	4b19      	ldr	r3, [pc, #100]	; (8002048 <check_power+0x90>)
 8001fe4:	6879      	ldr	r1, [r7, #4]
 8001fe6:	6818      	ldr	r0, [r3, #0]
 8001fe8:	f7ff faa2 	bl	8001530 <dis>
 8001fec:	4603      	mov	r3, r0
 8001fee:	461a      	mov	r2, r3
 8001ff0:	8bfb      	ldrh	r3, [r7, #30]
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d908      	bls.n	8002008 <check_power+0x50>
		{
			min_dis=dis(now,tmp_pile);
 8001ff6:	4b14      	ldr	r3, [pc, #80]	; (8002048 <check_power+0x90>)
 8001ff8:	6879      	ldr	r1, [r7, #4]
 8001ffa:	6818      	ldr	r0, [r3, #0]
 8001ffc:	f7ff fa98 	bl	8001530 <dis>
 8002000:	4603      	mov	r3, r0
 8002002:	83fb      	strh	r3, [r7, #30]
			tmp=tmp_pile;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	60bb      	str	r3, [r7, #8]
	for(int i=1;i<=3;++i)
 8002008:	69bb      	ldr	r3, [r7, #24]
 800200a:	3301      	adds	r3, #1
 800200c:	61bb      	str	r3, [r7, #24]
 800200e:	69bb      	ldr	r3, [r7, #24]
 8002010:	2b03      	cmp	r3, #3
 8002012:	dddf      	ble.n	8001fd4 <check_power+0x1c>
		}
	}
	if(min_dis+ex_dis>remain_dis)
 8002014:	8bfa      	ldrh	r2, [r7, #30]
 8002016:	7dfb      	ldrb	r3, [r7, #23]
 8002018:	4413      	add	r3, r2
 800201a:	693a      	ldr	r2, [r7, #16]
 800201c:	429a      	cmp	r2, r3
 800201e:	da02      	bge.n	8002026 <check_power+0x6e>
		return tmp;
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	e005      	b.n	8002032 <check_power+0x7a>
	return pos_pair(0,0);
 8002026:	2100      	movs	r1, #0
 8002028:	2000      	movs	r0, #0
 800202a:	f7ff fa67 	bl	80014fc <pos_pair>
 800202e:	4603      	mov	r3, r0
 8002030:	60fb      	str	r3, [r7, #12]
}
 8002032:	2300      	movs	r3, #0
 8002034:	89ba      	ldrh	r2, [r7, #12]
 8002036:	f362 030f 	bfi	r3, r2, #0, #16
 800203a:	89fa      	ldrh	r2, [r7, #14]
 800203c:	f362 431f 	bfi	r3, r2, #16, #16
 8002040:	4618      	mov	r0, r3
 8002042:	3720      	adds	r7, #32
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	20000a1c 	.word	0x20000a1c

0800204c <set_pile>:

void set_pile()
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
	now=getVehiclePos();
 8002050:	f002 fa58 	bl	8004504 <getVehiclePos>
 8002054:	4603      	mov	r3, r0
 8002056:	4a41      	ldr	r2, [pc, #260]	; (800215c <set_pile+0x110>)
 8002058:	6013      	str	r3, [r2, #0]
	if((now.x-39)*(now.x-39)+(now.y-127)*(now.y-127)<=64&&getOwnChargingPileNum()==0)
 800205a:	4b40      	ldr	r3, [pc, #256]	; (800215c <set_pile+0x110>)
 800205c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002060:	3b27      	subs	r3, #39	; 0x27
 8002062:	4a3e      	ldr	r2, [pc, #248]	; (800215c <set_pile+0x110>)
 8002064:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002068:	3a27      	subs	r2, #39	; 0x27
 800206a:	fb03 f202 	mul.w	r2, r3, r2
 800206e:	4b3b      	ldr	r3, [pc, #236]	; (800215c <set_pile+0x110>)
 8002070:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002074:	3b7f      	subs	r3, #127	; 0x7f
 8002076:	4939      	ldr	r1, [pc, #228]	; (800215c <set_pile+0x110>)
 8002078:	f9b1 1002 	ldrsh.w	r1, [r1, #2]
 800207c:	397f      	subs	r1, #127	; 0x7f
 800207e:	fb01 f303 	mul.w	r3, r1, r3
 8002082:	4413      	add	r3, r2
 8002084:	2b40      	cmp	r3, #64	; 0x40
 8002086:	dc06      	bgt.n	8002096 <set_pile+0x4a>
 8002088:	f002 fae4 	bl	8004654 <getOwnChargingPileNum>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d101      	bne.n	8002096 <set_pile+0x4a>
		setChargingPile();
 8002092:	f002 fb21 	bl	80046d8 <setChargingPile>
	if((now.x-127)*(now.x-127)+(now.y-127)*(now.y-127)<=64&&getOwnChargingPileNum()==1)
 8002096:	4b31      	ldr	r3, [pc, #196]	; (800215c <set_pile+0x110>)
 8002098:	f9b3 3000 	ldrsh.w	r3, [r3]
 800209c:	3b7f      	subs	r3, #127	; 0x7f
 800209e:	4a2f      	ldr	r2, [pc, #188]	; (800215c <set_pile+0x110>)
 80020a0:	f9b2 2000 	ldrsh.w	r2, [r2]
 80020a4:	3a7f      	subs	r2, #127	; 0x7f
 80020a6:	fb03 f202 	mul.w	r2, r3, r2
 80020aa:	4b2c      	ldr	r3, [pc, #176]	; (800215c <set_pile+0x110>)
 80020ac:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80020b0:	3b7f      	subs	r3, #127	; 0x7f
 80020b2:	492a      	ldr	r1, [pc, #168]	; (800215c <set_pile+0x110>)
 80020b4:	f9b1 1002 	ldrsh.w	r1, [r1, #2]
 80020b8:	397f      	subs	r1, #127	; 0x7f
 80020ba:	fb01 f303 	mul.w	r3, r1, r3
 80020be:	4413      	add	r3, r2
 80020c0:	2b40      	cmp	r3, #64	; 0x40
 80020c2:	dc06      	bgt.n	80020d2 <set_pile+0x86>
 80020c4:	f002 fac6 	bl	8004654 <getOwnChargingPileNum>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d101      	bne.n	80020d2 <set_pile+0x86>
		setChargingPile();
 80020ce:	f002 fb03 	bl	80046d8 <setChargingPile>
	if((now.x-215)*(now.x-215)+(now.y-127)*(now.y-127)<=64&&getOwnChargingPileNum()==2)
 80020d2:	4b22      	ldr	r3, [pc, #136]	; (800215c <set_pile+0x110>)
 80020d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020d8:	3bd7      	subs	r3, #215	; 0xd7
 80020da:	4a20      	ldr	r2, [pc, #128]	; (800215c <set_pile+0x110>)
 80020dc:	f9b2 2000 	ldrsh.w	r2, [r2]
 80020e0:	3ad7      	subs	r2, #215	; 0xd7
 80020e2:	fb03 f202 	mul.w	r2, r3, r2
 80020e6:	4b1d      	ldr	r3, [pc, #116]	; (800215c <set_pile+0x110>)
 80020e8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80020ec:	3b7f      	subs	r3, #127	; 0x7f
 80020ee:	491b      	ldr	r1, [pc, #108]	; (800215c <set_pile+0x110>)
 80020f0:	f9b1 1002 	ldrsh.w	r1, [r1, #2]
 80020f4:	397f      	subs	r1, #127	; 0x7f
 80020f6:	fb01 f303 	mul.w	r3, r1, r3
 80020fa:	4413      	add	r3, r2
 80020fc:	2b40      	cmp	r3, #64	; 0x40
 80020fe:	dc06      	bgt.n	800210e <set_pile+0xc2>
 8002100:	f002 faa8 	bl	8004654 <getOwnChargingPileNum>
 8002104:	4603      	mov	r3, r0
 8002106:	2b02      	cmp	r3, #2
 8002108:	d101      	bne.n	800210e <set_pile+0xc2>
		setChargingPile();
 800210a:	f002 fae5 	bl	80046d8 <setChargingPile>
	if(getOwnChargingPileNum()==0)
 800210e:	f002 faa1 	bl	8004654 <getOwnChargingPileNum>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d106      	bne.n	8002126 <set_pile+0xda>
		next_point=pos_pair(39,127);
 8002118:	217f      	movs	r1, #127	; 0x7f
 800211a:	2027      	movs	r0, #39	; 0x27
 800211c:	f7ff f9ee 	bl	80014fc <pos_pair>
 8002120:	4603      	mov	r3, r0
 8002122:	4a0f      	ldr	r2, [pc, #60]	; (8002160 <set_pile+0x114>)
 8002124:	6013      	str	r3, [r2, #0]
	if(getOwnChargingPileNum()==1)
 8002126:	f002 fa95 	bl	8004654 <getOwnChargingPileNum>
 800212a:	4603      	mov	r3, r0
 800212c:	2b01      	cmp	r3, #1
 800212e:	d106      	bne.n	800213e <set_pile+0xf2>
		next_point=pos_pair(127,127);
 8002130:	217f      	movs	r1, #127	; 0x7f
 8002132:	207f      	movs	r0, #127	; 0x7f
 8002134:	f7ff f9e2 	bl	80014fc <pos_pair>
 8002138:	4603      	mov	r3, r0
 800213a:	4a09      	ldr	r2, [pc, #36]	; (8002160 <set_pile+0x114>)
 800213c:	6013      	str	r3, [r2, #0]
	if(getOwnChargingPileNum()==2)
 800213e:	f002 fa89 	bl	8004654 <getOwnChargingPileNum>
 8002142:	4603      	mov	r3, r0
 8002144:	2b02      	cmp	r3, #2
 8002146:	d106      	bne.n	8002156 <set_pile+0x10a>
		next_point=pos_pair(215,127);
 8002148:	217f      	movs	r1, #127	; 0x7f
 800214a:	20d7      	movs	r0, #215	; 0xd7
 800214c:	f7ff f9d6 	bl	80014fc <pos_pair>
 8002150:	4603      	mov	r3, r0
 8002152:	4a03      	ldr	r2, [pc, #12]	; (8002160 <set_pile+0x114>)
 8002154:	6013      	str	r3, [r2, #0]
}
 8002156:	bf00      	nop
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	20000a1c 	.word	0x20000a1c
 8002160:	20000a4c 	.word	0x20000a4c

08002164 <orderInit>:

void orderInit()
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
		order_sending.depPos.x = 0;
 8002168:	4b1a      	ldr	r3, [pc, #104]	; (80021d4 <orderInit+0x70>)
 800216a:	2200      	movs	r2, #0
 800216c:	801a      	strh	r2, [r3, #0]
		order_sending.depPos.y = 0;
 800216e:	4b19      	ldr	r3, [pc, #100]	; (80021d4 <orderInit+0x70>)
 8002170:	2200      	movs	r2, #0
 8002172:	805a      	strh	r2, [r3, #2]
		order_sending.desPos.x = 0;
 8002174:	4b17      	ldr	r3, [pc, #92]	; (80021d4 <orderInit+0x70>)
 8002176:	2200      	movs	r2, #0
 8002178:	809a      	strh	r2, [r3, #4]
		order_sending.desPos.y = 0;
 800217a:	4b16      	ldr	r3, [pc, #88]	; (80021d4 <orderInit+0x70>)
 800217c:	2200      	movs	r2, #0
 800217e:	80da      	strh	r2, [r3, #6]
		memset(path, 0, sizeof(path));
 8002180:	2228      	movs	r2, #40	; 0x28
 8002182:	2100      	movs	r1, #0
 8002184:	4814      	ldr	r0, [pc, #80]	; (80021d8 <orderInit+0x74>)
 8002186:	f005 fe93 	bl	8007eb0 <memset>
		memset(order, 0, sizeof(order));
 800218a:	f644 6284 	movw	r2, #20100	; 0x4e84
 800218e:	2100      	movs	r1, #0
 8002190:	4812      	ldr	r0, [pc, #72]	; (80021dc <orderInit+0x78>)
 8002192:	f005 fe8d 	bl	8007eb0 <memset>
		memset(order_status, 0, sizeof(order_status));
 8002196:	f240 32ed 	movw	r2, #1005	; 0x3ed
 800219a:	2100      	movs	r1, #0
 800219c:	4810      	ldr	r0, [pc, #64]	; (80021e0 <orderInit+0x7c>)
 800219e:	f005 fe87 	bl	8007eb0 <memset>
		cnt = 0;
 80021a2:	4b10      	ldr	r3, [pc, #64]	; (80021e4 <orderInit+0x80>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	701a      	strb	r2, [r3, #0]
		next_point=pos_pair(0,0);
 80021a8:	2100      	movs	r1, #0
 80021aa:	2000      	movs	r0, #0
 80021ac:	f7ff f9a6 	bl	80014fc <pos_pair>
 80021b0:	4603      	mov	r3, r0
 80021b2:	4a0d      	ldr	r2, [pc, #52]	; (80021e8 <orderInit+0x84>)
 80021b4:	6013      	str	r3, [r2, #0]
		order_cnt = 0;
 80021b6:	4b0d      	ldr	r3, [pc, #52]	; (80021ec <orderInit+0x88>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	801a      	strh	r2, [r3, #0]
		charge=false;
 80021bc:	4b0c      	ldr	r3, [pc, #48]	; (80021f0 <orderInit+0x8c>)
 80021be:	2200      	movs	r2, #0
 80021c0:	701a      	strb	r2, [r3, #0]
		PID_Clear_S(&pid_x);
 80021c2:	480c      	ldr	r0, [pc, #48]	; (80021f4 <orderInit+0x90>)
 80021c4:	f000 ffb6 	bl	8003134 <PID_Clear_S>
		PID_Clear_S(&pid_y);
 80021c8:	480b      	ldr	r0, [pc, #44]	; (80021f8 <orderInit+0x94>)
 80021ca:	f000 ffb3 	bl	8003134 <PID_Clear_S>
}
 80021ce:	bf00      	nop
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	200063fc 	.word	0x200063fc
 80021d8:	20000a20 	.word	0x20000a20
 80021dc:	20000a54 	.word	0x20000a54
 80021e0:	200058d8 	.word	0x200058d8
 80021e4:	20000a48 	.word	0x20000a48
 80021e8:	20000a4c 	.word	0x20000a4c
 80021ec:	20000a50 	.word	0x20000a50
 80021f0:	20005cc5 	.word	0x20005cc5
 80021f4:	20005eb4 	.word	0x20005eb4
 80021f8:	20005ef0 	.word	0x20005ef0

080021fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002202:	4b14      	ldr	r3, [pc, #80]	; (8002254 <MX_DMA_Init+0x58>)
 8002204:	695b      	ldr	r3, [r3, #20]
 8002206:	4a13      	ldr	r2, [pc, #76]	; (8002254 <MX_DMA_Init+0x58>)
 8002208:	f043 0301 	orr.w	r3, r3, #1
 800220c:	6153      	str	r3, [r2, #20]
 800220e:	4b11      	ldr	r3, [pc, #68]	; (8002254 <MX_DMA_Init+0x58>)
 8002210:	695b      	ldr	r3, [r3, #20]
 8002212:	f003 0301 	and.w	r3, r3, #1
 8002216:	607b      	str	r3, [r7, #4]
 8002218:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800221a:	2200      	movs	r2, #0
 800221c:	2100      	movs	r1, #0
 800221e:	200d      	movs	r0, #13
 8002220:	f002 fbc9 	bl	80049b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002224:	200d      	movs	r0, #13
 8002226:	f002 fbe2 	bl	80049ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 1, 0);
 800222a:	2200      	movs	r2, #0
 800222c:	2101      	movs	r1, #1
 800222e:	200f      	movs	r0, #15
 8002230:	f002 fbc1 	bl	80049b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002234:	200f      	movs	r0, #15
 8002236:	f002 fbda 	bl	80049ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800223a:	2200      	movs	r2, #0
 800223c:	2100      	movs	r1, #0
 800223e:	2010      	movs	r0, #16
 8002240:	f002 fbb9 	bl	80049b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8002244:	2010      	movs	r0, #16
 8002246:	f002 fbd2 	bl	80049ee <HAL_NVIC_EnableIRQ>

}
 800224a:	bf00      	nop
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	40021000 	.word	0x40021000

08002258 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b088      	sub	sp, #32
 800225c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800225e:	f107 0310 	add.w	r3, r7, #16
 8002262:	2200      	movs	r2, #0
 8002264:	601a      	str	r2, [r3, #0]
 8002266:	605a      	str	r2, [r3, #4]
 8002268:	609a      	str	r2, [r3, #8]
 800226a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800226c:	4b34      	ldr	r3, [pc, #208]	; (8002340 <MX_GPIO_Init+0xe8>)
 800226e:	699b      	ldr	r3, [r3, #24]
 8002270:	4a33      	ldr	r2, [pc, #204]	; (8002340 <MX_GPIO_Init+0xe8>)
 8002272:	f043 0320 	orr.w	r3, r3, #32
 8002276:	6193      	str	r3, [r2, #24]
 8002278:	4b31      	ldr	r3, [pc, #196]	; (8002340 <MX_GPIO_Init+0xe8>)
 800227a:	699b      	ldr	r3, [r3, #24]
 800227c:	f003 0320 	and.w	r3, r3, #32
 8002280:	60fb      	str	r3, [r7, #12]
 8002282:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002284:	4b2e      	ldr	r3, [pc, #184]	; (8002340 <MX_GPIO_Init+0xe8>)
 8002286:	699b      	ldr	r3, [r3, #24]
 8002288:	4a2d      	ldr	r2, [pc, #180]	; (8002340 <MX_GPIO_Init+0xe8>)
 800228a:	f043 0310 	orr.w	r3, r3, #16
 800228e:	6193      	str	r3, [r2, #24]
 8002290:	4b2b      	ldr	r3, [pc, #172]	; (8002340 <MX_GPIO_Init+0xe8>)
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	f003 0310 	and.w	r3, r3, #16
 8002298:	60bb      	str	r3, [r7, #8]
 800229a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800229c:	4b28      	ldr	r3, [pc, #160]	; (8002340 <MX_GPIO_Init+0xe8>)
 800229e:	699b      	ldr	r3, [r3, #24]
 80022a0:	4a27      	ldr	r2, [pc, #156]	; (8002340 <MX_GPIO_Init+0xe8>)
 80022a2:	f043 0304 	orr.w	r3, r3, #4
 80022a6:	6193      	str	r3, [r2, #24]
 80022a8:	4b25      	ldr	r3, [pc, #148]	; (8002340 <MX_GPIO_Init+0xe8>)
 80022aa:	699b      	ldr	r3, [r3, #24]
 80022ac:	f003 0304 	and.w	r3, r3, #4
 80022b0:	607b      	str	r3, [r7, #4]
 80022b2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022b4:	4b22      	ldr	r3, [pc, #136]	; (8002340 <MX_GPIO_Init+0xe8>)
 80022b6:	699b      	ldr	r3, [r3, #24]
 80022b8:	4a21      	ldr	r2, [pc, #132]	; (8002340 <MX_GPIO_Init+0xe8>)
 80022ba:	f043 0308 	orr.w	r3, r3, #8
 80022be:	6193      	str	r3, [r2, #24]
 80022c0:	4b1f      	ldr	r3, [pc, #124]	; (8002340 <MX_GPIO_Init+0xe8>)
 80022c2:	699b      	ldr	r3, [r3, #24]
 80022c4:	f003 0308 	and.w	r3, r3, #8
 80022c8:	603b      	str	r3, [r7, #0]
 80022ca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, in2_1_Pin|in2_2_Pin, GPIO_PIN_RESET);
 80022cc:	2200      	movs	r2, #0
 80022ce:	210c      	movs	r1, #12
 80022d0:	481c      	ldr	r0, [pc, #112]	; (8002344 <MX_GPIO_Init+0xec>)
 80022d2:	f003 f9d4 	bl	800567e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, in1_2_Pin|in1_1_Pin|in3_1_Pin|in3_2_Pin
 80022d6:	2200      	movs	r2, #0
 80022d8:	f24f 0103 	movw	r1, #61443	; 0xf003
 80022dc:	481a      	ldr	r0, [pc, #104]	; (8002348 <MX_GPIO_Init+0xf0>)
 80022de:	f003 f9ce 	bl	800567e <HAL_GPIO_WritePin>
                          |in4_1_Pin|in4_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = in2_1_Pin|in2_2_Pin;
 80022e2:	230c      	movs	r3, #12
 80022e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022e6:	2301      	movs	r3, #1
 80022e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80022ea:	2302      	movs	r3, #2
 80022ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ee:	2302      	movs	r3, #2
 80022f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022f2:	f107 0310 	add.w	r3, r7, #16
 80022f6:	4619      	mov	r1, r3
 80022f8:	4812      	ldr	r0, [pc, #72]	; (8002344 <MX_GPIO_Init+0xec>)
 80022fa:	f003 f815 	bl	8005328 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = in1_2_Pin|in1_1_Pin|in3_1_Pin|in3_2_Pin
 80022fe:	f24f 0303 	movw	r3, #61443	; 0xf003
 8002302:	613b      	str	r3, [r7, #16]
                          |in4_1_Pin|in4_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002304:	2301      	movs	r3, #1
 8002306:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002308:	2302      	movs	r3, #2
 800230a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800230c:	2302      	movs	r3, #2
 800230e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002310:	f107 0310 	add.w	r3, r7, #16
 8002314:	4619      	mov	r1, r3
 8002316:	480c      	ldr	r0, [pc, #48]	; (8002348 <MX_GPIO_Init+0xf0>)
 8002318:	f003 f806 	bl	8005328 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = reset_Pin;
 800231c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002320:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002322:	2300      	movs	r3, #0
 8002324:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002326:	2301      	movs	r3, #1
 8002328:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(reset_GPIO_Port, &GPIO_InitStruct);
 800232a:	f107 0310 	add.w	r3, r7, #16
 800232e:	4619      	mov	r1, r3
 8002330:	4806      	ldr	r0, [pc, #24]	; (800234c <MX_GPIO_Init+0xf4>)
 8002332:	f002 fff9 	bl	8005328 <HAL_GPIO_Init>

}
 8002336:	bf00      	nop
 8002338:	3720      	adds	r7, #32
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	40021000 	.word	0x40021000
 8002344:	40011000 	.word	0x40011000
 8002348:	40010c00 	.word	0x40010c00
 800234c:	40010800 	.word	0x40010800

08002350 <jy62_Init>:
struct Angl Angle;                  //
struct Temp Temperature;                //
/***************************************************/

void jy62_Init(UART_HandleTypeDef *huart)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  jy62_huart = huart;
 8002358:	4a06      	ldr	r2, [pc, #24]	; (8002374 <jy62_Init+0x24>)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6013      	str	r3, [r2, #0]
  HAL_UART_Receive_DMA(jy62_huart, jy62Receive, JY62_MESSAGE_LENGTH);
 800235e:	4b05      	ldr	r3, [pc, #20]	; (8002374 <jy62_Init+0x24>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	22c8      	movs	r2, #200	; 0xc8
 8002364:	4904      	ldr	r1, [pc, #16]	; (8002378 <jy62_Init+0x28>)
 8002366:	4618      	mov	r0, r3
 8002368:	f004 ffea 	bl	8007340 <HAL_UART_Receive_DMA>
}
 800236c:	bf00      	nop
 800236e:	3708      	adds	r7, #8
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	20005e58 	.word	0x20005e58
 8002378:	20005cc8 	.word	0x20005cc8

0800237c <jy62MessageRecord>:

void jy62MessageRecord(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
  int idx = 0;                              //
 8002382:	2300      	movs	r3, #0
 8002384:	60fb      	str	r3, [r7, #12]
  int i = 0;
 8002386:	2300      	movs	r3, #0
 8002388:	60bb      	str	r3, [r7, #8]
  while(idx < JY62_MESSAGE_LENGTH){                    //JY62_MESSAGE_LENGTH(200)
 800238a:	e042      	b.n	8002412 <jy62MessageRecord+0x96>
    while(jy62Receive[idx] != 0x55) idx++;                //0x55
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	3301      	adds	r3, #1
 8002390:	60fb      	str	r3, [r7, #12]
 8002392:	4a27      	ldr	r2, [pc, #156]	; (8002430 <jy62MessageRecord+0xb4>)
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	4413      	add	r3, r2
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	b2db      	uxtb	r3, r3
 800239c:	2b55      	cmp	r3, #85	; 0x55
 800239e:	d1f5      	bne.n	800238c <jy62MessageRecord+0x10>
    uint8_t sum = 0;                          //
 80023a0:	2300      	movs	r3, #0
 80023a2:	71fb      	strb	r3, [r7, #7]
    for(i = 0; i < 10; i++) sum += jy62Receive[idx + i];        //
 80023a4:	2300      	movs	r3, #0
 80023a6:	60bb      	str	r3, [r7, #8]
 80023a8:	e00b      	b.n	80023c2 <jy62MessageRecord+0x46>
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	4413      	add	r3, r2
 80023b0:	4a1f      	ldr	r2, [pc, #124]	; (8002430 <jy62MessageRecord+0xb4>)
 80023b2:	5cd3      	ldrb	r3, [r2, r3]
 80023b4:	b2da      	uxtb	r2, r3
 80023b6:	79fb      	ldrb	r3, [r7, #7]
 80023b8:	4413      	add	r3, r2
 80023ba:	71fb      	strb	r3, [r7, #7]
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	3301      	adds	r3, #1
 80023c0:	60bb      	str	r3, [r7, #8]
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	2b09      	cmp	r3, #9
 80023c6:	ddf0      	ble.n	80023aa <jy62MessageRecord+0x2e>
    if(sum == jy62Receive[idx + 10]){                  //
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	330a      	adds	r3, #10
 80023cc:	4a18      	ldr	r2, [pc, #96]	; (8002430 <jy62MessageRecord+0xb4>)
 80023ce:	5cd3      	ldrb	r3, [r2, r3]
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	79fa      	ldrb	r2, [r7, #7]
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d119      	bne.n	800240c <jy62MessageRecord+0x90>
      for(i = 0; i < 11; i++) jy62Message[i] = jy62Receive[idx + i];  //jy62Message
 80023d8:	2300      	movs	r3, #0
 80023da:	60bb      	str	r3, [r7, #8]
 80023dc:	e00d      	b.n	80023fa <jy62MessageRecord+0x7e>
 80023de:	68fa      	ldr	r2, [r7, #12]
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	4413      	add	r3, r2
 80023e4:	4a12      	ldr	r2, [pc, #72]	; (8002430 <jy62MessageRecord+0xb4>)
 80023e6:	5cd3      	ldrb	r3, [r2, r3]
 80023e8:	b2d9      	uxtb	r1, r3
 80023ea:	4a12      	ldr	r2, [pc, #72]	; (8002434 <jy62MessageRecord+0xb8>)
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	4413      	add	r3, r2
 80023f0:	460a      	mov	r2, r1
 80023f2:	701a      	strb	r2, [r3, #0]
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	3301      	adds	r3, #1
 80023f8:	60bb      	str	r3, [r7, #8]
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	2b0a      	cmp	r3, #10
 80023fe:	ddee      	ble.n	80023de <jy62MessageRecord+0x62>
      Decode();                           //
 8002400:	f000 f9f4 	bl	80027ec <Decode>
      idx += 11;                            //
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	330b      	adds	r3, #11
 8002408:	60fb      	str	r3, [r7, #12]
 800240a:	e002      	b.n	8002412 <jy62MessageRecord+0x96>
    }else{
      idx++;                              //
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	3301      	adds	r3, #1
 8002410:	60fb      	str	r3, [r7, #12]
  while(idx < JY62_MESSAGE_LENGTH){                    //JY62_MESSAGE_LENGTH(200)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2bc7      	cmp	r3, #199	; 0xc7
 8002416:	ddbc      	ble.n	8002392 <jy62MessageRecord+0x16>
    }
  }
  HAL_UART_Receive_DMA(jy62_huart, jy62Receive, JY62_MESSAGE_LENGTH);    //jy62Receive
 8002418:	4b07      	ldr	r3, [pc, #28]	; (8002438 <jy62MessageRecord+0xbc>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	22c8      	movs	r2, #200	; 0xc8
 800241e:	4904      	ldr	r1, [pc, #16]	; (8002430 <jy62MessageRecord+0xb4>)
 8002420:	4618      	mov	r0, r3
 8002422:	f004 ff8d 	bl	8007340 <HAL_UART_Receive_DMA>
}
 8002426:	bf00      	nop
 8002428:	3710      	adds	r7, #16
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	20005cc8 	.word	0x20005cc8
 8002434:	20005d90 	.word	0x20005d90
 8002438:	20005e58 	.word	0x20005e58

0800243c <SetBaud>:

void SetBaud(int Baud)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  if(Baud == 115200)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
 800244a:	d108      	bne.n	800245e <SetBaud+0x22>
  {
    HAL_UART_Transmit(jy62_huart,setBaud115200, 3, HAL_MAX_DELAY);
 800244c:	4b0c      	ldr	r3, [pc, #48]	; (8002480 <SetBaud+0x44>)
 800244e:	6818      	ldr	r0, [r3, #0]
 8002450:	f04f 33ff 	mov.w	r3, #4294967295
 8002454:	2203      	movs	r2, #3
 8002456:	490b      	ldr	r1, [pc, #44]	; (8002484 <SetBaud+0x48>)
 8002458:	f004 fee0 	bl	800721c <HAL_UART_Transmit>
  }
  else if(Baud == 9600)
  {
    HAL_UART_Transmit(jy62_huart, setBaud9600, 3, HAL_MAX_DELAY);
  }
}
 800245c:	e00b      	b.n	8002476 <SetBaud+0x3a>
  else if(Baud == 9600)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
 8002464:	d107      	bne.n	8002476 <SetBaud+0x3a>
    HAL_UART_Transmit(jy62_huart, setBaud9600, 3, HAL_MAX_DELAY);
 8002466:	4b06      	ldr	r3, [pc, #24]	; (8002480 <SetBaud+0x44>)
 8002468:	6818      	ldr	r0, [r3, #0]
 800246a:	f04f 33ff 	mov.w	r3, #4294967295
 800246e:	2203      	movs	r2, #3
 8002470:	4905      	ldr	r1, [pc, #20]	; (8002488 <SetBaud+0x4c>)
 8002472:	f004 fed3 	bl	800721c <HAL_UART_Transmit>
}
 8002476:	bf00      	nop
 8002478:	3708      	adds	r7, #8
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	20005e58 	.word	0x20005e58
 8002484:	2000001c 	.word	0x2000001c
 8002488:	20000020 	.word	0x20000020

0800248c <SetHorizontal>:

void SetHorizontal()
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
  HAL_UART_Transmit(jy62_huart, setHorizontal, 3, HAL_MAX_DELAY);
 8002490:	4b04      	ldr	r3, [pc, #16]	; (80024a4 <SetHorizontal+0x18>)
 8002492:	6818      	ldr	r0, [r3, #0]
 8002494:	f04f 33ff 	mov.w	r3, #4294967295
 8002498:	2203      	movs	r2, #3
 800249a:	4903      	ldr	r1, [pc, #12]	; (80024a8 <SetHorizontal+0x1c>)
 800249c:	f004 febe 	bl	800721c <HAL_UART_Transmit>
}
 80024a0:	bf00      	nop
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	20005e58 	.word	0x20005e58
 80024a8:	20000024 	.word	0x20000024

080024ac <InitAngle>:
{
  HAL_UART_Transmit(jy62_huart, setVertical, 3, HAL_MAX_DELAY);
}

void InitAngle()
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
  HAL_UART_Transmit(jy62_huart, initAngle, 3, HAL_MAX_DELAY);
 80024b0:	4b04      	ldr	r3, [pc, #16]	; (80024c4 <InitAngle+0x18>)
 80024b2:	6818      	ldr	r0, [r3, #0]
 80024b4:	f04f 33ff 	mov.w	r3, #4294967295
 80024b8:	2203      	movs	r2, #3
 80024ba:	4903      	ldr	r1, [pc, #12]	; (80024c8 <InitAngle+0x1c>)
 80024bc:	f004 feae 	bl	800721c <HAL_UART_Transmit>
}
 80024c0:	bf00      	nop
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	20005e58 	.word	0x20005e58
 80024c8:	20000014 	.word	0x20000014

080024cc <Calibrate>:

void Calibrate()
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
  HAL_UART_Transmit(jy62_huart, calibrateAcce, 3, HAL_MAX_DELAY);
 80024d0:	4b04      	ldr	r3, [pc, #16]	; (80024e4 <Calibrate+0x18>)
 80024d2:	6818      	ldr	r0, [r3, #0]
 80024d4:	f04f 33ff 	mov.w	r3, #4294967295
 80024d8:	2203      	movs	r2, #3
 80024da:	4903      	ldr	r1, [pc, #12]	; (80024e8 <Calibrate+0x1c>)
 80024dc:	f004 fe9e 	bl	800721c <HAL_UART_Transmit>
}
 80024e0:	bf00      	nop
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	20005e58 	.word	0x20005e58
 80024e8:	20000018 	.word	0x20000018

080024ec <SleepOrAwake>:

void SleepOrAwake()
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  HAL_UART_Transmit(jy62_huart, sleepAndAwake, 3, HAL_MAX_DELAY);
 80024f0:	4b04      	ldr	r3, [pc, #16]	; (8002504 <SleepOrAwake+0x18>)
 80024f2:	6818      	ldr	r0, [r3, #0]
 80024f4:	f04f 33ff 	mov.w	r3, #4294967295
 80024f8:	2203      	movs	r2, #3
 80024fa:	4903      	ldr	r1, [pc, #12]	; (8002508 <SleepOrAwake+0x1c>)
 80024fc:	f004 fe8e 	bl	800721c <HAL_UART_Transmit>
}
 8002500:	bf00      	nop
 8002502:	bd80      	pop	{r7, pc}
 8002504:	20005e58 	.word	0x20005e58
 8002508:	20000028 	.word	0x20000028

0800250c <GetYaw>:
float GetPitch()
{
  return Angle.pitch;
}
float GetYaw()
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  return Angle.yaw;
 8002510:	4b02      	ldr	r3, [pc, #8]	; (800251c <GetYaw+0x10>)
 8002512:	689b      	ldr	r3, [r3, #8]
}
 8002514:	4618      	mov	r0, r3
 8002516:	46bd      	mov	sp, r7
 8002518:	bc80      	pop	{r7}
 800251a:	4770      	bx	lr
 800251c:	20005e74 	.word	0x20005e74

08002520 <DecodeAngle>:


/***************************************************/

void DecodeAngle()
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0

  Angle.roll = (float)((jy62Message[3] << 8) | jy62Message[2]) / 32768 * 180;
 8002524:	4b27      	ldr	r3, [pc, #156]	; (80025c4 <DecodeAngle+0xa4>)
 8002526:	78db      	ldrb	r3, [r3, #3]
 8002528:	b2db      	uxtb	r3, r3
 800252a:	021b      	lsls	r3, r3, #8
 800252c:	4a25      	ldr	r2, [pc, #148]	; (80025c4 <DecodeAngle+0xa4>)
 800252e:	7892      	ldrb	r2, [r2, #2]
 8002530:	b2d2      	uxtb	r2, r2
 8002532:	4313      	orrs	r3, r2
 8002534:	4618      	mov	r0, r3
 8002536:	f7fe fc1d 	bl	8000d74 <__aeabi_i2f>
 800253a:	4603      	mov	r3, r0
 800253c:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 8002540:	4618      	mov	r0, r3
 8002542:	f7fe fd1f 	bl	8000f84 <__aeabi_fdiv>
 8002546:	4603      	mov	r3, r0
 8002548:	491f      	ldr	r1, [pc, #124]	; (80025c8 <DecodeAngle+0xa8>)
 800254a:	4618      	mov	r0, r3
 800254c:	f7fe fc66 	bl	8000e1c <__aeabi_fmul>
 8002550:	4603      	mov	r3, r0
 8002552:	461a      	mov	r2, r3
 8002554:	4b1d      	ldr	r3, [pc, #116]	; (80025cc <DecodeAngle+0xac>)
 8002556:	601a      	str	r2, [r3, #0]
  Angle.pitch = (float)((jy62Message[5] << 8) | jy62Message[4]) / 32768 * 180;
 8002558:	4b1a      	ldr	r3, [pc, #104]	; (80025c4 <DecodeAngle+0xa4>)
 800255a:	795b      	ldrb	r3, [r3, #5]
 800255c:	b2db      	uxtb	r3, r3
 800255e:	021b      	lsls	r3, r3, #8
 8002560:	4a18      	ldr	r2, [pc, #96]	; (80025c4 <DecodeAngle+0xa4>)
 8002562:	7912      	ldrb	r2, [r2, #4]
 8002564:	b2d2      	uxtb	r2, r2
 8002566:	4313      	orrs	r3, r2
 8002568:	4618      	mov	r0, r3
 800256a:	f7fe fc03 	bl	8000d74 <__aeabi_i2f>
 800256e:	4603      	mov	r3, r0
 8002570:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 8002574:	4618      	mov	r0, r3
 8002576:	f7fe fd05 	bl	8000f84 <__aeabi_fdiv>
 800257a:	4603      	mov	r3, r0
 800257c:	4912      	ldr	r1, [pc, #72]	; (80025c8 <DecodeAngle+0xa8>)
 800257e:	4618      	mov	r0, r3
 8002580:	f7fe fc4c 	bl	8000e1c <__aeabi_fmul>
 8002584:	4603      	mov	r3, r0
 8002586:	461a      	mov	r2, r3
 8002588:	4b10      	ldr	r3, [pc, #64]	; (80025cc <DecodeAngle+0xac>)
 800258a:	605a      	str	r2, [r3, #4]
  Angle.yaw = (float)((jy62Message[7] << 8) | jy62Message[6]) / 32768 * 180;
 800258c:	4b0d      	ldr	r3, [pc, #52]	; (80025c4 <DecodeAngle+0xa4>)
 800258e:	79db      	ldrb	r3, [r3, #7]
 8002590:	b2db      	uxtb	r3, r3
 8002592:	021b      	lsls	r3, r3, #8
 8002594:	4a0b      	ldr	r2, [pc, #44]	; (80025c4 <DecodeAngle+0xa4>)
 8002596:	7992      	ldrb	r2, [r2, #6]
 8002598:	b2d2      	uxtb	r2, r2
 800259a:	4313      	orrs	r3, r2
 800259c:	4618      	mov	r0, r3
 800259e:	f7fe fbe9 	bl	8000d74 <__aeabi_i2f>
 80025a2:	4603      	mov	r3, r0
 80025a4:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 80025a8:	4618      	mov	r0, r3
 80025aa:	f7fe fceb 	bl	8000f84 <__aeabi_fdiv>
 80025ae:	4603      	mov	r3, r0
 80025b0:	4905      	ldr	r1, [pc, #20]	; (80025c8 <DecodeAngle+0xa8>)
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7fe fc32 	bl	8000e1c <__aeabi_fmul>
 80025b8:	4603      	mov	r3, r0
 80025ba:	461a      	mov	r2, r3
 80025bc:	4b03      	ldr	r3, [pc, #12]	; (80025cc <DecodeAngle+0xac>)
 80025be:	609a      	str	r2, [r3, #8]
}
 80025c0:	bf00      	nop
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	20005d90 	.word	0x20005d90
 80025c8:	43340000 	.word	0x43340000
 80025cc:	20005e74 	.word	0x20005e74

080025d0 <DecodeAccelerate>:

void DecodeAccelerate()
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
  Accelerate.accelerate_x = (float)((jy62Message[3] << 8) | jy62Message[2]) / 32768 * 16 * g ;
 80025d4:	4b40      	ldr	r3, [pc, #256]	; (80026d8 <DecodeAccelerate+0x108>)
 80025d6:	78db      	ldrb	r3, [r3, #3]
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	021b      	lsls	r3, r3, #8
 80025dc:	4a3e      	ldr	r2, [pc, #248]	; (80026d8 <DecodeAccelerate+0x108>)
 80025de:	7892      	ldrb	r2, [r2, #2]
 80025e0:	b2d2      	uxtb	r2, r2
 80025e2:	4313      	orrs	r3, r2
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7fe fbc5 	bl	8000d74 <__aeabi_i2f>
 80025ea:	4603      	mov	r3, r0
 80025ec:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7fe fcc7 	bl	8000f84 <__aeabi_fdiv>
 80025f6:	4603      	mov	r3, r0
 80025f8:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 80025fc:	4618      	mov	r0, r3
 80025fe:	f7fe fc0d 	bl	8000e1c <__aeabi_fmul>
 8002602:	4603      	mov	r3, r0
 8002604:	4618      	mov	r0, r3
 8002606:	f7fd ff7b 	bl	8000500 <__aeabi_f2d>
 800260a:	a331      	add	r3, pc, #196	; (adr r3, 80026d0 <DecodeAccelerate+0x100>)
 800260c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002610:	f7fd ffce 	bl	80005b0 <__aeabi_dmul>
 8002614:	4602      	mov	r2, r0
 8002616:	460b      	mov	r3, r1
 8002618:	4610      	mov	r0, r2
 800261a:	4619      	mov	r1, r3
 800261c:	f7fe faa0 	bl	8000b60 <__aeabi_d2f>
 8002620:	4603      	mov	r3, r0
 8002622:	4a2e      	ldr	r2, [pc, #184]	; (80026dc <DecodeAccelerate+0x10c>)
 8002624:	6013      	str	r3, [r2, #0]
  Accelerate.accelerate_y = (float)((jy62Message[5] << 8) | jy62Message[4]) / 32768 * 16 * g ;
 8002626:	4b2c      	ldr	r3, [pc, #176]	; (80026d8 <DecodeAccelerate+0x108>)
 8002628:	795b      	ldrb	r3, [r3, #5]
 800262a:	b2db      	uxtb	r3, r3
 800262c:	021b      	lsls	r3, r3, #8
 800262e:	4a2a      	ldr	r2, [pc, #168]	; (80026d8 <DecodeAccelerate+0x108>)
 8002630:	7912      	ldrb	r2, [r2, #4]
 8002632:	b2d2      	uxtb	r2, r2
 8002634:	4313      	orrs	r3, r2
 8002636:	4618      	mov	r0, r3
 8002638:	f7fe fb9c 	bl	8000d74 <__aeabi_i2f>
 800263c:	4603      	mov	r3, r0
 800263e:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 8002642:	4618      	mov	r0, r3
 8002644:	f7fe fc9e 	bl	8000f84 <__aeabi_fdiv>
 8002648:	4603      	mov	r3, r0
 800264a:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 800264e:	4618      	mov	r0, r3
 8002650:	f7fe fbe4 	bl	8000e1c <__aeabi_fmul>
 8002654:	4603      	mov	r3, r0
 8002656:	4618      	mov	r0, r3
 8002658:	f7fd ff52 	bl	8000500 <__aeabi_f2d>
 800265c:	a31c      	add	r3, pc, #112	; (adr r3, 80026d0 <DecodeAccelerate+0x100>)
 800265e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002662:	f7fd ffa5 	bl	80005b0 <__aeabi_dmul>
 8002666:	4602      	mov	r2, r0
 8002668:	460b      	mov	r3, r1
 800266a:	4610      	mov	r0, r2
 800266c:	4619      	mov	r1, r3
 800266e:	f7fe fa77 	bl	8000b60 <__aeabi_d2f>
 8002672:	4603      	mov	r3, r0
 8002674:	4a19      	ldr	r2, [pc, #100]	; (80026dc <DecodeAccelerate+0x10c>)
 8002676:	6053      	str	r3, [r2, #4]
  Accelerate.accelerate_z = (float)((jy62Message[7] << 8) | jy62Message[6]) / 32768 * 16 * g ;
 8002678:	4b17      	ldr	r3, [pc, #92]	; (80026d8 <DecodeAccelerate+0x108>)
 800267a:	79db      	ldrb	r3, [r3, #7]
 800267c:	b2db      	uxtb	r3, r3
 800267e:	021b      	lsls	r3, r3, #8
 8002680:	4a15      	ldr	r2, [pc, #84]	; (80026d8 <DecodeAccelerate+0x108>)
 8002682:	7992      	ldrb	r2, [r2, #6]
 8002684:	b2d2      	uxtb	r2, r2
 8002686:	4313      	orrs	r3, r2
 8002688:	4618      	mov	r0, r3
 800268a:	f7fe fb73 	bl	8000d74 <__aeabi_i2f>
 800268e:	4603      	mov	r3, r0
 8002690:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 8002694:	4618      	mov	r0, r3
 8002696:	f7fe fc75 	bl	8000f84 <__aeabi_fdiv>
 800269a:	4603      	mov	r3, r0
 800269c:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7fe fbbb 	bl	8000e1c <__aeabi_fmul>
 80026a6:	4603      	mov	r3, r0
 80026a8:	4618      	mov	r0, r3
 80026aa:	f7fd ff29 	bl	8000500 <__aeabi_f2d>
 80026ae:	a308      	add	r3, pc, #32	; (adr r3, 80026d0 <DecodeAccelerate+0x100>)
 80026b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026b4:	f7fd ff7c 	bl	80005b0 <__aeabi_dmul>
 80026b8:	4602      	mov	r2, r0
 80026ba:	460b      	mov	r3, r1
 80026bc:	4610      	mov	r0, r2
 80026be:	4619      	mov	r1, r3
 80026c0:	f7fe fa4e 	bl	8000b60 <__aeabi_d2f>
 80026c4:	4603      	mov	r3, r0
 80026c6:	4a05      	ldr	r2, [pc, #20]	; (80026dc <DecodeAccelerate+0x10c>)
 80026c8:	6093      	str	r3, [r2, #8]
}
 80026ca:	bf00      	nop
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	9999999a 	.word	0x9999999a
 80026d4:	40239999 	.word	0x40239999
 80026d8:	20005d90 	.word	0x20005d90
 80026dc:	20005e5c 	.word	0x20005e5c

080026e0 <DecodeVelocity>:

void DecodeVelocity()
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
  Velocity.velocity_x = (float)((jy62Message[3] << 8) | jy62Message[2]) / 32768 * 2000 ;
 80026e4:	4b27      	ldr	r3, [pc, #156]	; (8002784 <DecodeVelocity+0xa4>)
 80026e6:	78db      	ldrb	r3, [r3, #3]
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	021b      	lsls	r3, r3, #8
 80026ec:	4a25      	ldr	r2, [pc, #148]	; (8002784 <DecodeVelocity+0xa4>)
 80026ee:	7892      	ldrb	r2, [r2, #2]
 80026f0:	b2d2      	uxtb	r2, r2
 80026f2:	4313      	orrs	r3, r2
 80026f4:	4618      	mov	r0, r3
 80026f6:	f7fe fb3d 	bl	8000d74 <__aeabi_i2f>
 80026fa:	4603      	mov	r3, r0
 80026fc:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 8002700:	4618      	mov	r0, r3
 8002702:	f7fe fc3f 	bl	8000f84 <__aeabi_fdiv>
 8002706:	4603      	mov	r3, r0
 8002708:	491f      	ldr	r1, [pc, #124]	; (8002788 <DecodeVelocity+0xa8>)
 800270a:	4618      	mov	r0, r3
 800270c:	f7fe fb86 	bl	8000e1c <__aeabi_fmul>
 8002710:	4603      	mov	r3, r0
 8002712:	461a      	mov	r2, r3
 8002714:	4b1d      	ldr	r3, [pc, #116]	; (800278c <DecodeVelocity+0xac>)
 8002716:	601a      	str	r2, [r3, #0]
  Velocity.velocity_y = (float)((jy62Message[5] << 8) | jy62Message[4]) / 32768 * 2000 ;
 8002718:	4b1a      	ldr	r3, [pc, #104]	; (8002784 <DecodeVelocity+0xa4>)
 800271a:	795b      	ldrb	r3, [r3, #5]
 800271c:	b2db      	uxtb	r3, r3
 800271e:	021b      	lsls	r3, r3, #8
 8002720:	4a18      	ldr	r2, [pc, #96]	; (8002784 <DecodeVelocity+0xa4>)
 8002722:	7912      	ldrb	r2, [r2, #4]
 8002724:	b2d2      	uxtb	r2, r2
 8002726:	4313      	orrs	r3, r2
 8002728:	4618      	mov	r0, r3
 800272a:	f7fe fb23 	bl	8000d74 <__aeabi_i2f>
 800272e:	4603      	mov	r3, r0
 8002730:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 8002734:	4618      	mov	r0, r3
 8002736:	f7fe fc25 	bl	8000f84 <__aeabi_fdiv>
 800273a:	4603      	mov	r3, r0
 800273c:	4912      	ldr	r1, [pc, #72]	; (8002788 <DecodeVelocity+0xa8>)
 800273e:	4618      	mov	r0, r3
 8002740:	f7fe fb6c 	bl	8000e1c <__aeabi_fmul>
 8002744:	4603      	mov	r3, r0
 8002746:	461a      	mov	r2, r3
 8002748:	4b10      	ldr	r3, [pc, #64]	; (800278c <DecodeVelocity+0xac>)
 800274a:	605a      	str	r2, [r3, #4]
  Velocity.velocity_z = (float)((jy62Message[7] << 8) | jy62Message[6]) / 32768 * 2000 ;
 800274c:	4b0d      	ldr	r3, [pc, #52]	; (8002784 <DecodeVelocity+0xa4>)
 800274e:	79db      	ldrb	r3, [r3, #7]
 8002750:	b2db      	uxtb	r3, r3
 8002752:	021b      	lsls	r3, r3, #8
 8002754:	4a0b      	ldr	r2, [pc, #44]	; (8002784 <DecodeVelocity+0xa4>)
 8002756:	7992      	ldrb	r2, [r2, #6]
 8002758:	b2d2      	uxtb	r2, r2
 800275a:	4313      	orrs	r3, r2
 800275c:	4618      	mov	r0, r3
 800275e:	f7fe fb09 	bl	8000d74 <__aeabi_i2f>
 8002762:	4603      	mov	r3, r0
 8002764:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 8002768:	4618      	mov	r0, r3
 800276a:	f7fe fc0b 	bl	8000f84 <__aeabi_fdiv>
 800276e:	4603      	mov	r3, r0
 8002770:	4905      	ldr	r1, [pc, #20]	; (8002788 <DecodeVelocity+0xa8>)
 8002772:	4618      	mov	r0, r3
 8002774:	f7fe fb52 	bl	8000e1c <__aeabi_fmul>
 8002778:	4603      	mov	r3, r0
 800277a:	461a      	mov	r2, r3
 800277c:	4b03      	ldr	r3, [pc, #12]	; (800278c <DecodeVelocity+0xac>)
 800277e:	609a      	str	r2, [r3, #8]
}
 8002780:	bf00      	nop
 8002782:	bd80      	pop	{r7, pc}
 8002784:	20005d90 	.word	0x20005d90
 8002788:	44fa0000 	.word	0x44fa0000
 800278c:	20005e68 	.word	0x20005e68

08002790 <DecodeTemperature>:

void DecodeTemperature()
{
 8002790:	b580      	push	{r7, lr}
 8002792:	af00      	add	r7, sp, #0
  Temperature.temperature = ((short)(jy62Message[9]) << 8 | jy62Message[8]) / 340 + 36.53;
 8002794:	4b12      	ldr	r3, [pc, #72]	; (80027e0 <DecodeTemperature+0x50>)
 8002796:	7a5b      	ldrb	r3, [r3, #9]
 8002798:	b2db      	uxtb	r3, r3
 800279a:	021b      	lsls	r3, r3, #8
 800279c:	4a10      	ldr	r2, [pc, #64]	; (80027e0 <DecodeTemperature+0x50>)
 800279e:	7a12      	ldrb	r2, [r2, #8]
 80027a0:	b2d2      	uxtb	r2, r2
 80027a2:	4313      	orrs	r3, r2
 80027a4:	4a0f      	ldr	r2, [pc, #60]	; (80027e4 <DecodeTemperature+0x54>)
 80027a6:	fb82 1203 	smull	r1, r2, r2, r3
 80027aa:	11d2      	asrs	r2, r2, #7
 80027ac:	17db      	asrs	r3, r3, #31
 80027ae:	1ad3      	subs	r3, r2, r3
 80027b0:	4618      	mov	r0, r3
 80027b2:	f7fd fe93 	bl	80004dc <__aeabi_i2d>
 80027b6:	a308      	add	r3, pc, #32	; (adr r3, 80027d8 <DecodeTemperature+0x48>)
 80027b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027bc:	f7fd fd42 	bl	8000244 <__adddf3>
 80027c0:	4602      	mov	r2, r0
 80027c2:	460b      	mov	r3, r1
 80027c4:	4610      	mov	r0, r2
 80027c6:	4619      	mov	r1, r3
 80027c8:	f7fe f9ca 	bl	8000b60 <__aeabi_d2f>
 80027cc:	4603      	mov	r3, r0
 80027ce:	4a06      	ldr	r2, [pc, #24]	; (80027e8 <DecodeTemperature+0x58>)
 80027d0:	6013      	str	r3, [r2, #0]
}
 80027d2:	bf00      	nop
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	0a3d70a4 	.word	0x0a3d70a4
 80027dc:	404243d7 	.word	0x404243d7
 80027e0:	20005d90 	.word	0x20005d90
 80027e4:	60606061 	.word	0x60606061
 80027e8:	20005e80 	.word	0x20005e80

080027ec <Decode>:


void Decode()
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	af00      	add	r7, sp, #0
  switch (jy62Message[1])
 80027f0:	4b0c      	ldr	r3, [pc, #48]	; (8002824 <Decode+0x38>)
 80027f2:	785b      	ldrb	r3, [r3, #1]
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	2b53      	cmp	r3, #83	; 0x53
 80027f8:	d00c      	beq.n	8002814 <Decode+0x28>
 80027fa:	2b53      	cmp	r3, #83	; 0x53
 80027fc:	dc0d      	bgt.n	800281a <Decode+0x2e>
 80027fe:	2b51      	cmp	r3, #81	; 0x51
 8002800:	d002      	beq.n	8002808 <Decode+0x1c>
 8002802:	2b52      	cmp	r3, #82	; 0x52
 8002804:	d003      	beq.n	800280e <Decode+0x22>
 8002806:	e008      	b.n	800281a <Decode+0x2e>
  {
      case 0x51: DecodeAccelerate(); break;
 8002808:	f7ff fee2 	bl	80025d0 <DecodeAccelerate>
 800280c:	e005      	b.n	800281a <Decode+0x2e>
    case 0x52: DecodeVelocity(); break;
 800280e:	f7ff ff67 	bl	80026e0 <DecodeVelocity>
 8002812:	e002      	b.n	800281a <Decode+0x2e>
    case 0x53: DecodeAngle(); break;
 8002814:	f7ff fe84 	bl	8002520 <DecodeAngle>
 8002818:	bf00      	nop
  }
  DecodeTemperature();
 800281a:	f7ff ffb9 	bl	8002790 <DecodeTemperature>
}
 800281e:	bf00      	nop
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	20005d90 	.word	0x20005d90

08002828 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM1)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a42      	ldr	r2, [pc, #264]	; (8002940 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d177      	bne.n	800292a <HAL_TIM_PeriodElapsedCallback+0x102>
	{
		int32_t cnt_x  = __HAL_TIM_GET_COUNTER(&htim3);
 800283a:	4b42      	ldr	r3, [pc, #264]	; (8002944 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002840:	60fb      	str	r3, [r7, #12]
		cnt_x = (int16_t)cnt_x;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	b21b      	sxth	r3, r3
 8002846:	60fb      	str	r3, [r7, #12]
		__HAL_TIM_SET_COUNTER(&htim3, 0);
 8002848:	4b3e      	ldr	r3, [pc, #248]	; (8002944 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2200      	movs	r2, #0
 800284e:	625a      	str	r2, [r3, #36]	; 0x24
		motor_speed_x = (float)cnt_x * 1000 / circle * 2 * PI * radius;
 8002850:	68f8      	ldr	r0, [r7, #12]
 8002852:	f7fe fa8f 	bl	8000d74 <__aeabi_i2f>
 8002856:	4603      	mov	r3, r0
 8002858:	493b      	ldr	r1, [pc, #236]	; (8002948 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800285a:	4618      	mov	r0, r3
 800285c:	f7fe fade 	bl	8000e1c <__aeabi_fmul>
 8002860:	4603      	mov	r3, r0
 8002862:	493a      	ldr	r1, [pc, #232]	; (800294c <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002864:	4618      	mov	r0, r3
 8002866:	f7fe fb8d 	bl	8000f84 <__aeabi_fdiv>
 800286a:	4603      	mov	r3, r0
 800286c:	4619      	mov	r1, r3
 800286e:	4618      	mov	r0, r3
 8002870:	f7fe f9cc 	bl	8000c0c <__addsf3>
 8002874:	4603      	mov	r3, r0
 8002876:	4618      	mov	r0, r3
 8002878:	f7fd fe42 	bl	8000500 <__aeabi_f2d>
 800287c:	a32e      	add	r3, pc, #184	; (adr r3, 8002938 <HAL_TIM_PeriodElapsedCallback+0x110>)
 800287e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002882:	f7fd fe95 	bl	80005b0 <__aeabi_dmul>
 8002886:	4602      	mov	r2, r0
 8002888:	460b      	mov	r3, r1
 800288a:	4610      	mov	r0, r2
 800288c:	4619      	mov	r1, r3
 800288e:	f04f 0200 	mov.w	r2, #0
 8002892:	4b2f      	ldr	r3, [pc, #188]	; (8002950 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002894:	f7fd fe8c 	bl	80005b0 <__aeabi_dmul>
 8002898:	4602      	mov	r2, r0
 800289a:	460b      	mov	r3, r1
 800289c:	4610      	mov	r0, r2
 800289e:	4619      	mov	r1, r3
 80028a0:	f7fe f95e 	bl	8000b60 <__aeabi_d2f>
 80028a4:	4603      	mov	r3, r0
 80028a6:	4a2b      	ldr	r2, [pc, #172]	; (8002954 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80028a8:	6013      	str	r3, [r2, #0]

		int32_t cnt_y  = __HAL_TIM_GET_COUNTER(&htim2);
 80028aa:	4b2b      	ldr	r3, [pc, #172]	; (8002958 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b0:	60bb      	str	r3, [r7, #8]
		cnt_y = (int16_t)cnt_y;
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	b21b      	sxth	r3, r3
 80028b6:	60bb      	str	r3, [r7, #8]
		__HAL_TIM_SET_COUNTER(&htim2, 0);
 80028b8:	4b27      	ldr	r3, [pc, #156]	; (8002958 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2200      	movs	r2, #0
 80028be:	625a      	str	r2, [r3, #36]	; 0x24
		motor_speed_y = (float)cnt_y * 1000 / circle * 2 * PI * radius;
 80028c0:	68b8      	ldr	r0, [r7, #8]
 80028c2:	f7fe fa57 	bl	8000d74 <__aeabi_i2f>
 80028c6:	4603      	mov	r3, r0
 80028c8:	491f      	ldr	r1, [pc, #124]	; (8002948 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80028ca:	4618      	mov	r0, r3
 80028cc:	f7fe faa6 	bl	8000e1c <__aeabi_fmul>
 80028d0:	4603      	mov	r3, r0
 80028d2:	491e      	ldr	r1, [pc, #120]	; (800294c <HAL_TIM_PeriodElapsedCallback+0x124>)
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7fe fb55 	bl	8000f84 <__aeabi_fdiv>
 80028da:	4603      	mov	r3, r0
 80028dc:	4619      	mov	r1, r3
 80028de:	4618      	mov	r0, r3
 80028e0:	f7fe f994 	bl	8000c0c <__addsf3>
 80028e4:	4603      	mov	r3, r0
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7fd fe0a 	bl	8000500 <__aeabi_f2d>
 80028ec:	a312      	add	r3, pc, #72	; (adr r3, 8002938 <HAL_TIM_PeriodElapsedCallback+0x110>)
 80028ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028f2:	f7fd fe5d 	bl	80005b0 <__aeabi_dmul>
 80028f6:	4602      	mov	r2, r0
 80028f8:	460b      	mov	r3, r1
 80028fa:	4610      	mov	r0, r2
 80028fc:	4619      	mov	r1, r3
 80028fe:	f04f 0200 	mov.w	r2, #0
 8002902:	4b13      	ldr	r3, [pc, #76]	; (8002950 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002904:	f7fd fe54 	bl	80005b0 <__aeabi_dmul>
 8002908:	4602      	mov	r2, r0
 800290a:	460b      	mov	r3, r1
 800290c:	4610      	mov	r0, r2
 800290e:	4619      	mov	r1, r3
 8002910:	f7fe f926 	bl	8000b60 <__aeabi_d2f>
 8002914:	4603      	mov	r3, r0
 8002916:	4a11      	ldr	r2, [pc, #68]	; (800295c <HAL_TIM_PeriodElapsedCallback+0x134>)
 8002918:	6013      	str	r3, [r2, #0]

		if(receive_flag)
 800291a:	4b11      	ldr	r3, [pc, #68]	; (8002960 <HAL_TIM_PeriodElapsedCallback+0x138>)
 800291c:	781b      	ldrb	r3, [r3, #0]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d003      	beq.n	800292a <HAL_TIM_PeriodElapsedCallback+0x102>
		{
			reqGameInfo();
 8002922:	f001 fec9 	bl	80046b8 <reqGameInfo>
			zigbeeMessageRecord();
 8002926:	f001 fd2f 	bl	8004388 <zigbeeMessageRecord>

		}

	}
}
 800292a:	bf00      	nop
 800292c:	3710      	adds	r7, #16
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	f3af 8000 	nop.w
 8002938:	f01b866e 	.word	0xf01b866e
 800293c:	400921f9 	.word	0x400921f9
 8002940:	40012c00 	.word	0x40012c00
 8002944:	20005fc4 	.word	0x20005fc4
 8002948:	447a0000 	.word	0x447a0000
 800294c:	44848000 	.word	0x44848000
 8002950:	40080000 	.word	0x40080000
 8002954:	20005eac 	.word	0x20005eac
 8002958:	20005f7c 	.word	0x20005f7c
 800295c:	20005eb0 	.word	0x20005eb0
 8002960:	200063f6 	.word	0x200063f6

08002964 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
	if(huart==&huart3)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4a04      	ldr	r2, [pc, #16]	; (8002980 <HAL_UART_RxCpltCallback+0x1c>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d101      	bne.n	8002978 <HAL_UART_RxCpltCallback+0x14>
	{

	  jy62MessageRecord();
 8002974:	f7ff fd02 	bl	800237c <jy62MessageRecord>
//	  u1_printf("ROW: %f, PITCH:%f, YAW:%f	\n", GetRoll(), GetPitch(), GetYaw());

	}
}
 8002978:	bf00      	nop
 800297a:	3708      	adds	r7, #8
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	20006124 	.word	0x20006124

08002984 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002984:	b590      	push	{r4, r7, lr}
 8002986:	b087      	sub	sp, #28
 8002988:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800298a:	f001 fedb 	bl	8004744 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800298e:	f000 f995 	bl	8002cbc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002992:	f7ff fc61 	bl	8002258 <MX_GPIO_Init>
  MX_DMA_Init();
 8002996:	f7ff fc31 	bl	80021fc <MX_DMA_Init>
  MX_TIM2_Init();
 800299a:	f000 ff85 	bl	80038a8 <MX_TIM2_Init>
  MX_TIM1_Init();
 800299e:	f000 febf 	bl	8003720 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80029a2:	f001 fa39 	bl	8003e18 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80029a6:	f001 fa61 	bl	8003e6c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80029aa:	f000 ffd1 	bl	8003950 <MX_TIM3_Init>
  MX_TIM5_Init();
 80029ae:	f001 f823 	bl	80039f8 <MX_TIM5_Init>
  MX_TIM8_Init();
 80029b2:	f001 f875 	bl	8003aa0 <MX_TIM8_Init>
  MX_USART3_UART_Init();
 80029b6:	f001 fa83 	bl	8003ec0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 80029ba:	48aa      	ldr	r0, [pc, #680]	; (8002c64 <main+0x2e0>)
 80029bc:	f003 fae2 	bl	8005f84 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80029c0:	2100      	movs	r1, #0
 80029c2:	48a8      	ldr	r0, [pc, #672]	; (8002c64 <main+0x2e0>)
 80029c4:	f003 fb96 	bl	80060f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80029c8:	2104      	movs	r1, #4
 80029ca:	48a6      	ldr	r0, [pc, #664]	; (8002c64 <main+0x2e0>)
 80029cc:	f003 fb92 	bl	80060f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80029d0:	2108      	movs	r1, #8
 80029d2:	48a4      	ldr	r0, [pc, #656]	; (8002c64 <main+0x2e0>)
 80029d4:	f003 fb8e 	bl	80060f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80029d8:	210c      	movs	r1, #12
 80029da:	48a2      	ldr	r0, [pc, #648]	; (8002c64 <main+0x2e0>)
 80029dc:	f003 fb8a 	bl	80060f4 <HAL_TIM_PWM_Start>

  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80029e0:	213c      	movs	r1, #60	; 0x3c
 80029e2:	48a1      	ldr	r0, [pc, #644]	; (8002c68 <main+0x2e4>)
 80029e4:	f003 fce2 	bl	80063ac <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80029e8:	213c      	movs	r1, #60	; 0x3c
 80029ea:	48a0      	ldr	r0, [pc, #640]	; (8002c6c <main+0x2e8>)
 80029ec:	f003 fcde 	bl	80063ac <HAL_TIM_Encoder_Start>
  HAL_GPIO_WritePin(reset_GPIO_Port, reset_Pin, GPIO_PIN_SET);
 80029f0:	2201      	movs	r2, #1
 80029f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80029f6:	489e      	ldr	r0, [pc, #632]	; (8002c70 <main+0x2ec>)
 80029f8:	f002 fe41 	bl	800567e <HAL_GPIO_WritePin>
  zigbee_Init(&huart2);
 80029fc:	489d      	ldr	r0, [pc, #628]	; (8002c74 <main+0x2f0>)
 80029fe:	f001 fc95 	bl	800432c <zigbee_Init>
  jy62_Init(&huart3);
 8002a02:	489d      	ldr	r0, [pc, #628]	; (8002c78 <main+0x2f4>)
 8002a04:	f7ff fca4 	bl	8002350 <jy62_Init>
  u1_printf("hello\n");
 8002a08:	489c      	ldr	r0, [pc, #624]	; (8002c7c <main+0x2f8>)
 8002a0a:	f001 fc01 	bl	8004210 <u1_printf>
  PID_Init_S(&pid_x, p_ex_set, p_set, i_set, d_set, straight_x);
 8002a0e:	4b9c      	ldr	r3, [pc, #624]	; (8002c80 <main+0x2fc>)
 8002a10:	6819      	ldr	r1, [r3, #0]
 8002a12:	4b9c      	ldr	r3, [pc, #624]	; (8002c84 <main+0x300>)
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	4b9c      	ldr	r3, [pc, #624]	; (8002c88 <main+0x304>)
 8002a18:	6818      	ldr	r0, [r3, #0]
 8002a1a:	4b9c      	ldr	r3, [pc, #624]	; (8002c8c <main+0x308>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	2400      	movs	r4, #0
 8002a20:	9401      	str	r4, [sp, #4]
 8002a22:	9300      	str	r3, [sp, #0]
 8002a24:	4603      	mov	r3, r0
 8002a26:	489a      	ldr	r0, [pc, #616]	; (8002c90 <main+0x30c>)
 8002a28:	f000 fb44 	bl	80030b4 <PID_Init_S>
  PID_Init_S(&pid_y, p_ex_set, p_set, i_set, d_set, straight_y);
 8002a2c:	4b94      	ldr	r3, [pc, #592]	; (8002c80 <main+0x2fc>)
 8002a2e:	6819      	ldr	r1, [r3, #0]
 8002a30:	4b94      	ldr	r3, [pc, #592]	; (8002c84 <main+0x300>)
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	4b94      	ldr	r3, [pc, #592]	; (8002c88 <main+0x304>)
 8002a36:	6818      	ldr	r0, [r3, #0]
 8002a38:	4b94      	ldr	r3, [pc, #592]	; (8002c8c <main+0x308>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2401      	movs	r4, #1
 8002a3e:	9401      	str	r4, [sp, #4]
 8002a40:	9300      	str	r3, [sp, #0]
 8002a42:	4603      	mov	r3, r0
 8002a44:	4893      	ldr	r0, [pc, #588]	; (8002c94 <main+0x310>)
 8002a46:	f000 fb35 	bl	80030b4 <PID_Init_S>
  MOTOR_Standby();
 8002a4a:	f000 fa92 	bl	8002f72 <MOTOR_Standby>
  SetBaud(115200);
 8002a4e:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8002a52:	f7ff fcf3 	bl	800243c <SetBaud>
  SetHorizontal();
 8002a56:	f7ff fd19 	bl	800248c <SetHorizontal>
  InitAngle();
 8002a5a:	f7ff fd27 	bl	80024ac <InitAngle>
  Calibrate();
 8002a5e:	f7ff fd35 	bl	80024cc <Calibrate>
  SleepOrAwake();
 8002a62:	f7ff fd43 	bl	80024ec <SleepOrAwake>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 u1_printf("YAW:%f	", GetYaw());
 8002a66:	f7ff fd51 	bl	800250c <GetYaw>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7fd fd47 	bl	8000500 <__aeabi_f2d>
 8002a72:	4602      	mov	r2, r0
 8002a74:	460b      	mov	r3, r1
 8002a76:	4888      	ldr	r0, [pc, #544]	; (8002c98 <main+0x314>)
 8002a78:	f001 fbca 	bl	8004210 <u1_printf>
	if(getGameStage()==Prematch)
 8002a7c:	f001 fddc 	bl	8004638 <getGameStage>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d101      	bne.n	8002a8a <main+0x106>
		orderInit();
 8002a86:	f7ff fb6d 	bl	8002164 <orderInit>
	if (HAL_GPIO_ReadPin(reset_GPIO_Port, reset_Pin) == GPIO_PIN_RESET){
 8002a8a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a8e:	4878      	ldr	r0, [pc, #480]	; (8002c70 <main+0x2ec>)
 8002a90:	f002 fdde 	bl	8005650 <HAL_GPIO_ReadPin>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d106      	bne.n	8002aa8 <main+0x124>
		orderInit();
 8002a9a:	f7ff fb63 	bl	8002164 <orderInit>
		InitAngle();
 8002a9e:	f7ff fd05 	bl	80024ac <InitAngle>
		MOTOR_Standby();
 8002aa2:	f000 fa66 	bl	8002f72 <MOTOR_Standby>
 8002aa6:	e7de      	b.n	8002a66 <main+0xe2>
	}
	else{
		if(getGameStatus() == GameStandby)
 8002aa8:	f001 fd18 	bl	80044dc <getGameStatus>
 8002aac:	4603      	mov	r3, r0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d102      	bne.n	8002ab8 <main+0x134>
		{
			MOTOR_Standby();
 8002ab2:	f000 fa5e 	bl	8002f72 <MOTOR_Standby>
 8002ab6:	e7d6      	b.n	8002a66 <main+0xe2>
		}
		else
		{
			if(getGameStage()==FirstHalf&&getOwnChargingPileNum()<3)
 8002ab8:	f001 fdbe 	bl	8004638 <getGameStage>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d106      	bne.n	8002ad0 <main+0x14c>
 8002ac2:	f001 fdc7 	bl	8004654 <getOwnChargingPileNum>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d801      	bhi.n	8002ad0 <main+0x14c>
				set_pile();
 8002acc:	f7ff fabe 	bl	800204c <set_pile>
			store_order();
 8002ad0:	f7ff fa34 	bl	8001f3c <store_order>
//			u1_printf("\t%d", (int)getOwnChargingPileNum());
//			printf("ROW: %f, PITCH:%f, YAW:%f	", GetRoll(), GetPitch(), GetYaw());
			if(next_point.x == 0 && next_point.y == 0)
 8002ad4:	4b71      	ldr	r3, [pc, #452]	; (8002c9c <main+0x318>)
 8002ad6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d10d      	bne.n	8002afa <main+0x176>
 8002ade:	4b6f      	ldr	r3, [pc, #444]	; (8002c9c <main+0x318>)
 8002ae0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d108      	bne.n	8002afa <main+0x176>
				next_point=get_nearest_point();
 8002ae8:	f7ff f978 	bl	8001ddc <get_nearest_point>
 8002aec:	4602      	mov	r2, r0
 8002aee:	4b6b      	ldr	r3, [pc, #428]	; (8002c9c <main+0x318>)
 8002af0:	4611      	mov	r1, r2
 8002af2:	8019      	strh	r1, [r3, #0]
 8002af4:	f3c2 420f 	ubfx	r2, r2, #16, #16
 8002af8:	805a      	strh	r2, [r3, #2]
			u1_printf("\tnext_point:(%d,%d)",next_point.x,next_point.y);
 8002afa:	4b68      	ldr	r3, [pc, #416]	; (8002c9c <main+0x318>)
 8002afc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b00:	4619      	mov	r1, r3
 8002b02:	4b66      	ldr	r3, [pc, #408]	; (8002c9c <main+0x318>)
 8002b04:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002b08:	461a      	mov	r2, r3
 8002b0a:	4865      	ldr	r0, [pc, #404]	; (8002ca0 <main+0x31c>)
 8002b0c:	f001 fb80 	bl	8004210 <u1_printf>
			if(next_point.x!=0||next_point.y!=0)
 8002b10:	4b62      	ldr	r3, [pc, #392]	; (8002c9c <main+0x318>)
 8002b12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d104      	bne.n	8002b24 <main+0x1a0>
 8002b1a:	4b60      	ldr	r3, [pc, #384]	; (8002c9c <main+0x318>)
 8002b1c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d005      	beq.n	8002b30 <main+0x1ac>
				get_path(next_point);
 8002b24:	4b5d      	ldr	r3, [pc, #372]	; (8002c9c <main+0x318>)
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	4613      	mov	r3, r2
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7ff f8c8 	bl	8001cc0 <get_path>
//			for(int trans = 1; trans <= cnt; trans++)
//			{
//				u1_printf("(%d,%d)--", path[trans].x, path[trans].y);
//			}
			Position_edc24 tmp=check_power();
 8002b30:	f7ff fa42 	bl	8001fb8 <check_power>
 8002b34:	4603      	mov	r3, r0
 8002b36:	607b      	str	r3, [r7, #4]
			if(tmp.x!= 0||tmp.y!= 0)
 8002b38:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d103      	bne.n	8002b48 <main+0x1c4>
 8002b40:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d00d      	beq.n	8002b64 <main+0x1e0>
			{
				next_point=tmp;
 8002b48:	4b54      	ldr	r3, [pc, #336]	; (8002c9c <main+0x318>)
 8002b4a:	461a      	mov	r2, r3
 8002b4c:	1d3b      	adds	r3, r7, #4
 8002b4e:	6818      	ldr	r0, [r3, #0]
 8002b50:	6010      	str	r0, [r2, #0]
				get_path(next_point);
 8002b52:	4b52      	ldr	r3, [pc, #328]	; (8002c9c <main+0x318>)
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	4613      	mov	r3, r2
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f7ff f8b1 	bl	8001cc0 <get_path>
				charge=true;
 8002b5e:	4b51      	ldr	r3, [pc, #324]	; (8002ca4 <main+0x320>)
 8002b60:	2201      	movs	r2, #1
 8002b62:	701a      	strb	r2, [r3, #0]
			}
			MOTOR_Move(path[1]);
 8002b64:	4b50      	ldr	r3, [pc, #320]	; (8002ca8 <main+0x324>)
 8002b66:	685a      	ldr	r2, [r3, #4]
 8002b68:	4613      	mov	r3, r2
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f000 fa1a 	bl	8002fa4 <MOTOR_Move>
//			u1_printf("No.%d:(%d,%d)\n", cnt_run + 1,  next_point.x, next_point.y);
//			u1_printf("cnt_run:%d cnt:%d", cnt_run, cnt);
			u1_printf("\tnow:(%d,%d)", getVehiclePos().x, getVehiclePos().y);
 8002b70:	f001 fcc8 	bl	8004504 <getVehiclePos>
 8002b74:	4603      	mov	r3, r0
 8002b76:	60bb      	str	r3, [r7, #8]
 8002b78:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002b7c:	461c      	mov	r4, r3
 8002b7e:	f001 fcc1 	bl	8004504 <getVehiclePos>
 8002b82:	4603      	mov	r3, r0
 8002b84:	60fb      	str	r3, [r7, #12]
 8002b86:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	4621      	mov	r1, r4
 8002b8e:	4847      	ldr	r0, [pc, #284]	; (8002cac <main+0x328>)
 8002b90:	f001 fb3e 	bl	8004210 <u1_printf>
			now=getVehiclePos();
 8002b94:	f001 fcb6 	bl	8004504 <getVehiclePos>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	4b45      	ldr	r3, [pc, #276]	; (8002cb0 <main+0x32c>)
 8002b9c:	4611      	mov	r1, r2
 8002b9e:	8019      	strh	r1, [r3, #0]
 8002ba0:	f3c2 420f 	ubfx	r2, r2, #16, #16
 8002ba4:	805a      	strh	r2, [r3, #2]
			if((now.x-next_point.x)*(now.x-next_point.x)+(now.y-next_point.y)*(now.y-next_point.y)<=64)
 8002ba6:	4b42      	ldr	r3, [pc, #264]	; (8002cb0 <main+0x32c>)
 8002ba8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bac:	461a      	mov	r2, r3
 8002bae:	4b3b      	ldr	r3, [pc, #236]	; (8002c9c <main+0x318>)
 8002bb0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	4a3e      	ldr	r2, [pc, #248]	; (8002cb0 <main+0x32c>)
 8002bb8:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002bbc:	4611      	mov	r1, r2
 8002bbe:	4a37      	ldr	r2, [pc, #220]	; (8002c9c <main+0x318>)
 8002bc0:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002bc4:	1a8a      	subs	r2, r1, r2
 8002bc6:	fb03 f202 	mul.w	r2, r3, r2
 8002bca:	4b39      	ldr	r3, [pc, #228]	; (8002cb0 <main+0x32c>)
 8002bcc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	4b32      	ldr	r3, [pc, #200]	; (8002c9c <main+0x318>)
 8002bd4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002bd8:	1acb      	subs	r3, r1, r3
 8002bda:	4935      	ldr	r1, [pc, #212]	; (8002cb0 <main+0x32c>)
 8002bdc:	f9b1 1002 	ldrsh.w	r1, [r1, #2]
 8002be0:	4608      	mov	r0, r1
 8002be2:	492e      	ldr	r1, [pc, #184]	; (8002c9c <main+0x318>)
 8002be4:	f9b1 1002 	ldrsh.w	r1, [r1, #2]
 8002be8:	1a41      	subs	r1, r0, r1
 8002bea:	fb01 f303 	mul.w	r3, r1, r3
 8002bee:	4413      	add	r3, r2
 8002bf0:	2b40      	cmp	r3, #64	; 0x40
 8002bf2:	f73f af38 	bgt.w	8002a66 <main+0xe2>
			{
				next_point=pos_pair(0,0);
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	2000      	movs	r0, #0
 8002bfa:	f7fe fc7f 	bl	80014fc <pos_pair>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	4b26      	ldr	r3, [pc, #152]	; (8002c9c <main+0x318>)
 8002c02:	4611      	mov	r1, r2
 8002c04:	8019      	strh	r1, [r3, #0]
 8002c06:	f3c2 420f 	ubfx	r2, r2, #16, #16
 8002c0a:	805a      	strh	r2, [r3, #2]
				if(!charge)
 8002c0c:	4b25      	ldr	r3, [pc, #148]	; (8002ca4 <main+0x320>)
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	f083 0301 	eor.w	r3, r3, #1
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d020      	beq.n	8002c5c <main+0x2d8>
				{
					if(order_status[order_id]==waiting)
 8002c1a:	4b26      	ldr	r3, [pc, #152]	; (8002cb4 <main+0x330>)
 8002c1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c20:	461a      	mov	r2, r3
 8002c22:	4b25      	ldr	r3, [pc, #148]	; (8002cb8 <main+0x334>)
 8002c24:	5c9b      	ldrb	r3, [r3, r2]
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d107      	bne.n	8002c3a <main+0x2b6>
						order_status[order_id]=loading;
 8002c2a:	4b22      	ldr	r3, [pc, #136]	; (8002cb4 <main+0x330>)
 8002c2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c30:	461a      	mov	r2, r3
 8002c32:	4b21      	ldr	r3, [pc, #132]	; (8002cb8 <main+0x334>)
 8002c34:	2102      	movs	r1, #2
 8002c36:	5499      	strb	r1, [r3, r2]
 8002c38:	e715      	b.n	8002a66 <main+0xe2>
					else if(order_status[order_id]==loading)
 8002c3a:	4b1e      	ldr	r3, [pc, #120]	; (8002cb4 <main+0x330>)
 8002c3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c40:	461a      	mov	r2, r3
 8002c42:	4b1d      	ldr	r3, [pc, #116]	; (8002cb8 <main+0x334>)
 8002c44:	5c9b      	ldrb	r3, [r3, r2]
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	f47f af0d 	bne.w	8002a66 <main+0xe2>
						order_status[order_id]=finishing;
 8002c4c:	4b19      	ldr	r3, [pc, #100]	; (8002cb4 <main+0x330>)
 8002c4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c52:	461a      	mov	r2, r3
 8002c54:	4b18      	ldr	r3, [pc, #96]	; (8002cb8 <main+0x334>)
 8002c56:	2103      	movs	r1, #3
 8002c58:	5499      	strb	r1, [r3, r2]
 8002c5a:	e704      	b.n	8002a66 <main+0xe2>
				}
				else
					charge=false;
 8002c5c:	4b11      	ldr	r3, [pc, #68]	; (8002ca4 <main+0x320>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	701a      	strb	r2, [r3, #0]
	 u1_printf("YAW:%f	", GetYaw());
 8002c62:	e700      	b.n	8002a66 <main+0xe2>
 8002c64:	20005f34 	.word	0x20005f34
 8002c68:	20005f7c 	.word	0x20005f7c
 8002c6c:	20005fc4 	.word	0x20005fc4
 8002c70:	40010800 	.word	0x40010800
 8002c74:	200060e0 	.word	0x200060e0
 8002c78:	20006124 	.word	0x20006124
 8002c7c:	0800c898 	.word	0x0800c898
 8002c80:	2000002c 	.word	0x2000002c
 8002c84:	20000030 	.word	0x20000030
 8002c88:	20000034 	.word	0x20000034
 8002c8c:	20000038 	.word	0x20000038
 8002c90:	20005eb4 	.word	0x20005eb4
 8002c94:	20005ef0 	.word	0x20005ef0
 8002c98:	0800c8a0 	.word	0x0800c8a0
 8002c9c:	20000a4c 	.word	0x20000a4c
 8002ca0:	0800c8a8 	.word	0x0800c8a8
 8002ca4:	20005cc5 	.word	0x20005cc5
 8002ca8:	20000a20 	.word	0x20000a20
 8002cac:	0800c8bc 	.word	0x0800c8bc
 8002cb0:	20000a1c 	.word	0x20000a1c
 8002cb4:	20000a52 	.word	0x20000a52
 8002cb8:	200058d8 	.word	0x200058d8

08002cbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b090      	sub	sp, #64	; 0x40
 8002cc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002cc2:	f107 0318 	add.w	r3, r7, #24
 8002cc6:	2228      	movs	r2, #40	; 0x28
 8002cc8:	2100      	movs	r1, #0
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f005 f8f0 	bl	8007eb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002cd0:	1d3b      	adds	r3, r7, #4
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	601a      	str	r2, [r3, #0]
 8002cd6:	605a      	str	r2, [r3, #4]
 8002cd8:	609a      	str	r2, [r3, #8]
 8002cda:	60da      	str	r2, [r3, #12]
 8002cdc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ce2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ce6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002cec:	2301      	movs	r3, #1
 8002cee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002cf0:	2302      	movs	r3, #2
 8002cf2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002cf4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cf8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002cfa:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002cfe:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d00:	f107 0318 	add.w	r3, r7, #24
 8002d04:	4618      	mov	r0, r3
 8002d06:	f002 fcd3 	bl	80056b0 <HAL_RCC_OscConfig>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d001      	beq.n	8002d14 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002d10:	f000 f819 	bl	8002d46 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d14:	230f      	movs	r3, #15
 8002d16:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d18:	2302      	movs	r3, #2
 8002d1a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002d20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d24:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d26:	2300      	movs	r3, #0
 8002d28:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002d2a:	1d3b      	adds	r3, r7, #4
 8002d2c:	2102      	movs	r1, #2
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f002 ff40 	bl	8005bb4 <HAL_RCC_ClockConfig>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8002d3a:	f000 f804 	bl	8002d46 <Error_Handler>
  }
}
 8002d3e:	bf00      	nop
 8002d40:	3740      	adds	r7, #64	; 0x40
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}

08002d46 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d46:	b480      	push	{r7}
 8002d48:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d4a:	b672      	cpsid	i
}
 8002d4c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d4e:	e7fe      	b.n	8002d4e <Error_Handler+0x8>

08002d50 <MOTOR_Direction>:
MOTOR_Typedef motor[5];
float motor_speed_x, motor_speed_y;
int PWM[5];

void MOTOR_Direction(Turn d, uint8_t index, int16_t pwm)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	4603      	mov	r3, r0
 8002d58:	71fb      	strb	r3, [r7, #7]
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	71bb      	strb	r3, [r7, #6]
 8002d5e:	4613      	mov	r3, r2
 8002d60:	80bb      	strh	r3, [r7, #4]
	motor[index].dic = d;
 8002d62:	79bb      	ldrb	r3, [r7, #6]
 8002d64:	4955      	ldr	r1, [pc, #340]	; (8002ebc <MOTOR_Direction+0x16c>)
 8002d66:	79fa      	ldrb	r2, [r7, #7]
 8002d68:	f801 2033 	strb.w	r2, [r1, r3, lsl #3]
	switch (index)
 8002d6c:	79bb      	ldrb	r3, [r7, #6]
 8002d6e:	3b01      	subs	r3, #1
 8002d70:	2b03      	cmp	r3, #3
 8002d72:	f200 809e 	bhi.w	8002eb2 <MOTOR_Direction+0x162>
 8002d76:	a201      	add	r2, pc, #4	; (adr r2, 8002d7c <MOTOR_Direction+0x2c>)
 8002d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d7c:	08002d8d 	.word	0x08002d8d
 8002d80:	08002dcf 	.word	0x08002dcf
 8002d84:	08002e11 	.word	0x08002e11
 8002d88:	08002e5b 	.word	0x08002e5b
	{
		case 1:
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm);
 8002d8c:	4b4c      	ldr	r3, [pc, #304]	; (8002ec0 <MOTOR_Direction+0x170>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002d94:	635a      	str	r2, [r3, #52]	; 0x34
			if (d == positive)
 8002d96:	79fb      	ldrb	r3, [r7, #7]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d10a      	bne.n	8002db2 <MOTOR_Direction+0x62>
			{
				HAL_GPIO_WritePin(in1_1_GPIO_Port, in1_1_Pin, SET);
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	2102      	movs	r1, #2
 8002da0:	4848      	ldr	r0, [pc, #288]	; (8002ec4 <MOTOR_Direction+0x174>)
 8002da2:	f002 fc6c 	bl	800567e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(in1_2_GPIO_Port, in1_2_Pin, RESET);
 8002da6:	2200      	movs	r2, #0
 8002da8:	2101      	movs	r1, #1
 8002daa:	4846      	ldr	r0, [pc, #280]	; (8002ec4 <MOTOR_Direction+0x174>)
 8002dac:	f002 fc67 	bl	800567e <HAL_GPIO_WritePin>
			{
				HAL_GPIO_WritePin(in1_1_GPIO_Port, in1_1_Pin, RESET);
				HAL_GPIO_WritePin(in1_2_GPIO_Port, in1_2_Pin, SET);

			}
			break;
 8002db0:	e078      	b.n	8002ea4 <MOTOR_Direction+0x154>
			else if (d == negative)
 8002db2:	79fb      	ldrb	r3, [r7, #7]
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d175      	bne.n	8002ea4 <MOTOR_Direction+0x154>
				HAL_GPIO_WritePin(in1_1_GPIO_Port, in1_1_Pin, RESET);
 8002db8:	2200      	movs	r2, #0
 8002dba:	2102      	movs	r1, #2
 8002dbc:	4841      	ldr	r0, [pc, #260]	; (8002ec4 <MOTOR_Direction+0x174>)
 8002dbe:	f002 fc5e 	bl	800567e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(in1_2_GPIO_Port, in1_2_Pin, SET);
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	2101      	movs	r1, #1
 8002dc6:	483f      	ldr	r0, [pc, #252]	; (8002ec4 <MOTOR_Direction+0x174>)
 8002dc8:	f002 fc59 	bl	800567e <HAL_GPIO_WritePin>
			break;
 8002dcc:	e06a      	b.n	8002ea4 <MOTOR_Direction+0x154>
		case 2:
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwm);
 8002dce:	4b3c      	ldr	r3, [pc, #240]	; (8002ec0 <MOTOR_Direction+0x170>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002dd6:	639a      	str	r2, [r3, #56]	; 0x38
			if (d == positive)
 8002dd8:	79fb      	ldrb	r3, [r7, #7]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d10a      	bne.n	8002df4 <MOTOR_Direction+0xa4>
			{
				HAL_GPIO_WritePin(in2_1_GPIO_Port, in2_1_Pin, RESET);
 8002dde:	2200      	movs	r2, #0
 8002de0:	2104      	movs	r1, #4
 8002de2:	4839      	ldr	r0, [pc, #228]	; (8002ec8 <MOTOR_Direction+0x178>)
 8002de4:	f002 fc4b 	bl	800567e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(in2_2_GPIO_Port, in2_2_Pin, SET);
 8002de8:	2201      	movs	r2, #1
 8002dea:	2108      	movs	r1, #8
 8002dec:	4836      	ldr	r0, [pc, #216]	; (8002ec8 <MOTOR_Direction+0x178>)
 8002dee:	f002 fc46 	bl	800567e <HAL_GPIO_WritePin>
			else if (d == negative)
			{
				HAL_GPIO_WritePin(in2_1_GPIO_Port, in2_1_Pin, SET);
				HAL_GPIO_WritePin(in2_2_GPIO_Port, in2_2_Pin, RESET);
			}
			break;
 8002df2:	e059      	b.n	8002ea8 <MOTOR_Direction+0x158>
			else if (d == negative)
 8002df4:	79fb      	ldrb	r3, [r7, #7]
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d156      	bne.n	8002ea8 <MOTOR_Direction+0x158>
				HAL_GPIO_WritePin(in2_1_GPIO_Port, in2_1_Pin, SET);
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	2104      	movs	r1, #4
 8002dfe:	4832      	ldr	r0, [pc, #200]	; (8002ec8 <MOTOR_Direction+0x178>)
 8002e00:	f002 fc3d 	bl	800567e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(in2_2_GPIO_Port, in2_2_Pin, RESET);
 8002e04:	2200      	movs	r2, #0
 8002e06:	2108      	movs	r1, #8
 8002e08:	482f      	ldr	r0, [pc, #188]	; (8002ec8 <MOTOR_Direction+0x178>)
 8002e0a:	f002 fc38 	bl	800567e <HAL_GPIO_WritePin>
			break;
 8002e0e:	e04b      	b.n	8002ea8 <MOTOR_Direction+0x158>
		case 3:
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pwm);
 8002e10:	4b2b      	ldr	r3, [pc, #172]	; (8002ec0 <MOTOR_Direction+0x170>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002e18:	63da      	str	r2, [r3, #60]	; 0x3c
			if (d == positive)
 8002e1a:	79fb      	ldrb	r3, [r7, #7]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d10c      	bne.n	8002e3a <MOTOR_Direction+0xea>
			{
				HAL_GPIO_WritePin(in3_1_GPIO_Port, in3_1_Pin, SET);
 8002e20:	2201      	movs	r2, #1
 8002e22:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002e26:	4827      	ldr	r0, [pc, #156]	; (8002ec4 <MOTOR_Direction+0x174>)
 8002e28:	f002 fc29 	bl	800567e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(in3_2_GPIO_Port, in3_2_Pin, RESET);
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002e32:	4824      	ldr	r0, [pc, #144]	; (8002ec4 <MOTOR_Direction+0x174>)
 8002e34:	f002 fc23 	bl	800567e <HAL_GPIO_WritePin>
			else if (d == negative)
			{
				HAL_GPIO_WritePin(in3_1_GPIO_Port, in3_1_Pin, RESET);
				HAL_GPIO_WritePin(in3_2_GPIO_Port, in3_2_Pin, SET);
			}
			break;
 8002e38:	e038      	b.n	8002eac <MOTOR_Direction+0x15c>
			else if (d == negative)
 8002e3a:	79fb      	ldrb	r3, [r7, #7]
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d135      	bne.n	8002eac <MOTOR_Direction+0x15c>
				HAL_GPIO_WritePin(in3_1_GPIO_Port, in3_1_Pin, RESET);
 8002e40:	2200      	movs	r2, #0
 8002e42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002e46:	481f      	ldr	r0, [pc, #124]	; (8002ec4 <MOTOR_Direction+0x174>)
 8002e48:	f002 fc19 	bl	800567e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(in3_2_GPIO_Port, in3_2_Pin, SET);
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002e52:	481c      	ldr	r0, [pc, #112]	; (8002ec4 <MOTOR_Direction+0x174>)
 8002e54:	f002 fc13 	bl	800567e <HAL_GPIO_WritePin>
			break;
 8002e58:	e028      	b.n	8002eac <MOTOR_Direction+0x15c>
		case 4:
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pwm);
 8002e5a:	4b19      	ldr	r3, [pc, #100]	; (8002ec0 <MOTOR_Direction+0x170>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002e62:	641a      	str	r2, [r3, #64]	; 0x40
			if (d == positive)
 8002e64:	79fb      	ldrb	r3, [r7, #7]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d10c      	bne.n	8002e84 <MOTOR_Direction+0x134>
			{
				HAL_GPIO_WritePin(in4_1_GPIO_Port, in4_1_Pin, RESET);
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002e70:	4814      	ldr	r0, [pc, #80]	; (8002ec4 <MOTOR_Direction+0x174>)
 8002e72:	f002 fc04 	bl	800567e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(in4_2_GPIO_Port, in4_2_Pin, SET);
 8002e76:	2201      	movs	r2, #1
 8002e78:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e7c:	4811      	ldr	r0, [pc, #68]	; (8002ec4 <MOTOR_Direction+0x174>)
 8002e7e:	f002 fbfe 	bl	800567e <HAL_GPIO_WritePin>
			else if (d == negative)
			{
				HAL_GPIO_WritePin(in4_1_GPIO_Port, in4_1_Pin, SET);
				HAL_GPIO_WritePin(in4_2_GPIO_Port, in4_2_Pin, RESET);
			}
			break;
 8002e82:	e015      	b.n	8002eb0 <MOTOR_Direction+0x160>
			else if (d == negative)
 8002e84:	79fb      	ldrb	r3, [r7, #7]
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d112      	bne.n	8002eb0 <MOTOR_Direction+0x160>
				HAL_GPIO_WritePin(in4_1_GPIO_Port, in4_1_Pin, SET);
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002e90:	480c      	ldr	r0, [pc, #48]	; (8002ec4 <MOTOR_Direction+0x174>)
 8002e92:	f002 fbf4 	bl	800567e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(in4_2_GPIO_Port, in4_2_Pin, RESET);
 8002e96:	2200      	movs	r2, #0
 8002e98:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e9c:	4809      	ldr	r0, [pc, #36]	; (8002ec4 <MOTOR_Direction+0x174>)
 8002e9e:	f002 fbee 	bl	800567e <HAL_GPIO_WritePin>
			break;
 8002ea2:	e005      	b.n	8002eb0 <MOTOR_Direction+0x160>
			break;
 8002ea4:	bf00      	nop
 8002ea6:	e004      	b.n	8002eb2 <MOTOR_Direction+0x162>
			break;
 8002ea8:	bf00      	nop
 8002eaa:	e002      	b.n	8002eb2 <MOTOR_Direction+0x162>
			break;
 8002eac:	bf00      	nop
 8002eae:	e000      	b.n	8002eb2 <MOTOR_Direction+0x162>
			break;
 8002eb0:	bf00      	nop
  }
}
 8002eb2:	bf00      	nop
 8002eb4:	3708      	adds	r7, #8
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	20005e84 	.word	0x20005e84
 8002ec0:	20005f34 	.word	0x20005f34
 8002ec4:	40010c00 	.word	0x40010c00
 8002ec8:	40011000 	.word	0x40011000

08002ecc <MOTOR_Straight>:
		MOTOR_Direction(negative, 2, pwm_rotate);
	}
}

void MOTOR_Straight(Direction d, int16_t pwm)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	460a      	mov	r2, r1
 8002ed6:	71fb      	strb	r3, [r7, #7]
 8002ed8:	4613      	mov	r3, r2
 8002eda:	80bb      	strh	r3, [r7, #4]
	if (d == forward)
 8002edc:	79fb      	ldrb	r3, [r7, #7]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d10e      	bne.n	8002f00 <MOTOR_Straight+0x34>
	{
		MOTOR_Direction(positive, 1, pwm);
 8002ee2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	2101      	movs	r1, #1
 8002eea:	2000      	movs	r0, #0
 8002eec:	f7ff ff30 	bl	8002d50 <MOTOR_Direction>
		MOTOR_Direction(positive, 3, pwm);
 8002ef0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	2103      	movs	r1, #3
 8002ef8:	2000      	movs	r0, #0
 8002efa:	f7ff ff29 	bl	8002d50 <MOTOR_Direction>
	else if (d == right)
	{
		MOTOR_Direction(negative, 2, pwm);
		MOTOR_Direction(negative, 4, pwm);
	}
}
 8002efe:	e034      	b.n	8002f6a <MOTOR_Straight+0x9e>
	else if (d == back)
 8002f00:	79fb      	ldrb	r3, [r7, #7]
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d10e      	bne.n	8002f24 <MOTOR_Straight+0x58>
		MOTOR_Direction(negative, 1, pwm);
 8002f06:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	2101      	movs	r1, #1
 8002f0e:	2001      	movs	r0, #1
 8002f10:	f7ff ff1e 	bl	8002d50 <MOTOR_Direction>
		MOTOR_Direction(negative, 3, pwm);
 8002f14:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002f18:	461a      	mov	r2, r3
 8002f1a:	2103      	movs	r1, #3
 8002f1c:	2001      	movs	r0, #1
 8002f1e:	f7ff ff17 	bl	8002d50 <MOTOR_Direction>
}
 8002f22:	e022      	b.n	8002f6a <MOTOR_Straight+0x9e>
	else if (d == left)
 8002f24:	79fb      	ldrb	r3, [r7, #7]
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d10e      	bne.n	8002f48 <MOTOR_Straight+0x7c>
		MOTOR_Direction(positive, 2, pwm);
 8002f2a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002f2e:	461a      	mov	r2, r3
 8002f30:	2102      	movs	r1, #2
 8002f32:	2000      	movs	r0, #0
 8002f34:	f7ff ff0c 	bl	8002d50 <MOTOR_Direction>
		MOTOR_Direction(positive, 4, pwm);
 8002f38:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	2104      	movs	r1, #4
 8002f40:	2000      	movs	r0, #0
 8002f42:	f7ff ff05 	bl	8002d50 <MOTOR_Direction>
}
 8002f46:	e010      	b.n	8002f6a <MOTOR_Straight+0x9e>
	else if (d == right)
 8002f48:	79fb      	ldrb	r3, [r7, #7]
 8002f4a:	2b03      	cmp	r3, #3
 8002f4c:	d10d      	bne.n	8002f6a <MOTOR_Straight+0x9e>
		MOTOR_Direction(negative, 2, pwm);
 8002f4e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002f52:	461a      	mov	r2, r3
 8002f54:	2102      	movs	r1, #2
 8002f56:	2001      	movs	r0, #1
 8002f58:	f7ff fefa 	bl	8002d50 <MOTOR_Direction>
		MOTOR_Direction(negative, 4, pwm);
 8002f5c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002f60:	461a      	mov	r2, r3
 8002f62:	2104      	movs	r1, #4
 8002f64:	2001      	movs	r0, #1
 8002f66:	f7ff fef3 	bl	8002d50 <MOTOR_Direction>
}
 8002f6a:	bf00      	nop
 8002f6c:	3708      	adds	r7, #8
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}

08002f72 <MOTOR_Standby>:
  		  break;
  }
}

void MOTOR_Standby()
{
 8002f72:	b580      	push	{r7, lr}
 8002f74:	b082      	sub	sp, #8
 8002f76:	af00      	add	r7, sp, #0
	for (int index = 1; index <= 4; index++)
 8002f78:	2301      	movs	r3, #1
 8002f7a:	607b      	str	r3, [r7, #4]
 8002f7c:	e009      	b.n	8002f92 <MOTOR_Standby+0x20>
		MOTOR_Direction(forward, index, 0);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	2200      	movs	r2, #0
 8002f84:	4619      	mov	r1, r3
 8002f86:	2000      	movs	r0, #0
 8002f88:	f7ff fee2 	bl	8002d50 <MOTOR_Direction>
	for (int index = 1; index <= 4; index++)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	3301      	adds	r3, #1
 8002f90:	607b      	str	r3, [r7, #4]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2b04      	cmp	r3, #4
 8002f96:	ddf2      	ble.n	8002f7e <MOTOR_Standby+0xc>
}
 8002f98:	bf00      	nop
 8002f9a:	bf00      	nop
 8002f9c:	3708      	adds	r7, #8
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
	...

08002fa4 <MOTOR_Move>:


void MOTOR_Move(Position_edc24 destination)
{
 8002fa4:	b590      	push	{r4, r7, lr}
 8002fa6:	b085      	sub	sp, #20
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
	now = getVehiclePos();
 8002fac:	f001 faaa 	bl	8004504 <getVehiclePos>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	4b3d      	ldr	r3, [pc, #244]	; (80030a8 <MOTOR_Move+0x104>)
 8002fb4:	4611      	mov	r1, r2
 8002fb6:	8019      	strh	r1, [r3, #0]
 8002fb8:	f3c2 420f 	ubfx	r2, r2, #16, #16
 8002fbc:	805a      	strh	r2, [r3, #2]
	int PWM_x = abs (destination.x - now.x) >= 8 ? PID_Calculate_S(&pid_x, (float)destination.x, (float)now.x) : 0;
 8002fbe:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002fc2:	461a      	mov	r2, r3
 8002fc4:	4b38      	ldr	r3, [pc, #224]	; (80030a8 <MOTOR_Move+0x104>)
 8002fc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	bfb8      	it	lt
 8002fd0:	425b      	neglt	r3, r3
 8002fd2:	2b07      	cmp	r3, #7
 8002fd4:	dd13      	ble.n	8002ffe <MOTOR_Move+0x5a>
 8002fd6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f7fd feca 	bl	8000d74 <__aeabi_i2f>
 8002fe0:	4604      	mov	r4, r0
 8002fe2:	4b31      	ldr	r3, [pc, #196]	; (80030a8 <MOTOR_Move+0x104>)
 8002fe4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7fd fec3 	bl	8000d74 <__aeabi_i2f>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	461a      	mov	r2, r3
 8002ff2:	4621      	mov	r1, r4
 8002ff4:	482d      	ldr	r0, [pc, #180]	; (80030ac <MOTOR_Move+0x108>)
 8002ff6:	f000 f8cb 	bl	8003190 <PID_Calculate_S>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	e000      	b.n	8003000 <MOTOR_Move+0x5c>
 8002ffe:	2300      	movs	r3, #0
 8003000:	60fb      	str	r3, [r7, #12]
	int PWM_y = abs (destination.y - now.y) >= 8 ? PID_Calculate_S(&pid_y, (float)destination.y, (float)now.y) : 0;
 8003002:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003006:	461a      	mov	r2, r3
 8003008:	4b27      	ldr	r3, [pc, #156]	; (80030a8 <MOTOR_Move+0x104>)
 800300a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	2b00      	cmp	r3, #0
 8003012:	bfb8      	it	lt
 8003014:	425b      	neglt	r3, r3
 8003016:	2b07      	cmp	r3, #7
 8003018:	dd13      	ble.n	8003042 <MOTOR_Move+0x9e>
 800301a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800301e:	4618      	mov	r0, r3
 8003020:	f7fd fea8 	bl	8000d74 <__aeabi_i2f>
 8003024:	4604      	mov	r4, r0
 8003026:	4b20      	ldr	r3, [pc, #128]	; (80030a8 <MOTOR_Move+0x104>)
 8003028:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800302c:	4618      	mov	r0, r3
 800302e:	f7fd fea1 	bl	8000d74 <__aeabi_i2f>
 8003032:	4603      	mov	r3, r0
 8003034:	461a      	mov	r2, r3
 8003036:	4621      	mov	r1, r4
 8003038:	481d      	ldr	r0, [pc, #116]	; (80030b0 <MOTOR_Move+0x10c>)
 800303a:	f000 f8a9 	bl	8003190 <PID_Calculate_S>
 800303e:	4603      	mov	r3, r0
 8003040:	e000      	b.n	8003044 <MOTOR_Move+0xa0>
 8003042:	2300      	movs	r3, #0
 8003044:	60bb      	str	r3, [r7, #8]
//	u1_printf("%f %f %f PWM_x=%d ", pid_x.P, pid_x.I, pid_x.D, PWM_x);
//	u1_printf("%f %f %f PWM_y=%d\n", pid_y.P, pid_y.I, pid_y.D, PWM_y);
	if (PWM_x >= 0)	MOTOR_Straight(right, PWM_x);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2b00      	cmp	r3, #0
 800304a:	db06      	blt.n	800305a <MOTOR_Move+0xb6>
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	b21b      	sxth	r3, r3
 8003050:	4619      	mov	r1, r3
 8003052:	2003      	movs	r0, #3
 8003054:	f7ff ff3a 	bl	8002ecc <MOTOR_Straight>
 8003058:	e00b      	b.n	8003072 <MOTOR_Move+0xce>
	else if (PWM_x < 0)	MOTOR_Straight(left, -PWM_x);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2b00      	cmp	r3, #0
 800305e:	da08      	bge.n	8003072 <MOTOR_Move+0xce>
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	b29b      	uxth	r3, r3
 8003064:	425b      	negs	r3, r3
 8003066:	b29b      	uxth	r3, r3
 8003068:	b21b      	sxth	r3, r3
 800306a:	4619      	mov	r1, r3
 800306c:	2002      	movs	r0, #2
 800306e:	f7ff ff2d 	bl	8002ecc <MOTOR_Straight>
	if (PWM_y >= 0)	MOTOR_Straight(forward, PWM_y);
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	2b00      	cmp	r3, #0
 8003076:	db06      	blt.n	8003086 <MOTOR_Move+0xe2>
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	b21b      	sxth	r3, r3
 800307c:	4619      	mov	r1, r3
 800307e:	2000      	movs	r0, #0
 8003080:	f7ff ff24 	bl	8002ecc <MOTOR_Straight>
	else if (PWM_y < 0)	MOTOR_Straight(back, -PWM_y);
}
 8003084:	e00b      	b.n	800309e <MOTOR_Move+0xfa>
	else if (PWM_y < 0)	MOTOR_Straight(back, -PWM_y);
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	2b00      	cmp	r3, #0
 800308a:	da08      	bge.n	800309e <MOTOR_Move+0xfa>
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	b29b      	uxth	r3, r3
 8003090:	425b      	negs	r3, r3
 8003092:	b29b      	uxth	r3, r3
 8003094:	b21b      	sxth	r3, r3
 8003096:	4619      	mov	r1, r3
 8003098:	2001      	movs	r0, #1
 800309a:	f7ff ff17 	bl	8002ecc <MOTOR_Straight>
}
 800309e:	bf00      	nop
 80030a0:	3714      	adds	r7, #20
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd90      	pop	{r4, r7, pc}
 80030a6:	bf00      	nop
 80030a8:	20000a1c 	.word	0x20000a1c
 80030ac:	20005eb4 	.word	0x20005eb4
 80030b0:	20005ef0 	.word	0x20005ef0

080030b4 <PID_Init_S>:
float p_set = 1.f;
float i_set = 0.5f;
float d_set = 3.f;
uint32_t pid_cnt;

void PID_Init_S(PID_typedef_S *pid, float Kp_ex_set, float Kp_set, float Ki_set, float Kd_set, PID_Instance_S instance_set){
 80030b4:	b480      	push	{r7}
 80030b6:	b085      	sub	sp, #20
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	60f8      	str	r0, [r7, #12]
 80030bc:	60b9      	str	r1, [r7, #8]
 80030be:	607a      	str	r2, [r7, #4]
 80030c0:	603b      	str	r3, [r7, #0]
	pid->Kp_ex = Kp_ex_set;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	68ba      	ldr	r2, [r7, #8]
 80030c6:	601a      	str	r2, [r3, #0]
	pid->Kp = Kp_set;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	687a      	ldr	r2, [r7, #4]
 80030cc:	605a      	str	r2, [r3, #4]
	pid->Ki = Ki_set;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	683a      	ldr	r2, [r7, #0]
 80030d2:	609a      	str	r2, [r3, #8]
	pid->Kd = Kd_set;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	69ba      	ldr	r2, [r7, #24]
 80030d8:	60da      	str	r2, [r3, #12]
	pid->Motor_speed = 0.f;     //
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	f04f 0200 	mov.w	r2, #0
 80030e0:	611a      	str	r2, [r3, #16]
	pid->Position_now = 0.f;     //
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	f04f 0200 	mov.w	r2, #0
 80030e8:	615a      	str	r2, [r3, #20]
	pid->target_speed = 0.f;     //,
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	f04f 0200 	mov.w	r2, #0
 80030f0:	619a      	str	r2, [r3, #24]
	pid->target_position = 0.f;      //
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	f04f 0200 	mov.w	r2, #0
 80030f8:	61da      	str	r2, [r3, #28]

	pid->err_position_now = 0.f;     //
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	f04f 0200 	mov.w	r2, #0
 8003100:	621a      	str	r2, [r3, #32]
	pid->err_position_last = 0.f;    //
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	f04f 0200 	mov.w	r2, #0
 8003108:	625a      	str	r2, [r3, #36]	; 0x24

	pid->err_speed_now = 0.f;      //
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	f04f 0200 	mov.w	r2, #0
 8003110:	629a      	str	r2, [r3, #40]	; 0x28
	pid->err_speed_last = 0.f;     //
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	f04f 0200 	mov.w	r2, #0
 8003118:	62da      	str	r2, [r3, #44]	; 0x2c

	pid->err_speed_i = 0.f;      //
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	f04f 0200 	mov.w	r2, #0
 8003120:	631a      	str	r2, [r3, #48]	; 0x30
	pid->instance = instance_set;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	7f3a      	ldrb	r2, [r7, #28]
 8003126:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
 800312a:	bf00      	nop
 800312c:	3714      	adds	r7, #20
 800312e:	46bd      	mov	sp, r7
 8003130:	bc80      	pop	{r7}
 8003132:	4770      	bx	lr

08003134 <PID_Clear_S>:

void PID_Clear_S(PID_typedef_S *pid){
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
	pid->Motor_speed = 0.f;     //
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	f04f 0200 	mov.w	r2, #0
 8003142:	611a      	str	r2, [r3, #16]
	pid->Position_now = 0.f;     //
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	f04f 0200 	mov.w	r2, #0
 800314a:	615a      	str	r2, [r3, #20]
	pid->target_speed = 0.f;     //,
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f04f 0200 	mov.w	r2, #0
 8003152:	619a      	str	r2, [r3, #24]
	pid->target_position = 0.f;      //
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f04f 0200 	mov.w	r2, #0
 800315a:	61da      	str	r2, [r3, #28]

	pid->err_position_now = 0.f;     //
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f04f 0200 	mov.w	r2, #0
 8003162:	621a      	str	r2, [r3, #32]
	pid->err_position_last = 0.f;    //
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	f04f 0200 	mov.w	r2, #0
 800316a:	625a      	str	r2, [r3, #36]	; 0x24

	pid->err_speed_now = 0.f;      //
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	f04f 0200 	mov.w	r2, #0
 8003172:	629a      	str	r2, [r3, #40]	; 0x28
	pid->err_speed_last = 0.f;     //
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	f04f 0200 	mov.w	r2, #0
 800317a:	62da      	str	r2, [r3, #44]	; 0x2c

	pid->err_speed_i = 0.f;      //
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f04f 0200 	mov.w	r2, #0
 8003182:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003184:	bf00      	nop
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	bc80      	pop	{r7}
 800318c:	4770      	bx	lr
	...

08003190 <PID_Calculate_S>:

int PID_Calculate_S(PID_typedef_S *pid, float set_value, float now_value){
 8003190:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003194:	b08e      	sub	sp, #56	; 0x38
 8003196:	af06      	add	r7, sp, #24
 8003198:	60f8      	str	r0, [r7, #12]
 800319a:	60b9      	str	r1, [r7, #8]
 800319c:	607a      	str	r2, [r7, #4]
	const int max_value = 8000;
 800319e:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80031a2:	61fb      	str	r3, [r7, #28]
	const int min_value = 3000;
 80031a4:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80031a8:	61bb      	str	r3, [r7, #24]
	const int max_speed = 2000;
 80031aa:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80031ae:	617b      	str	r3, [r7, #20]
	if ((pid_cnt ++ % 2) == 0){
 80031b0:	4b93      	ldr	r3, [pc, #588]	; (8003400 <PID_Calculate_S+0x270>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	1c5a      	adds	r2, r3, #1
 80031b6:	4992      	ldr	r1, [pc, #584]	; (8003400 <PID_Calculate_S+0x270>)
 80031b8:	600a      	str	r2, [r1, #0]
 80031ba:	f003 0301 	and.w	r3, r3, #1
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d14b      	bne.n	800325a <PID_Calculate_S+0xca>
		pid->target_position = set_value;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	68ba      	ldr	r2, [r7, #8]
 80031c6:	61da      	str	r2, [r3, #28]
		pid->Position_now = now_value;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	615a      	str	r2, [r3, #20]
		pid->err_position_now = pid->target_position - pid->Position_now;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	69da      	ldr	r2, [r3, #28]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	695b      	ldr	r3, [r3, #20]
 80031d6:	4619      	mov	r1, r3
 80031d8:	4610      	mov	r0, r2
 80031da:	f7fd fd15 	bl	8000c08 <__aeabi_fsub>
 80031de:	4603      	mov	r3, r0
 80031e0:	461a      	mov	r2, r3
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	621a      	str	r2, [r3, #32]
		pid->target_speed = pid->Kp_ex * pid->err_position_now;//
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6a1b      	ldr	r3, [r3, #32]
 80031ee:	4619      	mov	r1, r3
 80031f0:	4610      	mov	r0, r2
 80031f2:	f7fd fe13 	bl	8000e1c <__aeabi_fmul>
 80031f6:	4603      	mov	r3, r0
 80031f8:	461a      	mov	r2, r3
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	619a      	str	r2, [r3, #24]
		//
		pid->err_position_last = pid->err_position_now;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	6a1a      	ldr	r2, [r3, #32]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	625a      	str	r2, [r3, #36]	; 0x24
		if (pid->target_speed > max_speed) pid->target_speed = max_speed;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	699c      	ldr	r4, [r3, #24]
 800320a:	6978      	ldr	r0, [r7, #20]
 800320c:	f7fd fdb2 	bl	8000d74 <__aeabi_i2f>
 8003210:	4603      	mov	r3, r0
 8003212:	4619      	mov	r1, r3
 8003214:	4620      	mov	r0, r4
 8003216:	f7fd ffbd 	bl	8001194 <__aeabi_fcmpgt>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d005      	beq.n	800322c <PID_Calculate_S+0x9c>
 8003220:	6978      	ldr	r0, [r7, #20]
 8003222:	f7fd fda7 	bl	8000d74 <__aeabi_i2f>
 8003226:	4602      	mov	r2, r0
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	619a      	str	r2, [r3, #24]
		if (pid->target_speed < -max_speed) pid->target_speed = -max_speed;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	699c      	ldr	r4, [r3, #24]
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	425b      	negs	r3, r3
 8003234:	4618      	mov	r0, r3
 8003236:	f7fd fd9d 	bl	8000d74 <__aeabi_i2f>
 800323a:	4603      	mov	r3, r0
 800323c:	4619      	mov	r1, r3
 800323e:	4620      	mov	r0, r4
 8003240:	f7fd ff8a 	bl	8001158 <__aeabi_fcmplt>
 8003244:	4603      	mov	r3, r0
 8003246:	2b00      	cmp	r3, #0
 8003248:	d007      	beq.n	800325a <PID_Calculate_S+0xca>
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	425b      	negs	r3, r3
 800324e:	4618      	mov	r0, r3
 8003250:	f7fd fd90 	bl	8000d74 <__aeabi_i2f>
 8003254:	4602      	mov	r2, r0
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	619a      	str	r2, [r3, #24]
	}
	if (pid->instance == straight_x) pid->Motor_speed = motor_speed_x;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003260:	2b00      	cmp	r3, #0
 8003262:	d103      	bne.n	800326c <PID_Calculate_S+0xdc>
 8003264:	4b67      	ldr	r3, [pc, #412]	; (8003404 <PID_Calculate_S+0x274>)
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	611a      	str	r2, [r3, #16]
	if (pid->instance == straight_y) pid->Motor_speed = motor_speed_y;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003272:	2b01      	cmp	r3, #1
 8003274:	d103      	bne.n	800327e <PID_Calculate_S+0xee>
 8003276:	4b64      	ldr	r3, [pc, #400]	; (8003408 <PID_Calculate_S+0x278>)
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	611a      	str	r2, [r3, #16]
	pid->err_speed_now = pid->target_speed - pid->Motor_speed;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	699a      	ldr	r2, [r3, #24]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	691b      	ldr	r3, [r3, #16]
 8003286:	4619      	mov	r1, r3
 8003288:	4610      	mov	r0, r2
 800328a:	f7fd fcbd 	bl	8000c08 <__aeabi_fsub>
 800328e:	4603      	mov	r3, r0
 8003290:	461a      	mov	r2, r3
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	629a      	str	r2, [r3, #40]	; 0x28
	pid->err_speed_i += pid->err_speed_now;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800329e:	4619      	mov	r1, r3
 80032a0:	4610      	mov	r0, r2
 80032a2:	f7fd fcb3 	bl	8000c0c <__addsf3>
 80032a6:	4603      	mov	r3, r0
 80032a8:	461a      	mov	r2, r3
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	631a      	str	r2, [r3, #48]	; 0x30
	if(pid->err_speed_i < -1000) pid->err_speed_i = -1000;//
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b2:	4956      	ldr	r1, [pc, #344]	; (800340c <PID_Calculate_S+0x27c>)
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7fd ff4f 	bl	8001158 <__aeabi_fcmplt>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d002      	beq.n	80032c6 <PID_Calculate_S+0x136>
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	4a52      	ldr	r2, [pc, #328]	; (800340c <PID_Calculate_S+0x27c>)
 80032c4:	631a      	str	r2, [r3, #48]	; 0x30
	if(pid->err_speed_i > 1000) pid->err_speed_i = 1000;//
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ca:	4951      	ldr	r1, [pc, #324]	; (8003410 <PID_Calculate_S+0x280>)
 80032cc:	4618      	mov	r0, r3
 80032ce:	f7fd ff61 	bl	8001194 <__aeabi_fcmpgt>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d002      	beq.n	80032de <PID_Calculate_S+0x14e>
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	4a4d      	ldr	r2, [pc, #308]	; (8003410 <PID_Calculate_S+0x280>)
 80032dc:	631a      	str	r2, [r3, #48]	; 0x30
	pid->output = (int) pid->Kp * pid->err_speed_now + pid->Ki * pid->err_speed_i + pid->Kd * (pid->err_speed_now - pid->err_speed_last);//PID
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	4618      	mov	r0, r3
 80032e4:	f7fd ff60 	bl	80011a8 <__aeabi_f2iz>
 80032e8:	4603      	mov	r3, r0
 80032ea:	4618      	mov	r0, r3
 80032ec:	f7fd fd42 	bl	8000d74 <__aeabi_i2f>
 80032f0:	4602      	mov	r2, r0
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032f6:	4619      	mov	r1, r3
 80032f8:	4610      	mov	r0, r2
 80032fa:	f7fd fd8f 	bl	8000e1c <__aeabi_fmul>
 80032fe:	4603      	mov	r3, r0
 8003300:	461c      	mov	r4, r3
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	689a      	ldr	r2, [r3, #8]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800330a:	4619      	mov	r1, r3
 800330c:	4610      	mov	r0, r2
 800330e:	f7fd fd85 	bl	8000e1c <__aeabi_fmul>
 8003312:	4603      	mov	r3, r0
 8003314:	4619      	mov	r1, r3
 8003316:	4620      	mov	r0, r4
 8003318:	f7fd fc78 	bl	8000c0c <__addsf3>
 800331c:	4603      	mov	r3, r0
 800331e:	461d      	mov	r5, r3
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	68dc      	ldr	r4, [r3, #12]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800332c:	4619      	mov	r1, r3
 800332e:	4610      	mov	r0, r2
 8003330:	f7fd fc6a 	bl	8000c08 <__aeabi_fsub>
 8003334:	4603      	mov	r3, r0
 8003336:	4619      	mov	r1, r3
 8003338:	4620      	mov	r0, r4
 800333a:	f7fd fd6f 	bl	8000e1c <__aeabi_fmul>
 800333e:	4603      	mov	r3, r0
 8003340:	4619      	mov	r1, r3
 8003342:	4628      	mov	r0, r5
 8003344:	f7fd fc62 	bl	8000c0c <__addsf3>
 8003348:	4603      	mov	r3, r0
 800334a:	4618      	mov	r0, r3
 800334c:	f7fd ff2c 	bl	80011a8 <__aeabi_f2iz>
 8003350:	4602      	mov	r2, r0
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	635a      	str	r2, [r3, #52]	; 0x34
	u1_printf("target: %f, x: %f, y: %f, out: %d", pid->target_speed, motor_speed_x, motor_speed_y, pid->output);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	699b      	ldr	r3, [r3, #24]
 800335a:	4618      	mov	r0, r3
 800335c:	f7fd f8d0 	bl	8000500 <__aeabi_f2d>
 8003360:	4680      	mov	r8, r0
 8003362:	4689      	mov	r9, r1
 8003364:	4b27      	ldr	r3, [pc, #156]	; (8003404 <PID_Calculate_S+0x274>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4618      	mov	r0, r3
 800336a:	f7fd f8c9 	bl	8000500 <__aeabi_f2d>
 800336e:	4604      	mov	r4, r0
 8003370:	460d      	mov	r5, r1
 8003372:	4b25      	ldr	r3, [pc, #148]	; (8003408 <PID_Calculate_S+0x278>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4618      	mov	r0, r3
 8003378:	f7fd f8c2 	bl	8000500 <__aeabi_f2d>
 800337c:	4602      	mov	r2, r0
 800337e:	460b      	mov	r3, r1
 8003380:	68f9      	ldr	r1, [r7, #12]
 8003382:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003384:	9104      	str	r1, [sp, #16]
 8003386:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800338a:	e9cd 4500 	strd	r4, r5, [sp]
 800338e:	4642      	mov	r2, r8
 8003390:	464b      	mov	r3, r9
 8003392:	4820      	ldr	r0, [pc, #128]	; (8003414 <PID_Calculate_S+0x284>)
 8003394:	f000 ff3c 	bl	8004210 <u1_printf>
	pid->err_speed_last = pid->err_speed_now;//
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (pid->output > max_value) return max_value;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033a4:	69fa      	ldr	r2, [r7, #28]
 80033a6:	429a      	cmp	r2, r3
 80033a8:	da01      	bge.n	80033ae <PID_Calculate_S+0x21e>
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	e022      	b.n	80033f4 <PID_Calculate_S+0x264>
	if (pid->output < -max_value) return -max_value;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	425b      	negs	r3, r3
 80033b6:	429a      	cmp	r2, r3
 80033b8:	da02      	bge.n	80033c0 <PID_Calculate_S+0x230>
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	425b      	negs	r3, r3
 80033be:	e019      	b.n	80033f4 <PID_Calculate_S+0x264>
	if (pid->output < min_value && pid->output > 0) return min_value;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033c4:	69ba      	ldr	r2, [r7, #24]
 80033c6:	429a      	cmp	r2, r3
 80033c8:	dd05      	ble.n	80033d6 <PID_Calculate_S+0x246>
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	dd01      	ble.n	80033d6 <PID_Calculate_S+0x246>
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	e00e      	b.n	80033f4 <PID_Calculate_S+0x264>
	if (pid->output > -min_value && pid->output < 0) return -min_value;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	425b      	negs	r3, r3
 80033de:	429a      	cmp	r2, r3
 80033e0:	dd06      	ble.n	80033f0 <PID_Calculate_S+0x260>
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	da02      	bge.n	80033f0 <PID_Calculate_S+0x260>
 80033ea:	69bb      	ldr	r3, [r7, #24]
 80033ec:	425b      	negs	r3, r3
 80033ee:	e001      	b.n	80033f4 <PID_Calculate_S+0x264>
	return pid->output;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	3720      	adds	r7, #32
 80033f8:	46bd      	mov	sp, r7
 80033fa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80033fe:	bf00      	nop
 8003400:	20005f2c 	.word	0x20005f2c
 8003404:	20005eac 	.word	0x20005eac
 8003408:	20005eb0 	.word	0x20005eb0
 800340c:	c47a0000 	.word	0xc47a0000
 8003410:	447a0000 	.word	0x447a0000
 8003414:	0800c8cc 	.word	0x0800c8cc

08003418 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003418:	b480      	push	{r7}
 800341a:	b085      	sub	sp, #20
 800341c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800341e:	4b15      	ldr	r3, [pc, #84]	; (8003474 <HAL_MspInit+0x5c>)
 8003420:	699b      	ldr	r3, [r3, #24]
 8003422:	4a14      	ldr	r2, [pc, #80]	; (8003474 <HAL_MspInit+0x5c>)
 8003424:	f043 0301 	orr.w	r3, r3, #1
 8003428:	6193      	str	r3, [r2, #24]
 800342a:	4b12      	ldr	r3, [pc, #72]	; (8003474 <HAL_MspInit+0x5c>)
 800342c:	699b      	ldr	r3, [r3, #24]
 800342e:	f003 0301 	and.w	r3, r3, #1
 8003432:	60bb      	str	r3, [r7, #8]
 8003434:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003436:	4b0f      	ldr	r3, [pc, #60]	; (8003474 <HAL_MspInit+0x5c>)
 8003438:	69db      	ldr	r3, [r3, #28]
 800343a:	4a0e      	ldr	r2, [pc, #56]	; (8003474 <HAL_MspInit+0x5c>)
 800343c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003440:	61d3      	str	r3, [r2, #28]
 8003442:	4b0c      	ldr	r3, [pc, #48]	; (8003474 <HAL_MspInit+0x5c>)
 8003444:	69db      	ldr	r3, [r3, #28]
 8003446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800344a:	607b      	str	r3, [r7, #4]
 800344c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800344e:	4b0a      	ldr	r3, [pc, #40]	; (8003478 <HAL_MspInit+0x60>)
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	60fb      	str	r3, [r7, #12]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800345a:	60fb      	str	r3, [r7, #12]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003462:	60fb      	str	r3, [r7, #12]
 8003464:	4a04      	ldr	r2, [pc, #16]	; (8003478 <HAL_MspInit+0x60>)
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800346a:	bf00      	nop
 800346c:	3714      	adds	r7, #20
 800346e:	46bd      	mov	sp, r7
 8003470:	bc80      	pop	{r7}
 8003472:	4770      	bx	lr
 8003474:	40021000 	.word	0x40021000
 8003478:	40010000 	.word	0x40010000

0800347c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800347c:	b480      	push	{r7}
 800347e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003480:	e7fe      	b.n	8003480 <NMI_Handler+0x4>

08003482 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003482:	b480      	push	{r7}
 8003484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003486:	e7fe      	b.n	8003486 <HardFault_Handler+0x4>

08003488 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003488:	b480      	push	{r7}
 800348a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800348c:	e7fe      	b.n	800348c <MemManage_Handler+0x4>

0800348e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800348e:	b480      	push	{r7}
 8003490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003492:	e7fe      	b.n	8003492 <BusFault_Handler+0x4>

08003494 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003494:	b480      	push	{r7}
 8003496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003498:	e7fe      	b.n	8003498 <UsageFault_Handler+0x4>

0800349a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800349a:	b480      	push	{r7}
 800349c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800349e:	bf00      	nop
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bc80      	pop	{r7}
 80034a4:	4770      	bx	lr

080034a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034a6:	b480      	push	{r7}
 80034a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034aa:	bf00      	nop
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bc80      	pop	{r7}
 80034b0:	4770      	bx	lr

080034b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80034b2:	b480      	push	{r7}
 80034b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80034b6:	bf00      	nop
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bc80      	pop	{r7}
 80034bc:	4770      	bx	lr

080034be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80034be:	b580      	push	{r7, lr}
 80034c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80034c2:	f001 f985 	bl	80047d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80034c6:	bf00      	nop
 80034c8:	bd80      	pop	{r7, pc}
	...

080034cc <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80034d0:	4802      	ldr	r0, [pc, #8]	; (80034dc <DMA1_Channel3_IRQHandler+0x10>)
 80034d2:	f001 fcbf 	bl	8004e54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80034d6:	bf00      	nop
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	200061f0 	.word	0x200061f0

080034e0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80034e4:	4802      	ldr	r0, [pc, #8]	; (80034f0 <DMA1_Channel5_IRQHandler+0x10>)
 80034e6:	f001 fcb5 	bl	8004e54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80034ea:	bf00      	nop
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	20006168 	.word	0x20006168

080034f4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80034f8:	4802      	ldr	r0, [pc, #8]	; (8003504 <DMA1_Channel6_IRQHandler+0x10>)
 80034fa:	f001 fcab 	bl	8004e54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80034fe:	bf00      	nop
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	200061ac 	.word	0x200061ac

08003508 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800350c:	4802      	ldr	r0, [pc, #8]	; (8003518 <TIM1_BRK_IRQHandler+0x10>)
 800350e:	f002 ffdb 	bl	80064c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8003512:	bf00      	nop
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	20005f34 	.word	0x20005f34

0800351c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003520:	4802      	ldr	r0, [pc, #8]	; (800352c <TIM1_UP_IRQHandler+0x10>)
 8003522:	f002 ffd1 	bl	80064c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8003526:	bf00      	nop
 8003528:	bd80      	pop	{r7, pc}
 800352a:	bf00      	nop
 800352c:	20005f34 	.word	0x20005f34

08003530 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003534:	4802      	ldr	r0, [pc, #8]	; (8003540 <TIM1_TRG_COM_IRQHandler+0x10>)
 8003536:	f002 ffc7 	bl	80064c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 800353a:	bf00      	nop
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	20005f34 	.word	0x20005f34

08003544 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003548:	4802      	ldr	r0, [pc, #8]	; (8003554 <TIM1_CC_IRQHandler+0x10>)
 800354a:	f002 ffbd 	bl	80064c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800354e:	bf00      	nop
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop
 8003554:	20005f34 	.word	0x20005f34

08003558 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800355c:	4802      	ldr	r0, [pc, #8]	; (8003568 <USART1_IRQHandler+0x10>)
 800355e:	f003 ff6f 	bl	8007440 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003562:	bf00      	nop
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	2000609c 	.word	0x2000609c

0800356c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003570:	4802      	ldr	r0, [pc, #8]	; (800357c <USART2_IRQHandler+0x10>)
 8003572:	f003 ff65 	bl	8007440 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003576:	bf00      	nop
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	200060e0 	.word	0x200060e0

08003580 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003584:	4802      	ldr	r0, [pc, #8]	; (8003590 <USART3_IRQHandler+0x10>)
 8003586:	f003 ff5b 	bl	8007440 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800358a:	bf00      	nop
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	20006124 	.word	0x20006124

08003594 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003594:	b480      	push	{r7}
 8003596:	af00      	add	r7, sp, #0
	return 1;
 8003598:	2301      	movs	r3, #1
}
 800359a:	4618      	mov	r0, r3
 800359c:	46bd      	mov	sp, r7
 800359e:	bc80      	pop	{r7}
 80035a0:	4770      	bx	lr

080035a2 <_kill>:

int _kill(int pid, int sig)
{
 80035a2:	b580      	push	{r7, lr}
 80035a4:	b082      	sub	sp, #8
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	6078      	str	r0, [r7, #4]
 80035aa:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80035ac:	f004 fc56 	bl	8007e5c <__errno>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2216      	movs	r2, #22
 80035b4:	601a      	str	r2, [r3, #0]
	return -1;
 80035b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3708      	adds	r7, #8
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}

080035c2 <_exit>:

void _exit (int status)
{
 80035c2:	b580      	push	{r7, lr}
 80035c4:	b082      	sub	sp, #8
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80035ca:	f04f 31ff 	mov.w	r1, #4294967295
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f7ff ffe7 	bl	80035a2 <_kill>
	while (1) {}		/* Make sure we hang here */
 80035d4:	e7fe      	b.n	80035d4 <_exit+0x12>

080035d6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80035d6:	b580      	push	{r7, lr}
 80035d8:	b086      	sub	sp, #24
 80035da:	af00      	add	r7, sp, #0
 80035dc:	60f8      	str	r0, [r7, #12]
 80035de:	60b9      	str	r1, [r7, #8]
 80035e0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035e2:	2300      	movs	r3, #0
 80035e4:	617b      	str	r3, [r7, #20]
 80035e6:	e00a      	b.n	80035fe <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80035e8:	f3af 8000 	nop.w
 80035ec:	4601      	mov	r1, r0
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	1c5a      	adds	r2, r3, #1
 80035f2:	60ba      	str	r2, [r7, #8]
 80035f4:	b2ca      	uxtb	r2, r1
 80035f6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	3301      	adds	r3, #1
 80035fc:	617b      	str	r3, [r7, #20]
 80035fe:	697a      	ldr	r2, [r7, #20]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	429a      	cmp	r2, r3
 8003604:	dbf0      	blt.n	80035e8 <_read+0x12>
	}

return len;
 8003606:	687b      	ldr	r3, [r7, #4]
}
 8003608:	4618      	mov	r0, r3
 800360a:	3718      	adds	r7, #24
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}

08003610 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b086      	sub	sp, #24
 8003614:	af00      	add	r7, sp, #0
 8003616:	60f8      	str	r0, [r7, #12]
 8003618:	60b9      	str	r1, [r7, #8]
 800361a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800361c:	2300      	movs	r3, #0
 800361e:	617b      	str	r3, [r7, #20]
 8003620:	e009      	b.n	8003636 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	1c5a      	adds	r2, r3, #1
 8003626:	60ba      	str	r2, [r7, #8]
 8003628:	781b      	ldrb	r3, [r3, #0]
 800362a:	4618      	mov	r0, r3
 800362c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	3301      	adds	r3, #1
 8003634:	617b      	str	r3, [r7, #20]
 8003636:	697a      	ldr	r2, [r7, #20]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	429a      	cmp	r2, r3
 800363c:	dbf1      	blt.n	8003622 <_write+0x12>
	}
	return len;
 800363e:	687b      	ldr	r3, [r7, #4]
}
 8003640:	4618      	mov	r0, r3
 8003642:	3718      	adds	r7, #24
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}

08003648 <_close>:

int _close(int file)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
	return -1;
 8003650:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003654:	4618      	mov	r0, r3
 8003656:	370c      	adds	r7, #12
 8003658:	46bd      	mov	sp, r7
 800365a:	bc80      	pop	{r7}
 800365c:	4770      	bx	lr

0800365e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800365e:	b480      	push	{r7}
 8003660:	b083      	sub	sp, #12
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
 8003666:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800366e:	605a      	str	r2, [r3, #4]
	return 0;
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	370c      	adds	r7, #12
 8003676:	46bd      	mov	sp, r7
 8003678:	bc80      	pop	{r7}
 800367a:	4770      	bx	lr

0800367c <_isatty>:

int _isatty(int file)
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
	return 1;
 8003684:	2301      	movs	r3, #1
}
 8003686:	4618      	mov	r0, r3
 8003688:	370c      	adds	r7, #12
 800368a:	46bd      	mov	sp, r7
 800368c:	bc80      	pop	{r7}
 800368e:	4770      	bx	lr

08003690 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003690:	b480      	push	{r7}
 8003692:	b085      	sub	sp, #20
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	607a      	str	r2, [r7, #4]
	return 0;
 800369c:	2300      	movs	r3, #0
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3714      	adds	r7, #20
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bc80      	pop	{r7}
 80036a6:	4770      	bx	lr

080036a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b086      	sub	sp, #24
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80036b0:	4a14      	ldr	r2, [pc, #80]	; (8003704 <_sbrk+0x5c>)
 80036b2:	4b15      	ldr	r3, [pc, #84]	; (8003708 <_sbrk+0x60>)
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80036bc:	4b13      	ldr	r3, [pc, #76]	; (800370c <_sbrk+0x64>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d102      	bne.n	80036ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80036c4:	4b11      	ldr	r3, [pc, #68]	; (800370c <_sbrk+0x64>)
 80036c6:	4a12      	ldr	r2, [pc, #72]	; (8003710 <_sbrk+0x68>)
 80036c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036ca:	4b10      	ldr	r3, [pc, #64]	; (800370c <_sbrk+0x64>)
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4413      	add	r3, r2
 80036d2:	693a      	ldr	r2, [r7, #16]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d207      	bcs.n	80036e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036d8:	f004 fbc0 	bl	8007e5c <__errno>
 80036dc:	4603      	mov	r3, r0
 80036de:	220c      	movs	r2, #12
 80036e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036e2:	f04f 33ff 	mov.w	r3, #4294967295
 80036e6:	e009      	b.n	80036fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036e8:	4b08      	ldr	r3, [pc, #32]	; (800370c <_sbrk+0x64>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036ee:	4b07      	ldr	r3, [pc, #28]	; (800370c <_sbrk+0x64>)
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4413      	add	r3, r2
 80036f6:	4a05      	ldr	r2, [pc, #20]	; (800370c <_sbrk+0x64>)
 80036f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80036fa:	68fb      	ldr	r3, [r7, #12]
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3718      	adds	r7, #24
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}
 8003704:	2000c000 	.word	0x2000c000
 8003708:	00000400 	.word	0x00000400
 800370c:	20005f30 	.word	0x20005f30
 8003710:	20006450 	.word	0x20006450

08003714 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003714:	b480      	push	{r7}
 8003716:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003718:	bf00      	nop
 800371a:	46bd      	mov	sp, r7
 800371c:	bc80      	pop	{r7}
 800371e:	4770      	bx	lr

08003720 <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b096      	sub	sp, #88	; 0x58
 8003724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003726:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800372a:	2200      	movs	r2, #0
 800372c:	601a      	str	r2, [r3, #0]
 800372e:	605a      	str	r2, [r3, #4]
 8003730:	609a      	str	r2, [r3, #8]
 8003732:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003734:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003738:	2200      	movs	r2, #0
 800373a:	601a      	str	r2, [r3, #0]
 800373c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800373e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003742:	2200      	movs	r2, #0
 8003744:	601a      	str	r2, [r3, #0]
 8003746:	605a      	str	r2, [r3, #4]
 8003748:	609a      	str	r2, [r3, #8]
 800374a:	60da      	str	r2, [r3, #12]
 800374c:	611a      	str	r2, [r3, #16]
 800374e:	615a      	str	r2, [r3, #20]
 8003750:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003752:	1d3b      	adds	r3, r7, #4
 8003754:	2220      	movs	r2, #32
 8003756:	2100      	movs	r1, #0
 8003758:	4618      	mov	r0, r3
 800375a:	f004 fba9 	bl	8007eb0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800375e:	4b50      	ldr	r3, [pc, #320]	; (80038a0 <MX_TIM1_Init+0x180>)
 8003760:	4a50      	ldr	r2, [pc, #320]	; (80038a4 <MX_TIM1_Init+0x184>)
 8003762:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8003764:	4b4e      	ldr	r3, [pc, #312]	; (80038a0 <MX_TIM1_Init+0x180>)
 8003766:	2247      	movs	r2, #71	; 0x47
 8003768:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800376a:	4b4d      	ldr	r3, [pc, #308]	; (80038a0 <MX_TIM1_Init+0x180>)
 800376c:	2200      	movs	r2, #0
 800376e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 8003770:	4b4b      	ldr	r3, [pc, #300]	; (80038a0 <MX_TIM1_Init+0x180>)
 8003772:	f242 720f 	movw	r2, #9999	; 0x270f
 8003776:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003778:	4b49      	ldr	r3, [pc, #292]	; (80038a0 <MX_TIM1_Init+0x180>)
 800377a:	2200      	movs	r2, #0
 800377c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800377e:	4b48      	ldr	r3, [pc, #288]	; (80038a0 <MX_TIM1_Init+0x180>)
 8003780:	2200      	movs	r2, #0
 8003782:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003784:	4b46      	ldr	r3, [pc, #280]	; (80038a0 <MX_TIM1_Init+0x180>)
 8003786:	2200      	movs	r2, #0
 8003788:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800378a:	4845      	ldr	r0, [pc, #276]	; (80038a0 <MX_TIM1_Init+0x180>)
 800378c:	f002 fbaa 	bl	8005ee4 <HAL_TIM_Base_Init>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d001      	beq.n	800379a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8003796:	f7ff fad6 	bl	8002d46 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800379a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800379e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80037a0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80037a4:	4619      	mov	r1, r3
 80037a6:	483e      	ldr	r0, [pc, #248]	; (80038a0 <MX_TIM1_Init+0x180>)
 80037a8:	f003 f854 	bl	8006854 <HAL_TIM_ConfigClockSource>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d001      	beq.n	80037b6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80037b2:	f7ff fac8 	bl	8002d46 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80037b6:	483a      	ldr	r0, [pc, #232]	; (80038a0 <MX_TIM1_Init+0x180>)
 80037b8:	f002 fc44 	bl	8006044 <HAL_TIM_PWM_Init>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d001      	beq.n	80037c6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80037c2:	f7ff fac0 	bl	8002d46 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037c6:	2300      	movs	r3, #0
 80037c8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037ca:	2300      	movs	r3, #0
 80037cc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80037ce:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80037d2:	4619      	mov	r1, r3
 80037d4:	4832      	ldr	r0, [pc, #200]	; (80038a0 <MX_TIM1_Init+0x180>)
 80037d6:	f003 fc05 	bl	8006fe4 <HAL_TIMEx_MasterConfigSynchronization>
 80037da:	4603      	mov	r3, r0
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d001      	beq.n	80037e4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80037e0:	f7ff fab1 	bl	8002d46 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80037e4:	2360      	movs	r3, #96	; 0x60
 80037e6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80037e8:	2300      	movs	r3, #0
 80037ea:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80037ec:	2300      	movs	r3, #0
 80037ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80037f0:	2300      	movs	r3, #0
 80037f2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80037f4:	2300      	movs	r3, #0
 80037f6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80037f8:	2300      	movs	r3, #0
 80037fa:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80037fc:	2300      	movs	r3, #0
 80037fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003800:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003804:	2200      	movs	r2, #0
 8003806:	4619      	mov	r1, r3
 8003808:	4825      	ldr	r0, [pc, #148]	; (80038a0 <MX_TIM1_Init+0x180>)
 800380a:	f002 ff65 	bl	80066d8 <HAL_TIM_PWM_ConfigChannel>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d001      	beq.n	8003818 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8003814:	f7ff fa97 	bl	8002d46 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003818:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800381c:	2204      	movs	r2, #4
 800381e:	4619      	mov	r1, r3
 8003820:	481f      	ldr	r0, [pc, #124]	; (80038a0 <MX_TIM1_Init+0x180>)
 8003822:	f002 ff59 	bl	80066d8 <HAL_TIM_PWM_ConfigChannel>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d001      	beq.n	8003830 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800382c:	f7ff fa8b 	bl	8002d46 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003830:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003834:	2208      	movs	r2, #8
 8003836:	4619      	mov	r1, r3
 8003838:	4819      	ldr	r0, [pc, #100]	; (80038a0 <MX_TIM1_Init+0x180>)
 800383a:	f002 ff4d 	bl	80066d8 <HAL_TIM_PWM_ConfigChannel>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d001      	beq.n	8003848 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8003844:	f7ff fa7f 	bl	8002d46 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003848:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800384c:	220c      	movs	r2, #12
 800384e:	4619      	mov	r1, r3
 8003850:	4813      	ldr	r0, [pc, #76]	; (80038a0 <MX_TIM1_Init+0x180>)
 8003852:	f002 ff41 	bl	80066d8 <HAL_TIM_PWM_ConfigChannel>
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d001      	beq.n	8003860 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 800385c:	f7ff fa73 	bl	8002d46 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003860:	2300      	movs	r3, #0
 8003862:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003864:	2300      	movs	r3, #0
 8003866:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003868:	2300      	movs	r3, #0
 800386a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800386c:	2300      	movs	r3, #0
 800386e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003870:	2300      	movs	r3, #0
 8003872:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003874:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003878:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800387a:	2300      	movs	r3, #0
 800387c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800387e:	1d3b      	adds	r3, r7, #4
 8003880:	4619      	mov	r1, r3
 8003882:	4807      	ldr	r0, [pc, #28]	; (80038a0 <MX_TIM1_Init+0x180>)
 8003884:	f003 fc1a 	bl	80070bc <HAL_TIMEx_ConfigBreakDeadTime>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d001      	beq.n	8003892 <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 800388e:	f7ff fa5a 	bl	8002d46 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003892:	4803      	ldr	r0, [pc, #12]	; (80038a0 <MX_TIM1_Init+0x180>)
 8003894:	f000 fa8c 	bl	8003db0 <HAL_TIM_MspPostInit>

}
 8003898:	bf00      	nop
 800389a:	3758      	adds	r7, #88	; 0x58
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	20005f34 	.word	0x20005f34
 80038a4:	40012c00 	.word	0x40012c00

080038a8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b08c      	sub	sp, #48	; 0x30
 80038ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80038ae:	f107 030c 	add.w	r3, r7, #12
 80038b2:	2224      	movs	r2, #36	; 0x24
 80038b4:	2100      	movs	r1, #0
 80038b6:	4618      	mov	r0, r3
 80038b8:	f004 fafa 	bl	8007eb0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038bc:	1d3b      	adds	r3, r7, #4
 80038be:	2200      	movs	r2, #0
 80038c0:	601a      	str	r2, [r3, #0]
 80038c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80038c4:	4b21      	ldr	r3, [pc, #132]	; (800394c <MX_TIM2_Init+0xa4>)
 80038c6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80038ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80038cc:	4b1f      	ldr	r3, [pc, #124]	; (800394c <MX_TIM2_Init+0xa4>)
 80038ce:	2200      	movs	r2, #0
 80038d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038d2:	4b1e      	ldr	r3, [pc, #120]	; (800394c <MX_TIM2_Init+0xa4>)
 80038d4:	2200      	movs	r2, #0
 80038d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80038d8:	4b1c      	ldr	r3, [pc, #112]	; (800394c <MX_TIM2_Init+0xa4>)
 80038da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80038de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038e0:	4b1a      	ldr	r3, [pc, #104]	; (800394c <MX_TIM2_Init+0xa4>)
 80038e2:	2200      	movs	r2, #0
 80038e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038e6:	4b19      	ldr	r3, [pc, #100]	; (800394c <MX_TIM2_Init+0xa4>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80038ec:	2303      	movs	r3, #3
 80038ee:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80038f0:	2300      	movs	r3, #0
 80038f2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80038f4:	2301      	movs	r3, #1
 80038f6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80038f8:	2300      	movs	r3, #0
 80038fa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80038fc:	2300      	movs	r3, #0
 80038fe:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003900:	2300      	movs	r3, #0
 8003902:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003904:	2301      	movs	r3, #1
 8003906:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003908:	2300      	movs	r3, #0
 800390a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800390c:	2300      	movs	r3, #0
 800390e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003910:	f107 030c 	add.w	r3, r7, #12
 8003914:	4619      	mov	r1, r3
 8003916:	480d      	ldr	r0, [pc, #52]	; (800394c <MX_TIM2_Init+0xa4>)
 8003918:	f002 fca6 	bl	8006268 <HAL_TIM_Encoder_Init>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8003922:	f7ff fa10 	bl	8002d46 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003926:	2300      	movs	r3, #0
 8003928:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800392a:	2300      	movs	r3, #0
 800392c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800392e:	1d3b      	adds	r3, r7, #4
 8003930:	4619      	mov	r1, r3
 8003932:	4806      	ldr	r0, [pc, #24]	; (800394c <MX_TIM2_Init+0xa4>)
 8003934:	f003 fb56 	bl	8006fe4 <HAL_TIMEx_MasterConfigSynchronization>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800393e:	f7ff fa02 	bl	8002d46 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003942:	bf00      	nop
 8003944:	3730      	adds	r7, #48	; 0x30
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	20005f7c 	.word	0x20005f7c

08003950 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b08c      	sub	sp, #48	; 0x30
 8003954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003956:	f107 030c 	add.w	r3, r7, #12
 800395a:	2224      	movs	r2, #36	; 0x24
 800395c:	2100      	movs	r1, #0
 800395e:	4618      	mov	r0, r3
 8003960:	f004 faa6 	bl	8007eb0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003964:	1d3b      	adds	r3, r7, #4
 8003966:	2200      	movs	r2, #0
 8003968:	601a      	str	r2, [r3, #0]
 800396a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800396c:	4b20      	ldr	r3, [pc, #128]	; (80039f0 <MX_TIM3_Init+0xa0>)
 800396e:	4a21      	ldr	r2, [pc, #132]	; (80039f4 <MX_TIM3_Init+0xa4>)
 8003970:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003972:	4b1f      	ldr	r3, [pc, #124]	; (80039f0 <MX_TIM3_Init+0xa0>)
 8003974:	2200      	movs	r2, #0
 8003976:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003978:	4b1d      	ldr	r3, [pc, #116]	; (80039f0 <MX_TIM3_Init+0xa0>)
 800397a:	2200      	movs	r2, #0
 800397c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800397e:	4b1c      	ldr	r3, [pc, #112]	; (80039f0 <MX_TIM3_Init+0xa0>)
 8003980:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003984:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003986:	4b1a      	ldr	r3, [pc, #104]	; (80039f0 <MX_TIM3_Init+0xa0>)
 8003988:	2200      	movs	r2, #0
 800398a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800398c:	4b18      	ldr	r3, [pc, #96]	; (80039f0 <MX_TIM3_Init+0xa0>)
 800398e:	2200      	movs	r2, #0
 8003990:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003992:	2303      	movs	r3, #3
 8003994:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003996:	2300      	movs	r3, #0
 8003998:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800399a:	2301      	movs	r3, #1
 800399c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800399e:	2300      	movs	r3, #0
 80039a0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80039a2:	2300      	movs	r3, #0
 80039a4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80039a6:	2300      	movs	r3, #0
 80039a8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80039aa:	2301      	movs	r3, #1
 80039ac:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80039ae:	2300      	movs	r3, #0
 80039b0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80039b2:	2300      	movs	r3, #0
 80039b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80039b6:	f107 030c 	add.w	r3, r7, #12
 80039ba:	4619      	mov	r1, r3
 80039bc:	480c      	ldr	r0, [pc, #48]	; (80039f0 <MX_TIM3_Init+0xa0>)
 80039be:	f002 fc53 	bl	8006268 <HAL_TIM_Encoder_Init>
 80039c2:	4603      	mov	r3, r0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d001      	beq.n	80039cc <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80039c8:	f7ff f9bd 	bl	8002d46 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039cc:	2300      	movs	r3, #0
 80039ce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039d0:	2300      	movs	r3, #0
 80039d2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80039d4:	1d3b      	adds	r3, r7, #4
 80039d6:	4619      	mov	r1, r3
 80039d8:	4805      	ldr	r0, [pc, #20]	; (80039f0 <MX_TIM3_Init+0xa0>)
 80039da:	f003 fb03 	bl	8006fe4 <HAL_TIMEx_MasterConfigSynchronization>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d001      	beq.n	80039e8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80039e4:	f7ff f9af 	bl	8002d46 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80039e8:	bf00      	nop
 80039ea:	3730      	adds	r7, #48	; 0x30
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	20005fc4 	.word	0x20005fc4
 80039f4:	40000400 	.word	0x40000400

080039f8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b08c      	sub	sp, #48	; 0x30
 80039fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80039fe:	f107 030c 	add.w	r3, r7, #12
 8003a02:	2224      	movs	r2, #36	; 0x24
 8003a04:	2100      	movs	r1, #0
 8003a06:	4618      	mov	r0, r3
 8003a08:	f004 fa52 	bl	8007eb0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a0c:	1d3b      	adds	r3, r7, #4
 8003a0e:	2200      	movs	r2, #0
 8003a10:	601a      	str	r2, [r3, #0]
 8003a12:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003a14:	4b20      	ldr	r3, [pc, #128]	; (8003a98 <MX_TIM5_Init+0xa0>)
 8003a16:	4a21      	ldr	r2, [pc, #132]	; (8003a9c <MX_TIM5_Init+0xa4>)
 8003a18:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8003a1a:	4b1f      	ldr	r3, [pc, #124]	; (8003a98 <MX_TIM5_Init+0xa0>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a20:	4b1d      	ldr	r3, [pc, #116]	; (8003a98 <MX_TIM5_Init+0xa0>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8003a26:	4b1c      	ldr	r3, [pc, #112]	; (8003a98 <MX_TIM5_Init+0xa0>)
 8003a28:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003a2c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a2e:	4b1a      	ldr	r3, [pc, #104]	; (8003a98 <MX_TIM5_Init+0xa0>)
 8003a30:	2200      	movs	r2, #0
 8003a32:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a34:	4b18      	ldr	r3, [pc, #96]	; (8003a98 <MX_TIM5_Init+0xa0>)
 8003a36:	2200      	movs	r2, #0
 8003a38:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003a42:	2301      	movs	r3, #1
 8003a44:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003a46:	2300      	movs	r3, #0
 8003a48:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003a52:	2301      	movs	r3, #1
 8003a54:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003a56:	2300      	movs	r3, #0
 8003a58:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8003a5e:	f107 030c 	add.w	r3, r7, #12
 8003a62:	4619      	mov	r1, r3
 8003a64:	480c      	ldr	r0, [pc, #48]	; (8003a98 <MX_TIM5_Init+0xa0>)
 8003a66:	f002 fbff 	bl	8006268 <HAL_TIM_Encoder_Init>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d001      	beq.n	8003a74 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8003a70:	f7ff f969 	bl	8002d46 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a74:	2300      	movs	r3, #0
 8003a76:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003a7c:	1d3b      	adds	r3, r7, #4
 8003a7e:	4619      	mov	r1, r3
 8003a80:	4805      	ldr	r0, [pc, #20]	; (8003a98 <MX_TIM5_Init+0xa0>)
 8003a82:	f003 faaf 	bl	8006fe4 <HAL_TIMEx_MasterConfigSynchronization>
 8003a86:	4603      	mov	r3, r0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d001      	beq.n	8003a90 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8003a8c:	f7ff f95b 	bl	8002d46 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003a90:	bf00      	nop
 8003a92:	3730      	adds	r7, #48	; 0x30
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	2000600c 	.word	0x2000600c
 8003a9c:	40000c00 	.word	0x40000c00

08003aa0 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b08c      	sub	sp, #48	; 0x30
 8003aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003aa6:	f107 030c 	add.w	r3, r7, #12
 8003aaa:	2224      	movs	r2, #36	; 0x24
 8003aac:	2100      	movs	r1, #0
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f004 f9fe 	bl	8007eb0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ab4:	1d3b      	adds	r3, r7, #4
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	601a      	str	r2, [r3, #0]
 8003aba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003abc:	4b22      	ldr	r3, [pc, #136]	; (8003b48 <MX_TIM8_Init+0xa8>)
 8003abe:	4a23      	ldr	r2, [pc, #140]	; (8003b4c <MX_TIM8_Init+0xac>)
 8003ac0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8003ac2:	4b21      	ldr	r3, [pc, #132]	; (8003b48 <MX_TIM8_Init+0xa8>)
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ac8:	4b1f      	ldr	r3, [pc, #124]	; (8003b48 <MX_TIM8_Init+0xa8>)
 8003aca:	2200      	movs	r2, #0
 8003acc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8003ace:	4b1e      	ldr	r3, [pc, #120]	; (8003b48 <MX_TIM8_Init+0xa8>)
 8003ad0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003ad4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ad6:	4b1c      	ldr	r3, [pc, #112]	; (8003b48 <MX_TIM8_Init+0xa8>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003adc:	4b1a      	ldr	r3, [pc, #104]	; (8003b48 <MX_TIM8_Init+0xa8>)
 8003ade:	2200      	movs	r2, #0
 8003ae0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ae2:	4b19      	ldr	r3, [pc, #100]	; (8003b48 <MX_TIM8_Init+0xa8>)
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003ae8:	2303      	movs	r3, #3
 8003aea:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003aec:	2300      	movs	r3, #0
 8003aee:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003af0:	2301      	movs	r3, #1
 8003af2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003af4:	2300      	movs	r3, #0
 8003af6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003af8:	2300      	movs	r3, #0
 8003afa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003afc:	2300      	movs	r3, #0
 8003afe:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003b00:	2301      	movs	r3, #1
 8003b02:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003b04:	2300      	movs	r3, #0
 8003b06:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8003b0c:	f107 030c 	add.w	r3, r7, #12
 8003b10:	4619      	mov	r1, r3
 8003b12:	480d      	ldr	r0, [pc, #52]	; (8003b48 <MX_TIM8_Init+0xa8>)
 8003b14:	f002 fba8 	bl	8006268 <HAL_TIM_Encoder_Init>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d001      	beq.n	8003b22 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8003b1e:	f7ff f912 	bl	8002d46 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b22:	2300      	movs	r3, #0
 8003b24:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b26:	2300      	movs	r3, #0
 8003b28:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003b2a:	1d3b      	adds	r3, r7, #4
 8003b2c:	4619      	mov	r1, r3
 8003b2e:	4806      	ldr	r0, [pc, #24]	; (8003b48 <MX_TIM8_Init+0xa8>)
 8003b30:	f003 fa58 	bl	8006fe4 <HAL_TIMEx_MasterConfigSynchronization>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d001      	beq.n	8003b3e <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8003b3a:	f7ff f904 	bl	8002d46 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8003b3e:	bf00      	nop
 8003b40:	3730      	adds	r7, #48	; 0x30
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	20006054 	.word	0x20006054
 8003b4c:	40013400 	.word	0x40013400

08003b50 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a19      	ldr	r2, [pc, #100]	; (8003bc4 <HAL_TIM_Base_MspInit+0x74>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d12b      	bne.n	8003bba <HAL_TIM_Base_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003b62:	4b19      	ldr	r3, [pc, #100]	; (8003bc8 <HAL_TIM_Base_MspInit+0x78>)
 8003b64:	699b      	ldr	r3, [r3, #24]
 8003b66:	4a18      	ldr	r2, [pc, #96]	; (8003bc8 <HAL_TIM_Base_MspInit+0x78>)
 8003b68:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003b6c:	6193      	str	r3, [r2, #24]
 8003b6e:	4b16      	ldr	r3, [pc, #88]	; (8003bc8 <HAL_TIM_Base_MspInit+0x78>)
 8003b70:	699b      	ldr	r3, [r3, #24]
 8003b72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b76:	60fb      	str	r3, [r7, #12]
 8003b78:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	2100      	movs	r1, #0
 8003b7e:	2018      	movs	r0, #24
 8003b80:	f000 ff19 	bl	80049b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8003b84:	2018      	movs	r0, #24
 8003b86:	f000 ff32 	bl	80049ee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	2100      	movs	r1, #0
 8003b8e:	2019      	movs	r0, #25
 8003b90:	f000 ff11 	bl	80049b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8003b94:	2019      	movs	r0, #25
 8003b96:	f000 ff2a 	bl	80049ee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	2100      	movs	r1, #0
 8003b9e:	201a      	movs	r0, #26
 8003ba0:	f000 ff09 	bl	80049b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8003ba4:	201a      	movs	r0, #26
 8003ba6:	f000 ff22 	bl	80049ee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003baa:	2200      	movs	r2, #0
 8003bac:	2100      	movs	r1, #0
 8003bae:	201b      	movs	r0, #27
 8003bb0:	f000 ff01 	bl	80049b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003bb4:	201b      	movs	r0, #27
 8003bb6:	f000 ff1a 	bl	80049ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8003bba:	bf00      	nop
 8003bbc:	3710      	adds	r7, #16
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	40012c00 	.word	0x40012c00
 8003bc8:	40021000 	.word	0x40021000

08003bcc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b090      	sub	sp, #64	; 0x40
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bd4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003bd8:	2200      	movs	r2, #0
 8003bda:	601a      	str	r2, [r3, #0]
 8003bdc:	605a      	str	r2, [r3, #4]
 8003bde:	609a      	str	r2, [r3, #8]
 8003be0:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bea:	d14f      	bne.n	8003c8c <HAL_TIM_Encoder_MspInit+0xc0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003bec:	4b68      	ldr	r3, [pc, #416]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003bee:	69db      	ldr	r3, [r3, #28]
 8003bf0:	4a67      	ldr	r2, [pc, #412]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003bf2:	f043 0301 	orr.w	r3, r3, #1
 8003bf6:	61d3      	str	r3, [r2, #28]
 8003bf8:	4b65      	ldr	r3, [pc, #404]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003bfa:	69db      	ldr	r3, [r3, #28]
 8003bfc:	f003 0301 	and.w	r3, r3, #1
 8003c00:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c02:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c04:	4b62      	ldr	r3, [pc, #392]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003c06:	699b      	ldr	r3, [r3, #24]
 8003c08:	4a61      	ldr	r2, [pc, #388]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003c0a:	f043 0304 	orr.w	r3, r3, #4
 8003c0e:	6193      	str	r3, [r2, #24]
 8003c10:	4b5f      	ldr	r3, [pc, #380]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003c12:	699b      	ldr	r3, [r3, #24]
 8003c14:	f003 0304 	and.w	r3, r3, #4
 8003c18:	627b      	str	r3, [r7, #36]	; 0x24
 8003c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c1c:	4b5c      	ldr	r3, [pc, #368]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003c1e:	699b      	ldr	r3, [r3, #24]
 8003c20:	4a5b      	ldr	r2, [pc, #364]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003c22:	f043 0308 	orr.w	r3, r3, #8
 8003c26:	6193      	str	r3, [r2, #24]
 8003c28:	4b59      	ldr	r3, [pc, #356]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003c2a:	699b      	ldr	r3, [r3, #24]
 8003c2c:	f003 0308 	and.w	r3, r3, #8
 8003c30:	623b      	str	r3, [r7, #32]
 8003c32:	6a3b      	ldr	r3, [r7, #32]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = Encoder1A_Pin;
 8003c34:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c38:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(Encoder1A_GPIO_Port, &GPIO_InitStruct);
 8003c42:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c46:	4619      	mov	r1, r3
 8003c48:	4852      	ldr	r0, [pc, #328]	; (8003d94 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8003c4a:	f001 fb6d 	bl	8005328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Encoder1B_Pin;
 8003c4e:	2308      	movs	r3, #8
 8003c50:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c52:	2300      	movs	r3, #0
 8003c54:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c56:	2301      	movs	r3, #1
 8003c58:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(Encoder1B_GPIO_Port, &GPIO_InitStruct);
 8003c5a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c5e:	4619      	mov	r1, r3
 8003c60:	484d      	ldr	r0, [pc, #308]	; (8003d98 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003c62:	f001 fb61 	bl	8005328 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8003c66:	4b4d      	ldr	r3, [pc, #308]	; (8003d9c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c76:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003c7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c84:	4a45      	ldr	r2, [pc, #276]	; (8003d9c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003c86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c88:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8003c8a:	e07c      	b.n	8003d86 <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(tim_encoderHandle->Instance==TIM3)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a43      	ldr	r2, [pc, #268]	; (8003da0 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d124      	bne.n	8003ce0 <HAL_TIM_Encoder_MspInit+0x114>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003c96:	4b3e      	ldr	r3, [pc, #248]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003c98:	69db      	ldr	r3, [r3, #28]
 8003c9a:	4a3d      	ldr	r2, [pc, #244]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003c9c:	f043 0302 	orr.w	r3, r3, #2
 8003ca0:	61d3      	str	r3, [r2, #28]
 8003ca2:	4b3b      	ldr	r3, [pc, #236]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003ca4:	69db      	ldr	r3, [r3, #28]
 8003ca6:	f003 0302 	and.w	r3, r3, #2
 8003caa:	61fb      	str	r3, [r7, #28]
 8003cac:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cae:	4b38      	ldr	r3, [pc, #224]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003cb0:	699b      	ldr	r3, [r3, #24]
 8003cb2:	4a37      	ldr	r2, [pc, #220]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003cb4:	f043 0304 	orr.w	r3, r3, #4
 8003cb8:	6193      	str	r3, [r2, #24]
 8003cba:	4b35      	ldr	r3, [pc, #212]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003cbc:	699b      	ldr	r3, [r3, #24]
 8003cbe:	f003 0304 	and.w	r3, r3, #4
 8003cc2:	61bb      	str	r3, [r7, #24]
 8003cc4:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = Encoder2A_Pin|Encoder2B_Pin;
 8003cc6:	23c0      	movs	r3, #192	; 0xc0
 8003cc8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cd2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003cd6:	4619      	mov	r1, r3
 8003cd8:	482e      	ldr	r0, [pc, #184]	; (8003d94 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8003cda:	f001 fb25 	bl	8005328 <HAL_GPIO_Init>
}
 8003cde:	e052      	b.n	8003d86 <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(tim_encoderHandle->Instance==TIM5)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a2f      	ldr	r2, [pc, #188]	; (8003da4 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d124      	bne.n	8003d34 <HAL_TIM_Encoder_MspInit+0x168>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003cea:	4b29      	ldr	r3, [pc, #164]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003cec:	69db      	ldr	r3, [r3, #28]
 8003cee:	4a28      	ldr	r2, [pc, #160]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003cf0:	f043 0308 	orr.w	r3, r3, #8
 8003cf4:	61d3      	str	r3, [r2, #28]
 8003cf6:	4b26      	ldr	r3, [pc, #152]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003cf8:	69db      	ldr	r3, [r3, #28]
 8003cfa:	f003 0308 	and.w	r3, r3, #8
 8003cfe:	617b      	str	r3, [r7, #20]
 8003d00:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d02:	4b23      	ldr	r3, [pc, #140]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003d04:	699b      	ldr	r3, [r3, #24]
 8003d06:	4a22      	ldr	r2, [pc, #136]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003d08:	f043 0304 	orr.w	r3, r3, #4
 8003d0c:	6193      	str	r3, [r2, #24]
 8003d0e:	4b20      	ldr	r3, [pc, #128]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003d10:	699b      	ldr	r3, [r3, #24]
 8003d12:	f003 0304 	and.w	r3, r3, #4
 8003d16:	613b      	str	r3, [r7, #16]
 8003d18:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Encoder3A_Pin|Encoder3B_Pin;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d22:	2301      	movs	r3, #1
 8003d24:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d26:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003d2a:	4619      	mov	r1, r3
 8003d2c:	4819      	ldr	r0, [pc, #100]	; (8003d94 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8003d2e:	f001 fafb 	bl	8005328 <HAL_GPIO_Init>
}
 8003d32:	e028      	b.n	8003d86 <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(tim_encoderHandle->Instance==TIM8)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a1b      	ldr	r2, [pc, #108]	; (8003da8 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d123      	bne.n	8003d86 <HAL_TIM_Encoder_MspInit+0x1ba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003d3e:	4b14      	ldr	r3, [pc, #80]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003d40:	699b      	ldr	r3, [r3, #24]
 8003d42:	4a13      	ldr	r2, [pc, #76]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003d44:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003d48:	6193      	str	r3, [r2, #24]
 8003d4a:	4b11      	ldr	r3, [pc, #68]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003d4c:	699b      	ldr	r3, [r3, #24]
 8003d4e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d52:	60fb      	str	r3, [r7, #12]
 8003d54:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d56:	4b0e      	ldr	r3, [pc, #56]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003d58:	699b      	ldr	r3, [r3, #24]
 8003d5a:	4a0d      	ldr	r2, [pc, #52]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003d5c:	f043 0310 	orr.w	r3, r3, #16
 8003d60:	6193      	str	r3, [r2, #24]
 8003d62:	4b0b      	ldr	r3, [pc, #44]	; (8003d90 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003d64:	699b      	ldr	r3, [r3, #24]
 8003d66:	f003 0310 	and.w	r3, r3, #16
 8003d6a:	60bb      	str	r3, [r7, #8]
 8003d6c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Encoder4A_Pin|Encoder4B_Pin;
 8003d6e:	23c0      	movs	r3, #192	; 0xc0
 8003d70:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d72:	2300      	movs	r3, #0
 8003d74:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d76:	2301      	movs	r3, #1
 8003d78:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d7a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003d7e:	4619      	mov	r1, r3
 8003d80:	480a      	ldr	r0, [pc, #40]	; (8003dac <HAL_TIM_Encoder_MspInit+0x1e0>)
 8003d82:	f001 fad1 	bl	8005328 <HAL_GPIO_Init>
}
 8003d86:	bf00      	nop
 8003d88:	3740      	adds	r7, #64	; 0x40
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}
 8003d8e:	bf00      	nop
 8003d90:	40021000 	.word	0x40021000
 8003d94:	40010800 	.word	0x40010800
 8003d98:	40010c00 	.word	0x40010c00
 8003d9c:	40010000 	.word	0x40010000
 8003da0:	40000400 	.word	0x40000400
 8003da4:	40000c00 	.word	0x40000c00
 8003da8:	40013400 	.word	0x40013400
 8003dac:	40011000 	.word	0x40011000

08003db0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b088      	sub	sp, #32
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003db8:	f107 0310 	add.w	r3, r7, #16
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	601a      	str	r2, [r3, #0]
 8003dc0:	605a      	str	r2, [r3, #4]
 8003dc2:	609a      	str	r2, [r3, #8]
 8003dc4:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a10      	ldr	r2, [pc, #64]	; (8003e0c <HAL_TIM_MspPostInit+0x5c>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d118      	bne.n	8003e02 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dd0:	4b0f      	ldr	r3, [pc, #60]	; (8003e10 <HAL_TIM_MspPostInit+0x60>)
 8003dd2:	699b      	ldr	r3, [r3, #24]
 8003dd4:	4a0e      	ldr	r2, [pc, #56]	; (8003e10 <HAL_TIM_MspPostInit+0x60>)
 8003dd6:	f043 0304 	orr.w	r3, r3, #4
 8003dda:	6193      	str	r3, [r2, #24]
 8003ddc:	4b0c      	ldr	r3, [pc, #48]	; (8003e10 <HAL_TIM_MspPostInit+0x60>)
 8003dde:	699b      	ldr	r3, [r3, #24]
 8003de0:	f003 0304 	and.w	r3, r3, #4
 8003de4:	60fb      	str	r3, [r7, #12]
 8003de6:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin|PWM3_Pin|PWM4_Pin;
 8003de8:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8003dec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dee:	2302      	movs	r3, #2
 8003df0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003df2:	2303      	movs	r3, #3
 8003df4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003df6:	f107 0310 	add.w	r3, r7, #16
 8003dfa:	4619      	mov	r1, r3
 8003dfc:	4805      	ldr	r0, [pc, #20]	; (8003e14 <HAL_TIM_MspPostInit+0x64>)
 8003dfe:	f001 fa93 	bl	8005328 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003e02:	bf00      	nop
 8003e04:	3720      	adds	r7, #32
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	40012c00 	.word	0x40012c00
 8003e10:	40021000 	.word	0x40021000
 8003e14:	40010800 	.word	0x40010800

08003e18 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003e1c:	4b11      	ldr	r3, [pc, #68]	; (8003e64 <MX_USART1_UART_Init+0x4c>)
 8003e1e:	4a12      	ldr	r2, [pc, #72]	; (8003e68 <MX_USART1_UART_Init+0x50>)
 8003e20:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003e22:	4b10      	ldr	r3, [pc, #64]	; (8003e64 <MX_USART1_UART_Init+0x4c>)
 8003e24:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003e28:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003e2a:	4b0e      	ldr	r3, [pc, #56]	; (8003e64 <MX_USART1_UART_Init+0x4c>)
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003e30:	4b0c      	ldr	r3, [pc, #48]	; (8003e64 <MX_USART1_UART_Init+0x4c>)
 8003e32:	2200      	movs	r2, #0
 8003e34:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003e36:	4b0b      	ldr	r3, [pc, #44]	; (8003e64 <MX_USART1_UART_Init+0x4c>)
 8003e38:	2200      	movs	r2, #0
 8003e3a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003e3c:	4b09      	ldr	r3, [pc, #36]	; (8003e64 <MX_USART1_UART_Init+0x4c>)
 8003e3e:	220c      	movs	r2, #12
 8003e40:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e42:	4b08      	ldr	r3, [pc, #32]	; (8003e64 <MX_USART1_UART_Init+0x4c>)
 8003e44:	2200      	movs	r2, #0
 8003e46:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003e48:	4b06      	ldr	r3, [pc, #24]	; (8003e64 <MX_USART1_UART_Init+0x4c>)
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003e4e:	4805      	ldr	r0, [pc, #20]	; (8003e64 <MX_USART1_UART_Init+0x4c>)
 8003e50:	f003 f997 	bl	8007182 <HAL_UART_Init>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d001      	beq.n	8003e5e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003e5a:	f7fe ff74 	bl	8002d46 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003e5e:	bf00      	nop
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	bf00      	nop
 8003e64:	2000609c 	.word	0x2000609c
 8003e68:	40013800 	.word	0x40013800

08003e6c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003e70:	4b11      	ldr	r3, [pc, #68]	; (8003eb8 <MX_USART2_UART_Init+0x4c>)
 8003e72:	4a12      	ldr	r2, [pc, #72]	; (8003ebc <MX_USART2_UART_Init+0x50>)
 8003e74:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003e76:	4b10      	ldr	r3, [pc, #64]	; (8003eb8 <MX_USART2_UART_Init+0x4c>)
 8003e78:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003e7c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003e7e:	4b0e      	ldr	r3, [pc, #56]	; (8003eb8 <MX_USART2_UART_Init+0x4c>)
 8003e80:	2200      	movs	r2, #0
 8003e82:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003e84:	4b0c      	ldr	r3, [pc, #48]	; (8003eb8 <MX_USART2_UART_Init+0x4c>)
 8003e86:	2200      	movs	r2, #0
 8003e88:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003e8a:	4b0b      	ldr	r3, [pc, #44]	; (8003eb8 <MX_USART2_UART_Init+0x4c>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003e90:	4b09      	ldr	r3, [pc, #36]	; (8003eb8 <MX_USART2_UART_Init+0x4c>)
 8003e92:	220c      	movs	r2, #12
 8003e94:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e96:	4b08      	ldr	r3, [pc, #32]	; (8003eb8 <MX_USART2_UART_Init+0x4c>)
 8003e98:	2200      	movs	r2, #0
 8003e9a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003e9c:	4b06      	ldr	r3, [pc, #24]	; (8003eb8 <MX_USART2_UART_Init+0x4c>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003ea2:	4805      	ldr	r0, [pc, #20]	; (8003eb8 <MX_USART2_UART_Init+0x4c>)
 8003ea4:	f003 f96d 	bl	8007182 <HAL_UART_Init>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d001      	beq.n	8003eb2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003eae:	f7fe ff4a 	bl	8002d46 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003eb2:	bf00      	nop
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	200060e0 	.word	0x200060e0
 8003ebc:	40004400 	.word	0x40004400

08003ec0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003ec4:	4b11      	ldr	r3, [pc, #68]	; (8003f0c <MX_USART3_UART_Init+0x4c>)
 8003ec6:	4a12      	ldr	r2, [pc, #72]	; (8003f10 <MX_USART3_UART_Init+0x50>)
 8003ec8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003eca:	4b10      	ldr	r3, [pc, #64]	; (8003f0c <MX_USART3_UART_Init+0x4c>)
 8003ecc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003ed0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003ed2:	4b0e      	ldr	r3, [pc, #56]	; (8003f0c <MX_USART3_UART_Init+0x4c>)
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003ed8:	4b0c      	ldr	r3, [pc, #48]	; (8003f0c <MX_USART3_UART_Init+0x4c>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003ede:	4b0b      	ldr	r3, [pc, #44]	; (8003f0c <MX_USART3_UART_Init+0x4c>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003ee4:	4b09      	ldr	r3, [pc, #36]	; (8003f0c <MX_USART3_UART_Init+0x4c>)
 8003ee6:	220c      	movs	r2, #12
 8003ee8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003eea:	4b08      	ldr	r3, [pc, #32]	; (8003f0c <MX_USART3_UART_Init+0x4c>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ef0:	4b06      	ldr	r3, [pc, #24]	; (8003f0c <MX_USART3_UART_Init+0x4c>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003ef6:	4805      	ldr	r0, [pc, #20]	; (8003f0c <MX_USART3_UART_Init+0x4c>)
 8003ef8:	f003 f943 	bl	8007182 <HAL_UART_Init>
 8003efc:	4603      	mov	r3, r0
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d001      	beq.n	8003f06 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003f02:	f7fe ff20 	bl	8002d46 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003f06:	bf00      	nop
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	20006124 	.word	0x20006124
 8003f10:	40004800 	.word	0x40004800

08003f14 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b08e      	sub	sp, #56	; 0x38
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f1c:	f107 0320 	add.w	r3, r7, #32
 8003f20:	2200      	movs	r2, #0
 8003f22:	601a      	str	r2, [r3, #0]
 8003f24:	605a      	str	r2, [r3, #4]
 8003f26:	609a      	str	r2, [r3, #8]
 8003f28:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a6a      	ldr	r2, [pc, #424]	; (80040d8 <HAL_UART_MspInit+0x1c4>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d16c      	bne.n	800400e <HAL_UART_MspInit+0xfa>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003f34:	4b69      	ldr	r3, [pc, #420]	; (80040dc <HAL_UART_MspInit+0x1c8>)
 8003f36:	699b      	ldr	r3, [r3, #24]
 8003f38:	4a68      	ldr	r2, [pc, #416]	; (80040dc <HAL_UART_MspInit+0x1c8>)
 8003f3a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f3e:	6193      	str	r3, [r2, #24]
 8003f40:	4b66      	ldr	r3, [pc, #408]	; (80040dc <HAL_UART_MspInit+0x1c8>)
 8003f42:	699b      	ldr	r3, [r3, #24]
 8003f44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f48:	61fb      	str	r3, [r7, #28]
 8003f4a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f4c:	4b63      	ldr	r3, [pc, #396]	; (80040dc <HAL_UART_MspInit+0x1c8>)
 8003f4e:	699b      	ldr	r3, [r3, #24]
 8003f50:	4a62      	ldr	r2, [pc, #392]	; (80040dc <HAL_UART_MspInit+0x1c8>)
 8003f52:	f043 0308 	orr.w	r3, r3, #8
 8003f56:	6193      	str	r3, [r2, #24]
 8003f58:	4b60      	ldr	r3, [pc, #384]	; (80040dc <HAL_UART_MspInit+0x1c8>)
 8003f5a:	699b      	ldr	r3, [r3, #24]
 8003f5c:	f003 0308 	and.w	r3, r3, #8
 8003f60:	61bb      	str	r3, [r7, #24]
 8003f62:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = zigbee_TX_Pin;
 8003f64:	2340      	movs	r3, #64	; 0x40
 8003f66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f68:	2302      	movs	r3, #2
 8003f6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(zigbee_TX_GPIO_Port, &GPIO_InitStruct);
 8003f70:	f107 0320 	add.w	r3, r7, #32
 8003f74:	4619      	mov	r1, r3
 8003f76:	485a      	ldr	r0, [pc, #360]	; (80040e0 <HAL_UART_MspInit+0x1cc>)
 8003f78:	f001 f9d6 	bl	8005328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = zigbee_RX_Pin;
 8003f7c:	2380      	movs	r3, #128	; 0x80
 8003f7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f80:	2300      	movs	r3, #0
 8003f82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f84:	2300      	movs	r3, #0
 8003f86:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(zigbee_RX_GPIO_Port, &GPIO_InitStruct);
 8003f88:	f107 0320 	add.w	r3, r7, #32
 8003f8c:	4619      	mov	r1, r3
 8003f8e:	4854      	ldr	r0, [pc, #336]	; (80040e0 <HAL_UART_MspInit+0x1cc>)
 8003f90:	f001 f9ca 	bl	8005328 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8003f94:	4b53      	ldr	r3, [pc, #332]	; (80040e4 <HAL_UART_MspInit+0x1d0>)
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	633b      	str	r3, [r7, #48]	; 0x30
 8003f9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f9c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003fa0:	633b      	str	r3, [r7, #48]	; 0x30
 8003fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fa4:	f043 0304 	orr.w	r3, r3, #4
 8003fa8:	633b      	str	r3, [r7, #48]	; 0x30
 8003faa:	4a4e      	ldr	r2, [pc, #312]	; (80040e4 <HAL_UART_MspInit+0x1d0>)
 8003fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fae:	6053      	str	r3, [r2, #4]

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8003fb0:	4b4d      	ldr	r3, [pc, #308]	; (80040e8 <HAL_UART_MspInit+0x1d4>)
 8003fb2:	4a4e      	ldr	r2, [pc, #312]	; (80040ec <HAL_UART_MspInit+0x1d8>)
 8003fb4:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003fb6:	4b4c      	ldr	r3, [pc, #304]	; (80040e8 <HAL_UART_MspInit+0x1d4>)
 8003fb8:	2200      	movs	r2, #0
 8003fba:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003fbc:	4b4a      	ldr	r3, [pc, #296]	; (80040e8 <HAL_UART_MspInit+0x1d4>)
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003fc2:	4b49      	ldr	r3, [pc, #292]	; (80040e8 <HAL_UART_MspInit+0x1d4>)
 8003fc4:	2280      	movs	r2, #128	; 0x80
 8003fc6:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003fc8:	4b47      	ldr	r3, [pc, #284]	; (80040e8 <HAL_UART_MspInit+0x1d4>)
 8003fca:	2200      	movs	r2, #0
 8003fcc:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003fce:	4b46      	ldr	r3, [pc, #280]	; (80040e8 <HAL_UART_MspInit+0x1d4>)
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003fd4:	4b44      	ldr	r3, [pc, #272]	; (80040e8 <HAL_UART_MspInit+0x1d4>)
 8003fd6:	2220      	movs	r2, #32
 8003fd8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003fda:	4b43      	ldr	r3, [pc, #268]	; (80040e8 <HAL_UART_MspInit+0x1d4>)
 8003fdc:	2200      	movs	r2, #0
 8003fde:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003fe0:	4841      	ldr	r0, [pc, #260]	; (80040e8 <HAL_UART_MspInit+0x1d4>)
 8003fe2:	f000 fd1f 	bl	8004a24 <HAL_DMA_Init>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d001      	beq.n	8003ff0 <HAL_UART_MspInit+0xdc>
    {
      Error_Handler();
 8003fec:	f7fe feab 	bl	8002d46 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	4a3d      	ldr	r2, [pc, #244]	; (80040e8 <HAL_UART_MspInit+0x1d4>)
 8003ff4:	639a      	str	r2, [r3, #56]	; 0x38
 8003ff6:	4a3c      	ldr	r2, [pc, #240]	; (80040e8 <HAL_UART_MspInit+0x1d4>)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	2101      	movs	r1, #1
 8004000:	2025      	movs	r0, #37	; 0x25
 8004002:	f000 fcd8 	bl	80049b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004006:	2025      	movs	r0, #37	; 0x25
 8004008:	f000 fcf1 	bl	80049ee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800400c:	e0ef      	b.n	80041ee <HAL_UART_MspInit+0x2da>
  else if(uartHandle->Instance==USART2)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a37      	ldr	r2, [pc, #220]	; (80040f0 <HAL_UART_MspInit+0x1dc>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d173      	bne.n	8004100 <HAL_UART_MspInit+0x1ec>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004018:	4b30      	ldr	r3, [pc, #192]	; (80040dc <HAL_UART_MspInit+0x1c8>)
 800401a:	69db      	ldr	r3, [r3, #28]
 800401c:	4a2f      	ldr	r2, [pc, #188]	; (80040dc <HAL_UART_MspInit+0x1c8>)
 800401e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004022:	61d3      	str	r3, [r2, #28]
 8004024:	4b2d      	ldr	r3, [pc, #180]	; (80040dc <HAL_UART_MspInit+0x1c8>)
 8004026:	69db      	ldr	r3, [r3, #28]
 8004028:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800402c:	617b      	str	r3, [r7, #20]
 800402e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004030:	4b2a      	ldr	r3, [pc, #168]	; (80040dc <HAL_UART_MspInit+0x1c8>)
 8004032:	699b      	ldr	r3, [r3, #24]
 8004034:	4a29      	ldr	r2, [pc, #164]	; (80040dc <HAL_UART_MspInit+0x1c8>)
 8004036:	f043 0304 	orr.w	r3, r3, #4
 800403a:	6193      	str	r3, [r2, #24]
 800403c:	4b27      	ldr	r3, [pc, #156]	; (80040dc <HAL_UART_MspInit+0x1c8>)
 800403e:	699b      	ldr	r3, [r3, #24]
 8004040:	f003 0304 	and.w	r3, r3, #4
 8004044:	613b      	str	r3, [r7, #16]
 8004046:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = hc05_TX_Pin;
 8004048:	2304      	movs	r3, #4
 800404a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800404c:	2302      	movs	r3, #2
 800404e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004050:	2303      	movs	r3, #3
 8004052:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(hc05_TX_GPIO_Port, &GPIO_InitStruct);
 8004054:	f107 0320 	add.w	r3, r7, #32
 8004058:	4619      	mov	r1, r3
 800405a:	4826      	ldr	r0, [pc, #152]	; (80040f4 <HAL_UART_MspInit+0x1e0>)
 800405c:	f001 f964 	bl	8005328 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = hc05_RX_Pin;
 8004060:	2308      	movs	r3, #8
 8004062:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004064:	2300      	movs	r3, #0
 8004066:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004068:	2300      	movs	r3, #0
 800406a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(hc05_RX_GPIO_Port, &GPIO_InitStruct);
 800406c:	f107 0320 	add.w	r3, r7, #32
 8004070:	4619      	mov	r1, r3
 8004072:	4820      	ldr	r0, [pc, #128]	; (80040f4 <HAL_UART_MspInit+0x1e0>)
 8004074:	f001 f958 	bl	8005328 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8004078:	4b1f      	ldr	r3, [pc, #124]	; (80040f8 <HAL_UART_MspInit+0x1e4>)
 800407a:	4a20      	ldr	r2, [pc, #128]	; (80040fc <HAL_UART_MspInit+0x1e8>)
 800407c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800407e:	4b1e      	ldr	r3, [pc, #120]	; (80040f8 <HAL_UART_MspInit+0x1e4>)
 8004080:	2200      	movs	r2, #0
 8004082:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004084:	4b1c      	ldr	r3, [pc, #112]	; (80040f8 <HAL_UART_MspInit+0x1e4>)
 8004086:	2200      	movs	r2, #0
 8004088:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800408a:	4b1b      	ldr	r3, [pc, #108]	; (80040f8 <HAL_UART_MspInit+0x1e4>)
 800408c:	2280      	movs	r2, #128	; 0x80
 800408e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004090:	4b19      	ldr	r3, [pc, #100]	; (80040f8 <HAL_UART_MspInit+0x1e4>)
 8004092:	2200      	movs	r2, #0
 8004094:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004096:	4b18      	ldr	r3, [pc, #96]	; (80040f8 <HAL_UART_MspInit+0x1e4>)
 8004098:	2200      	movs	r2, #0
 800409a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800409c:	4b16      	ldr	r3, [pc, #88]	; (80040f8 <HAL_UART_MspInit+0x1e4>)
 800409e:	2200      	movs	r2, #0
 80040a0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80040a2:	4b15      	ldr	r3, [pc, #84]	; (80040f8 <HAL_UART_MspInit+0x1e4>)
 80040a4:	2200      	movs	r2, #0
 80040a6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80040a8:	4813      	ldr	r0, [pc, #76]	; (80040f8 <HAL_UART_MspInit+0x1e4>)
 80040aa:	f000 fcbb 	bl	8004a24 <HAL_DMA_Init>
 80040ae:	4603      	mov	r3, r0
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d001      	beq.n	80040b8 <HAL_UART_MspInit+0x1a4>
      Error_Handler();
 80040b4:	f7fe fe47 	bl	8002d46 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	4a0f      	ldr	r2, [pc, #60]	; (80040f8 <HAL_UART_MspInit+0x1e4>)
 80040bc:	639a      	str	r2, [r3, #56]	; 0x38
 80040be:	4a0e      	ldr	r2, [pc, #56]	; (80040f8 <HAL_UART_MspInit+0x1e4>)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 80040c4:	2200      	movs	r2, #0
 80040c6:	2101      	movs	r1, #1
 80040c8:	2026      	movs	r0, #38	; 0x26
 80040ca:	f000 fc74 	bl	80049b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80040ce:	2026      	movs	r0, #38	; 0x26
 80040d0:	f000 fc8d 	bl	80049ee <HAL_NVIC_EnableIRQ>
}
 80040d4:	e08b      	b.n	80041ee <HAL_UART_MspInit+0x2da>
 80040d6:	bf00      	nop
 80040d8:	40013800 	.word	0x40013800
 80040dc:	40021000 	.word	0x40021000
 80040e0:	40010c00 	.word	0x40010c00
 80040e4:	40010000 	.word	0x40010000
 80040e8:	20006168 	.word	0x20006168
 80040ec:	40020058 	.word	0x40020058
 80040f0:	40004400 	.word	0x40004400
 80040f4:	40010800 	.word	0x40010800
 80040f8:	200061ac 	.word	0x200061ac
 80040fc:	4002006c 	.word	0x4002006c
  else if(uartHandle->Instance==USART3)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a3c      	ldr	r2, [pc, #240]	; (80041f8 <HAL_UART_MspInit+0x2e4>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d171      	bne.n	80041ee <HAL_UART_MspInit+0x2da>
    __HAL_RCC_USART3_CLK_ENABLE();
 800410a:	4b3c      	ldr	r3, [pc, #240]	; (80041fc <HAL_UART_MspInit+0x2e8>)
 800410c:	69db      	ldr	r3, [r3, #28]
 800410e:	4a3b      	ldr	r2, [pc, #236]	; (80041fc <HAL_UART_MspInit+0x2e8>)
 8004110:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004114:	61d3      	str	r3, [r2, #28]
 8004116:	4b39      	ldr	r3, [pc, #228]	; (80041fc <HAL_UART_MspInit+0x2e8>)
 8004118:	69db      	ldr	r3, [r3, #28]
 800411a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800411e:	60fb      	str	r3, [r7, #12]
 8004120:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004122:	4b36      	ldr	r3, [pc, #216]	; (80041fc <HAL_UART_MspInit+0x2e8>)
 8004124:	699b      	ldr	r3, [r3, #24]
 8004126:	4a35      	ldr	r2, [pc, #212]	; (80041fc <HAL_UART_MspInit+0x2e8>)
 8004128:	f043 0310 	orr.w	r3, r3, #16
 800412c:	6193      	str	r3, [r2, #24]
 800412e:	4b33      	ldr	r3, [pc, #204]	; (80041fc <HAL_UART_MspInit+0x2e8>)
 8004130:	699b      	ldr	r3, [r3, #24]
 8004132:	f003 0310 	and.w	r3, r3, #16
 8004136:	60bb      	str	r3, [r7, #8]
 8004138:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = jy62_TX_Pin;
 800413a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800413e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004140:	2302      	movs	r3, #2
 8004142:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004144:	2303      	movs	r3, #3
 8004146:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(jy62_TX_GPIO_Port, &GPIO_InitStruct);
 8004148:	f107 0320 	add.w	r3, r7, #32
 800414c:	4619      	mov	r1, r3
 800414e:	482c      	ldr	r0, [pc, #176]	; (8004200 <HAL_UART_MspInit+0x2ec>)
 8004150:	f001 f8ea 	bl	8005328 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = jy62_RX_Pin;
 8004154:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004158:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800415a:	2300      	movs	r3, #0
 800415c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800415e:	2300      	movs	r3, #0
 8004160:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(jy62_RX_GPIO_Port, &GPIO_InitStruct);
 8004162:	f107 0320 	add.w	r3, r7, #32
 8004166:	4619      	mov	r1, r3
 8004168:	4825      	ldr	r0, [pc, #148]	; (8004200 <HAL_UART_MspInit+0x2ec>)
 800416a:	f001 f8dd 	bl	8005328 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 800416e:	4b25      	ldr	r3, [pc, #148]	; (8004204 <HAL_UART_MspInit+0x2f0>)
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	637b      	str	r3, [r7, #52]	; 0x34
 8004174:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004176:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800417a:	637b      	str	r3, [r7, #52]	; 0x34
 800417c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800417e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004182:	637b      	str	r3, [r7, #52]	; 0x34
 8004184:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004186:	f043 0310 	orr.w	r3, r3, #16
 800418a:	637b      	str	r3, [r7, #52]	; 0x34
 800418c:	4a1d      	ldr	r2, [pc, #116]	; (8004204 <HAL_UART_MspInit+0x2f0>)
 800418e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004190:	6053      	str	r3, [r2, #4]
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8004192:	4b1d      	ldr	r3, [pc, #116]	; (8004208 <HAL_UART_MspInit+0x2f4>)
 8004194:	4a1d      	ldr	r2, [pc, #116]	; (800420c <HAL_UART_MspInit+0x2f8>)
 8004196:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004198:	4b1b      	ldr	r3, [pc, #108]	; (8004208 <HAL_UART_MspInit+0x2f4>)
 800419a:	2200      	movs	r2, #0
 800419c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800419e:	4b1a      	ldr	r3, [pc, #104]	; (8004208 <HAL_UART_MspInit+0x2f4>)
 80041a0:	2200      	movs	r2, #0
 80041a2:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80041a4:	4b18      	ldr	r3, [pc, #96]	; (8004208 <HAL_UART_MspInit+0x2f4>)
 80041a6:	2280      	movs	r2, #128	; 0x80
 80041a8:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80041aa:	4b17      	ldr	r3, [pc, #92]	; (8004208 <HAL_UART_MspInit+0x2f4>)
 80041ac:	2200      	movs	r2, #0
 80041ae:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80041b0:	4b15      	ldr	r3, [pc, #84]	; (8004208 <HAL_UART_MspInit+0x2f4>)
 80041b2:	2200      	movs	r2, #0
 80041b4:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80041b6:	4b14      	ldr	r3, [pc, #80]	; (8004208 <HAL_UART_MspInit+0x2f4>)
 80041b8:	2200      	movs	r2, #0
 80041ba:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80041bc:	4b12      	ldr	r3, [pc, #72]	; (8004208 <HAL_UART_MspInit+0x2f4>)
 80041be:	2200      	movs	r2, #0
 80041c0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80041c2:	4811      	ldr	r0, [pc, #68]	; (8004208 <HAL_UART_MspInit+0x2f4>)
 80041c4:	f000 fc2e 	bl	8004a24 <HAL_DMA_Init>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d001      	beq.n	80041d2 <HAL_UART_MspInit+0x2be>
      Error_Handler();
 80041ce:	f7fe fdba 	bl	8002d46 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	4a0c      	ldr	r2, [pc, #48]	; (8004208 <HAL_UART_MspInit+0x2f4>)
 80041d6:	639a      	str	r2, [r3, #56]	; 0x38
 80041d8:	4a0b      	ldr	r2, [pc, #44]	; (8004208 <HAL_UART_MspInit+0x2f4>)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80041de:	2200      	movs	r2, #0
 80041e0:	2100      	movs	r1, #0
 80041e2:	2027      	movs	r0, #39	; 0x27
 80041e4:	f000 fbe7 	bl	80049b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80041e8:	2027      	movs	r0, #39	; 0x27
 80041ea:	f000 fc00 	bl	80049ee <HAL_NVIC_EnableIRQ>
}
 80041ee:	bf00      	nop
 80041f0:	3738      	adds	r7, #56	; 0x38
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}
 80041f6:	bf00      	nop
 80041f8:	40004800 	.word	0x40004800
 80041fc:	40021000 	.word	0x40021000
 8004200:	40011000 	.word	0x40011000
 8004204:	40010000 	.word	0x40010000
 8004208:	200061f0 	.word	0x200061f0
 800420c:	40020030 	.word	0x40020030

08004210 <u1_printf>:
uint8_t u1_RX_Buf[MAX_LEN];
uint8_t u1_RX_ReceiveBit;
int rx_len = 0;


void u1_printf(char* fmt, ...) {
 8004210:	b40f      	push	{r0, r1, r2, r3}
 8004212:	b580      	push	{r7, lr}
 8004214:	b0b4      	sub	sp, #208	; 0xd0
 8004216:	af00      	add	r7, sp, #0
  uint16_t len;
  va_list ap;
  va_start(ap, fmt);
 8004218:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800421c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  uint8_t buf[200];
  vsprintf((char*)buf, fmt, ap);
 8004220:	463b      	mov	r3, r7
 8004222:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004226:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 800422a:	4618      	mov	r0, r3
 800422c:	f003 fe5e 	bl	8007eec <vsprintf>
  va_end(ap);
  len = strlen((char*)buf);
 8004230:	463b      	mov	r3, r7
 8004232:	4618      	mov	r0, r3
 8004234:	f7fb fff8 	bl	8000228 <strlen>
 8004238:	4603      	mov	r3, r0
 800423a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
  HAL_UART_Transmit(&huart1, buf, len, HAL_MAX_DELAY);//UART???1?6.??
 800423e:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 8004242:	4639      	mov	r1, r7
 8004244:	f04f 33ff 	mov.w	r3, #4294967295
 8004248:	4804      	ldr	r0, [pc, #16]	; (800425c <u1_printf+0x4c>)
 800424a:	f002 ffe7 	bl	800721c <HAL_UART_Transmit>
}
 800424e:	bf00      	nop
 8004250:	37d0      	adds	r7, #208	; 0xd0
 8004252:	46bd      	mov	sp, r7
 8004254:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004258:	b004      	add	sp, #16
 800425a:	4770      	bx	lr
 800425c:	2000609c 	.word	0x2000609c

08004260 <HAL_UART_ErrorCallback>:
UART_HandleTypeDef* zigbee_huart;

Order_edc24 order_sending;

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b082      	sub	sp, #8
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  if (huart == zigbee_huart)
 8004268:	4b0b      	ldr	r3, [pc, #44]	; (8004298 <HAL_UART_ErrorCallback+0x38>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	687a      	ldr	r2, [r7, #4]
 800426e:	429a      	cmp	r2, r3
 8004270:	d10e      	bne.n	8004290 <HAL_UART_ErrorCallback+0x30>
  {
    __HAL_UNLOCK(zigbee_huart);
 8004272:	4b09      	ldr	r3, [pc, #36]	; (8004298 <HAL_UART_ErrorCallback+0x38>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2200      	movs	r2, #0
 8004278:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    receive_flag=0;
 800427c:	4b07      	ldr	r3, [pc, #28]	; (800429c <HAL_UART_ErrorCallback+0x3c>)
 800427e:	2200      	movs	r2, #0
 8004280:	701a      	strb	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(zigbee_huart,zigbeeMessage,MAX_MSG_LEN);
 8004282:	4b05      	ldr	r3, [pc, #20]	; (8004298 <HAL_UART_ErrorCallback+0x38>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	22c8      	movs	r2, #200	; 0xc8
 8004288:	4905      	ldr	r1, [pc, #20]	; (80042a0 <HAL_UART_ErrorCallback+0x40>)
 800428a:	4618      	mov	r0, r3
 800428c:	f003 f888 	bl	80073a0 <HAL_UARTEx_ReceiveToIdle_DMA>
  }
}
 8004290:	bf00      	nop
 8004292:	3708      	adds	r7, #8
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}
 8004298:	200063f8 	.word	0x200063f8
 800429c:	200063f6 	.word	0x200063f6
 80042a0:	20006234 	.word	0x20006234

080042a4 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef* huart,uint16_t Size)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
 80042ac:	460b      	mov	r3, r1
 80042ae:	807b      	strh	r3, [r7, #2]
    if(huart == zigbee_huart)
 80042b0:	4b06      	ldr	r3, [pc, #24]	; (80042cc <HAL_UARTEx_RxEventCallback+0x28>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d102      	bne.n	80042c0 <HAL_UARTEx_RxEventCallback+0x1c>
    {
        receive_flag=1;
 80042ba:	4b05      	ldr	r3, [pc, #20]	; (80042d0 <HAL_UARTEx_RxEventCallback+0x2c>)
 80042bc:	2201      	movs	r2, #1
 80042be:	701a      	strb	r2, [r3, #0]
    }
}
 80042c0:	bf00      	nop
 80042c2:	370c      	adds	r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bc80      	pop	{r7}
 80042c8:	4770      	bx	lr
 80042ca:	bf00      	nop
 80042cc:	200063f8 	.word	0x200063f8
 80042d0:	200063f6 	.word	0x200063f6

080042d4 <CalculateChecksum>:

static uint8_t CalculateChecksum(const uint8_t data[], int32_t count) 
{
 80042d4:	b480      	push	{r7}
 80042d6:	b085      	sub	sp, #20
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
  uint8_t checksum = 0;
 80042de:	2300      	movs	r3, #0
 80042e0:	73fb      	strb	r3, [r7, #15]
  for (int32_t i = 0; i < count; ++i) 
 80042e2:	2300      	movs	r3, #0
 80042e4:	60bb      	str	r3, [r7, #8]
 80042e6:	e009      	b.n	80042fc <CalculateChecksum+0x28>
  {
    checksum ^= data[i];
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	4413      	add	r3, r2
 80042ee:	781a      	ldrb	r2, [r3, #0]
 80042f0:	7bfb      	ldrb	r3, [r7, #15]
 80042f2:	4053      	eors	r3, r2
 80042f4:	73fb      	strb	r3, [r7, #15]
  for (int32_t i = 0; i < count; ++i) 
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	3301      	adds	r3, #1
 80042fa:	60bb      	str	r3, [r7, #8]
 80042fc:	68ba      	ldr	r2, [r7, #8]
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	429a      	cmp	r2, r3
 8004302:	dbf1      	blt.n	80042e8 <CalculateChecksum+0x14>
  }
  return checksum;
 8004304:	7bfb      	ldrb	r3, [r7, #15]
}
 8004306:	4618      	mov	r0, r3
 8004308:	3714      	adds	r7, #20
 800430a:	46bd      	mov	sp, r7
 800430c:	bc80      	pop	{r7}
 800430e:	4770      	bx	lr

08004310 <change_float_data>:

static float change_float_data(uint8_t* dat)
{
 8004310:	b480      	push	{r7}
 8004312:	b085      	sub	sp, #20
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
    float float_data;
    float_data=*((float*)dat);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	60fb      	str	r3, [r7, #12]
    return float_data;
 800431e:	68fb      	ldr	r3, [r7, #12]
}
 8004320:	4618      	mov	r0, r3
 8004322:	3714      	adds	r7, #20
 8004324:	46bd      	mov	sp, r7
 8004326:	bc80      	pop	{r7}
 8004328:	4770      	bx	lr
	...

0800432c <zigbee_Init>:

//
void zigbee_Init(UART_HandleTypeDef *huart)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b082      	sub	sp, #8
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
    memset(zigbeeMessage,0x00,MAX_MSG_LEN);
 8004334:	22c8      	movs	r2, #200	; 0xc8
 8004336:	2100      	movs	r1, #0
 8004338:	480e      	ldr	r0, [pc, #56]	; (8004374 <zigbee_Init+0x48>)
 800433a:	f003 fdb9 	bl	8007eb0 <memset>
    memset(gameInfoMessage,0x00,MAX_INFO_LEN);
 800433e:	2264      	movs	r2, #100	; 0x64
 8004340:	2100      	movs	r1, #0
 8004342:	480d      	ldr	r0, [pc, #52]	; (8004378 <zigbee_Init+0x4c>)
 8004344:	f003 fdb4 	bl	8007eb0 <memset>
    memset(gameStatusMessage,0x00,MAX_STATUS_LEN);
 8004348:	2296      	movs	r2, #150	; 0x96
 800434a:	2100      	movs	r1, #0
 800434c:	480b      	ldr	r0, [pc, #44]	; (800437c <zigbee_Init+0x50>)
 800434e:	f003 fdaf 	bl	8007eb0 <memset>
    zigbee_huart = huart;
 8004352:	4a0b      	ldr	r2, [pc, #44]	; (8004380 <zigbee_Init+0x54>)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6013      	str	r3, [r2, #0]
    receive_flag=0;
 8004358:	4b0a      	ldr	r3, [pc, #40]	; (8004384 <zigbee_Init+0x58>)
 800435a:	2200      	movs	r2, #0
 800435c:	701a      	strb	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(zigbee_huart,zigbeeMessage,MAX_MSG_LEN);
 800435e:	4b08      	ldr	r3, [pc, #32]	; (8004380 <zigbee_Init+0x54>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	22c8      	movs	r2, #200	; 0xc8
 8004364:	4903      	ldr	r1, [pc, #12]	; (8004374 <zigbee_Init+0x48>)
 8004366:	4618      	mov	r0, r3
 8004368:	f003 f81a 	bl	80073a0 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800436c:	bf00      	nop
 800436e:	3708      	adds	r7, #8
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}
 8004374:	20006234 	.word	0x20006234
 8004378:	200062fc 	.word	0x200062fc
 800437c:	20006360 	.word	0x20006360
 8004380:	200063f8 	.word	0x200063f8
 8004384:	200063f6 	.word	0x200063f6

08004388 <zigbeeMessageRecord>:

void zigbeeMessageRecord()
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b084      	sub	sp, #16
 800438c:	af00      	add	r7, sp, #0
    uint16_t msgIndex=0;
 800438e:	2300      	movs	r3, #0
 8004390:	81fb      	strh	r3, [r7, #14]
    for(msgIndex=0;msgIndex<MAX_MSG_LEN;msgIndex++)
 8004392:	2300      	movs	r3, #0
 8004394:	81fb      	strh	r3, [r7, #14]
 8004396:	e07d      	b.n	8004494 <zigbeeMessageRecord+0x10c>
    {
        if(zigbeeMessage[msgIndex]==0x55&&zigbeeMessage[msgIndex+1]==0xAA)
 8004398:	89fb      	ldrh	r3, [r7, #14]
 800439a:	4a4b      	ldr	r2, [pc, #300]	; (80044c8 <zigbeeMessageRecord+0x140>)
 800439c:	5cd3      	ldrb	r3, [r2, r3]
 800439e:	2b55      	cmp	r3, #85	; 0x55
 80043a0:	d175      	bne.n	800448e <zigbeeMessageRecord+0x106>
 80043a2:	89fb      	ldrh	r3, [r7, #14]
 80043a4:	3301      	adds	r3, #1
 80043a6:	4a48      	ldr	r2, [pc, #288]	; (80044c8 <zigbeeMessageRecord+0x140>)
 80043a8:	5cd3      	ldrb	r3, [r2, r3]
 80043aa:	2baa      	cmp	r3, #170	; 0xaa
 80043ac:	d16f      	bne.n	800448e <zigbeeMessageRecord+0x106>
        {
            int16_t tmpnum;
            tmpnum=*((int16_t*)(&zigbeeMessage[msgIndex+3]));
 80043ae:	89fb      	ldrh	r3, [r7, #14]
 80043b0:	3303      	adds	r3, #3
 80043b2:	4a45      	ldr	r2, [pc, #276]	; (80044c8 <zigbeeMessageRecord+0x140>)
 80043b4:	4413      	add	r3, r2
 80043b6:	881b      	ldrh	r3, [r3, #0]
 80043b8:	807b      	strh	r3, [r7, #2]
            if(tmpnum<0||(tmpnum>MAX_INFO_LEN&&tmpnum>MAX_STATUS_LEN)) continue;
 80043ba:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	db64      	blt.n	800448c <zigbeeMessageRecord+0x104>
 80043c2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80043c6:	2b64      	cmp	r3, #100	; 0x64
 80043c8:	dd03      	ble.n	80043d2 <zigbeeMessageRecord+0x4a>
 80043ca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80043ce:	2b96      	cmp	r3, #150	; 0x96
 80043d0:	dc5c      	bgt.n	800448c <zigbeeMessageRecord+0x104>
            if(msgIndex+tmpnum+6>=MAX_MSG_LEN) break;
 80043d2:	89fa      	ldrh	r2, [r7, #14]
 80043d4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80043d8:	4413      	add	r3, r2
 80043da:	2bc1      	cmp	r3, #193	; 0xc1
 80043dc:	dc5f      	bgt.n	800449e <zigbeeMessageRecord+0x116>
            uint8_t tmpchecksum;
            tmpchecksum=CalculateChecksum(&zigbeeMessage[msgIndex+6],tmpnum);
 80043de:	89fb      	ldrh	r3, [r7, #14]
 80043e0:	3306      	adds	r3, #6
 80043e2:	4a39      	ldr	r2, [pc, #228]	; (80044c8 <zigbeeMessageRecord+0x140>)
 80043e4:	4413      	add	r3, r2
 80043e6:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80043ea:	4611      	mov	r1, r2
 80043ec:	4618      	mov	r0, r3
 80043ee:	f7ff ff71 	bl	80042d4 <CalculateChecksum>
 80043f2:	4603      	mov	r3, r0
 80043f4:	707b      	strb	r3, [r7, #1]
            if(tmpchecksum==zigbeeMessage[msgIndex+5])
 80043f6:	89fb      	ldrh	r3, [r7, #14]
 80043f8:	3305      	adds	r3, #5
 80043fa:	4a33      	ldr	r2, [pc, #204]	; (80044c8 <zigbeeMessageRecord+0x140>)
 80043fc:	5cd3      	ldrb	r3, [r2, r3]
 80043fe:	787a      	ldrb	r2, [r7, #1]
 8004400:	429a      	cmp	r2, r3
 8004402:	d144      	bne.n	800448e <zigbeeMessageRecord+0x106>
            {
                if(zigbeeMessage[msgIndex+2]==0x01)
 8004404:	89fb      	ldrh	r3, [r7, #14]
 8004406:	3302      	adds	r3, #2
 8004408:	4a2f      	ldr	r2, [pc, #188]	; (80044c8 <zigbeeMessageRecord+0x140>)
 800440a:	5cd3      	ldrb	r3, [r2, r3]
 800440c:	2b01      	cmp	r3, #1
 800440e:	d11b      	bne.n	8004448 <zigbeeMessageRecord+0xc0>
                {
                    memset(gameInfoMessage,0x00,MAX_INFO_LEN);
 8004410:	2264      	movs	r2, #100	; 0x64
 8004412:	2100      	movs	r1, #0
 8004414:	482d      	ldr	r0, [pc, #180]	; (80044cc <zigbeeMessageRecord+0x144>)
 8004416:	f003 fd4b 	bl	8007eb0 <memset>
                    for(int32_t i=0;i<tmpnum;i++)
 800441a:	2300      	movs	r3, #0
 800441c:	60bb      	str	r3, [r7, #8]
 800441e:	e00d      	b.n	800443c <zigbeeMessageRecord+0xb4>
                    {
                        gameInfoMessage[i]=zigbeeMessage[msgIndex+6+i];
 8004420:	89fb      	ldrh	r3, [r7, #14]
 8004422:	1d9a      	adds	r2, r3, #6
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	4413      	add	r3, r2
 8004428:	4a27      	ldr	r2, [pc, #156]	; (80044c8 <zigbeeMessageRecord+0x140>)
 800442a:	5cd1      	ldrb	r1, [r2, r3]
 800442c:	4a27      	ldr	r2, [pc, #156]	; (80044cc <zigbeeMessageRecord+0x144>)
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	4413      	add	r3, r2
 8004432:	460a      	mov	r2, r1
 8004434:	701a      	strb	r2, [r3, #0]
                    for(int32_t i=0;i<tmpnum;i++)
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	3301      	adds	r3, #1
 800443a:	60bb      	str	r3, [r7, #8]
 800443c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004440:	68ba      	ldr	r2, [r7, #8]
 8004442:	429a      	cmp	r2, r3
 8004444:	dbec      	blt.n	8004420 <zigbeeMessageRecord+0x98>
                    }
                    continue;
 8004446:	e022      	b.n	800448e <zigbeeMessageRecord+0x106>
                }
                else if(zigbeeMessage[msgIndex+2]==0x05)
 8004448:	89fb      	ldrh	r3, [r7, #14]
 800444a:	3302      	adds	r3, #2
 800444c:	4a1e      	ldr	r2, [pc, #120]	; (80044c8 <zigbeeMessageRecord+0x140>)
 800444e:	5cd3      	ldrb	r3, [r2, r3]
 8004450:	2b05      	cmp	r3, #5
 8004452:	d11c      	bne.n	800448e <zigbeeMessageRecord+0x106>
                {
                    memset(gameStatusMessage,0x00,MAX_STATUS_LEN);
 8004454:	2296      	movs	r2, #150	; 0x96
 8004456:	2100      	movs	r1, #0
 8004458:	481d      	ldr	r0, [pc, #116]	; (80044d0 <zigbeeMessageRecord+0x148>)
 800445a:	f003 fd29 	bl	8007eb0 <memset>
                    for(int32_t i=0;i<tmpnum;i++)
 800445e:	2300      	movs	r3, #0
 8004460:	607b      	str	r3, [r7, #4]
 8004462:	e00d      	b.n	8004480 <zigbeeMessageRecord+0xf8>
                    {
                        gameStatusMessage[i]=zigbeeMessage[msgIndex+6+i];
 8004464:	89fb      	ldrh	r3, [r7, #14]
 8004466:	1d9a      	adds	r2, r3, #6
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	4413      	add	r3, r2
 800446c:	4a16      	ldr	r2, [pc, #88]	; (80044c8 <zigbeeMessageRecord+0x140>)
 800446e:	5cd1      	ldrb	r1, [r2, r3]
 8004470:	4a17      	ldr	r2, [pc, #92]	; (80044d0 <zigbeeMessageRecord+0x148>)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4413      	add	r3, r2
 8004476:	460a      	mov	r2, r1
 8004478:	701a      	strb	r2, [r3, #0]
                    for(int32_t i=0;i<tmpnum;i++)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	3301      	adds	r3, #1
 800447e:	607b      	str	r3, [r7, #4]
 8004480:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	429a      	cmp	r2, r3
 8004488:	dbec      	blt.n	8004464 <zigbeeMessageRecord+0xdc>
                    }
                    continue;
 800448a:	e000      	b.n	800448e <zigbeeMessageRecord+0x106>
            if(tmpnum<0||(tmpnum>MAX_INFO_LEN&&tmpnum>MAX_STATUS_LEN)) continue;
 800448c:	bf00      	nop
    for(msgIndex=0;msgIndex<MAX_MSG_LEN;msgIndex++)
 800448e:	89fb      	ldrh	r3, [r7, #14]
 8004490:	3301      	adds	r3, #1
 8004492:	81fb      	strh	r3, [r7, #14]
 8004494:	89fb      	ldrh	r3, [r7, #14]
 8004496:	2bc7      	cmp	r3, #199	; 0xc7
 8004498:	f67f af7e 	bls.w	8004398 <zigbeeMessageRecord+0x10>
 800449c:	e000      	b.n	80044a0 <zigbeeMessageRecord+0x118>
            if(msgIndex+tmpnum+6>=MAX_MSG_LEN) break;
 800449e:	bf00      	nop
                }
            }
        }
    }
    memset(zigbeeMessage,0x00,MAX_MSG_LEN);
 80044a0:	22c8      	movs	r2, #200	; 0xc8
 80044a2:	2100      	movs	r1, #0
 80044a4:	4808      	ldr	r0, [pc, #32]	; (80044c8 <zigbeeMessageRecord+0x140>)
 80044a6:	f003 fd03 	bl	8007eb0 <memset>
    receive_flag=0;
 80044aa:	4b0a      	ldr	r3, [pc, #40]	; (80044d4 <zigbeeMessageRecord+0x14c>)
 80044ac:	2200      	movs	r2, #0
 80044ae:	701a      	strb	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(zigbee_huart,zigbeeMessage,MAX_MSG_LEN);
 80044b0:	4b09      	ldr	r3, [pc, #36]	; (80044d8 <zigbeeMessageRecord+0x150>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	22c8      	movs	r2, #200	; 0xc8
 80044b6:	4904      	ldr	r1, [pc, #16]	; (80044c8 <zigbeeMessageRecord+0x140>)
 80044b8:	4618      	mov	r0, r3
 80044ba:	f002 ff71 	bl	80073a0 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80044be:	bf00      	nop
 80044c0:	3710      	adds	r7, #16
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	20006234 	.word	0x20006234
 80044cc:	200062fc 	.word	0x200062fc
 80044d0:	20006360 	.word	0x20006360
 80044d4:	200063f6 	.word	0x200063f6
 80044d8:	200063f8 	.word	0x200063f8

080044dc <getGameStatus>:
    time=*((int32_t*)(&gameStatusMessage[1]));
    return time;
}

GameStatus_edc24 getGameStatus()
{
 80044dc:	b480      	push	{r7}
 80044de:	b083      	sub	sp, #12
 80044e0:	af00      	add	r7, sp, #0
    uint8_t status;
    status=gameStatusMessage[0];
 80044e2:	4b07      	ldr	r3, [pc, #28]	; (8004500 <getGameStatus+0x24>)
 80044e4:	781b      	ldrb	r3, [r3, #0]
 80044e6:	71fb      	strb	r3, [r7, #7]
    if(status==0x00)
 80044e8:	79fb      	ldrb	r3, [r7, #7]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d101      	bne.n	80044f2 <getGameStatus+0x16>
    {
        return GameStandby;
 80044ee:	2300      	movs	r3, #0
 80044f0:	e000      	b.n	80044f4 <getGameStatus+0x18>
    }
    else
    {
        return GameGoing;
 80044f2:	2301      	movs	r3, #1
    }
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	370c      	adds	r7, #12
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bc80      	pop	{r7}
 80044fc:	4770      	bx	lr
 80044fe:	bf00      	nop
 8004500:	20006360 	.word	0x20006360

08004504 <getVehiclePos>:
{
    return change_float_data(&gameStatusMessage[5]);
}

Position_edc24 getVehiclePos()
{
 8004504:	b480      	push	{r7}
 8004506:	b083      	sub	sp, #12
 8004508:	af00      	add	r7, sp, #0
    Position_edc24 pos;
    pos.x=*((int16_t*)(&gameStatusMessage[9]));
 800450a:	4b0b      	ldr	r3, [pc, #44]	; (8004538 <getVehiclePos+0x34>)
 800450c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004510:	803b      	strh	r3, [r7, #0]
    pos.y=*((int16_t*)(&gameStatusMessage[11]));
 8004512:	4b0a      	ldr	r3, [pc, #40]	; (800453c <getVehiclePos+0x38>)
 8004514:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004518:	807b      	strh	r3, [r7, #2]
    return pos;
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	607b      	str	r3, [r7, #4]
 800451e:	2300      	movs	r3, #0
 8004520:	88ba      	ldrh	r2, [r7, #4]
 8004522:	f362 030f 	bfi	r3, r2, #0, #16
 8004526:	88fa      	ldrh	r2, [r7, #6]
 8004528:	f362 431f 	bfi	r3, r2, #16, #16
}
 800452c:	4618      	mov	r0, r3
 800452e:	370c      	adds	r7, #12
 8004530:	46bd      	mov	sp, r7
 8004532:	bc80      	pop	{r7}
 8004534:	4770      	bx	lr
 8004536:	bf00      	nop
 8004538:	20006369 	.word	0x20006369
 800453c:	2000636b 	.word	0x2000636b

08004540 <getRemainDist>:

int32_t getRemainDist()
{
 8004540:	b480      	push	{r7}
 8004542:	b083      	sub	sp, #12
 8004544:	af00      	add	r7, sp, #0
    int32_t dist;
    dist=*((int32_t*)(&gameStatusMessage[13]));
 8004546:	4b04      	ldr	r3, [pc, #16]	; (8004558 <getRemainDist+0x18>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	607b      	str	r3, [r7, #4]
    return dist;
 800454c:	687b      	ldr	r3, [r7, #4]
}
 800454e:	4618      	mov	r0, r3
 8004550:	370c      	adds	r7, #12
 8004552:	46bd      	mov	sp, r7
 8004554:	bc80      	pop	{r7}
 8004556:	4770      	bx	lr
 8004558:	2000636d 	.word	0x2000636d

0800455c <getOrderNum>:

uint8_t getOrderNum()
{
 800455c:	b480      	push	{r7}
 800455e:	af00      	add	r7, sp, #0
    return gameStatusMessage[17];
 8004560:	4b02      	ldr	r3, [pc, #8]	; (800456c <getOrderNum+0x10>)
 8004562:	7c5b      	ldrb	r3, [r3, #17]
}
 8004564:	4618      	mov	r0, r3
 8004566:	46bd      	mov	sp, r7
 8004568:	bc80      	pop	{r7}
 800456a:	4770      	bx	lr
 800456c:	20006360 	.word	0x20006360

08004570 <getLatestPendingOrder>:
    order.orderId=*((int16_t*)(&gameStatusMessage[34+18*orderNo]));
    return order;
}

Order_edc24 getLatestPendingOrder()
{
 8004570:	b5b0      	push	{r4, r5, r7, lr}
 8004572:	b088      	sub	sp, #32
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
    int32_t tmpnum=(int32_t)gameStatusMessage[21];
 8004578:	4b2e      	ldr	r3, [pc, #184]	; (8004634 <getLatestPendingOrder+0xc4>)
 800457a:	7d5b      	ldrb	r3, [r3, #21]
 800457c:	61fb      	str	r3, [r7, #28]
    Order_edc24 order;
    order.depPos.x=*((int16_t*)(&gameStatusMessage[18+18*tmpnum]));
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	1c5a      	adds	r2, r3, #1
 8004582:	4613      	mov	r3, r2
 8004584:	00db      	lsls	r3, r3, #3
 8004586:	4413      	add	r3, r2
 8004588:	005b      	lsls	r3, r3, #1
 800458a:	461a      	mov	r2, r3
 800458c:	4b29      	ldr	r3, [pc, #164]	; (8004634 <getLatestPendingOrder+0xc4>)
 800458e:	4413      	add	r3, r2
 8004590:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004594:	813b      	strh	r3, [r7, #8]
    order.depPos.y=*((int16_t*)(&gameStatusMessage[20+18*tmpnum]));
 8004596:	69fa      	ldr	r2, [r7, #28]
 8004598:	4613      	mov	r3, r2
 800459a:	00db      	lsls	r3, r3, #3
 800459c:	4413      	add	r3, r2
 800459e:	005b      	lsls	r3, r3, #1
 80045a0:	3314      	adds	r3, #20
 80045a2:	4a24      	ldr	r2, [pc, #144]	; (8004634 <getLatestPendingOrder+0xc4>)
 80045a4:	4413      	add	r3, r2
 80045a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80045aa:	817b      	strh	r3, [r7, #10]
    order.desPos.x=*((int16_t*)(&gameStatusMessage[22+18*tmpnum]));
 80045ac:	69fa      	ldr	r2, [r7, #28]
 80045ae:	4613      	mov	r3, r2
 80045b0:	00db      	lsls	r3, r3, #3
 80045b2:	4413      	add	r3, r2
 80045b4:	005b      	lsls	r3, r3, #1
 80045b6:	3316      	adds	r3, #22
 80045b8:	4a1e      	ldr	r2, [pc, #120]	; (8004634 <getLatestPendingOrder+0xc4>)
 80045ba:	4413      	add	r3, r2
 80045bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80045c0:	81bb      	strh	r3, [r7, #12]
    order.desPos.y=*((int16_t*)(&gameStatusMessage[24+18*tmpnum]));
 80045c2:	69fa      	ldr	r2, [r7, #28]
 80045c4:	4613      	mov	r3, r2
 80045c6:	00db      	lsls	r3, r3, #3
 80045c8:	4413      	add	r3, r2
 80045ca:	005b      	lsls	r3, r3, #1
 80045cc:	3318      	adds	r3, #24
 80045ce:	4a19      	ldr	r2, [pc, #100]	; (8004634 <getLatestPendingOrder+0xc4>)
 80045d0:	4413      	add	r3, r2
 80045d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80045d6:	81fb      	strh	r3, [r7, #14]
    order.timeLimit=*((int32_t*)(&gameStatusMessage[26+18*tmpnum]));
 80045d8:	69fa      	ldr	r2, [r7, #28]
 80045da:	4613      	mov	r3, r2
 80045dc:	00db      	lsls	r3, r3, #3
 80045de:	4413      	add	r3, r2
 80045e0:	005b      	lsls	r3, r3, #1
 80045e2:	331a      	adds	r3, #26
 80045e4:	4a13      	ldr	r2, [pc, #76]	; (8004634 <getLatestPendingOrder+0xc4>)
 80045e6:	4413      	add	r3, r2
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	613b      	str	r3, [r7, #16]
    order.commission=change_float_data(&gameStatusMessage[30+18*tmpnum]);
 80045ec:	69fa      	ldr	r2, [r7, #28]
 80045ee:	4613      	mov	r3, r2
 80045f0:	00db      	lsls	r3, r3, #3
 80045f2:	4413      	add	r3, r2
 80045f4:	005b      	lsls	r3, r3, #1
 80045f6:	331e      	adds	r3, #30
 80045f8:	4a0e      	ldr	r2, [pc, #56]	; (8004634 <getLatestPendingOrder+0xc4>)
 80045fa:	4413      	add	r3, r2
 80045fc:	4618      	mov	r0, r3
 80045fe:	f7ff fe87 	bl	8004310 <change_float_data>
 8004602:	4603      	mov	r3, r0
 8004604:	61bb      	str	r3, [r7, #24]
    order.orderId=*((int16_t*)(&gameStatusMessage[34+18*tmpnum]));
 8004606:	69fa      	ldr	r2, [r7, #28]
 8004608:	4613      	mov	r3, r2
 800460a:	00db      	lsls	r3, r3, #3
 800460c:	4413      	add	r3, r2
 800460e:	005b      	lsls	r3, r3, #1
 8004610:	3322      	adds	r3, #34	; 0x22
 8004612:	4a08      	ldr	r2, [pc, #32]	; (8004634 <getLatestPendingOrder+0xc4>)
 8004614:	4413      	add	r3, r2
 8004616:	f9b3 3000 	ldrsh.w	r3, [r3]
 800461a:	82bb      	strh	r3, [r7, #20]
    return order;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	461d      	mov	r5, r3
 8004620:	f107 0408 	add.w	r4, r7, #8
 8004624:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004626:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004628:	6823      	ldr	r3, [r4, #0]
 800462a:	602b      	str	r3, [r5, #0]
}
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	3720      	adds	r7, #32
 8004630:	46bd      	mov	sp, r7
 8004632:	bdb0      	pop	{r4, r5, r7, pc}
 8004634:	20006360 	.word	0x20006360

08004638 <getGameStage>:

GameStage_edc24 getGameStage()
{
 8004638:	b480      	push	{r7}
 800463a:	b083      	sub	sp, #12
 800463c:	af00      	add	r7, sp, #0
    uint8_t stage;
    stage=gameInfoMessage[0];
 800463e:	4b04      	ldr	r3, [pc, #16]	; (8004650 <getGameStage+0x18>)
 8004640:	781b      	ldrb	r3, [r3, #0]
 8004642:	71fb      	strb	r3, [r7, #7]
    return (GameStage_edc24)stage;
 8004644:	79fb      	ldrb	r3, [r7, #7]
}
 8004646:	4618      	mov	r0, r3
 8004648:	370c      	adds	r7, #12
 800464a:	46bd      	mov	sp, r7
 800464c:	bc80      	pop	{r7}
 800464e:	4770      	bx	lr
 8004650:	200062fc 	.word	0x200062fc

08004654 <getOwnChargingPileNum>:
    time=*((int32_t*)(&gameInfoMessage[42]));
    return (int32_t)time;
}

uint8_t getOwnChargingPileNum()
{
 8004654:	b480      	push	{r7}
 8004656:	af00      	add	r7, sp, #0
    return gameInfoMessage[46];
 8004658:	4b03      	ldr	r3, [pc, #12]	; (8004668 <getOwnChargingPileNum+0x14>)
 800465a:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
}
 800465e:	4618      	mov	r0, r3
 8004660:	46bd      	mov	sp, r7
 8004662:	bc80      	pop	{r7}
 8004664:	4770      	bx	lr
 8004666:	bf00      	nop
 8004668:	200062fc 	.word	0x200062fc

0800466c <getOneOwnPile>:
    tmp=gameInfoMessage[46];
    return gameInfoMessage[47+4*tmp];
}

Position_edc24 getOneOwnPile(uint8_t pileNo)
{
 800466c:	b480      	push	{r7}
 800466e:	b085      	sub	sp, #20
 8004670:	af00      	add	r7, sp, #0
 8004672:	4603      	mov	r3, r0
 8004674:	71fb      	strb	r3, [r7, #7]
    Position_edc24 pos;
    pos.x=*((int16_t*)(&gameInfoMessage[47+4*pileNo]));
 8004676:	79fb      	ldrb	r3, [r7, #7]
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	332f      	adds	r3, #47	; 0x2f
 800467c:	4a0d      	ldr	r2, [pc, #52]	; (80046b4 <getOneOwnPile+0x48>)
 800467e:	4413      	add	r3, r2
 8004680:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004684:	813b      	strh	r3, [r7, #8]
    pos.y=*((int16_t*)(&gameInfoMessage[49+4*pileNo]));
 8004686:	79fb      	ldrb	r3, [r7, #7]
 8004688:	009b      	lsls	r3, r3, #2
 800468a:	3331      	adds	r3, #49	; 0x31
 800468c:	4a09      	ldr	r2, [pc, #36]	; (80046b4 <getOneOwnPile+0x48>)
 800468e:	4413      	add	r3, r2
 8004690:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004694:	817b      	strh	r3, [r7, #10]
    return pos;
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	60fb      	str	r3, [r7, #12]
 800469a:	2300      	movs	r3, #0
 800469c:	89ba      	ldrh	r2, [r7, #12]
 800469e:	f362 030f 	bfi	r3, r2, #0, #16
 80046a2:	89fa      	ldrh	r2, [r7, #14]
 80046a4:	f362 431f 	bfi	r3, r2, #16, #16
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	3714      	adds	r7, #20
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bc80      	pop	{r7}
 80046b0:	4770      	bx	lr
 80046b2:	bf00      	nop
 80046b4:	200062fc 	.word	0x200062fc

080046b8 <reqGameInfo>:
    pos.y=*((int32_t*)(&gameInfoMessage[48+4*tmpnum+4*pileNo]));
    return pos;
}

void reqGameInfo()
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	af00      	add	r7, sp, #0
    HAL_UART_Transmit(zigbee_huart,zigbeeSend[0],6,HAL_MAX_DELAY);
 80046bc:	4b04      	ldr	r3, [pc, #16]	; (80046d0 <reqGameInfo+0x18>)
 80046be:	6818      	ldr	r0, [r3, #0]
 80046c0:	f04f 33ff 	mov.w	r3, #4294967295
 80046c4:	2206      	movs	r2, #6
 80046c6:	4903      	ldr	r1, [pc, #12]	; (80046d4 <reqGameInfo+0x1c>)
 80046c8:	f002 fda8 	bl	800721c <HAL_UART_Transmit>
}
 80046cc:	bf00      	nop
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	200063f8 	.word	0x200063f8
 80046d4:	20000040 	.word	0x20000040

080046d8 <setChargingPile>:

void setChargingPile()
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	af00      	add	r7, sp, #0
    HAL_UART_Transmit(zigbee_huart,zigbeeSend[1],6,HAL_MAX_DELAY);
 80046dc:	4b04      	ldr	r3, [pc, #16]	; (80046f0 <setChargingPile+0x18>)
 80046de:	6818      	ldr	r0, [r3, #0]
 80046e0:	f04f 33ff 	mov.w	r3, #4294967295
 80046e4:	2206      	movs	r2, #6
 80046e6:	4903      	ldr	r1, [pc, #12]	; (80046f4 <setChargingPile+0x1c>)
 80046e8:	f002 fd98 	bl	800721c <HAL_UART_Transmit>
}
 80046ec:	bf00      	nop
 80046ee:	bd80      	pop	{r7, pc}
 80046f0:	200063f8 	.word	0x200063f8
 80046f4:	20000046 	.word	0x20000046

080046f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80046f8:	480c      	ldr	r0, [pc, #48]	; (800472c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80046fa:	490d      	ldr	r1, [pc, #52]	; (8004730 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80046fc:	4a0d      	ldr	r2, [pc, #52]	; (8004734 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80046fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004700:	e002      	b.n	8004708 <LoopCopyDataInit>

08004702 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004702:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004704:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004706:	3304      	adds	r3, #4

08004708 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004708:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800470a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800470c:	d3f9      	bcc.n	8004702 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800470e:	4a0a      	ldr	r2, [pc, #40]	; (8004738 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004710:	4c0a      	ldr	r4, [pc, #40]	; (800473c <LoopFillZerobss+0x22>)
  movs r3, #0
 8004712:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004714:	e001      	b.n	800471a <LoopFillZerobss>

08004716 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004716:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004718:	3204      	adds	r2, #4

0800471a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800471a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800471c:	d3fb      	bcc.n	8004716 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800471e:	f7fe fff9 	bl	8003714 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004722:	f003 fba1 	bl	8007e68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004726:	f7fe f92d 	bl	8002984 <main>
  bx lr
 800472a:	4770      	bx	lr
  ldr r0, =_sdata
 800472c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004730:	20000a00 	.word	0x20000a00
  ldr r2, =_sidata
 8004734:	0800ccc4 	.word	0x0800ccc4
  ldr r2, =_sbss
 8004738:	20000a00 	.word	0x20000a00
  ldr r4, =_ebss
 800473c:	20006450 	.word	0x20006450

08004740 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004740:	e7fe      	b.n	8004740 <ADC1_2_IRQHandler>
	...

08004744 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004748:	4b08      	ldr	r3, [pc, #32]	; (800476c <HAL_Init+0x28>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a07      	ldr	r2, [pc, #28]	; (800476c <HAL_Init+0x28>)
 800474e:	f043 0310 	orr.w	r3, r3, #16
 8004752:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004754:	2003      	movs	r0, #3
 8004756:	f000 f923 	bl	80049a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800475a:	200f      	movs	r0, #15
 800475c:	f000 f808 	bl	8004770 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004760:	f7fe fe5a 	bl	8003418 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004764:	2300      	movs	r3, #0
}
 8004766:	4618      	mov	r0, r3
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	40022000 	.word	0x40022000

08004770 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b082      	sub	sp, #8
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004778:	4b12      	ldr	r3, [pc, #72]	; (80047c4 <HAL_InitTick+0x54>)
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	4b12      	ldr	r3, [pc, #72]	; (80047c8 <HAL_InitTick+0x58>)
 800477e:	781b      	ldrb	r3, [r3, #0]
 8004780:	4619      	mov	r1, r3
 8004782:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004786:	fbb3 f3f1 	udiv	r3, r3, r1
 800478a:	fbb2 f3f3 	udiv	r3, r2, r3
 800478e:	4618      	mov	r0, r3
 8004790:	f000 f93b 	bl	8004a0a <HAL_SYSTICK_Config>
 8004794:	4603      	mov	r3, r0
 8004796:	2b00      	cmp	r3, #0
 8004798:	d001      	beq.n	800479e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	e00e      	b.n	80047bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2b0f      	cmp	r3, #15
 80047a2:	d80a      	bhi.n	80047ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80047a4:	2200      	movs	r2, #0
 80047a6:	6879      	ldr	r1, [r7, #4]
 80047a8:	f04f 30ff 	mov.w	r0, #4294967295
 80047ac:	f000 f903 	bl	80049b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80047b0:	4a06      	ldr	r2, [pc, #24]	; (80047cc <HAL_InitTick+0x5c>)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80047b6:	2300      	movs	r3, #0
 80047b8:	e000      	b.n	80047bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
}
 80047bc:	4618      	mov	r0, r3
 80047be:	3708      	adds	r7, #8
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}
 80047c4:	2000003c 	.word	0x2000003c
 80047c8:	20000050 	.word	0x20000050
 80047cc:	2000004c 	.word	0x2000004c

080047d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80047d0:	b480      	push	{r7}
 80047d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80047d4:	4b05      	ldr	r3, [pc, #20]	; (80047ec <HAL_IncTick+0x1c>)
 80047d6:	781b      	ldrb	r3, [r3, #0]
 80047d8:	461a      	mov	r2, r3
 80047da:	4b05      	ldr	r3, [pc, #20]	; (80047f0 <HAL_IncTick+0x20>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4413      	add	r3, r2
 80047e0:	4a03      	ldr	r2, [pc, #12]	; (80047f0 <HAL_IncTick+0x20>)
 80047e2:	6013      	str	r3, [r2, #0]
}
 80047e4:	bf00      	nop
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bc80      	pop	{r7}
 80047ea:	4770      	bx	lr
 80047ec:	20000050 	.word	0x20000050
 80047f0:	20006410 	.word	0x20006410

080047f4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80047f4:	b480      	push	{r7}
 80047f6:	af00      	add	r7, sp, #0
  return uwTick;
 80047f8:	4b02      	ldr	r3, [pc, #8]	; (8004804 <HAL_GetTick+0x10>)
 80047fa:	681b      	ldr	r3, [r3, #0]
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	46bd      	mov	sp, r7
 8004800:	bc80      	pop	{r7}
 8004802:	4770      	bx	lr
 8004804:	20006410 	.word	0x20006410

08004808 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004808:	b480      	push	{r7}
 800480a:	b085      	sub	sp, #20
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f003 0307 	and.w	r3, r3, #7
 8004816:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004818:	4b0c      	ldr	r3, [pc, #48]	; (800484c <__NVIC_SetPriorityGrouping+0x44>)
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800481e:	68ba      	ldr	r2, [r7, #8]
 8004820:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004824:	4013      	ands	r3, r2
 8004826:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004830:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004834:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004838:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800483a:	4a04      	ldr	r2, [pc, #16]	; (800484c <__NVIC_SetPriorityGrouping+0x44>)
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	60d3      	str	r3, [r2, #12]
}
 8004840:	bf00      	nop
 8004842:	3714      	adds	r7, #20
 8004844:	46bd      	mov	sp, r7
 8004846:	bc80      	pop	{r7}
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	e000ed00 	.word	0xe000ed00

08004850 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004850:	b480      	push	{r7}
 8004852:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004854:	4b04      	ldr	r3, [pc, #16]	; (8004868 <__NVIC_GetPriorityGrouping+0x18>)
 8004856:	68db      	ldr	r3, [r3, #12]
 8004858:	0a1b      	lsrs	r3, r3, #8
 800485a:	f003 0307 	and.w	r3, r3, #7
}
 800485e:	4618      	mov	r0, r3
 8004860:	46bd      	mov	sp, r7
 8004862:	bc80      	pop	{r7}
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	e000ed00 	.word	0xe000ed00

0800486c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800486c:	b480      	push	{r7}
 800486e:	b083      	sub	sp, #12
 8004870:	af00      	add	r7, sp, #0
 8004872:	4603      	mov	r3, r0
 8004874:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800487a:	2b00      	cmp	r3, #0
 800487c:	db0b      	blt.n	8004896 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800487e:	79fb      	ldrb	r3, [r7, #7]
 8004880:	f003 021f 	and.w	r2, r3, #31
 8004884:	4906      	ldr	r1, [pc, #24]	; (80048a0 <__NVIC_EnableIRQ+0x34>)
 8004886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800488a:	095b      	lsrs	r3, r3, #5
 800488c:	2001      	movs	r0, #1
 800488e:	fa00 f202 	lsl.w	r2, r0, r2
 8004892:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004896:	bf00      	nop
 8004898:	370c      	adds	r7, #12
 800489a:	46bd      	mov	sp, r7
 800489c:	bc80      	pop	{r7}
 800489e:	4770      	bx	lr
 80048a0:	e000e100 	.word	0xe000e100

080048a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b083      	sub	sp, #12
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	4603      	mov	r3, r0
 80048ac:	6039      	str	r1, [r7, #0]
 80048ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	db0a      	blt.n	80048ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	b2da      	uxtb	r2, r3
 80048bc:	490c      	ldr	r1, [pc, #48]	; (80048f0 <__NVIC_SetPriority+0x4c>)
 80048be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048c2:	0112      	lsls	r2, r2, #4
 80048c4:	b2d2      	uxtb	r2, r2
 80048c6:	440b      	add	r3, r1
 80048c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80048cc:	e00a      	b.n	80048e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	b2da      	uxtb	r2, r3
 80048d2:	4908      	ldr	r1, [pc, #32]	; (80048f4 <__NVIC_SetPriority+0x50>)
 80048d4:	79fb      	ldrb	r3, [r7, #7]
 80048d6:	f003 030f 	and.w	r3, r3, #15
 80048da:	3b04      	subs	r3, #4
 80048dc:	0112      	lsls	r2, r2, #4
 80048de:	b2d2      	uxtb	r2, r2
 80048e0:	440b      	add	r3, r1
 80048e2:	761a      	strb	r2, [r3, #24]
}
 80048e4:	bf00      	nop
 80048e6:	370c      	adds	r7, #12
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bc80      	pop	{r7}
 80048ec:	4770      	bx	lr
 80048ee:	bf00      	nop
 80048f0:	e000e100 	.word	0xe000e100
 80048f4:	e000ed00 	.word	0xe000ed00

080048f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b089      	sub	sp, #36	; 0x24
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	60b9      	str	r1, [r7, #8]
 8004902:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f003 0307 	and.w	r3, r3, #7
 800490a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800490c:	69fb      	ldr	r3, [r7, #28]
 800490e:	f1c3 0307 	rsb	r3, r3, #7
 8004912:	2b04      	cmp	r3, #4
 8004914:	bf28      	it	cs
 8004916:	2304      	movcs	r3, #4
 8004918:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800491a:	69fb      	ldr	r3, [r7, #28]
 800491c:	3304      	adds	r3, #4
 800491e:	2b06      	cmp	r3, #6
 8004920:	d902      	bls.n	8004928 <NVIC_EncodePriority+0x30>
 8004922:	69fb      	ldr	r3, [r7, #28]
 8004924:	3b03      	subs	r3, #3
 8004926:	e000      	b.n	800492a <NVIC_EncodePriority+0x32>
 8004928:	2300      	movs	r3, #0
 800492a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800492c:	f04f 32ff 	mov.w	r2, #4294967295
 8004930:	69bb      	ldr	r3, [r7, #24]
 8004932:	fa02 f303 	lsl.w	r3, r2, r3
 8004936:	43da      	mvns	r2, r3
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	401a      	ands	r2, r3
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004940:	f04f 31ff 	mov.w	r1, #4294967295
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	fa01 f303 	lsl.w	r3, r1, r3
 800494a:	43d9      	mvns	r1, r3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004950:	4313      	orrs	r3, r2
         );
}
 8004952:	4618      	mov	r0, r3
 8004954:	3724      	adds	r7, #36	; 0x24
 8004956:	46bd      	mov	sp, r7
 8004958:	bc80      	pop	{r7}
 800495a:	4770      	bx	lr

0800495c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b082      	sub	sp, #8
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	3b01      	subs	r3, #1
 8004968:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800496c:	d301      	bcc.n	8004972 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800496e:	2301      	movs	r3, #1
 8004970:	e00f      	b.n	8004992 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004972:	4a0a      	ldr	r2, [pc, #40]	; (800499c <SysTick_Config+0x40>)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	3b01      	subs	r3, #1
 8004978:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800497a:	210f      	movs	r1, #15
 800497c:	f04f 30ff 	mov.w	r0, #4294967295
 8004980:	f7ff ff90 	bl	80048a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004984:	4b05      	ldr	r3, [pc, #20]	; (800499c <SysTick_Config+0x40>)
 8004986:	2200      	movs	r2, #0
 8004988:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800498a:	4b04      	ldr	r3, [pc, #16]	; (800499c <SysTick_Config+0x40>)
 800498c:	2207      	movs	r2, #7
 800498e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004990:	2300      	movs	r3, #0
}
 8004992:	4618      	mov	r0, r3
 8004994:	3708      	adds	r7, #8
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}
 800499a:	bf00      	nop
 800499c:	e000e010 	.word	0xe000e010

080049a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b082      	sub	sp, #8
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f7ff ff2d 	bl	8004808 <__NVIC_SetPriorityGrouping>
}
 80049ae:	bf00      	nop
 80049b0:	3708      	adds	r7, #8
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}

080049b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80049b6:	b580      	push	{r7, lr}
 80049b8:	b086      	sub	sp, #24
 80049ba:	af00      	add	r7, sp, #0
 80049bc:	4603      	mov	r3, r0
 80049be:	60b9      	str	r1, [r7, #8]
 80049c0:	607a      	str	r2, [r7, #4]
 80049c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80049c4:	2300      	movs	r3, #0
 80049c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80049c8:	f7ff ff42 	bl	8004850 <__NVIC_GetPriorityGrouping>
 80049cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	68b9      	ldr	r1, [r7, #8]
 80049d2:	6978      	ldr	r0, [r7, #20]
 80049d4:	f7ff ff90 	bl	80048f8 <NVIC_EncodePriority>
 80049d8:	4602      	mov	r2, r0
 80049da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049de:	4611      	mov	r1, r2
 80049e0:	4618      	mov	r0, r3
 80049e2:	f7ff ff5f 	bl	80048a4 <__NVIC_SetPriority>
}
 80049e6:	bf00      	nop
 80049e8:	3718      	adds	r7, #24
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}

080049ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049ee:	b580      	push	{r7, lr}
 80049f0:	b082      	sub	sp, #8
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	4603      	mov	r3, r0
 80049f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80049f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049fc:	4618      	mov	r0, r3
 80049fe:	f7ff ff35 	bl	800486c <__NVIC_EnableIRQ>
}
 8004a02:	bf00      	nop
 8004a04:	3708      	adds	r7, #8
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}

08004a0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004a0a:	b580      	push	{r7, lr}
 8004a0c:	b082      	sub	sp, #8
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f7ff ffa2 	bl	800495c <SysTick_Config>
 8004a18:	4603      	mov	r3, r0
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3708      	adds	r7, #8
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}
	...

08004a24 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b085      	sub	sp, #20
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d101      	bne.n	8004a3a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e059      	b.n	8004aee <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	461a      	mov	r2, r3
 8004a40:	4b2d      	ldr	r3, [pc, #180]	; (8004af8 <HAL_DMA_Init+0xd4>)
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d80f      	bhi.n	8004a66 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	4b2b      	ldr	r3, [pc, #172]	; (8004afc <HAL_DMA_Init+0xd8>)
 8004a4e:	4413      	add	r3, r2
 8004a50:	4a2b      	ldr	r2, [pc, #172]	; (8004b00 <HAL_DMA_Init+0xdc>)
 8004a52:	fba2 2303 	umull	r2, r3, r2, r3
 8004a56:	091b      	lsrs	r3, r3, #4
 8004a58:	009a      	lsls	r2, r3, #2
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4a28      	ldr	r2, [pc, #160]	; (8004b04 <HAL_DMA_Init+0xe0>)
 8004a62:	63da      	str	r2, [r3, #60]	; 0x3c
 8004a64:	e00e      	b.n	8004a84 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	4b26      	ldr	r3, [pc, #152]	; (8004b08 <HAL_DMA_Init+0xe4>)
 8004a6e:	4413      	add	r3, r2
 8004a70:	4a23      	ldr	r2, [pc, #140]	; (8004b00 <HAL_DMA_Init+0xdc>)
 8004a72:	fba2 2303 	umull	r2, r3, r2, r3
 8004a76:	091b      	lsrs	r3, r3, #4
 8004a78:	009a      	lsls	r2, r3, #2
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	4a22      	ldr	r2, [pc, #136]	; (8004b0c <HAL_DMA_Init+0xe8>)
 8004a82:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2202      	movs	r2, #2
 8004a88:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004a9a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004a9e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004aa8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ab4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	695b      	ldr	r3, [r3, #20]
 8004aba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ac0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	69db      	ldr	r3, [r3, #28]
 8004ac6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004ac8:	68fa      	ldr	r2, [r7, #12]
 8004aca:	4313      	orrs	r3, r2
 8004acc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	68fa      	ldr	r2, [r7, #12]
 8004ad4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004aec:	2300      	movs	r3, #0
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3714      	adds	r7, #20
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bc80      	pop	{r7}
 8004af6:	4770      	bx	lr
 8004af8:	40020407 	.word	0x40020407
 8004afc:	bffdfff8 	.word	0xbffdfff8
 8004b00:	cccccccd 	.word	0xcccccccd
 8004b04:	40020000 	.word	0x40020000
 8004b08:	bffdfbf8 	.word	0xbffdfbf8
 8004b0c:	40020400 	.word	0x40020400

08004b10 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b086      	sub	sp, #24
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	60f8      	str	r0, [r7, #12]
 8004b18:	60b9      	str	r1, [r7, #8]
 8004b1a:	607a      	str	r2, [r7, #4]
 8004b1c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	d101      	bne.n	8004b30 <HAL_DMA_Start_IT+0x20>
 8004b2c:	2302      	movs	r3, #2
 8004b2e:	e04a      	b.n	8004bc6 <HAL_DMA_Start_IT+0xb6>
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2201      	movs	r2, #1
 8004b34:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004b3e:	2b01      	cmp	r3, #1
 8004b40:	d13a      	bne.n	8004bb8 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2202      	movs	r2, #2
 8004b46:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f022 0201 	bic.w	r2, r2, #1
 8004b5e:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	687a      	ldr	r2, [r7, #4]
 8004b64:	68b9      	ldr	r1, [r7, #8]
 8004b66:	68f8      	ldr	r0, [r7, #12]
 8004b68:	f000 fbb0 	bl	80052cc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d008      	beq.n	8004b86 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f042 020e 	orr.w	r2, r2, #14
 8004b82:	601a      	str	r2, [r3, #0]
 8004b84:	e00f      	b.n	8004ba6 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f022 0204 	bic.w	r2, r2, #4
 8004b94:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f042 020a 	orr.w	r2, r2, #10
 8004ba4:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f042 0201 	orr.w	r2, r2, #1
 8004bb4:	601a      	str	r2, [r3, #0]
 8004bb6:	e005      	b.n	8004bc4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004bc0:	2302      	movs	r3, #2
 8004bc2:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004bc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3718      	adds	r7, #24
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}

08004bce <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004bce:	b480      	push	{r7}
 8004bd0:	b085      	sub	sp, #20
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004be0:	2b02      	cmp	r3, #2
 8004be2:	d008      	beq.n	8004bf6 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2204      	movs	r2, #4
 8004be8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2200      	movs	r2, #0
 8004bee:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e020      	b.n	8004c38 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f022 020e 	bic.w	r2, r2, #14
 8004c04:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f022 0201 	bic.w	r2, r2, #1
 8004c14:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c1e:	2101      	movs	r1, #1
 8004c20:	fa01 f202 	lsl.w	r2, r1, r2
 8004c24:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2201      	movs	r2, #1
 8004c2a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004c36:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3714      	adds	r7, #20
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bc80      	pop	{r7}
 8004c40:	4770      	bx	lr
	...

08004c44 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b084      	sub	sp, #16
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004c56:	2b02      	cmp	r3, #2
 8004c58:	d005      	beq.n	8004c66 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2204      	movs	r2, #4
 8004c5e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	73fb      	strb	r3, [r7, #15]
 8004c64:	e0d6      	b.n	8004e14 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f022 020e 	bic.w	r2, r2, #14
 8004c74:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f022 0201 	bic.w	r2, r2, #1
 8004c84:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	4b64      	ldr	r3, [pc, #400]	; (8004e20 <HAL_DMA_Abort_IT+0x1dc>)
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d958      	bls.n	8004d44 <HAL_DMA_Abort_IT+0x100>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a63      	ldr	r2, [pc, #396]	; (8004e24 <HAL_DMA_Abort_IT+0x1e0>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d04f      	beq.n	8004d3c <HAL_DMA_Abort_IT+0xf8>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a61      	ldr	r2, [pc, #388]	; (8004e28 <HAL_DMA_Abort_IT+0x1e4>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d048      	beq.n	8004d38 <HAL_DMA_Abort_IT+0xf4>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a60      	ldr	r2, [pc, #384]	; (8004e2c <HAL_DMA_Abort_IT+0x1e8>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d040      	beq.n	8004d32 <HAL_DMA_Abort_IT+0xee>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a5e      	ldr	r2, [pc, #376]	; (8004e30 <HAL_DMA_Abort_IT+0x1ec>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d038      	beq.n	8004d2c <HAL_DMA_Abort_IT+0xe8>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a5d      	ldr	r2, [pc, #372]	; (8004e34 <HAL_DMA_Abort_IT+0x1f0>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d030      	beq.n	8004d26 <HAL_DMA_Abort_IT+0xe2>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a5b      	ldr	r2, [pc, #364]	; (8004e38 <HAL_DMA_Abort_IT+0x1f4>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d028      	beq.n	8004d20 <HAL_DMA_Abort_IT+0xdc>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a53      	ldr	r2, [pc, #332]	; (8004e20 <HAL_DMA_Abort_IT+0x1dc>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d020      	beq.n	8004d1a <HAL_DMA_Abort_IT+0xd6>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a57      	ldr	r2, [pc, #348]	; (8004e3c <HAL_DMA_Abort_IT+0x1f8>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d019      	beq.n	8004d16 <HAL_DMA_Abort_IT+0xd2>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a56      	ldr	r2, [pc, #344]	; (8004e40 <HAL_DMA_Abort_IT+0x1fc>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d012      	beq.n	8004d12 <HAL_DMA_Abort_IT+0xce>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a54      	ldr	r2, [pc, #336]	; (8004e44 <HAL_DMA_Abort_IT+0x200>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d00a      	beq.n	8004d0c <HAL_DMA_Abort_IT+0xc8>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a53      	ldr	r2, [pc, #332]	; (8004e48 <HAL_DMA_Abort_IT+0x204>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d102      	bne.n	8004d06 <HAL_DMA_Abort_IT+0xc2>
 8004d00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004d04:	e01b      	b.n	8004d3e <HAL_DMA_Abort_IT+0xfa>
 8004d06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004d0a:	e018      	b.n	8004d3e <HAL_DMA_Abort_IT+0xfa>
 8004d0c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004d10:	e015      	b.n	8004d3e <HAL_DMA_Abort_IT+0xfa>
 8004d12:	2310      	movs	r3, #16
 8004d14:	e013      	b.n	8004d3e <HAL_DMA_Abort_IT+0xfa>
 8004d16:	2301      	movs	r3, #1
 8004d18:	e011      	b.n	8004d3e <HAL_DMA_Abort_IT+0xfa>
 8004d1a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004d1e:	e00e      	b.n	8004d3e <HAL_DMA_Abort_IT+0xfa>
 8004d20:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004d24:	e00b      	b.n	8004d3e <HAL_DMA_Abort_IT+0xfa>
 8004d26:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004d2a:	e008      	b.n	8004d3e <HAL_DMA_Abort_IT+0xfa>
 8004d2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004d30:	e005      	b.n	8004d3e <HAL_DMA_Abort_IT+0xfa>
 8004d32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004d36:	e002      	b.n	8004d3e <HAL_DMA_Abort_IT+0xfa>
 8004d38:	2310      	movs	r3, #16
 8004d3a:	e000      	b.n	8004d3e <HAL_DMA_Abort_IT+0xfa>
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	4a43      	ldr	r2, [pc, #268]	; (8004e4c <HAL_DMA_Abort_IT+0x208>)
 8004d40:	6053      	str	r3, [r2, #4]
 8004d42:	e057      	b.n	8004df4 <HAL_DMA_Abort_IT+0x1b0>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a36      	ldr	r2, [pc, #216]	; (8004e24 <HAL_DMA_Abort_IT+0x1e0>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d04f      	beq.n	8004dee <HAL_DMA_Abort_IT+0x1aa>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a35      	ldr	r2, [pc, #212]	; (8004e28 <HAL_DMA_Abort_IT+0x1e4>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d048      	beq.n	8004dea <HAL_DMA_Abort_IT+0x1a6>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a33      	ldr	r2, [pc, #204]	; (8004e2c <HAL_DMA_Abort_IT+0x1e8>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d040      	beq.n	8004de4 <HAL_DMA_Abort_IT+0x1a0>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a32      	ldr	r2, [pc, #200]	; (8004e30 <HAL_DMA_Abort_IT+0x1ec>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d038      	beq.n	8004dde <HAL_DMA_Abort_IT+0x19a>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a30      	ldr	r2, [pc, #192]	; (8004e34 <HAL_DMA_Abort_IT+0x1f0>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d030      	beq.n	8004dd8 <HAL_DMA_Abort_IT+0x194>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a2f      	ldr	r2, [pc, #188]	; (8004e38 <HAL_DMA_Abort_IT+0x1f4>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d028      	beq.n	8004dd2 <HAL_DMA_Abort_IT+0x18e>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a26      	ldr	r2, [pc, #152]	; (8004e20 <HAL_DMA_Abort_IT+0x1dc>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d020      	beq.n	8004dcc <HAL_DMA_Abort_IT+0x188>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a2b      	ldr	r2, [pc, #172]	; (8004e3c <HAL_DMA_Abort_IT+0x1f8>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d019      	beq.n	8004dc8 <HAL_DMA_Abort_IT+0x184>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a29      	ldr	r2, [pc, #164]	; (8004e40 <HAL_DMA_Abort_IT+0x1fc>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d012      	beq.n	8004dc4 <HAL_DMA_Abort_IT+0x180>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a28      	ldr	r2, [pc, #160]	; (8004e44 <HAL_DMA_Abort_IT+0x200>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d00a      	beq.n	8004dbe <HAL_DMA_Abort_IT+0x17a>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a26      	ldr	r2, [pc, #152]	; (8004e48 <HAL_DMA_Abort_IT+0x204>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d102      	bne.n	8004db8 <HAL_DMA_Abort_IT+0x174>
 8004db2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004db6:	e01b      	b.n	8004df0 <HAL_DMA_Abort_IT+0x1ac>
 8004db8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004dbc:	e018      	b.n	8004df0 <HAL_DMA_Abort_IT+0x1ac>
 8004dbe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004dc2:	e015      	b.n	8004df0 <HAL_DMA_Abort_IT+0x1ac>
 8004dc4:	2310      	movs	r3, #16
 8004dc6:	e013      	b.n	8004df0 <HAL_DMA_Abort_IT+0x1ac>
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e011      	b.n	8004df0 <HAL_DMA_Abort_IT+0x1ac>
 8004dcc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004dd0:	e00e      	b.n	8004df0 <HAL_DMA_Abort_IT+0x1ac>
 8004dd2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004dd6:	e00b      	b.n	8004df0 <HAL_DMA_Abort_IT+0x1ac>
 8004dd8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004ddc:	e008      	b.n	8004df0 <HAL_DMA_Abort_IT+0x1ac>
 8004dde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004de2:	e005      	b.n	8004df0 <HAL_DMA_Abort_IT+0x1ac>
 8004de4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004de8:	e002      	b.n	8004df0 <HAL_DMA_Abort_IT+0x1ac>
 8004dea:	2310      	movs	r3, #16
 8004dec:	e000      	b.n	8004df0 <HAL_DMA_Abort_IT+0x1ac>
 8004dee:	2301      	movs	r3, #1
 8004df0:	4a17      	ldr	r2, [pc, #92]	; (8004e50 <HAL_DMA_Abort_IT+0x20c>)
 8004df2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d003      	beq.n	8004e14 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	4798      	blx	r3
    } 
  }
  return status;
 8004e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3710      	adds	r7, #16
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	40020080 	.word	0x40020080
 8004e24:	40020008 	.word	0x40020008
 8004e28:	4002001c 	.word	0x4002001c
 8004e2c:	40020030 	.word	0x40020030
 8004e30:	40020044 	.word	0x40020044
 8004e34:	40020058 	.word	0x40020058
 8004e38:	4002006c 	.word	0x4002006c
 8004e3c:	40020408 	.word	0x40020408
 8004e40:	4002041c 	.word	0x4002041c
 8004e44:	40020430 	.word	0x40020430
 8004e48:	40020444 	.word	0x40020444
 8004e4c:	40020400 	.word	0x40020400
 8004e50:	40020000 	.word	0x40020000

08004e54 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e70:	2204      	movs	r2, #4
 8004e72:	409a      	lsls	r2, r3
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	4013      	ands	r3, r2
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	f000 80f1 	beq.w	8005060 <HAL_DMA_IRQHandler+0x20c>
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	f003 0304 	and.w	r3, r3, #4
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	f000 80eb 	beq.w	8005060 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 0320 	and.w	r3, r3, #32
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d107      	bne.n	8004ea8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f022 0204 	bic.w	r2, r2, #4
 8004ea6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	461a      	mov	r2, r3
 8004eae:	4b5f      	ldr	r3, [pc, #380]	; (800502c <HAL_DMA_IRQHandler+0x1d8>)
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d958      	bls.n	8004f66 <HAL_DMA_IRQHandler+0x112>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a5d      	ldr	r2, [pc, #372]	; (8005030 <HAL_DMA_IRQHandler+0x1dc>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d04f      	beq.n	8004f5e <HAL_DMA_IRQHandler+0x10a>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a5c      	ldr	r2, [pc, #368]	; (8005034 <HAL_DMA_IRQHandler+0x1e0>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d048      	beq.n	8004f5a <HAL_DMA_IRQHandler+0x106>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a5a      	ldr	r2, [pc, #360]	; (8005038 <HAL_DMA_IRQHandler+0x1e4>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d040      	beq.n	8004f54 <HAL_DMA_IRQHandler+0x100>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a59      	ldr	r2, [pc, #356]	; (800503c <HAL_DMA_IRQHandler+0x1e8>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d038      	beq.n	8004f4e <HAL_DMA_IRQHandler+0xfa>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a57      	ldr	r2, [pc, #348]	; (8005040 <HAL_DMA_IRQHandler+0x1ec>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d030      	beq.n	8004f48 <HAL_DMA_IRQHandler+0xf4>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a56      	ldr	r2, [pc, #344]	; (8005044 <HAL_DMA_IRQHandler+0x1f0>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d028      	beq.n	8004f42 <HAL_DMA_IRQHandler+0xee>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a4d      	ldr	r2, [pc, #308]	; (800502c <HAL_DMA_IRQHandler+0x1d8>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d020      	beq.n	8004f3c <HAL_DMA_IRQHandler+0xe8>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a52      	ldr	r2, [pc, #328]	; (8005048 <HAL_DMA_IRQHandler+0x1f4>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d019      	beq.n	8004f38 <HAL_DMA_IRQHandler+0xe4>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a50      	ldr	r2, [pc, #320]	; (800504c <HAL_DMA_IRQHandler+0x1f8>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d012      	beq.n	8004f34 <HAL_DMA_IRQHandler+0xe0>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a4f      	ldr	r2, [pc, #316]	; (8005050 <HAL_DMA_IRQHandler+0x1fc>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d00a      	beq.n	8004f2e <HAL_DMA_IRQHandler+0xda>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a4d      	ldr	r2, [pc, #308]	; (8005054 <HAL_DMA_IRQHandler+0x200>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d102      	bne.n	8004f28 <HAL_DMA_IRQHandler+0xd4>
 8004f22:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004f26:	e01b      	b.n	8004f60 <HAL_DMA_IRQHandler+0x10c>
 8004f28:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004f2c:	e018      	b.n	8004f60 <HAL_DMA_IRQHandler+0x10c>
 8004f2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f32:	e015      	b.n	8004f60 <HAL_DMA_IRQHandler+0x10c>
 8004f34:	2340      	movs	r3, #64	; 0x40
 8004f36:	e013      	b.n	8004f60 <HAL_DMA_IRQHandler+0x10c>
 8004f38:	2304      	movs	r3, #4
 8004f3a:	e011      	b.n	8004f60 <HAL_DMA_IRQHandler+0x10c>
 8004f3c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004f40:	e00e      	b.n	8004f60 <HAL_DMA_IRQHandler+0x10c>
 8004f42:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004f46:	e00b      	b.n	8004f60 <HAL_DMA_IRQHandler+0x10c>
 8004f48:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004f4c:	e008      	b.n	8004f60 <HAL_DMA_IRQHandler+0x10c>
 8004f4e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004f52:	e005      	b.n	8004f60 <HAL_DMA_IRQHandler+0x10c>
 8004f54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f58:	e002      	b.n	8004f60 <HAL_DMA_IRQHandler+0x10c>
 8004f5a:	2340      	movs	r3, #64	; 0x40
 8004f5c:	e000      	b.n	8004f60 <HAL_DMA_IRQHandler+0x10c>
 8004f5e:	2304      	movs	r3, #4
 8004f60:	4a3d      	ldr	r2, [pc, #244]	; (8005058 <HAL_DMA_IRQHandler+0x204>)
 8004f62:	6053      	str	r3, [r2, #4]
 8004f64:	e057      	b.n	8005016 <HAL_DMA_IRQHandler+0x1c2>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a31      	ldr	r2, [pc, #196]	; (8005030 <HAL_DMA_IRQHandler+0x1dc>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d04f      	beq.n	8005010 <HAL_DMA_IRQHandler+0x1bc>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a2f      	ldr	r2, [pc, #188]	; (8005034 <HAL_DMA_IRQHandler+0x1e0>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d048      	beq.n	800500c <HAL_DMA_IRQHandler+0x1b8>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a2e      	ldr	r2, [pc, #184]	; (8005038 <HAL_DMA_IRQHandler+0x1e4>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d040      	beq.n	8005006 <HAL_DMA_IRQHandler+0x1b2>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a2c      	ldr	r2, [pc, #176]	; (800503c <HAL_DMA_IRQHandler+0x1e8>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d038      	beq.n	8005000 <HAL_DMA_IRQHandler+0x1ac>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a2b      	ldr	r2, [pc, #172]	; (8005040 <HAL_DMA_IRQHandler+0x1ec>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d030      	beq.n	8004ffa <HAL_DMA_IRQHandler+0x1a6>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a29      	ldr	r2, [pc, #164]	; (8005044 <HAL_DMA_IRQHandler+0x1f0>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d028      	beq.n	8004ff4 <HAL_DMA_IRQHandler+0x1a0>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a21      	ldr	r2, [pc, #132]	; (800502c <HAL_DMA_IRQHandler+0x1d8>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d020      	beq.n	8004fee <HAL_DMA_IRQHandler+0x19a>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a25      	ldr	r2, [pc, #148]	; (8005048 <HAL_DMA_IRQHandler+0x1f4>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d019      	beq.n	8004fea <HAL_DMA_IRQHandler+0x196>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a24      	ldr	r2, [pc, #144]	; (800504c <HAL_DMA_IRQHandler+0x1f8>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d012      	beq.n	8004fe6 <HAL_DMA_IRQHandler+0x192>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a22      	ldr	r2, [pc, #136]	; (8005050 <HAL_DMA_IRQHandler+0x1fc>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d00a      	beq.n	8004fe0 <HAL_DMA_IRQHandler+0x18c>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a21      	ldr	r2, [pc, #132]	; (8005054 <HAL_DMA_IRQHandler+0x200>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d102      	bne.n	8004fda <HAL_DMA_IRQHandler+0x186>
 8004fd4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004fd8:	e01b      	b.n	8005012 <HAL_DMA_IRQHandler+0x1be>
 8004fda:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004fde:	e018      	b.n	8005012 <HAL_DMA_IRQHandler+0x1be>
 8004fe0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004fe4:	e015      	b.n	8005012 <HAL_DMA_IRQHandler+0x1be>
 8004fe6:	2340      	movs	r3, #64	; 0x40
 8004fe8:	e013      	b.n	8005012 <HAL_DMA_IRQHandler+0x1be>
 8004fea:	2304      	movs	r3, #4
 8004fec:	e011      	b.n	8005012 <HAL_DMA_IRQHandler+0x1be>
 8004fee:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004ff2:	e00e      	b.n	8005012 <HAL_DMA_IRQHandler+0x1be>
 8004ff4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004ff8:	e00b      	b.n	8005012 <HAL_DMA_IRQHandler+0x1be>
 8004ffa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004ffe:	e008      	b.n	8005012 <HAL_DMA_IRQHandler+0x1be>
 8005000:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005004:	e005      	b.n	8005012 <HAL_DMA_IRQHandler+0x1be>
 8005006:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800500a:	e002      	b.n	8005012 <HAL_DMA_IRQHandler+0x1be>
 800500c:	2340      	movs	r3, #64	; 0x40
 800500e:	e000      	b.n	8005012 <HAL_DMA_IRQHandler+0x1be>
 8005010:	2304      	movs	r3, #4
 8005012:	4a12      	ldr	r2, [pc, #72]	; (800505c <HAL_DMA_IRQHandler+0x208>)
 8005014:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800501a:	2b00      	cmp	r3, #0
 800501c:	f000 8136 	beq.w	800528c <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8005028:	e130      	b.n	800528c <HAL_DMA_IRQHandler+0x438>
 800502a:	bf00      	nop
 800502c:	40020080 	.word	0x40020080
 8005030:	40020008 	.word	0x40020008
 8005034:	4002001c 	.word	0x4002001c
 8005038:	40020030 	.word	0x40020030
 800503c:	40020044 	.word	0x40020044
 8005040:	40020058 	.word	0x40020058
 8005044:	4002006c 	.word	0x4002006c
 8005048:	40020408 	.word	0x40020408
 800504c:	4002041c 	.word	0x4002041c
 8005050:	40020430 	.word	0x40020430
 8005054:	40020444 	.word	0x40020444
 8005058:	40020400 	.word	0x40020400
 800505c:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005064:	2202      	movs	r2, #2
 8005066:	409a      	lsls	r2, r3
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	4013      	ands	r3, r2
 800506c:	2b00      	cmp	r3, #0
 800506e:	f000 80dd 	beq.w	800522c <HAL_DMA_IRQHandler+0x3d8>
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	f003 0302 	and.w	r3, r3, #2
 8005078:	2b00      	cmp	r3, #0
 800507a:	f000 80d7 	beq.w	800522c <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f003 0320 	and.w	r3, r3, #32
 8005088:	2b00      	cmp	r3, #0
 800508a:	d10b      	bne.n	80050a4 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f022 020a 	bic.w	r2, r2, #10
 800509a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2201      	movs	r2, #1
 80050a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	461a      	mov	r2, r3
 80050aa:	4b7b      	ldr	r3, [pc, #492]	; (8005298 <HAL_DMA_IRQHandler+0x444>)
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d958      	bls.n	8005162 <HAL_DMA_IRQHandler+0x30e>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a79      	ldr	r2, [pc, #484]	; (800529c <HAL_DMA_IRQHandler+0x448>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d04f      	beq.n	800515a <HAL_DMA_IRQHandler+0x306>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a78      	ldr	r2, [pc, #480]	; (80052a0 <HAL_DMA_IRQHandler+0x44c>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d048      	beq.n	8005156 <HAL_DMA_IRQHandler+0x302>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a76      	ldr	r2, [pc, #472]	; (80052a4 <HAL_DMA_IRQHandler+0x450>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d040      	beq.n	8005150 <HAL_DMA_IRQHandler+0x2fc>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a75      	ldr	r2, [pc, #468]	; (80052a8 <HAL_DMA_IRQHandler+0x454>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d038      	beq.n	800514a <HAL_DMA_IRQHandler+0x2f6>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a73      	ldr	r2, [pc, #460]	; (80052ac <HAL_DMA_IRQHandler+0x458>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d030      	beq.n	8005144 <HAL_DMA_IRQHandler+0x2f0>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a72      	ldr	r2, [pc, #456]	; (80052b0 <HAL_DMA_IRQHandler+0x45c>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d028      	beq.n	800513e <HAL_DMA_IRQHandler+0x2ea>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a69      	ldr	r2, [pc, #420]	; (8005298 <HAL_DMA_IRQHandler+0x444>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d020      	beq.n	8005138 <HAL_DMA_IRQHandler+0x2e4>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a6e      	ldr	r2, [pc, #440]	; (80052b4 <HAL_DMA_IRQHandler+0x460>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d019      	beq.n	8005134 <HAL_DMA_IRQHandler+0x2e0>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a6c      	ldr	r2, [pc, #432]	; (80052b8 <HAL_DMA_IRQHandler+0x464>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d012      	beq.n	8005130 <HAL_DMA_IRQHandler+0x2dc>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a6b      	ldr	r2, [pc, #428]	; (80052bc <HAL_DMA_IRQHandler+0x468>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d00a      	beq.n	800512a <HAL_DMA_IRQHandler+0x2d6>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a69      	ldr	r2, [pc, #420]	; (80052c0 <HAL_DMA_IRQHandler+0x46c>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d102      	bne.n	8005124 <HAL_DMA_IRQHandler+0x2d0>
 800511e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005122:	e01b      	b.n	800515c <HAL_DMA_IRQHandler+0x308>
 8005124:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005128:	e018      	b.n	800515c <HAL_DMA_IRQHandler+0x308>
 800512a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800512e:	e015      	b.n	800515c <HAL_DMA_IRQHandler+0x308>
 8005130:	2320      	movs	r3, #32
 8005132:	e013      	b.n	800515c <HAL_DMA_IRQHandler+0x308>
 8005134:	2302      	movs	r3, #2
 8005136:	e011      	b.n	800515c <HAL_DMA_IRQHandler+0x308>
 8005138:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800513c:	e00e      	b.n	800515c <HAL_DMA_IRQHandler+0x308>
 800513e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005142:	e00b      	b.n	800515c <HAL_DMA_IRQHandler+0x308>
 8005144:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005148:	e008      	b.n	800515c <HAL_DMA_IRQHandler+0x308>
 800514a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800514e:	e005      	b.n	800515c <HAL_DMA_IRQHandler+0x308>
 8005150:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005154:	e002      	b.n	800515c <HAL_DMA_IRQHandler+0x308>
 8005156:	2320      	movs	r3, #32
 8005158:	e000      	b.n	800515c <HAL_DMA_IRQHandler+0x308>
 800515a:	2302      	movs	r3, #2
 800515c:	4a59      	ldr	r2, [pc, #356]	; (80052c4 <HAL_DMA_IRQHandler+0x470>)
 800515e:	6053      	str	r3, [r2, #4]
 8005160:	e057      	b.n	8005212 <HAL_DMA_IRQHandler+0x3be>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a4d      	ldr	r2, [pc, #308]	; (800529c <HAL_DMA_IRQHandler+0x448>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d04f      	beq.n	800520c <HAL_DMA_IRQHandler+0x3b8>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a4b      	ldr	r2, [pc, #300]	; (80052a0 <HAL_DMA_IRQHandler+0x44c>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d048      	beq.n	8005208 <HAL_DMA_IRQHandler+0x3b4>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a4a      	ldr	r2, [pc, #296]	; (80052a4 <HAL_DMA_IRQHandler+0x450>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d040      	beq.n	8005202 <HAL_DMA_IRQHandler+0x3ae>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a48      	ldr	r2, [pc, #288]	; (80052a8 <HAL_DMA_IRQHandler+0x454>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d038      	beq.n	80051fc <HAL_DMA_IRQHandler+0x3a8>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a47      	ldr	r2, [pc, #284]	; (80052ac <HAL_DMA_IRQHandler+0x458>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d030      	beq.n	80051f6 <HAL_DMA_IRQHandler+0x3a2>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a45      	ldr	r2, [pc, #276]	; (80052b0 <HAL_DMA_IRQHandler+0x45c>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d028      	beq.n	80051f0 <HAL_DMA_IRQHandler+0x39c>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a3d      	ldr	r2, [pc, #244]	; (8005298 <HAL_DMA_IRQHandler+0x444>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d020      	beq.n	80051ea <HAL_DMA_IRQHandler+0x396>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a41      	ldr	r2, [pc, #260]	; (80052b4 <HAL_DMA_IRQHandler+0x460>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d019      	beq.n	80051e6 <HAL_DMA_IRQHandler+0x392>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a40      	ldr	r2, [pc, #256]	; (80052b8 <HAL_DMA_IRQHandler+0x464>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d012      	beq.n	80051e2 <HAL_DMA_IRQHandler+0x38e>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a3e      	ldr	r2, [pc, #248]	; (80052bc <HAL_DMA_IRQHandler+0x468>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d00a      	beq.n	80051dc <HAL_DMA_IRQHandler+0x388>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a3d      	ldr	r2, [pc, #244]	; (80052c0 <HAL_DMA_IRQHandler+0x46c>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d102      	bne.n	80051d6 <HAL_DMA_IRQHandler+0x382>
 80051d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80051d4:	e01b      	b.n	800520e <HAL_DMA_IRQHandler+0x3ba>
 80051d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80051da:	e018      	b.n	800520e <HAL_DMA_IRQHandler+0x3ba>
 80051dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80051e0:	e015      	b.n	800520e <HAL_DMA_IRQHandler+0x3ba>
 80051e2:	2320      	movs	r3, #32
 80051e4:	e013      	b.n	800520e <HAL_DMA_IRQHandler+0x3ba>
 80051e6:	2302      	movs	r3, #2
 80051e8:	e011      	b.n	800520e <HAL_DMA_IRQHandler+0x3ba>
 80051ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80051ee:	e00e      	b.n	800520e <HAL_DMA_IRQHandler+0x3ba>
 80051f0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80051f4:	e00b      	b.n	800520e <HAL_DMA_IRQHandler+0x3ba>
 80051f6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80051fa:	e008      	b.n	800520e <HAL_DMA_IRQHandler+0x3ba>
 80051fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005200:	e005      	b.n	800520e <HAL_DMA_IRQHandler+0x3ba>
 8005202:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005206:	e002      	b.n	800520e <HAL_DMA_IRQHandler+0x3ba>
 8005208:	2320      	movs	r3, #32
 800520a:	e000      	b.n	800520e <HAL_DMA_IRQHandler+0x3ba>
 800520c:	2302      	movs	r3, #2
 800520e:	4a2e      	ldr	r2, [pc, #184]	; (80052c8 <HAL_DMA_IRQHandler+0x474>)
 8005210:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2200      	movs	r2, #0
 8005216:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800521e:	2b00      	cmp	r3, #0
 8005220:	d034      	beq.n	800528c <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800522a:	e02f      	b.n	800528c <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005230:	2208      	movs	r2, #8
 8005232:	409a      	lsls	r2, r3
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	4013      	ands	r3, r2
 8005238:	2b00      	cmp	r3, #0
 800523a:	d028      	beq.n	800528e <HAL_DMA_IRQHandler+0x43a>
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	f003 0308 	and.w	r3, r3, #8
 8005242:	2b00      	cmp	r3, #0
 8005244:	d023      	beq.n	800528e <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f022 020e 	bic.w	r2, r2, #14
 8005254:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800525e:	2101      	movs	r1, #1
 8005260:	fa01 f202 	lsl.w	r2, r1, r2
 8005264:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2201      	movs	r2, #1
 800526a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2200      	movs	r2, #0
 8005278:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005280:	2b00      	cmp	r3, #0
 8005282:	d004      	beq.n	800528e <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	4798      	blx	r3
    }
  }
  return;
 800528c:	bf00      	nop
 800528e:	bf00      	nop
}
 8005290:	3710      	adds	r7, #16
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}
 8005296:	bf00      	nop
 8005298:	40020080 	.word	0x40020080
 800529c:	40020008 	.word	0x40020008
 80052a0:	4002001c 	.word	0x4002001c
 80052a4:	40020030 	.word	0x40020030
 80052a8:	40020044 	.word	0x40020044
 80052ac:	40020058 	.word	0x40020058
 80052b0:	4002006c 	.word	0x4002006c
 80052b4:	40020408 	.word	0x40020408
 80052b8:	4002041c 	.word	0x4002041c
 80052bc:	40020430 	.word	0x40020430
 80052c0:	40020444 	.word	0x40020444
 80052c4:	40020400 	.word	0x40020400
 80052c8:	40020000 	.word	0x40020000

080052cc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b085      	sub	sp, #20
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	60f8      	str	r0, [r7, #12]
 80052d4:	60b9      	str	r1, [r7, #8]
 80052d6:	607a      	str	r2, [r7, #4]
 80052d8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052e2:	2101      	movs	r1, #1
 80052e4:	fa01 f202 	lsl.w	r2, r1, r2
 80052e8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	683a      	ldr	r2, [r7, #0]
 80052f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	2b10      	cmp	r3, #16
 80052f8:	d108      	bne.n	800530c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	687a      	ldr	r2, [r7, #4]
 8005300:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	68ba      	ldr	r2, [r7, #8]
 8005308:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800530a:	e007      	b.n	800531c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	68ba      	ldr	r2, [r7, #8]
 8005312:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	687a      	ldr	r2, [r7, #4]
 800531a:	60da      	str	r2, [r3, #12]
}
 800531c:	bf00      	nop
 800531e:	3714      	adds	r7, #20
 8005320:	46bd      	mov	sp, r7
 8005322:	bc80      	pop	{r7}
 8005324:	4770      	bx	lr
	...

08005328 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005328:	b480      	push	{r7}
 800532a:	b08b      	sub	sp, #44	; 0x2c
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
 8005330:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005332:	2300      	movs	r3, #0
 8005334:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005336:	2300      	movs	r3, #0
 8005338:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800533a:	e179      	b.n	8005630 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800533c:	2201      	movs	r2, #1
 800533e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005340:	fa02 f303 	lsl.w	r3, r2, r3
 8005344:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	69fa      	ldr	r2, [r7, #28]
 800534c:	4013      	ands	r3, r2
 800534e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005350:	69ba      	ldr	r2, [r7, #24]
 8005352:	69fb      	ldr	r3, [r7, #28]
 8005354:	429a      	cmp	r2, r3
 8005356:	f040 8168 	bne.w	800562a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	4a96      	ldr	r2, [pc, #600]	; (80055b8 <HAL_GPIO_Init+0x290>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d05e      	beq.n	8005422 <HAL_GPIO_Init+0xfa>
 8005364:	4a94      	ldr	r2, [pc, #592]	; (80055b8 <HAL_GPIO_Init+0x290>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d875      	bhi.n	8005456 <HAL_GPIO_Init+0x12e>
 800536a:	4a94      	ldr	r2, [pc, #592]	; (80055bc <HAL_GPIO_Init+0x294>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d058      	beq.n	8005422 <HAL_GPIO_Init+0xfa>
 8005370:	4a92      	ldr	r2, [pc, #584]	; (80055bc <HAL_GPIO_Init+0x294>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d86f      	bhi.n	8005456 <HAL_GPIO_Init+0x12e>
 8005376:	4a92      	ldr	r2, [pc, #584]	; (80055c0 <HAL_GPIO_Init+0x298>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d052      	beq.n	8005422 <HAL_GPIO_Init+0xfa>
 800537c:	4a90      	ldr	r2, [pc, #576]	; (80055c0 <HAL_GPIO_Init+0x298>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d869      	bhi.n	8005456 <HAL_GPIO_Init+0x12e>
 8005382:	4a90      	ldr	r2, [pc, #576]	; (80055c4 <HAL_GPIO_Init+0x29c>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d04c      	beq.n	8005422 <HAL_GPIO_Init+0xfa>
 8005388:	4a8e      	ldr	r2, [pc, #568]	; (80055c4 <HAL_GPIO_Init+0x29c>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d863      	bhi.n	8005456 <HAL_GPIO_Init+0x12e>
 800538e:	4a8e      	ldr	r2, [pc, #568]	; (80055c8 <HAL_GPIO_Init+0x2a0>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d046      	beq.n	8005422 <HAL_GPIO_Init+0xfa>
 8005394:	4a8c      	ldr	r2, [pc, #560]	; (80055c8 <HAL_GPIO_Init+0x2a0>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d85d      	bhi.n	8005456 <HAL_GPIO_Init+0x12e>
 800539a:	2b12      	cmp	r3, #18
 800539c:	d82a      	bhi.n	80053f4 <HAL_GPIO_Init+0xcc>
 800539e:	2b12      	cmp	r3, #18
 80053a0:	d859      	bhi.n	8005456 <HAL_GPIO_Init+0x12e>
 80053a2:	a201      	add	r2, pc, #4	; (adr r2, 80053a8 <HAL_GPIO_Init+0x80>)
 80053a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053a8:	08005423 	.word	0x08005423
 80053ac:	080053fd 	.word	0x080053fd
 80053b0:	0800540f 	.word	0x0800540f
 80053b4:	08005451 	.word	0x08005451
 80053b8:	08005457 	.word	0x08005457
 80053bc:	08005457 	.word	0x08005457
 80053c0:	08005457 	.word	0x08005457
 80053c4:	08005457 	.word	0x08005457
 80053c8:	08005457 	.word	0x08005457
 80053cc:	08005457 	.word	0x08005457
 80053d0:	08005457 	.word	0x08005457
 80053d4:	08005457 	.word	0x08005457
 80053d8:	08005457 	.word	0x08005457
 80053dc:	08005457 	.word	0x08005457
 80053e0:	08005457 	.word	0x08005457
 80053e4:	08005457 	.word	0x08005457
 80053e8:	08005457 	.word	0x08005457
 80053ec:	08005405 	.word	0x08005405
 80053f0:	08005419 	.word	0x08005419
 80053f4:	4a75      	ldr	r2, [pc, #468]	; (80055cc <HAL_GPIO_Init+0x2a4>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d013      	beq.n	8005422 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80053fa:	e02c      	b.n	8005456 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	623b      	str	r3, [r7, #32]
          break;
 8005402:	e029      	b.n	8005458 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	68db      	ldr	r3, [r3, #12]
 8005408:	3304      	adds	r3, #4
 800540a:	623b      	str	r3, [r7, #32]
          break;
 800540c:	e024      	b.n	8005458 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	68db      	ldr	r3, [r3, #12]
 8005412:	3308      	adds	r3, #8
 8005414:	623b      	str	r3, [r7, #32]
          break;
 8005416:	e01f      	b.n	8005458 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	330c      	adds	r3, #12
 800541e:	623b      	str	r3, [r7, #32]
          break;
 8005420:	e01a      	b.n	8005458 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d102      	bne.n	8005430 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800542a:	2304      	movs	r3, #4
 800542c:	623b      	str	r3, [r7, #32]
          break;
 800542e:	e013      	b.n	8005458 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	2b01      	cmp	r3, #1
 8005436:	d105      	bne.n	8005444 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005438:	2308      	movs	r3, #8
 800543a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	69fa      	ldr	r2, [r7, #28]
 8005440:	611a      	str	r2, [r3, #16]
          break;
 8005442:	e009      	b.n	8005458 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005444:	2308      	movs	r3, #8
 8005446:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	69fa      	ldr	r2, [r7, #28]
 800544c:	615a      	str	r2, [r3, #20]
          break;
 800544e:	e003      	b.n	8005458 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005450:	2300      	movs	r3, #0
 8005452:	623b      	str	r3, [r7, #32]
          break;
 8005454:	e000      	b.n	8005458 <HAL_GPIO_Init+0x130>
          break;
 8005456:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005458:	69bb      	ldr	r3, [r7, #24]
 800545a:	2bff      	cmp	r3, #255	; 0xff
 800545c:	d801      	bhi.n	8005462 <HAL_GPIO_Init+0x13a>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	e001      	b.n	8005466 <HAL_GPIO_Init+0x13e>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	3304      	adds	r3, #4
 8005466:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005468:	69bb      	ldr	r3, [r7, #24]
 800546a:	2bff      	cmp	r3, #255	; 0xff
 800546c:	d802      	bhi.n	8005474 <HAL_GPIO_Init+0x14c>
 800546e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005470:	009b      	lsls	r3, r3, #2
 8005472:	e002      	b.n	800547a <HAL_GPIO_Init+0x152>
 8005474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005476:	3b08      	subs	r3, #8
 8005478:	009b      	lsls	r3, r3, #2
 800547a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	210f      	movs	r1, #15
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	fa01 f303 	lsl.w	r3, r1, r3
 8005488:	43db      	mvns	r3, r3
 800548a:	401a      	ands	r2, r3
 800548c:	6a39      	ldr	r1, [r7, #32]
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	fa01 f303 	lsl.w	r3, r1, r3
 8005494:	431a      	orrs	r2, r3
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	f000 80c1 	beq.w	800562a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80054a8:	4b49      	ldr	r3, [pc, #292]	; (80055d0 <HAL_GPIO_Init+0x2a8>)
 80054aa:	699b      	ldr	r3, [r3, #24]
 80054ac:	4a48      	ldr	r2, [pc, #288]	; (80055d0 <HAL_GPIO_Init+0x2a8>)
 80054ae:	f043 0301 	orr.w	r3, r3, #1
 80054b2:	6193      	str	r3, [r2, #24]
 80054b4:	4b46      	ldr	r3, [pc, #280]	; (80055d0 <HAL_GPIO_Init+0x2a8>)
 80054b6:	699b      	ldr	r3, [r3, #24]
 80054b8:	f003 0301 	and.w	r3, r3, #1
 80054bc:	60bb      	str	r3, [r7, #8]
 80054be:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80054c0:	4a44      	ldr	r2, [pc, #272]	; (80055d4 <HAL_GPIO_Init+0x2ac>)
 80054c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c4:	089b      	lsrs	r3, r3, #2
 80054c6:	3302      	adds	r3, #2
 80054c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054cc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80054ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d0:	f003 0303 	and.w	r3, r3, #3
 80054d4:	009b      	lsls	r3, r3, #2
 80054d6:	220f      	movs	r2, #15
 80054d8:	fa02 f303 	lsl.w	r3, r2, r3
 80054dc:	43db      	mvns	r3, r3
 80054de:	68fa      	ldr	r2, [r7, #12]
 80054e0:	4013      	ands	r3, r2
 80054e2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	4a3c      	ldr	r2, [pc, #240]	; (80055d8 <HAL_GPIO_Init+0x2b0>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d01f      	beq.n	800552c <HAL_GPIO_Init+0x204>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4a3b      	ldr	r2, [pc, #236]	; (80055dc <HAL_GPIO_Init+0x2b4>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d019      	beq.n	8005528 <HAL_GPIO_Init+0x200>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	4a3a      	ldr	r2, [pc, #232]	; (80055e0 <HAL_GPIO_Init+0x2b8>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d013      	beq.n	8005524 <HAL_GPIO_Init+0x1fc>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4a39      	ldr	r2, [pc, #228]	; (80055e4 <HAL_GPIO_Init+0x2bc>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d00d      	beq.n	8005520 <HAL_GPIO_Init+0x1f8>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	4a38      	ldr	r2, [pc, #224]	; (80055e8 <HAL_GPIO_Init+0x2c0>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d007      	beq.n	800551c <HAL_GPIO_Init+0x1f4>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	4a37      	ldr	r2, [pc, #220]	; (80055ec <HAL_GPIO_Init+0x2c4>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d101      	bne.n	8005518 <HAL_GPIO_Init+0x1f0>
 8005514:	2305      	movs	r3, #5
 8005516:	e00a      	b.n	800552e <HAL_GPIO_Init+0x206>
 8005518:	2306      	movs	r3, #6
 800551a:	e008      	b.n	800552e <HAL_GPIO_Init+0x206>
 800551c:	2304      	movs	r3, #4
 800551e:	e006      	b.n	800552e <HAL_GPIO_Init+0x206>
 8005520:	2303      	movs	r3, #3
 8005522:	e004      	b.n	800552e <HAL_GPIO_Init+0x206>
 8005524:	2302      	movs	r3, #2
 8005526:	e002      	b.n	800552e <HAL_GPIO_Init+0x206>
 8005528:	2301      	movs	r3, #1
 800552a:	e000      	b.n	800552e <HAL_GPIO_Init+0x206>
 800552c:	2300      	movs	r3, #0
 800552e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005530:	f002 0203 	and.w	r2, r2, #3
 8005534:	0092      	lsls	r2, r2, #2
 8005536:	4093      	lsls	r3, r2
 8005538:	68fa      	ldr	r2, [r7, #12]
 800553a:	4313      	orrs	r3, r2
 800553c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800553e:	4925      	ldr	r1, [pc, #148]	; (80055d4 <HAL_GPIO_Init+0x2ac>)
 8005540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005542:	089b      	lsrs	r3, r3, #2
 8005544:	3302      	adds	r3, #2
 8005546:	68fa      	ldr	r2, [r7, #12]
 8005548:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005554:	2b00      	cmp	r3, #0
 8005556:	d006      	beq.n	8005566 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005558:	4b25      	ldr	r3, [pc, #148]	; (80055f0 <HAL_GPIO_Init+0x2c8>)
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	4924      	ldr	r1, [pc, #144]	; (80055f0 <HAL_GPIO_Init+0x2c8>)
 800555e:	69bb      	ldr	r3, [r7, #24]
 8005560:	4313      	orrs	r3, r2
 8005562:	600b      	str	r3, [r1, #0]
 8005564:	e006      	b.n	8005574 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005566:	4b22      	ldr	r3, [pc, #136]	; (80055f0 <HAL_GPIO_Init+0x2c8>)
 8005568:	681a      	ldr	r2, [r3, #0]
 800556a:	69bb      	ldr	r3, [r7, #24]
 800556c:	43db      	mvns	r3, r3
 800556e:	4920      	ldr	r1, [pc, #128]	; (80055f0 <HAL_GPIO_Init+0x2c8>)
 8005570:	4013      	ands	r3, r2
 8005572:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800557c:	2b00      	cmp	r3, #0
 800557e:	d006      	beq.n	800558e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005580:	4b1b      	ldr	r3, [pc, #108]	; (80055f0 <HAL_GPIO_Init+0x2c8>)
 8005582:	685a      	ldr	r2, [r3, #4]
 8005584:	491a      	ldr	r1, [pc, #104]	; (80055f0 <HAL_GPIO_Init+0x2c8>)
 8005586:	69bb      	ldr	r3, [r7, #24]
 8005588:	4313      	orrs	r3, r2
 800558a:	604b      	str	r3, [r1, #4]
 800558c:	e006      	b.n	800559c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800558e:	4b18      	ldr	r3, [pc, #96]	; (80055f0 <HAL_GPIO_Init+0x2c8>)
 8005590:	685a      	ldr	r2, [r3, #4]
 8005592:	69bb      	ldr	r3, [r7, #24]
 8005594:	43db      	mvns	r3, r3
 8005596:	4916      	ldr	r1, [pc, #88]	; (80055f0 <HAL_GPIO_Init+0x2c8>)
 8005598:	4013      	ands	r3, r2
 800559a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d025      	beq.n	80055f4 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80055a8:	4b11      	ldr	r3, [pc, #68]	; (80055f0 <HAL_GPIO_Init+0x2c8>)
 80055aa:	689a      	ldr	r2, [r3, #8]
 80055ac:	4910      	ldr	r1, [pc, #64]	; (80055f0 <HAL_GPIO_Init+0x2c8>)
 80055ae:	69bb      	ldr	r3, [r7, #24]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	608b      	str	r3, [r1, #8]
 80055b4:	e025      	b.n	8005602 <HAL_GPIO_Init+0x2da>
 80055b6:	bf00      	nop
 80055b8:	10320000 	.word	0x10320000
 80055bc:	10310000 	.word	0x10310000
 80055c0:	10220000 	.word	0x10220000
 80055c4:	10210000 	.word	0x10210000
 80055c8:	10120000 	.word	0x10120000
 80055cc:	10110000 	.word	0x10110000
 80055d0:	40021000 	.word	0x40021000
 80055d4:	40010000 	.word	0x40010000
 80055d8:	40010800 	.word	0x40010800
 80055dc:	40010c00 	.word	0x40010c00
 80055e0:	40011000 	.word	0x40011000
 80055e4:	40011400 	.word	0x40011400
 80055e8:	40011800 	.word	0x40011800
 80055ec:	40011c00 	.word	0x40011c00
 80055f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80055f4:	4b15      	ldr	r3, [pc, #84]	; (800564c <HAL_GPIO_Init+0x324>)
 80055f6:	689a      	ldr	r2, [r3, #8]
 80055f8:	69bb      	ldr	r3, [r7, #24]
 80055fa:	43db      	mvns	r3, r3
 80055fc:	4913      	ldr	r1, [pc, #76]	; (800564c <HAL_GPIO_Init+0x324>)
 80055fe:	4013      	ands	r3, r2
 8005600:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800560a:	2b00      	cmp	r3, #0
 800560c:	d006      	beq.n	800561c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800560e:	4b0f      	ldr	r3, [pc, #60]	; (800564c <HAL_GPIO_Init+0x324>)
 8005610:	68da      	ldr	r2, [r3, #12]
 8005612:	490e      	ldr	r1, [pc, #56]	; (800564c <HAL_GPIO_Init+0x324>)
 8005614:	69bb      	ldr	r3, [r7, #24]
 8005616:	4313      	orrs	r3, r2
 8005618:	60cb      	str	r3, [r1, #12]
 800561a:	e006      	b.n	800562a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800561c:	4b0b      	ldr	r3, [pc, #44]	; (800564c <HAL_GPIO_Init+0x324>)
 800561e:	68da      	ldr	r2, [r3, #12]
 8005620:	69bb      	ldr	r3, [r7, #24]
 8005622:	43db      	mvns	r3, r3
 8005624:	4909      	ldr	r1, [pc, #36]	; (800564c <HAL_GPIO_Init+0x324>)
 8005626:	4013      	ands	r3, r2
 8005628:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800562a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800562c:	3301      	adds	r3, #1
 800562e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	681a      	ldr	r2, [r3, #0]
 8005634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005636:	fa22 f303 	lsr.w	r3, r2, r3
 800563a:	2b00      	cmp	r3, #0
 800563c:	f47f ae7e 	bne.w	800533c <HAL_GPIO_Init+0x14>
  }
}
 8005640:	bf00      	nop
 8005642:	bf00      	nop
 8005644:	372c      	adds	r7, #44	; 0x2c
 8005646:	46bd      	mov	sp, r7
 8005648:	bc80      	pop	{r7}
 800564a:	4770      	bx	lr
 800564c:	40010400 	.word	0x40010400

08005650 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005650:	b480      	push	{r7}
 8005652:	b085      	sub	sp, #20
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	460b      	mov	r3, r1
 800565a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	689a      	ldr	r2, [r3, #8]
 8005660:	887b      	ldrh	r3, [r7, #2]
 8005662:	4013      	ands	r3, r2
 8005664:	2b00      	cmp	r3, #0
 8005666:	d002      	beq.n	800566e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005668:	2301      	movs	r3, #1
 800566a:	73fb      	strb	r3, [r7, #15]
 800566c:	e001      	b.n	8005672 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800566e:	2300      	movs	r3, #0
 8005670:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005672:	7bfb      	ldrb	r3, [r7, #15]
}
 8005674:	4618      	mov	r0, r3
 8005676:	3714      	adds	r7, #20
 8005678:	46bd      	mov	sp, r7
 800567a:	bc80      	pop	{r7}
 800567c:	4770      	bx	lr

0800567e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800567e:	b480      	push	{r7}
 8005680:	b083      	sub	sp, #12
 8005682:	af00      	add	r7, sp, #0
 8005684:	6078      	str	r0, [r7, #4]
 8005686:	460b      	mov	r3, r1
 8005688:	807b      	strh	r3, [r7, #2]
 800568a:	4613      	mov	r3, r2
 800568c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800568e:	787b      	ldrb	r3, [r7, #1]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d003      	beq.n	800569c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005694:	887a      	ldrh	r2, [r7, #2]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800569a:	e003      	b.n	80056a4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800569c:	887b      	ldrh	r3, [r7, #2]
 800569e:	041a      	lsls	r2, r3, #16
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	611a      	str	r2, [r3, #16]
}
 80056a4:	bf00      	nop
 80056a6:	370c      	adds	r7, #12
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bc80      	pop	{r7}
 80056ac:	4770      	bx	lr
	...

080056b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b086      	sub	sp, #24
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d101      	bne.n	80056c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e272      	b.n	8005ba8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f003 0301 	and.w	r3, r3, #1
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	f000 8087 	beq.w	80057de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80056d0:	4b92      	ldr	r3, [pc, #584]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	f003 030c 	and.w	r3, r3, #12
 80056d8:	2b04      	cmp	r3, #4
 80056da:	d00c      	beq.n	80056f6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80056dc:	4b8f      	ldr	r3, [pc, #572]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	f003 030c 	and.w	r3, r3, #12
 80056e4:	2b08      	cmp	r3, #8
 80056e6:	d112      	bne.n	800570e <HAL_RCC_OscConfig+0x5e>
 80056e8:	4b8c      	ldr	r3, [pc, #560]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056f4:	d10b      	bne.n	800570e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056f6:	4b89      	ldr	r3, [pc, #548]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d06c      	beq.n	80057dc <HAL_RCC_OscConfig+0x12c>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d168      	bne.n	80057dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800570a:	2301      	movs	r3, #1
 800570c:	e24c      	b.n	8005ba8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005716:	d106      	bne.n	8005726 <HAL_RCC_OscConfig+0x76>
 8005718:	4b80      	ldr	r3, [pc, #512]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a7f      	ldr	r2, [pc, #508]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 800571e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005722:	6013      	str	r3, [r2, #0]
 8005724:	e02e      	b.n	8005784 <HAL_RCC_OscConfig+0xd4>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d10c      	bne.n	8005748 <HAL_RCC_OscConfig+0x98>
 800572e:	4b7b      	ldr	r3, [pc, #492]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a7a      	ldr	r2, [pc, #488]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 8005734:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005738:	6013      	str	r3, [r2, #0]
 800573a:	4b78      	ldr	r3, [pc, #480]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a77      	ldr	r2, [pc, #476]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 8005740:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005744:	6013      	str	r3, [r2, #0]
 8005746:	e01d      	b.n	8005784 <HAL_RCC_OscConfig+0xd4>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005750:	d10c      	bne.n	800576c <HAL_RCC_OscConfig+0xbc>
 8005752:	4b72      	ldr	r3, [pc, #456]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4a71      	ldr	r2, [pc, #452]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 8005758:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800575c:	6013      	str	r3, [r2, #0]
 800575e:	4b6f      	ldr	r3, [pc, #444]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a6e      	ldr	r2, [pc, #440]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 8005764:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005768:	6013      	str	r3, [r2, #0]
 800576a:	e00b      	b.n	8005784 <HAL_RCC_OscConfig+0xd4>
 800576c:	4b6b      	ldr	r3, [pc, #428]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	4a6a      	ldr	r2, [pc, #424]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 8005772:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005776:	6013      	str	r3, [r2, #0]
 8005778:	4b68      	ldr	r3, [pc, #416]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a67      	ldr	r2, [pc, #412]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 800577e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005782:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d013      	beq.n	80057b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800578c:	f7ff f832 	bl	80047f4 <HAL_GetTick>
 8005790:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005792:	e008      	b.n	80057a6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005794:	f7ff f82e 	bl	80047f4 <HAL_GetTick>
 8005798:	4602      	mov	r2, r0
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	2b64      	cmp	r3, #100	; 0x64
 80057a0:	d901      	bls.n	80057a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80057a2:	2303      	movs	r3, #3
 80057a4:	e200      	b.n	8005ba8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057a6:	4b5d      	ldr	r3, [pc, #372]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d0f0      	beq.n	8005794 <HAL_RCC_OscConfig+0xe4>
 80057b2:	e014      	b.n	80057de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057b4:	f7ff f81e 	bl	80047f4 <HAL_GetTick>
 80057b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057ba:	e008      	b.n	80057ce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057bc:	f7ff f81a 	bl	80047f4 <HAL_GetTick>
 80057c0:	4602      	mov	r2, r0
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	1ad3      	subs	r3, r2, r3
 80057c6:	2b64      	cmp	r3, #100	; 0x64
 80057c8:	d901      	bls.n	80057ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80057ca:	2303      	movs	r3, #3
 80057cc:	e1ec      	b.n	8005ba8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057ce:	4b53      	ldr	r3, [pc, #332]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d1f0      	bne.n	80057bc <HAL_RCC_OscConfig+0x10c>
 80057da:	e000      	b.n	80057de <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 0302 	and.w	r3, r3, #2
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d063      	beq.n	80058b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80057ea:	4b4c      	ldr	r3, [pc, #304]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	f003 030c 	and.w	r3, r3, #12
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d00b      	beq.n	800580e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80057f6:	4b49      	ldr	r3, [pc, #292]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	f003 030c 	and.w	r3, r3, #12
 80057fe:	2b08      	cmp	r3, #8
 8005800:	d11c      	bne.n	800583c <HAL_RCC_OscConfig+0x18c>
 8005802:	4b46      	ldr	r3, [pc, #280]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800580a:	2b00      	cmp	r3, #0
 800580c:	d116      	bne.n	800583c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800580e:	4b43      	ldr	r3, [pc, #268]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f003 0302 	and.w	r3, r3, #2
 8005816:	2b00      	cmp	r3, #0
 8005818:	d005      	beq.n	8005826 <HAL_RCC_OscConfig+0x176>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	691b      	ldr	r3, [r3, #16]
 800581e:	2b01      	cmp	r3, #1
 8005820:	d001      	beq.n	8005826 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	e1c0      	b.n	8005ba8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005826:	4b3d      	ldr	r3, [pc, #244]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	695b      	ldr	r3, [r3, #20]
 8005832:	00db      	lsls	r3, r3, #3
 8005834:	4939      	ldr	r1, [pc, #228]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 8005836:	4313      	orrs	r3, r2
 8005838:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800583a:	e03a      	b.n	80058b2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	691b      	ldr	r3, [r3, #16]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d020      	beq.n	8005886 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005844:	4b36      	ldr	r3, [pc, #216]	; (8005920 <HAL_RCC_OscConfig+0x270>)
 8005846:	2201      	movs	r2, #1
 8005848:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800584a:	f7fe ffd3 	bl	80047f4 <HAL_GetTick>
 800584e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005850:	e008      	b.n	8005864 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005852:	f7fe ffcf 	bl	80047f4 <HAL_GetTick>
 8005856:	4602      	mov	r2, r0
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	1ad3      	subs	r3, r2, r3
 800585c:	2b02      	cmp	r3, #2
 800585e:	d901      	bls.n	8005864 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005860:	2303      	movs	r3, #3
 8005862:	e1a1      	b.n	8005ba8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005864:	4b2d      	ldr	r3, [pc, #180]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 0302 	and.w	r3, r3, #2
 800586c:	2b00      	cmp	r3, #0
 800586e:	d0f0      	beq.n	8005852 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005870:	4b2a      	ldr	r3, [pc, #168]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	695b      	ldr	r3, [r3, #20]
 800587c:	00db      	lsls	r3, r3, #3
 800587e:	4927      	ldr	r1, [pc, #156]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 8005880:	4313      	orrs	r3, r2
 8005882:	600b      	str	r3, [r1, #0]
 8005884:	e015      	b.n	80058b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005886:	4b26      	ldr	r3, [pc, #152]	; (8005920 <HAL_RCC_OscConfig+0x270>)
 8005888:	2200      	movs	r2, #0
 800588a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800588c:	f7fe ffb2 	bl	80047f4 <HAL_GetTick>
 8005890:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005892:	e008      	b.n	80058a6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005894:	f7fe ffae 	bl	80047f4 <HAL_GetTick>
 8005898:	4602      	mov	r2, r0
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	1ad3      	subs	r3, r2, r3
 800589e:	2b02      	cmp	r3, #2
 80058a0:	d901      	bls.n	80058a6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80058a2:	2303      	movs	r3, #3
 80058a4:	e180      	b.n	8005ba8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058a6:	4b1d      	ldr	r3, [pc, #116]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 0302 	and.w	r3, r3, #2
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d1f0      	bne.n	8005894 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f003 0308 	and.w	r3, r3, #8
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d03a      	beq.n	8005934 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	699b      	ldr	r3, [r3, #24]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d019      	beq.n	80058fa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058c6:	4b17      	ldr	r3, [pc, #92]	; (8005924 <HAL_RCC_OscConfig+0x274>)
 80058c8:	2201      	movs	r2, #1
 80058ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058cc:	f7fe ff92 	bl	80047f4 <HAL_GetTick>
 80058d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058d2:	e008      	b.n	80058e6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058d4:	f7fe ff8e 	bl	80047f4 <HAL_GetTick>
 80058d8:	4602      	mov	r2, r0
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	1ad3      	subs	r3, r2, r3
 80058de:	2b02      	cmp	r3, #2
 80058e0:	d901      	bls.n	80058e6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80058e2:	2303      	movs	r3, #3
 80058e4:	e160      	b.n	8005ba8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058e6:	4b0d      	ldr	r3, [pc, #52]	; (800591c <HAL_RCC_OscConfig+0x26c>)
 80058e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ea:	f003 0302 	and.w	r3, r3, #2
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d0f0      	beq.n	80058d4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80058f2:	2001      	movs	r0, #1
 80058f4:	f000 fad8 	bl	8005ea8 <RCC_Delay>
 80058f8:	e01c      	b.n	8005934 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058fa:	4b0a      	ldr	r3, [pc, #40]	; (8005924 <HAL_RCC_OscConfig+0x274>)
 80058fc:	2200      	movs	r2, #0
 80058fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005900:	f7fe ff78 	bl	80047f4 <HAL_GetTick>
 8005904:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005906:	e00f      	b.n	8005928 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005908:	f7fe ff74 	bl	80047f4 <HAL_GetTick>
 800590c:	4602      	mov	r2, r0
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	1ad3      	subs	r3, r2, r3
 8005912:	2b02      	cmp	r3, #2
 8005914:	d908      	bls.n	8005928 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005916:	2303      	movs	r3, #3
 8005918:	e146      	b.n	8005ba8 <HAL_RCC_OscConfig+0x4f8>
 800591a:	bf00      	nop
 800591c:	40021000 	.word	0x40021000
 8005920:	42420000 	.word	0x42420000
 8005924:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005928:	4b92      	ldr	r3, [pc, #584]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 800592a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800592c:	f003 0302 	and.w	r3, r3, #2
 8005930:	2b00      	cmp	r3, #0
 8005932:	d1e9      	bne.n	8005908 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 0304 	and.w	r3, r3, #4
 800593c:	2b00      	cmp	r3, #0
 800593e:	f000 80a6 	beq.w	8005a8e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005942:	2300      	movs	r3, #0
 8005944:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005946:	4b8b      	ldr	r3, [pc, #556]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 8005948:	69db      	ldr	r3, [r3, #28]
 800594a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800594e:	2b00      	cmp	r3, #0
 8005950:	d10d      	bne.n	800596e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005952:	4b88      	ldr	r3, [pc, #544]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 8005954:	69db      	ldr	r3, [r3, #28]
 8005956:	4a87      	ldr	r2, [pc, #540]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 8005958:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800595c:	61d3      	str	r3, [r2, #28]
 800595e:	4b85      	ldr	r3, [pc, #532]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 8005960:	69db      	ldr	r3, [r3, #28]
 8005962:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005966:	60bb      	str	r3, [r7, #8]
 8005968:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800596a:	2301      	movs	r3, #1
 800596c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800596e:	4b82      	ldr	r3, [pc, #520]	; (8005b78 <HAL_RCC_OscConfig+0x4c8>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005976:	2b00      	cmp	r3, #0
 8005978:	d118      	bne.n	80059ac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800597a:	4b7f      	ldr	r3, [pc, #508]	; (8005b78 <HAL_RCC_OscConfig+0x4c8>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a7e      	ldr	r2, [pc, #504]	; (8005b78 <HAL_RCC_OscConfig+0x4c8>)
 8005980:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005984:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005986:	f7fe ff35 	bl	80047f4 <HAL_GetTick>
 800598a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800598c:	e008      	b.n	80059a0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800598e:	f7fe ff31 	bl	80047f4 <HAL_GetTick>
 8005992:	4602      	mov	r2, r0
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	1ad3      	subs	r3, r2, r3
 8005998:	2b64      	cmp	r3, #100	; 0x64
 800599a:	d901      	bls.n	80059a0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800599c:	2303      	movs	r3, #3
 800599e:	e103      	b.n	8005ba8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059a0:	4b75      	ldr	r3, [pc, #468]	; (8005b78 <HAL_RCC_OscConfig+0x4c8>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d0f0      	beq.n	800598e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	68db      	ldr	r3, [r3, #12]
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d106      	bne.n	80059c2 <HAL_RCC_OscConfig+0x312>
 80059b4:	4b6f      	ldr	r3, [pc, #444]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 80059b6:	6a1b      	ldr	r3, [r3, #32]
 80059b8:	4a6e      	ldr	r2, [pc, #440]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 80059ba:	f043 0301 	orr.w	r3, r3, #1
 80059be:	6213      	str	r3, [r2, #32]
 80059c0:	e02d      	b.n	8005a1e <HAL_RCC_OscConfig+0x36e>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d10c      	bne.n	80059e4 <HAL_RCC_OscConfig+0x334>
 80059ca:	4b6a      	ldr	r3, [pc, #424]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 80059cc:	6a1b      	ldr	r3, [r3, #32]
 80059ce:	4a69      	ldr	r2, [pc, #420]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 80059d0:	f023 0301 	bic.w	r3, r3, #1
 80059d4:	6213      	str	r3, [r2, #32]
 80059d6:	4b67      	ldr	r3, [pc, #412]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 80059d8:	6a1b      	ldr	r3, [r3, #32]
 80059da:	4a66      	ldr	r2, [pc, #408]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 80059dc:	f023 0304 	bic.w	r3, r3, #4
 80059e0:	6213      	str	r3, [r2, #32]
 80059e2:	e01c      	b.n	8005a1e <HAL_RCC_OscConfig+0x36e>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	68db      	ldr	r3, [r3, #12]
 80059e8:	2b05      	cmp	r3, #5
 80059ea:	d10c      	bne.n	8005a06 <HAL_RCC_OscConfig+0x356>
 80059ec:	4b61      	ldr	r3, [pc, #388]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 80059ee:	6a1b      	ldr	r3, [r3, #32]
 80059f0:	4a60      	ldr	r2, [pc, #384]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 80059f2:	f043 0304 	orr.w	r3, r3, #4
 80059f6:	6213      	str	r3, [r2, #32]
 80059f8:	4b5e      	ldr	r3, [pc, #376]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 80059fa:	6a1b      	ldr	r3, [r3, #32]
 80059fc:	4a5d      	ldr	r2, [pc, #372]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 80059fe:	f043 0301 	orr.w	r3, r3, #1
 8005a02:	6213      	str	r3, [r2, #32]
 8005a04:	e00b      	b.n	8005a1e <HAL_RCC_OscConfig+0x36e>
 8005a06:	4b5b      	ldr	r3, [pc, #364]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 8005a08:	6a1b      	ldr	r3, [r3, #32]
 8005a0a:	4a5a      	ldr	r2, [pc, #360]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 8005a0c:	f023 0301 	bic.w	r3, r3, #1
 8005a10:	6213      	str	r3, [r2, #32]
 8005a12:	4b58      	ldr	r3, [pc, #352]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 8005a14:	6a1b      	ldr	r3, [r3, #32]
 8005a16:	4a57      	ldr	r2, [pc, #348]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 8005a18:	f023 0304 	bic.w	r3, r3, #4
 8005a1c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d015      	beq.n	8005a52 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a26:	f7fe fee5 	bl	80047f4 <HAL_GetTick>
 8005a2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a2c:	e00a      	b.n	8005a44 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a2e:	f7fe fee1 	bl	80047f4 <HAL_GetTick>
 8005a32:	4602      	mov	r2, r0
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	1ad3      	subs	r3, r2, r3
 8005a38:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d901      	bls.n	8005a44 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005a40:	2303      	movs	r3, #3
 8005a42:	e0b1      	b.n	8005ba8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a44:	4b4b      	ldr	r3, [pc, #300]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 8005a46:	6a1b      	ldr	r3, [r3, #32]
 8005a48:	f003 0302 	and.w	r3, r3, #2
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d0ee      	beq.n	8005a2e <HAL_RCC_OscConfig+0x37e>
 8005a50:	e014      	b.n	8005a7c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a52:	f7fe fecf 	bl	80047f4 <HAL_GetTick>
 8005a56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a58:	e00a      	b.n	8005a70 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a5a:	f7fe fecb 	bl	80047f4 <HAL_GetTick>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d901      	bls.n	8005a70 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005a6c:	2303      	movs	r3, #3
 8005a6e:	e09b      	b.n	8005ba8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a70:	4b40      	ldr	r3, [pc, #256]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 8005a72:	6a1b      	ldr	r3, [r3, #32]
 8005a74:	f003 0302 	and.w	r3, r3, #2
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d1ee      	bne.n	8005a5a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005a7c:	7dfb      	ldrb	r3, [r7, #23]
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d105      	bne.n	8005a8e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a82:	4b3c      	ldr	r3, [pc, #240]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 8005a84:	69db      	ldr	r3, [r3, #28]
 8005a86:	4a3b      	ldr	r2, [pc, #236]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 8005a88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a8c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	69db      	ldr	r3, [r3, #28]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	f000 8087 	beq.w	8005ba6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a98:	4b36      	ldr	r3, [pc, #216]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	f003 030c 	and.w	r3, r3, #12
 8005aa0:	2b08      	cmp	r3, #8
 8005aa2:	d061      	beq.n	8005b68 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	69db      	ldr	r3, [r3, #28]
 8005aa8:	2b02      	cmp	r3, #2
 8005aaa:	d146      	bne.n	8005b3a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005aac:	4b33      	ldr	r3, [pc, #204]	; (8005b7c <HAL_RCC_OscConfig+0x4cc>)
 8005aae:	2200      	movs	r2, #0
 8005ab0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ab2:	f7fe fe9f 	bl	80047f4 <HAL_GetTick>
 8005ab6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ab8:	e008      	b.n	8005acc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005aba:	f7fe fe9b 	bl	80047f4 <HAL_GetTick>
 8005abe:	4602      	mov	r2, r0
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	1ad3      	subs	r3, r2, r3
 8005ac4:	2b02      	cmp	r3, #2
 8005ac6:	d901      	bls.n	8005acc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005ac8:	2303      	movs	r3, #3
 8005aca:	e06d      	b.n	8005ba8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005acc:	4b29      	ldr	r3, [pc, #164]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d1f0      	bne.n	8005aba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a1b      	ldr	r3, [r3, #32]
 8005adc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ae0:	d108      	bne.n	8005af4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005ae2:	4b24      	ldr	r3, [pc, #144]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	4921      	ldr	r1, [pc, #132]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 8005af0:	4313      	orrs	r3, r2
 8005af2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005af4:	4b1f      	ldr	r3, [pc, #124]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6a19      	ldr	r1, [r3, #32]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b04:	430b      	orrs	r3, r1
 8005b06:	491b      	ldr	r1, [pc, #108]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b0c:	4b1b      	ldr	r3, [pc, #108]	; (8005b7c <HAL_RCC_OscConfig+0x4cc>)
 8005b0e:	2201      	movs	r2, #1
 8005b10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b12:	f7fe fe6f 	bl	80047f4 <HAL_GetTick>
 8005b16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005b18:	e008      	b.n	8005b2c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b1a:	f7fe fe6b 	bl	80047f4 <HAL_GetTick>
 8005b1e:	4602      	mov	r2, r0
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	1ad3      	subs	r3, r2, r3
 8005b24:	2b02      	cmp	r3, #2
 8005b26:	d901      	bls.n	8005b2c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005b28:	2303      	movs	r3, #3
 8005b2a:	e03d      	b.n	8005ba8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005b2c:	4b11      	ldr	r3, [pc, #68]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d0f0      	beq.n	8005b1a <HAL_RCC_OscConfig+0x46a>
 8005b38:	e035      	b.n	8005ba6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b3a:	4b10      	ldr	r3, [pc, #64]	; (8005b7c <HAL_RCC_OscConfig+0x4cc>)
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b40:	f7fe fe58 	bl	80047f4 <HAL_GetTick>
 8005b44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b46:	e008      	b.n	8005b5a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b48:	f7fe fe54 	bl	80047f4 <HAL_GetTick>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	693b      	ldr	r3, [r7, #16]
 8005b50:	1ad3      	subs	r3, r2, r3
 8005b52:	2b02      	cmp	r3, #2
 8005b54:	d901      	bls.n	8005b5a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005b56:	2303      	movs	r3, #3
 8005b58:	e026      	b.n	8005ba8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b5a:	4b06      	ldr	r3, [pc, #24]	; (8005b74 <HAL_RCC_OscConfig+0x4c4>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d1f0      	bne.n	8005b48 <HAL_RCC_OscConfig+0x498>
 8005b66:	e01e      	b.n	8005ba6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	69db      	ldr	r3, [r3, #28]
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d107      	bne.n	8005b80 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	e019      	b.n	8005ba8 <HAL_RCC_OscConfig+0x4f8>
 8005b74:	40021000 	.word	0x40021000
 8005b78:	40007000 	.word	0x40007000
 8005b7c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005b80:	4b0b      	ldr	r3, [pc, #44]	; (8005bb0 <HAL_RCC_OscConfig+0x500>)
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6a1b      	ldr	r3, [r3, #32]
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d106      	bne.n	8005ba2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d001      	beq.n	8005ba6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e000      	b.n	8005ba8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005ba6:	2300      	movs	r3, #0
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3718      	adds	r7, #24
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}
 8005bb0:	40021000 	.word	0x40021000

08005bb4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b084      	sub	sp, #16
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d101      	bne.n	8005bc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e0d0      	b.n	8005d6a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005bc8:	4b6a      	ldr	r3, [pc, #424]	; (8005d74 <HAL_RCC_ClockConfig+0x1c0>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f003 0307 	and.w	r3, r3, #7
 8005bd0:	683a      	ldr	r2, [r7, #0]
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	d910      	bls.n	8005bf8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bd6:	4b67      	ldr	r3, [pc, #412]	; (8005d74 <HAL_RCC_ClockConfig+0x1c0>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f023 0207 	bic.w	r2, r3, #7
 8005bde:	4965      	ldr	r1, [pc, #404]	; (8005d74 <HAL_RCC_ClockConfig+0x1c0>)
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	4313      	orrs	r3, r2
 8005be4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005be6:	4b63      	ldr	r3, [pc, #396]	; (8005d74 <HAL_RCC_ClockConfig+0x1c0>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f003 0307 	and.w	r3, r3, #7
 8005bee:	683a      	ldr	r2, [r7, #0]
 8005bf0:	429a      	cmp	r2, r3
 8005bf2:	d001      	beq.n	8005bf8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e0b8      	b.n	8005d6a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f003 0302 	and.w	r3, r3, #2
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d020      	beq.n	8005c46 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0304 	and.w	r3, r3, #4
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d005      	beq.n	8005c1c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c10:	4b59      	ldr	r3, [pc, #356]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	4a58      	ldr	r2, [pc, #352]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005c16:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005c1a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f003 0308 	and.w	r3, r3, #8
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d005      	beq.n	8005c34 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c28:	4b53      	ldr	r3, [pc, #332]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	4a52      	ldr	r2, [pc, #328]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005c2e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005c32:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c34:	4b50      	ldr	r3, [pc, #320]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	494d      	ldr	r1, [pc, #308]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005c42:	4313      	orrs	r3, r2
 8005c44:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 0301 	and.w	r3, r3, #1
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d040      	beq.n	8005cd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	2b01      	cmp	r3, #1
 8005c58:	d107      	bne.n	8005c6a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c5a:	4b47      	ldr	r3, [pc, #284]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d115      	bne.n	8005c92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	e07f      	b.n	8005d6a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	2b02      	cmp	r3, #2
 8005c70:	d107      	bne.n	8005c82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c72:	4b41      	ldr	r3, [pc, #260]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d109      	bne.n	8005c92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e073      	b.n	8005d6a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c82:	4b3d      	ldr	r3, [pc, #244]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f003 0302 	and.w	r3, r3, #2
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d101      	bne.n	8005c92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	e06b      	b.n	8005d6a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c92:	4b39      	ldr	r3, [pc, #228]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	f023 0203 	bic.w	r2, r3, #3
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	4936      	ldr	r1, [pc, #216]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ca4:	f7fe fda6 	bl	80047f4 <HAL_GetTick>
 8005ca8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005caa:	e00a      	b.n	8005cc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cac:	f7fe fda2 	bl	80047f4 <HAL_GetTick>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d901      	bls.n	8005cc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005cbe:	2303      	movs	r3, #3
 8005cc0:	e053      	b.n	8005d6a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cc2:	4b2d      	ldr	r3, [pc, #180]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	f003 020c 	and.w	r2, r3, #12
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	009b      	lsls	r3, r3, #2
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d1eb      	bne.n	8005cac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005cd4:	4b27      	ldr	r3, [pc, #156]	; (8005d74 <HAL_RCC_ClockConfig+0x1c0>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f003 0307 	and.w	r3, r3, #7
 8005cdc:	683a      	ldr	r2, [r7, #0]
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d210      	bcs.n	8005d04 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ce2:	4b24      	ldr	r3, [pc, #144]	; (8005d74 <HAL_RCC_ClockConfig+0x1c0>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f023 0207 	bic.w	r2, r3, #7
 8005cea:	4922      	ldr	r1, [pc, #136]	; (8005d74 <HAL_RCC_ClockConfig+0x1c0>)
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cf2:	4b20      	ldr	r3, [pc, #128]	; (8005d74 <HAL_RCC_ClockConfig+0x1c0>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f003 0307 	and.w	r3, r3, #7
 8005cfa:	683a      	ldr	r2, [r7, #0]
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d001      	beq.n	8005d04 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	e032      	b.n	8005d6a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 0304 	and.w	r3, r3, #4
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d008      	beq.n	8005d22 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d10:	4b19      	ldr	r3, [pc, #100]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005d12:	685b      	ldr	r3, [r3, #4]
 8005d14:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	68db      	ldr	r3, [r3, #12]
 8005d1c:	4916      	ldr	r1, [pc, #88]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0308 	and.w	r3, r3, #8
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d009      	beq.n	8005d42 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005d2e:	4b12      	ldr	r3, [pc, #72]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	691b      	ldr	r3, [r3, #16]
 8005d3a:	00db      	lsls	r3, r3, #3
 8005d3c:	490e      	ldr	r1, [pc, #56]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005d42:	f000 f821 	bl	8005d88 <HAL_RCC_GetSysClockFreq>
 8005d46:	4602      	mov	r2, r0
 8005d48:	4b0b      	ldr	r3, [pc, #44]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	091b      	lsrs	r3, r3, #4
 8005d4e:	f003 030f 	and.w	r3, r3, #15
 8005d52:	490a      	ldr	r1, [pc, #40]	; (8005d7c <HAL_RCC_ClockConfig+0x1c8>)
 8005d54:	5ccb      	ldrb	r3, [r1, r3]
 8005d56:	fa22 f303 	lsr.w	r3, r2, r3
 8005d5a:	4a09      	ldr	r2, [pc, #36]	; (8005d80 <HAL_RCC_ClockConfig+0x1cc>)
 8005d5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005d5e:	4b09      	ldr	r3, [pc, #36]	; (8005d84 <HAL_RCC_ClockConfig+0x1d0>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4618      	mov	r0, r3
 8005d64:	f7fe fd04 	bl	8004770 <HAL_InitTick>

  return HAL_OK;
 8005d68:	2300      	movs	r3, #0
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3710      	adds	r7, #16
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}
 8005d72:	bf00      	nop
 8005d74:	40022000 	.word	0x40022000
 8005d78:	40021000 	.word	0x40021000
 8005d7c:	0800c900 	.word	0x0800c900
 8005d80:	2000003c 	.word	0x2000003c
 8005d84:	2000004c 	.word	0x2000004c

08005d88 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d88:	b490      	push	{r4, r7}
 8005d8a:	b08a      	sub	sp, #40	; 0x28
 8005d8c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005d8e:	4b29      	ldr	r3, [pc, #164]	; (8005e34 <HAL_RCC_GetSysClockFreq+0xac>)
 8005d90:	1d3c      	adds	r4, r7, #4
 8005d92:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005d94:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005d98:	f240 2301 	movw	r3, #513	; 0x201
 8005d9c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	61fb      	str	r3, [r7, #28]
 8005da2:	2300      	movs	r3, #0
 8005da4:	61bb      	str	r3, [r7, #24]
 8005da6:	2300      	movs	r3, #0
 8005da8:	627b      	str	r3, [r7, #36]	; 0x24
 8005daa:	2300      	movs	r3, #0
 8005dac:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005dae:	2300      	movs	r3, #0
 8005db0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005db2:	4b21      	ldr	r3, [pc, #132]	; (8005e38 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005db8:	69fb      	ldr	r3, [r7, #28]
 8005dba:	f003 030c 	and.w	r3, r3, #12
 8005dbe:	2b04      	cmp	r3, #4
 8005dc0:	d002      	beq.n	8005dc8 <HAL_RCC_GetSysClockFreq+0x40>
 8005dc2:	2b08      	cmp	r3, #8
 8005dc4:	d003      	beq.n	8005dce <HAL_RCC_GetSysClockFreq+0x46>
 8005dc6:	e02b      	b.n	8005e20 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005dc8:	4b1c      	ldr	r3, [pc, #112]	; (8005e3c <HAL_RCC_GetSysClockFreq+0xb4>)
 8005dca:	623b      	str	r3, [r7, #32]
      break;
 8005dcc:	e02b      	b.n	8005e26 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005dce:	69fb      	ldr	r3, [r7, #28]
 8005dd0:	0c9b      	lsrs	r3, r3, #18
 8005dd2:	f003 030f 	and.w	r3, r3, #15
 8005dd6:	3328      	adds	r3, #40	; 0x28
 8005dd8:	443b      	add	r3, r7
 8005dda:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005dde:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005de0:	69fb      	ldr	r3, [r7, #28]
 8005de2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d012      	beq.n	8005e10 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005dea:	4b13      	ldr	r3, [pc, #76]	; (8005e38 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	0c5b      	lsrs	r3, r3, #17
 8005df0:	f003 0301 	and.w	r3, r3, #1
 8005df4:	3328      	adds	r3, #40	; 0x28
 8005df6:	443b      	add	r3, r7
 8005df8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005dfc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	4a0e      	ldr	r2, [pc, #56]	; (8005e3c <HAL_RCC_GetSysClockFreq+0xb4>)
 8005e02:	fb03 f202 	mul.w	r2, r3, r2
 8005e06:	69bb      	ldr	r3, [r7, #24]
 8005e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e0c:	627b      	str	r3, [r7, #36]	; 0x24
 8005e0e:	e004      	b.n	8005e1a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	4a0b      	ldr	r2, [pc, #44]	; (8005e40 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e14:	fb02 f303 	mul.w	r3, r2, r3
 8005e18:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e1c:	623b      	str	r3, [r7, #32]
      break;
 8005e1e:	e002      	b.n	8005e26 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005e20:	4b06      	ldr	r3, [pc, #24]	; (8005e3c <HAL_RCC_GetSysClockFreq+0xb4>)
 8005e22:	623b      	str	r3, [r7, #32]
      break;
 8005e24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005e26:	6a3b      	ldr	r3, [r7, #32]
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	3728      	adds	r7, #40	; 0x28
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bc90      	pop	{r4, r7}
 8005e30:	4770      	bx	lr
 8005e32:	bf00      	nop
 8005e34:	0800c8f0 	.word	0x0800c8f0
 8005e38:	40021000 	.word	0x40021000
 8005e3c:	007a1200 	.word	0x007a1200
 8005e40:	003d0900 	.word	0x003d0900

08005e44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e44:	b480      	push	{r7}
 8005e46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e48:	4b02      	ldr	r3, [pc, #8]	; (8005e54 <HAL_RCC_GetHCLKFreq+0x10>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bc80      	pop	{r7}
 8005e52:	4770      	bx	lr
 8005e54:	2000003c 	.word	0x2000003c

08005e58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005e5c:	f7ff fff2 	bl	8005e44 <HAL_RCC_GetHCLKFreq>
 8005e60:	4602      	mov	r2, r0
 8005e62:	4b05      	ldr	r3, [pc, #20]	; (8005e78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	0a1b      	lsrs	r3, r3, #8
 8005e68:	f003 0307 	and.w	r3, r3, #7
 8005e6c:	4903      	ldr	r1, [pc, #12]	; (8005e7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e6e:	5ccb      	ldrb	r3, [r1, r3]
 8005e70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	bd80      	pop	{r7, pc}
 8005e78:	40021000 	.word	0x40021000
 8005e7c:	0800c910 	.word	0x0800c910

08005e80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005e84:	f7ff ffde 	bl	8005e44 <HAL_RCC_GetHCLKFreq>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	4b05      	ldr	r3, [pc, #20]	; (8005ea0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	0adb      	lsrs	r3, r3, #11
 8005e90:	f003 0307 	and.w	r3, r3, #7
 8005e94:	4903      	ldr	r1, [pc, #12]	; (8005ea4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e96:	5ccb      	ldrb	r3, [r1, r3]
 8005e98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	bd80      	pop	{r7, pc}
 8005ea0:	40021000 	.word	0x40021000
 8005ea4:	0800c910 	.word	0x0800c910

08005ea8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b085      	sub	sp, #20
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005eb0:	4b0a      	ldr	r3, [pc, #40]	; (8005edc <RCC_Delay+0x34>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a0a      	ldr	r2, [pc, #40]	; (8005ee0 <RCC_Delay+0x38>)
 8005eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8005eba:	0a5b      	lsrs	r3, r3, #9
 8005ebc:	687a      	ldr	r2, [r7, #4]
 8005ebe:	fb02 f303 	mul.w	r3, r2, r3
 8005ec2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005ec4:	bf00      	nop
  }
  while (Delay --);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	1e5a      	subs	r2, r3, #1
 8005eca:	60fa      	str	r2, [r7, #12]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d1f9      	bne.n	8005ec4 <RCC_Delay+0x1c>
}
 8005ed0:	bf00      	nop
 8005ed2:	bf00      	nop
 8005ed4:	3714      	adds	r7, #20
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bc80      	pop	{r7}
 8005eda:	4770      	bx	lr
 8005edc:	2000003c 	.word	0x2000003c
 8005ee0:	10624dd3 	.word	0x10624dd3

08005ee4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b082      	sub	sp, #8
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d101      	bne.n	8005ef6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e041      	b.n	8005f7a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005efc:	b2db      	uxtb	r3, r3
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d106      	bne.n	8005f10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f7fd fe20 	bl	8003b50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2202      	movs	r2, #2
 8005f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	3304      	adds	r3, #4
 8005f20:	4619      	mov	r1, r3
 8005f22:	4610      	mov	r0, r2
 8005f24:	f000 fd7e 	bl	8006a24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2201      	movs	r2, #1
 8005f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f78:	2300      	movs	r3, #0
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3708      	adds	r7, #8
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}
	...

08005f84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b085      	sub	sp, #20
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d001      	beq.n	8005f9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e044      	b.n	8006026 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2202      	movs	r2, #2
 8005fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	68da      	ldr	r2, [r3, #12]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f042 0201 	orr.w	r2, r2, #1
 8005fb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a1d      	ldr	r2, [pc, #116]	; (8006030 <HAL_TIM_Base_Start_IT+0xac>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d018      	beq.n	8005ff0 <HAL_TIM_Base_Start_IT+0x6c>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a1c      	ldr	r2, [pc, #112]	; (8006034 <HAL_TIM_Base_Start_IT+0xb0>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d013      	beq.n	8005ff0 <HAL_TIM_Base_Start_IT+0x6c>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fd0:	d00e      	beq.n	8005ff0 <HAL_TIM_Base_Start_IT+0x6c>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4a18      	ldr	r2, [pc, #96]	; (8006038 <HAL_TIM_Base_Start_IT+0xb4>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d009      	beq.n	8005ff0 <HAL_TIM_Base_Start_IT+0x6c>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a16      	ldr	r2, [pc, #88]	; (800603c <HAL_TIM_Base_Start_IT+0xb8>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d004      	beq.n	8005ff0 <HAL_TIM_Base_Start_IT+0x6c>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a15      	ldr	r2, [pc, #84]	; (8006040 <HAL_TIM_Base_Start_IT+0xbc>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d111      	bne.n	8006014 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	f003 0307 	and.w	r3, r3, #7
 8005ffa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2b06      	cmp	r3, #6
 8006000:	d010      	beq.n	8006024 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f042 0201 	orr.w	r2, r2, #1
 8006010:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006012:	e007      	b.n	8006024 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f042 0201 	orr.w	r2, r2, #1
 8006022:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006024:	2300      	movs	r3, #0
}
 8006026:	4618      	mov	r0, r3
 8006028:	3714      	adds	r7, #20
 800602a:	46bd      	mov	sp, r7
 800602c:	bc80      	pop	{r7}
 800602e:	4770      	bx	lr
 8006030:	40012c00 	.word	0x40012c00
 8006034:	40013400 	.word	0x40013400
 8006038:	40000400 	.word	0x40000400
 800603c:	40000800 	.word	0x40000800
 8006040:	40000c00 	.word	0x40000c00

08006044 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b082      	sub	sp, #8
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d101      	bne.n	8006056 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e041      	b.n	80060da <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800605c:	b2db      	uxtb	r3, r3
 800605e:	2b00      	cmp	r3, #0
 8006060:	d106      	bne.n	8006070 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f000 f839 	bl	80060e2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2202      	movs	r2, #2
 8006074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	3304      	adds	r3, #4
 8006080:	4619      	mov	r1, r3
 8006082:	4610      	mov	r0, r2
 8006084:	f000 fcce 	bl	8006a24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2201      	movs	r2, #1
 800608c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2201      	movs	r2, #1
 800609c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2201      	movs	r2, #1
 80060a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2201      	movs	r2, #1
 80060ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2201      	movs	r2, #1
 80060b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2201      	movs	r2, #1
 80060bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2201      	movs	r2, #1
 80060c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2201      	movs	r2, #1
 80060d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80060d8:	2300      	movs	r3, #0
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3708      	adds	r7, #8
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}

080060e2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80060e2:	b480      	push	{r7}
 80060e4:	b083      	sub	sp, #12
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80060ea:	bf00      	nop
 80060ec:	370c      	adds	r7, #12
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bc80      	pop	{r7}
 80060f2:	4770      	bx	lr

080060f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
 80060fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d109      	bne.n	8006118 <HAL_TIM_PWM_Start+0x24>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800610a:	b2db      	uxtb	r3, r3
 800610c:	2b01      	cmp	r3, #1
 800610e:	bf14      	ite	ne
 8006110:	2301      	movne	r3, #1
 8006112:	2300      	moveq	r3, #0
 8006114:	b2db      	uxtb	r3, r3
 8006116:	e022      	b.n	800615e <HAL_TIM_PWM_Start+0x6a>
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	2b04      	cmp	r3, #4
 800611c:	d109      	bne.n	8006132 <HAL_TIM_PWM_Start+0x3e>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006124:	b2db      	uxtb	r3, r3
 8006126:	2b01      	cmp	r3, #1
 8006128:	bf14      	ite	ne
 800612a:	2301      	movne	r3, #1
 800612c:	2300      	moveq	r3, #0
 800612e:	b2db      	uxtb	r3, r3
 8006130:	e015      	b.n	800615e <HAL_TIM_PWM_Start+0x6a>
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	2b08      	cmp	r3, #8
 8006136:	d109      	bne.n	800614c <HAL_TIM_PWM_Start+0x58>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800613e:	b2db      	uxtb	r3, r3
 8006140:	2b01      	cmp	r3, #1
 8006142:	bf14      	ite	ne
 8006144:	2301      	movne	r3, #1
 8006146:	2300      	moveq	r3, #0
 8006148:	b2db      	uxtb	r3, r3
 800614a:	e008      	b.n	800615e <HAL_TIM_PWM_Start+0x6a>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006152:	b2db      	uxtb	r3, r3
 8006154:	2b01      	cmp	r3, #1
 8006156:	bf14      	ite	ne
 8006158:	2301      	movne	r3, #1
 800615a:	2300      	moveq	r3, #0
 800615c:	b2db      	uxtb	r3, r3
 800615e:	2b00      	cmp	r3, #0
 8006160:	d001      	beq.n	8006166 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006162:	2301      	movs	r3, #1
 8006164:	e072      	b.n	800624c <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d104      	bne.n	8006176 <HAL_TIM_PWM_Start+0x82>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2202      	movs	r2, #2
 8006170:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006174:	e013      	b.n	800619e <HAL_TIM_PWM_Start+0xaa>
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	2b04      	cmp	r3, #4
 800617a:	d104      	bne.n	8006186 <HAL_TIM_PWM_Start+0x92>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2202      	movs	r2, #2
 8006180:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006184:	e00b      	b.n	800619e <HAL_TIM_PWM_Start+0xaa>
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	2b08      	cmp	r3, #8
 800618a:	d104      	bne.n	8006196 <HAL_TIM_PWM_Start+0xa2>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2202      	movs	r2, #2
 8006190:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006194:	e003      	b.n	800619e <HAL_TIM_PWM_Start+0xaa>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2202      	movs	r2, #2
 800619a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	2201      	movs	r2, #1
 80061a4:	6839      	ldr	r1, [r7, #0]
 80061a6:	4618      	mov	r0, r3
 80061a8:	f000 fef8 	bl	8006f9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a28      	ldr	r2, [pc, #160]	; (8006254 <HAL_TIM_PWM_Start+0x160>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d004      	beq.n	80061c0 <HAL_TIM_PWM_Start+0xcc>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a27      	ldr	r2, [pc, #156]	; (8006258 <HAL_TIM_PWM_Start+0x164>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d101      	bne.n	80061c4 <HAL_TIM_PWM_Start+0xd0>
 80061c0:	2301      	movs	r3, #1
 80061c2:	e000      	b.n	80061c6 <HAL_TIM_PWM_Start+0xd2>
 80061c4:	2300      	movs	r3, #0
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d007      	beq.n	80061da <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80061d8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a1d      	ldr	r2, [pc, #116]	; (8006254 <HAL_TIM_PWM_Start+0x160>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d018      	beq.n	8006216 <HAL_TIM_PWM_Start+0x122>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a1b      	ldr	r2, [pc, #108]	; (8006258 <HAL_TIM_PWM_Start+0x164>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d013      	beq.n	8006216 <HAL_TIM_PWM_Start+0x122>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061f6:	d00e      	beq.n	8006216 <HAL_TIM_PWM_Start+0x122>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a17      	ldr	r2, [pc, #92]	; (800625c <HAL_TIM_PWM_Start+0x168>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d009      	beq.n	8006216 <HAL_TIM_PWM_Start+0x122>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a16      	ldr	r2, [pc, #88]	; (8006260 <HAL_TIM_PWM_Start+0x16c>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d004      	beq.n	8006216 <HAL_TIM_PWM_Start+0x122>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a14      	ldr	r2, [pc, #80]	; (8006264 <HAL_TIM_PWM_Start+0x170>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d111      	bne.n	800623a <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	f003 0307 	and.w	r3, r3, #7
 8006220:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2b06      	cmp	r3, #6
 8006226:	d010      	beq.n	800624a <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f042 0201 	orr.w	r2, r2, #1
 8006236:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006238:	e007      	b.n	800624a <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	681a      	ldr	r2, [r3, #0]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f042 0201 	orr.w	r2, r2, #1
 8006248:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800624a:	2300      	movs	r3, #0
}
 800624c:	4618      	mov	r0, r3
 800624e:	3710      	adds	r7, #16
 8006250:	46bd      	mov	sp, r7
 8006252:	bd80      	pop	{r7, pc}
 8006254:	40012c00 	.word	0x40012c00
 8006258:	40013400 	.word	0x40013400
 800625c:	40000400 	.word	0x40000400
 8006260:	40000800 	.word	0x40000800
 8006264:	40000c00 	.word	0x40000c00

08006268 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b086      	sub	sp, #24
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
 8006270:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d101      	bne.n	800627c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	e093      	b.n	80063a4 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006282:	b2db      	uxtb	r3, r3
 8006284:	2b00      	cmp	r3, #0
 8006286:	d106      	bne.n	8006296 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	f7fd fc9b 	bl	8003bcc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2202      	movs	r2, #2
 800629a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	687a      	ldr	r2, [r7, #4]
 80062a6:	6812      	ldr	r2, [r2, #0]
 80062a8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80062ac:	f023 0307 	bic.w	r3, r3, #7
 80062b0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681a      	ldr	r2, [r3, #0]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	3304      	adds	r3, #4
 80062ba:	4619      	mov	r1, r3
 80062bc:	4610      	mov	r0, r2
 80062be:	f000 fbb1 	bl	8006a24 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	699b      	ldr	r3, [r3, #24]
 80062d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	6a1b      	ldr	r3, [r3, #32]
 80062d8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	697a      	ldr	r2, [r7, #20]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062ea:	f023 0303 	bic.w	r3, r3, #3
 80062ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	689a      	ldr	r2, [r3, #8]
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	699b      	ldr	r3, [r3, #24]
 80062f8:	021b      	lsls	r3, r3, #8
 80062fa:	4313      	orrs	r3, r2
 80062fc:	693a      	ldr	r2, [r7, #16]
 80062fe:	4313      	orrs	r3, r2
 8006300:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006308:	f023 030c 	bic.w	r3, r3, #12
 800630c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006314:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006318:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	68da      	ldr	r2, [r3, #12]
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	69db      	ldr	r3, [r3, #28]
 8006322:	021b      	lsls	r3, r3, #8
 8006324:	4313      	orrs	r3, r2
 8006326:	693a      	ldr	r2, [r7, #16]
 8006328:	4313      	orrs	r3, r2
 800632a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	691b      	ldr	r3, [r3, #16]
 8006330:	011a      	lsls	r2, r3, #4
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	6a1b      	ldr	r3, [r3, #32]
 8006336:	031b      	lsls	r3, r3, #12
 8006338:	4313      	orrs	r3, r2
 800633a:	693a      	ldr	r2, [r7, #16]
 800633c:	4313      	orrs	r3, r2
 800633e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006346:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	685a      	ldr	r2, [r3, #4]
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	695b      	ldr	r3, [r3, #20]
 8006350:	011b      	lsls	r3, r3, #4
 8006352:	4313      	orrs	r3, r2
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	4313      	orrs	r3, r2
 8006358:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	697a      	ldr	r2, [r7, #20]
 8006360:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	693a      	ldr	r2, [r7, #16]
 8006368:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	68fa      	ldr	r2, [r7, #12]
 8006370:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2201      	movs	r2, #1
 8006376:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2201      	movs	r2, #1
 800637e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2201      	movs	r2, #1
 8006386:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2201      	movs	r2, #1
 800638e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2201      	movs	r2, #1
 8006396:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2201      	movs	r2, #1
 800639e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063a2:	2300      	movs	r3, #0
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3718      	adds	r7, #24
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}

080063ac <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b084      	sub	sp, #16
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
 80063b4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063bc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80063c4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80063cc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80063d4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d110      	bne.n	80063fe <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80063dc:	7bfb      	ldrb	r3, [r7, #15]
 80063de:	2b01      	cmp	r3, #1
 80063e0:	d102      	bne.n	80063e8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80063e2:	7b7b      	ldrb	r3, [r7, #13]
 80063e4:	2b01      	cmp	r3, #1
 80063e6:	d001      	beq.n	80063ec <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80063e8:	2301      	movs	r3, #1
 80063ea:	e069      	b.n	80064c0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2202      	movs	r2, #2
 80063f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2202      	movs	r2, #2
 80063f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80063fc:	e031      	b.n	8006462 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	2b04      	cmp	r3, #4
 8006402:	d110      	bne.n	8006426 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006404:	7bbb      	ldrb	r3, [r7, #14]
 8006406:	2b01      	cmp	r3, #1
 8006408:	d102      	bne.n	8006410 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800640a:	7b3b      	ldrb	r3, [r7, #12]
 800640c:	2b01      	cmp	r3, #1
 800640e:	d001      	beq.n	8006414 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006410:	2301      	movs	r3, #1
 8006412:	e055      	b.n	80064c0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2202      	movs	r2, #2
 8006418:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2202      	movs	r2, #2
 8006420:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006424:	e01d      	b.n	8006462 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006426:	7bfb      	ldrb	r3, [r7, #15]
 8006428:	2b01      	cmp	r3, #1
 800642a:	d108      	bne.n	800643e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800642c:	7bbb      	ldrb	r3, [r7, #14]
 800642e:	2b01      	cmp	r3, #1
 8006430:	d105      	bne.n	800643e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006432:	7b7b      	ldrb	r3, [r7, #13]
 8006434:	2b01      	cmp	r3, #1
 8006436:	d102      	bne.n	800643e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006438:	7b3b      	ldrb	r3, [r7, #12]
 800643a:	2b01      	cmp	r3, #1
 800643c:	d001      	beq.n	8006442 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800643e:	2301      	movs	r3, #1
 8006440:	e03e      	b.n	80064c0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2202      	movs	r2, #2
 8006446:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2202      	movs	r2, #2
 800644e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2202      	movs	r2, #2
 8006456:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2202      	movs	r2, #2
 800645e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d003      	beq.n	8006470 <HAL_TIM_Encoder_Start+0xc4>
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	2b04      	cmp	r3, #4
 800646c:	d008      	beq.n	8006480 <HAL_TIM_Encoder_Start+0xd4>
 800646e:	e00f      	b.n	8006490 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	2201      	movs	r2, #1
 8006476:	2100      	movs	r1, #0
 8006478:	4618      	mov	r0, r3
 800647a:	f000 fd8f 	bl	8006f9c <TIM_CCxChannelCmd>
      break;
 800647e:	e016      	b.n	80064ae <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	2201      	movs	r2, #1
 8006486:	2104      	movs	r1, #4
 8006488:	4618      	mov	r0, r3
 800648a:	f000 fd87 	bl	8006f9c <TIM_CCxChannelCmd>
      break;
 800648e:	e00e      	b.n	80064ae <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	2201      	movs	r2, #1
 8006496:	2100      	movs	r1, #0
 8006498:	4618      	mov	r0, r3
 800649a:	f000 fd7f 	bl	8006f9c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	2201      	movs	r2, #1
 80064a4:	2104      	movs	r1, #4
 80064a6:	4618      	mov	r0, r3
 80064a8:	f000 fd78 	bl	8006f9c <TIM_CCxChannelCmd>
      break;
 80064ac:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f042 0201 	orr.w	r2, r2, #1
 80064bc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80064be:	2300      	movs	r3, #0
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	3710      	adds	r7, #16
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}

080064c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b082      	sub	sp, #8
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	691b      	ldr	r3, [r3, #16]
 80064d6:	f003 0302 	and.w	r3, r3, #2
 80064da:	2b02      	cmp	r3, #2
 80064dc:	d122      	bne.n	8006524 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	68db      	ldr	r3, [r3, #12]
 80064e4:	f003 0302 	and.w	r3, r3, #2
 80064e8:	2b02      	cmp	r3, #2
 80064ea:	d11b      	bne.n	8006524 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f06f 0202 	mvn.w	r2, #2
 80064f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2201      	movs	r2, #1
 80064fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	699b      	ldr	r3, [r3, #24]
 8006502:	f003 0303 	and.w	r3, r3, #3
 8006506:	2b00      	cmp	r3, #0
 8006508:	d003      	beq.n	8006512 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f000 fa6f 	bl	80069ee <HAL_TIM_IC_CaptureCallback>
 8006510:	e005      	b.n	800651e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f000 fa62 	bl	80069dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006518:	6878      	ldr	r0, [r7, #4]
 800651a:	f000 fa71 	bl	8006a00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2200      	movs	r2, #0
 8006522:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	691b      	ldr	r3, [r3, #16]
 800652a:	f003 0304 	and.w	r3, r3, #4
 800652e:	2b04      	cmp	r3, #4
 8006530:	d122      	bne.n	8006578 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	68db      	ldr	r3, [r3, #12]
 8006538:	f003 0304 	and.w	r3, r3, #4
 800653c:	2b04      	cmp	r3, #4
 800653e:	d11b      	bne.n	8006578 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f06f 0204 	mvn.w	r2, #4
 8006548:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2202      	movs	r2, #2
 800654e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	699b      	ldr	r3, [r3, #24]
 8006556:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800655a:	2b00      	cmp	r3, #0
 800655c:	d003      	beq.n	8006566 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f000 fa45 	bl	80069ee <HAL_TIM_IC_CaptureCallback>
 8006564:	e005      	b.n	8006572 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f000 fa38 	bl	80069dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f000 fa47 	bl	8006a00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2200      	movs	r2, #0
 8006576:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	691b      	ldr	r3, [r3, #16]
 800657e:	f003 0308 	and.w	r3, r3, #8
 8006582:	2b08      	cmp	r3, #8
 8006584:	d122      	bne.n	80065cc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	68db      	ldr	r3, [r3, #12]
 800658c:	f003 0308 	and.w	r3, r3, #8
 8006590:	2b08      	cmp	r3, #8
 8006592:	d11b      	bne.n	80065cc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f06f 0208 	mvn.w	r2, #8
 800659c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2204      	movs	r2, #4
 80065a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	69db      	ldr	r3, [r3, #28]
 80065aa:	f003 0303 	and.w	r3, r3, #3
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d003      	beq.n	80065ba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f000 fa1b 	bl	80069ee <HAL_TIM_IC_CaptureCallback>
 80065b8:	e005      	b.n	80065c6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065ba:	6878      	ldr	r0, [r7, #4]
 80065bc:	f000 fa0e 	bl	80069dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065c0:	6878      	ldr	r0, [r7, #4]
 80065c2:	f000 fa1d 	bl	8006a00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2200      	movs	r2, #0
 80065ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	691b      	ldr	r3, [r3, #16]
 80065d2:	f003 0310 	and.w	r3, r3, #16
 80065d6:	2b10      	cmp	r3, #16
 80065d8:	d122      	bne.n	8006620 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	68db      	ldr	r3, [r3, #12]
 80065e0:	f003 0310 	and.w	r3, r3, #16
 80065e4:	2b10      	cmp	r3, #16
 80065e6:	d11b      	bne.n	8006620 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f06f 0210 	mvn.w	r2, #16
 80065f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2208      	movs	r2, #8
 80065f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	69db      	ldr	r3, [r3, #28]
 80065fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006602:	2b00      	cmp	r3, #0
 8006604:	d003      	beq.n	800660e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f000 f9f1 	bl	80069ee <HAL_TIM_IC_CaptureCallback>
 800660c:	e005      	b.n	800661a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f000 f9e4 	bl	80069dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	f000 f9f3 	bl	8006a00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2200      	movs	r2, #0
 800661e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	691b      	ldr	r3, [r3, #16]
 8006626:	f003 0301 	and.w	r3, r3, #1
 800662a:	2b01      	cmp	r3, #1
 800662c:	d10e      	bne.n	800664c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	68db      	ldr	r3, [r3, #12]
 8006634:	f003 0301 	and.w	r3, r3, #1
 8006638:	2b01      	cmp	r3, #1
 800663a:	d107      	bne.n	800664c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f06f 0201 	mvn.w	r2, #1
 8006644:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f7fc f8ee 	bl	8002828 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	691b      	ldr	r3, [r3, #16]
 8006652:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006656:	2b80      	cmp	r3, #128	; 0x80
 8006658:	d10e      	bne.n	8006678 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	68db      	ldr	r3, [r3, #12]
 8006660:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006664:	2b80      	cmp	r3, #128	; 0x80
 8006666:	d107      	bne.n	8006678 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006670:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 fd7c 	bl	8007170 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	691b      	ldr	r3, [r3, #16]
 800667e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006682:	2b40      	cmp	r3, #64	; 0x40
 8006684:	d10e      	bne.n	80066a4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	68db      	ldr	r3, [r3, #12]
 800668c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006690:	2b40      	cmp	r3, #64	; 0x40
 8006692:	d107      	bne.n	80066a4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800669c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f000 f9b7 	bl	8006a12 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	691b      	ldr	r3, [r3, #16]
 80066aa:	f003 0320 	and.w	r3, r3, #32
 80066ae:	2b20      	cmp	r3, #32
 80066b0:	d10e      	bne.n	80066d0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	68db      	ldr	r3, [r3, #12]
 80066b8:	f003 0320 	and.w	r3, r3, #32
 80066bc:	2b20      	cmp	r3, #32
 80066be:	d107      	bne.n	80066d0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f06f 0220 	mvn.w	r2, #32
 80066c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f000 fd47 	bl	800715e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80066d0:	bf00      	nop
 80066d2:	3708      	adds	r7, #8
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}

080066d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b084      	sub	sp, #16
 80066dc:	af00      	add	r7, sp, #0
 80066de:	60f8      	str	r0, [r7, #12]
 80066e0:	60b9      	str	r1, [r7, #8]
 80066e2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	d101      	bne.n	80066f2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80066ee:	2302      	movs	r3, #2
 80066f0:	e0ac      	b.n	800684c <HAL_TIM_PWM_ConfigChannel+0x174>
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2201      	movs	r2, #1
 80066f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2b0c      	cmp	r3, #12
 80066fe:	f200 809f 	bhi.w	8006840 <HAL_TIM_PWM_ConfigChannel+0x168>
 8006702:	a201      	add	r2, pc, #4	; (adr r2, 8006708 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006708:	0800673d 	.word	0x0800673d
 800670c:	08006841 	.word	0x08006841
 8006710:	08006841 	.word	0x08006841
 8006714:	08006841 	.word	0x08006841
 8006718:	0800677d 	.word	0x0800677d
 800671c:	08006841 	.word	0x08006841
 8006720:	08006841 	.word	0x08006841
 8006724:	08006841 	.word	0x08006841
 8006728:	080067bf 	.word	0x080067bf
 800672c:	08006841 	.word	0x08006841
 8006730:	08006841 	.word	0x08006841
 8006734:	08006841 	.word	0x08006841
 8006738:	080067ff 	.word	0x080067ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	68b9      	ldr	r1, [r7, #8]
 8006742:	4618      	mov	r0, r3
 8006744:	f000 f9e8 	bl	8006b18 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	699a      	ldr	r2, [r3, #24]
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f042 0208 	orr.w	r2, r2, #8
 8006756:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	699a      	ldr	r2, [r3, #24]
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f022 0204 	bic.w	r2, r2, #4
 8006766:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	6999      	ldr	r1, [r3, #24]
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	691a      	ldr	r2, [r3, #16]
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	430a      	orrs	r2, r1
 8006778:	619a      	str	r2, [r3, #24]
      break;
 800677a:	e062      	b.n	8006842 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	68b9      	ldr	r1, [r7, #8]
 8006782:	4618      	mov	r0, r3
 8006784:	f000 fa38 	bl	8006bf8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	699a      	ldr	r2, [r3, #24]
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006796:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	699a      	ldr	r2, [r3, #24]
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	6999      	ldr	r1, [r3, #24]
 80067ae:	68bb      	ldr	r3, [r7, #8]
 80067b0:	691b      	ldr	r3, [r3, #16]
 80067b2:	021a      	lsls	r2, r3, #8
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	430a      	orrs	r2, r1
 80067ba:	619a      	str	r2, [r3, #24]
      break;
 80067bc:	e041      	b.n	8006842 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	68b9      	ldr	r1, [r7, #8]
 80067c4:	4618      	mov	r0, r3
 80067c6:	f000 fa8b 	bl	8006ce0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	69da      	ldr	r2, [r3, #28]
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f042 0208 	orr.w	r2, r2, #8
 80067d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	69da      	ldr	r2, [r3, #28]
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f022 0204 	bic.w	r2, r2, #4
 80067e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	69d9      	ldr	r1, [r3, #28]
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	691a      	ldr	r2, [r3, #16]
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	430a      	orrs	r2, r1
 80067fa:	61da      	str	r2, [r3, #28]
      break;
 80067fc:	e021      	b.n	8006842 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	68b9      	ldr	r1, [r7, #8]
 8006804:	4618      	mov	r0, r3
 8006806:	f000 fadf 	bl	8006dc8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	69da      	ldr	r2, [r3, #28]
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006818:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	69da      	ldr	r2, [r3, #28]
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006828:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	69d9      	ldr	r1, [r3, #28]
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	691b      	ldr	r3, [r3, #16]
 8006834:	021a      	lsls	r2, r3, #8
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	430a      	orrs	r2, r1
 800683c:	61da      	str	r2, [r3, #28]
      break;
 800683e:	e000      	b.n	8006842 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8006840:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2200      	movs	r2, #0
 8006846:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800684a:	2300      	movs	r3, #0
}
 800684c:	4618      	mov	r0, r3
 800684e:	3710      	adds	r7, #16
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}

08006854 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b084      	sub	sp, #16
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
 800685c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006864:	2b01      	cmp	r3, #1
 8006866:	d101      	bne.n	800686c <HAL_TIM_ConfigClockSource+0x18>
 8006868:	2302      	movs	r3, #2
 800686a:	e0b3      	b.n	80069d4 <HAL_TIM_ConfigClockSource+0x180>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2201      	movs	r2, #1
 8006870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2202      	movs	r2, #2
 8006878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800688a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006892:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	68fa      	ldr	r2, [r7, #12]
 800689a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068a4:	d03e      	beq.n	8006924 <HAL_TIM_ConfigClockSource+0xd0>
 80068a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068aa:	f200 8087 	bhi.w	80069bc <HAL_TIM_ConfigClockSource+0x168>
 80068ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068b2:	f000 8085 	beq.w	80069c0 <HAL_TIM_ConfigClockSource+0x16c>
 80068b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068ba:	d87f      	bhi.n	80069bc <HAL_TIM_ConfigClockSource+0x168>
 80068bc:	2b70      	cmp	r3, #112	; 0x70
 80068be:	d01a      	beq.n	80068f6 <HAL_TIM_ConfigClockSource+0xa2>
 80068c0:	2b70      	cmp	r3, #112	; 0x70
 80068c2:	d87b      	bhi.n	80069bc <HAL_TIM_ConfigClockSource+0x168>
 80068c4:	2b60      	cmp	r3, #96	; 0x60
 80068c6:	d050      	beq.n	800696a <HAL_TIM_ConfigClockSource+0x116>
 80068c8:	2b60      	cmp	r3, #96	; 0x60
 80068ca:	d877      	bhi.n	80069bc <HAL_TIM_ConfigClockSource+0x168>
 80068cc:	2b50      	cmp	r3, #80	; 0x50
 80068ce:	d03c      	beq.n	800694a <HAL_TIM_ConfigClockSource+0xf6>
 80068d0:	2b50      	cmp	r3, #80	; 0x50
 80068d2:	d873      	bhi.n	80069bc <HAL_TIM_ConfigClockSource+0x168>
 80068d4:	2b40      	cmp	r3, #64	; 0x40
 80068d6:	d058      	beq.n	800698a <HAL_TIM_ConfigClockSource+0x136>
 80068d8:	2b40      	cmp	r3, #64	; 0x40
 80068da:	d86f      	bhi.n	80069bc <HAL_TIM_ConfigClockSource+0x168>
 80068dc:	2b30      	cmp	r3, #48	; 0x30
 80068de:	d064      	beq.n	80069aa <HAL_TIM_ConfigClockSource+0x156>
 80068e0:	2b30      	cmp	r3, #48	; 0x30
 80068e2:	d86b      	bhi.n	80069bc <HAL_TIM_ConfigClockSource+0x168>
 80068e4:	2b20      	cmp	r3, #32
 80068e6:	d060      	beq.n	80069aa <HAL_TIM_ConfigClockSource+0x156>
 80068e8:	2b20      	cmp	r3, #32
 80068ea:	d867      	bhi.n	80069bc <HAL_TIM_ConfigClockSource+0x168>
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d05c      	beq.n	80069aa <HAL_TIM_ConfigClockSource+0x156>
 80068f0:	2b10      	cmp	r3, #16
 80068f2:	d05a      	beq.n	80069aa <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80068f4:	e062      	b.n	80069bc <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6818      	ldr	r0, [r3, #0]
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	6899      	ldr	r1, [r3, #8]
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	685a      	ldr	r2, [r3, #4]
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	68db      	ldr	r3, [r3, #12]
 8006906:	f000 fb2a 	bl	8006f5e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006918:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	68fa      	ldr	r2, [r7, #12]
 8006920:	609a      	str	r2, [r3, #8]
      break;
 8006922:	e04e      	b.n	80069c2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6818      	ldr	r0, [r3, #0]
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	6899      	ldr	r1, [r3, #8]
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	685a      	ldr	r2, [r3, #4]
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	68db      	ldr	r3, [r3, #12]
 8006934:	f000 fb13 	bl	8006f5e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	689a      	ldr	r2, [r3, #8]
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006946:	609a      	str	r2, [r3, #8]
      break;
 8006948:	e03b      	b.n	80069c2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6818      	ldr	r0, [r3, #0]
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	6859      	ldr	r1, [r3, #4]
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	68db      	ldr	r3, [r3, #12]
 8006956:	461a      	mov	r2, r3
 8006958:	f000 fa8a 	bl	8006e70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	2150      	movs	r1, #80	; 0x50
 8006962:	4618      	mov	r0, r3
 8006964:	f000 fae1 	bl	8006f2a <TIM_ITRx_SetConfig>
      break;
 8006968:	e02b      	b.n	80069c2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6818      	ldr	r0, [r3, #0]
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	6859      	ldr	r1, [r3, #4]
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	68db      	ldr	r3, [r3, #12]
 8006976:	461a      	mov	r2, r3
 8006978:	f000 faa8 	bl	8006ecc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	2160      	movs	r1, #96	; 0x60
 8006982:	4618      	mov	r0, r3
 8006984:	f000 fad1 	bl	8006f2a <TIM_ITRx_SetConfig>
      break;
 8006988:	e01b      	b.n	80069c2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6818      	ldr	r0, [r3, #0]
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	6859      	ldr	r1, [r3, #4]
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	68db      	ldr	r3, [r3, #12]
 8006996:	461a      	mov	r2, r3
 8006998:	f000 fa6a 	bl	8006e70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2140      	movs	r1, #64	; 0x40
 80069a2:	4618      	mov	r0, r3
 80069a4:	f000 fac1 	bl	8006f2a <TIM_ITRx_SetConfig>
      break;
 80069a8:	e00b      	b.n	80069c2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4619      	mov	r1, r3
 80069b4:	4610      	mov	r0, r2
 80069b6:	f000 fab8 	bl	8006f2a <TIM_ITRx_SetConfig>
        break;
 80069ba:	e002      	b.n	80069c2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80069bc:	bf00      	nop
 80069be:	e000      	b.n	80069c2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80069c0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2201      	movs	r2, #1
 80069c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2200      	movs	r2, #0
 80069ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80069d2:	2300      	movs	r3, #0
}
 80069d4:	4618      	mov	r0, r3
 80069d6:	3710      	adds	r7, #16
 80069d8:	46bd      	mov	sp, r7
 80069da:	bd80      	pop	{r7, pc}

080069dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80069dc:	b480      	push	{r7}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80069e4:	bf00      	nop
 80069e6:	370c      	adds	r7, #12
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bc80      	pop	{r7}
 80069ec:	4770      	bx	lr

080069ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80069ee:	b480      	push	{r7}
 80069f0:	b083      	sub	sp, #12
 80069f2:	af00      	add	r7, sp, #0
 80069f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80069f6:	bf00      	nop
 80069f8:	370c      	adds	r7, #12
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bc80      	pop	{r7}
 80069fe:	4770      	bx	lr

08006a00 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a08:	bf00      	nop
 8006a0a:	370c      	adds	r7, #12
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bc80      	pop	{r7}
 8006a10:	4770      	bx	lr

08006a12 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a12:	b480      	push	{r7}
 8006a14:	b083      	sub	sp, #12
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a1a:	bf00      	nop
 8006a1c:	370c      	adds	r7, #12
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bc80      	pop	{r7}
 8006a22:	4770      	bx	lr

08006a24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b085      	sub	sp, #20
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
 8006a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	4a33      	ldr	r2, [pc, #204]	; (8006b04 <TIM_Base_SetConfig+0xe0>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d013      	beq.n	8006a64 <TIM_Base_SetConfig+0x40>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	4a32      	ldr	r2, [pc, #200]	; (8006b08 <TIM_Base_SetConfig+0xe4>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d00f      	beq.n	8006a64 <TIM_Base_SetConfig+0x40>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a4a:	d00b      	beq.n	8006a64 <TIM_Base_SetConfig+0x40>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	4a2f      	ldr	r2, [pc, #188]	; (8006b0c <TIM_Base_SetConfig+0xe8>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d007      	beq.n	8006a64 <TIM_Base_SetConfig+0x40>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	4a2e      	ldr	r2, [pc, #184]	; (8006b10 <TIM_Base_SetConfig+0xec>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d003      	beq.n	8006a64 <TIM_Base_SetConfig+0x40>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	4a2d      	ldr	r2, [pc, #180]	; (8006b14 <TIM_Base_SetConfig+0xf0>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d108      	bne.n	8006a76 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	4313      	orrs	r3, r2
 8006a74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	4a22      	ldr	r2, [pc, #136]	; (8006b04 <TIM_Base_SetConfig+0xe0>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d013      	beq.n	8006aa6 <TIM_Base_SetConfig+0x82>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	4a21      	ldr	r2, [pc, #132]	; (8006b08 <TIM_Base_SetConfig+0xe4>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d00f      	beq.n	8006aa6 <TIM_Base_SetConfig+0x82>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a8c:	d00b      	beq.n	8006aa6 <TIM_Base_SetConfig+0x82>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	4a1e      	ldr	r2, [pc, #120]	; (8006b0c <TIM_Base_SetConfig+0xe8>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d007      	beq.n	8006aa6 <TIM_Base_SetConfig+0x82>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	4a1d      	ldr	r2, [pc, #116]	; (8006b10 <TIM_Base_SetConfig+0xec>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d003      	beq.n	8006aa6 <TIM_Base_SetConfig+0x82>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	4a1c      	ldr	r2, [pc, #112]	; (8006b14 <TIM_Base_SetConfig+0xf0>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d108      	bne.n	8006ab8 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006aac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	68db      	ldr	r3, [r3, #12]
 8006ab2:	68fa      	ldr	r2, [r7, #12]
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	695b      	ldr	r3, [r3, #20]
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	68fa      	ldr	r2, [r7, #12]
 8006aca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	689a      	ldr	r2, [r3, #8]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	681a      	ldr	r2, [r3, #0]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	4a09      	ldr	r2, [pc, #36]	; (8006b04 <TIM_Base_SetConfig+0xe0>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d003      	beq.n	8006aec <TIM_Base_SetConfig+0xc8>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	4a08      	ldr	r2, [pc, #32]	; (8006b08 <TIM_Base_SetConfig+0xe4>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d103      	bne.n	8006af4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	691a      	ldr	r2, [r3, #16]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2201      	movs	r2, #1
 8006af8:	615a      	str	r2, [r3, #20]
}
 8006afa:	bf00      	nop
 8006afc:	3714      	adds	r7, #20
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bc80      	pop	{r7}
 8006b02:	4770      	bx	lr
 8006b04:	40012c00 	.word	0x40012c00
 8006b08:	40013400 	.word	0x40013400
 8006b0c:	40000400 	.word	0x40000400
 8006b10:	40000800 	.word	0x40000800
 8006b14:	40000c00 	.word	0x40000c00

08006b18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b087      	sub	sp, #28
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
 8006b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6a1b      	ldr	r3, [r3, #32]
 8006b26:	f023 0201 	bic.w	r2, r3, #1
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6a1b      	ldr	r3, [r3, #32]
 8006b32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	699b      	ldr	r3, [r3, #24]
 8006b3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	f023 0303 	bic.w	r3, r3, #3
 8006b4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	68fa      	ldr	r2, [r7, #12]
 8006b56:	4313      	orrs	r3, r2
 8006b58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	f023 0302 	bic.w	r3, r3, #2
 8006b60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	689b      	ldr	r3, [r3, #8]
 8006b66:	697a      	ldr	r2, [r7, #20]
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	4a20      	ldr	r2, [pc, #128]	; (8006bf0 <TIM_OC1_SetConfig+0xd8>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d003      	beq.n	8006b7c <TIM_OC1_SetConfig+0x64>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	4a1f      	ldr	r2, [pc, #124]	; (8006bf4 <TIM_OC1_SetConfig+0xdc>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d10c      	bne.n	8006b96 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b7c:	697b      	ldr	r3, [r7, #20]
 8006b7e:	f023 0308 	bic.w	r3, r3, #8
 8006b82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	68db      	ldr	r3, [r3, #12]
 8006b88:	697a      	ldr	r2, [r7, #20]
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b8e:	697b      	ldr	r3, [r7, #20]
 8006b90:	f023 0304 	bic.w	r3, r3, #4
 8006b94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	4a15      	ldr	r2, [pc, #84]	; (8006bf0 <TIM_OC1_SetConfig+0xd8>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d003      	beq.n	8006ba6 <TIM_OC1_SetConfig+0x8e>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	4a14      	ldr	r2, [pc, #80]	; (8006bf4 <TIM_OC1_SetConfig+0xdc>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d111      	bne.n	8006bca <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006ba6:	693b      	ldr	r3, [r7, #16]
 8006ba8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006bac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006bb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	695b      	ldr	r3, [r3, #20]
 8006bba:	693a      	ldr	r2, [r7, #16]
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	699b      	ldr	r3, [r3, #24]
 8006bc4:	693a      	ldr	r2, [r7, #16]
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	693a      	ldr	r2, [r7, #16]
 8006bce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	68fa      	ldr	r2, [r7, #12]
 8006bd4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	685a      	ldr	r2, [r3, #4]
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	697a      	ldr	r2, [r7, #20]
 8006be2:	621a      	str	r2, [r3, #32]
}
 8006be4:	bf00      	nop
 8006be6:	371c      	adds	r7, #28
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bc80      	pop	{r7}
 8006bec:	4770      	bx	lr
 8006bee:	bf00      	nop
 8006bf0:	40012c00 	.word	0x40012c00
 8006bf4:	40013400 	.word	0x40013400

08006bf8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b087      	sub	sp, #28
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
 8006c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6a1b      	ldr	r3, [r3, #32]
 8006c06:	f023 0210 	bic.w	r2, r3, #16
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6a1b      	ldr	r3, [r3, #32]
 8006c12:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	699b      	ldr	r3, [r3, #24]
 8006c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	021b      	lsls	r3, r3, #8
 8006c36:	68fa      	ldr	r2, [r7, #12]
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	f023 0320 	bic.w	r3, r3, #32
 8006c42:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	689b      	ldr	r3, [r3, #8]
 8006c48:	011b      	lsls	r3, r3, #4
 8006c4a:	697a      	ldr	r2, [r7, #20]
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	4a21      	ldr	r2, [pc, #132]	; (8006cd8 <TIM_OC2_SetConfig+0xe0>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d003      	beq.n	8006c60 <TIM_OC2_SetConfig+0x68>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	4a20      	ldr	r2, [pc, #128]	; (8006cdc <TIM_OC2_SetConfig+0xe4>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d10d      	bne.n	8006c7c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	68db      	ldr	r3, [r3, #12]
 8006c6c:	011b      	lsls	r3, r3, #4
 8006c6e:	697a      	ldr	r2, [r7, #20]
 8006c70:	4313      	orrs	r3, r2
 8006c72:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c7a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	4a16      	ldr	r2, [pc, #88]	; (8006cd8 <TIM_OC2_SetConfig+0xe0>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d003      	beq.n	8006c8c <TIM_OC2_SetConfig+0x94>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	4a15      	ldr	r2, [pc, #84]	; (8006cdc <TIM_OC2_SetConfig+0xe4>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d113      	bne.n	8006cb4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c92:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006c9a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	695b      	ldr	r3, [r3, #20]
 8006ca0:	009b      	lsls	r3, r3, #2
 8006ca2:	693a      	ldr	r2, [r7, #16]
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	699b      	ldr	r3, [r3, #24]
 8006cac:	009b      	lsls	r3, r3, #2
 8006cae:	693a      	ldr	r2, [r7, #16]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	693a      	ldr	r2, [r7, #16]
 8006cb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	68fa      	ldr	r2, [r7, #12]
 8006cbe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	685a      	ldr	r2, [r3, #4]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	697a      	ldr	r2, [r7, #20]
 8006ccc:	621a      	str	r2, [r3, #32]
}
 8006cce:	bf00      	nop
 8006cd0:	371c      	adds	r7, #28
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	bc80      	pop	{r7}
 8006cd6:	4770      	bx	lr
 8006cd8:	40012c00 	.word	0x40012c00
 8006cdc:	40013400 	.word	0x40013400

08006ce0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b087      	sub	sp, #28
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
 8006ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6a1b      	ldr	r3, [r3, #32]
 8006cee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6a1b      	ldr	r3, [r3, #32]
 8006cfa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	69db      	ldr	r3, [r3, #28]
 8006d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f023 0303 	bic.w	r3, r3, #3
 8006d16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	68fa      	ldr	r2, [r7, #12]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006d28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	021b      	lsls	r3, r3, #8
 8006d30:	697a      	ldr	r2, [r7, #20]
 8006d32:	4313      	orrs	r3, r2
 8006d34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4a21      	ldr	r2, [pc, #132]	; (8006dc0 <TIM_OC3_SetConfig+0xe0>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d003      	beq.n	8006d46 <TIM_OC3_SetConfig+0x66>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	4a20      	ldr	r2, [pc, #128]	; (8006dc4 <TIM_OC3_SetConfig+0xe4>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d10d      	bne.n	8006d62 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006d4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	68db      	ldr	r3, [r3, #12]
 8006d52:	021b      	lsls	r3, r3, #8
 8006d54:	697a      	ldr	r2, [r7, #20]
 8006d56:	4313      	orrs	r3, r2
 8006d58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006d60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	4a16      	ldr	r2, [pc, #88]	; (8006dc0 <TIM_OC3_SetConfig+0xe0>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d003      	beq.n	8006d72 <TIM_OC3_SetConfig+0x92>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4a15      	ldr	r2, [pc, #84]	; (8006dc4 <TIM_OC3_SetConfig+0xe4>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d113      	bne.n	8006d9a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d7a:	693b      	ldr	r3, [r7, #16]
 8006d7c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	695b      	ldr	r3, [r3, #20]
 8006d86:	011b      	lsls	r3, r3, #4
 8006d88:	693a      	ldr	r2, [r7, #16]
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	699b      	ldr	r3, [r3, #24]
 8006d92:	011b      	lsls	r3, r3, #4
 8006d94:	693a      	ldr	r2, [r7, #16]
 8006d96:	4313      	orrs	r3, r2
 8006d98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	693a      	ldr	r2, [r7, #16]
 8006d9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	68fa      	ldr	r2, [r7, #12]
 8006da4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	685a      	ldr	r2, [r3, #4]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	697a      	ldr	r2, [r7, #20]
 8006db2:	621a      	str	r2, [r3, #32]
}
 8006db4:	bf00      	nop
 8006db6:	371c      	adds	r7, #28
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bc80      	pop	{r7}
 8006dbc:	4770      	bx	lr
 8006dbe:	bf00      	nop
 8006dc0:	40012c00 	.word	0x40012c00
 8006dc4:	40013400 	.word	0x40013400

08006dc8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b087      	sub	sp, #28
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
 8006dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6a1b      	ldr	r3, [r3, #32]
 8006dd6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6a1b      	ldr	r3, [r3, #32]
 8006de2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	69db      	ldr	r3, [r3, #28]
 8006dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006df6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	021b      	lsls	r3, r3, #8
 8006e06:	68fa      	ldr	r2, [r7, #12]
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006e0c:	693b      	ldr	r3, [r7, #16]
 8006e0e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006e12:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	031b      	lsls	r3, r3, #12
 8006e1a:	693a      	ldr	r2, [r7, #16]
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	4a11      	ldr	r2, [pc, #68]	; (8006e68 <TIM_OC4_SetConfig+0xa0>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d003      	beq.n	8006e30 <TIM_OC4_SetConfig+0x68>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a10      	ldr	r2, [pc, #64]	; (8006e6c <TIM_OC4_SetConfig+0xa4>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d109      	bne.n	8006e44 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e36:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	695b      	ldr	r3, [r3, #20]
 8006e3c:	019b      	lsls	r3, r3, #6
 8006e3e:	697a      	ldr	r2, [r7, #20]
 8006e40:	4313      	orrs	r3, r2
 8006e42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	697a      	ldr	r2, [r7, #20]
 8006e48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	68fa      	ldr	r2, [r7, #12]
 8006e4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	685a      	ldr	r2, [r3, #4]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	693a      	ldr	r2, [r7, #16]
 8006e5c:	621a      	str	r2, [r3, #32]
}
 8006e5e:	bf00      	nop
 8006e60:	371c      	adds	r7, #28
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bc80      	pop	{r7}
 8006e66:	4770      	bx	lr
 8006e68:	40012c00 	.word	0x40012c00
 8006e6c:	40013400 	.word	0x40013400

08006e70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e70:	b480      	push	{r7}
 8006e72:	b087      	sub	sp, #28
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	60f8      	str	r0, [r7, #12]
 8006e78:	60b9      	str	r1, [r7, #8]
 8006e7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	6a1b      	ldr	r3, [r3, #32]
 8006e80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	6a1b      	ldr	r3, [r3, #32]
 8006e86:	f023 0201 	bic.w	r2, r3, #1
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	699b      	ldr	r3, [r3, #24]
 8006e92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e94:	693b      	ldr	r3, [r7, #16]
 8006e96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006e9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	011b      	lsls	r3, r3, #4
 8006ea0:	693a      	ldr	r2, [r7, #16]
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	f023 030a 	bic.w	r3, r3, #10
 8006eac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006eae:	697a      	ldr	r2, [r7, #20]
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	693a      	ldr	r2, [r7, #16]
 8006eba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	697a      	ldr	r2, [r7, #20]
 8006ec0:	621a      	str	r2, [r3, #32]
}
 8006ec2:	bf00      	nop
 8006ec4:	371c      	adds	r7, #28
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bc80      	pop	{r7}
 8006eca:	4770      	bx	lr

08006ecc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b087      	sub	sp, #28
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	60f8      	str	r0, [r7, #12]
 8006ed4:	60b9      	str	r1, [r7, #8]
 8006ed6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	6a1b      	ldr	r3, [r3, #32]
 8006edc:	f023 0210 	bic.w	r2, r3, #16
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	699b      	ldr	r3, [r3, #24]
 8006ee8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	6a1b      	ldr	r3, [r3, #32]
 8006eee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ef0:	697b      	ldr	r3, [r7, #20]
 8006ef2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006ef6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	031b      	lsls	r3, r3, #12
 8006efc:	697a      	ldr	r2, [r7, #20]
 8006efe:	4313      	orrs	r3, r2
 8006f00:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006f08:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	011b      	lsls	r3, r3, #4
 8006f0e:	693a      	ldr	r2, [r7, #16]
 8006f10:	4313      	orrs	r3, r2
 8006f12:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	697a      	ldr	r2, [r7, #20]
 8006f18:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	693a      	ldr	r2, [r7, #16]
 8006f1e:	621a      	str	r2, [r3, #32]
}
 8006f20:	bf00      	nop
 8006f22:	371c      	adds	r7, #28
 8006f24:	46bd      	mov	sp, r7
 8006f26:	bc80      	pop	{r7}
 8006f28:	4770      	bx	lr

08006f2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f2a:	b480      	push	{r7}
 8006f2c:	b085      	sub	sp, #20
 8006f2e:	af00      	add	r7, sp, #0
 8006f30:	6078      	str	r0, [r7, #4]
 8006f32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f42:	683a      	ldr	r2, [r7, #0]
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	4313      	orrs	r3, r2
 8006f48:	f043 0307 	orr.w	r3, r3, #7
 8006f4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	68fa      	ldr	r2, [r7, #12]
 8006f52:	609a      	str	r2, [r3, #8]
}
 8006f54:	bf00      	nop
 8006f56:	3714      	adds	r7, #20
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bc80      	pop	{r7}
 8006f5c:	4770      	bx	lr

08006f5e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f5e:	b480      	push	{r7}
 8006f60:	b087      	sub	sp, #28
 8006f62:	af00      	add	r7, sp, #0
 8006f64:	60f8      	str	r0, [r7, #12]
 8006f66:	60b9      	str	r1, [r7, #8]
 8006f68:	607a      	str	r2, [r7, #4]
 8006f6a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	689b      	ldr	r3, [r3, #8]
 8006f70:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006f78:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	021a      	lsls	r2, r3, #8
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	431a      	orrs	r2, r3
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	4313      	orrs	r3, r2
 8006f86:	697a      	ldr	r2, [r7, #20]
 8006f88:	4313      	orrs	r3, r2
 8006f8a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	697a      	ldr	r2, [r7, #20]
 8006f90:	609a      	str	r2, [r3, #8]
}
 8006f92:	bf00      	nop
 8006f94:	371c      	adds	r7, #28
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bc80      	pop	{r7}
 8006f9a:	4770      	bx	lr

08006f9c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b087      	sub	sp, #28
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	60f8      	str	r0, [r7, #12]
 8006fa4:	60b9      	str	r1, [r7, #8]
 8006fa6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	f003 031f 	and.w	r3, r3, #31
 8006fae:	2201      	movs	r2, #1
 8006fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8006fb4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	6a1a      	ldr	r2, [r3, #32]
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	43db      	mvns	r3, r3
 8006fbe:	401a      	ands	r2, r3
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	6a1a      	ldr	r2, [r3, #32]
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	f003 031f 	and.w	r3, r3, #31
 8006fce:	6879      	ldr	r1, [r7, #4]
 8006fd0:	fa01 f303 	lsl.w	r3, r1, r3
 8006fd4:	431a      	orrs	r2, r3
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	621a      	str	r2, [r3, #32]
}
 8006fda:	bf00      	nop
 8006fdc:	371c      	adds	r7, #28
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bc80      	pop	{r7}
 8006fe2:	4770      	bx	lr

08006fe4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b085      	sub	sp, #20
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
 8006fec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ff4:	2b01      	cmp	r3, #1
 8006ff6:	d101      	bne.n	8006ffc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ff8:	2302      	movs	r3, #2
 8006ffa:	e050      	b.n	800709e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2201      	movs	r2, #1
 8007000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2202      	movs	r2, #2
 8007008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	689b      	ldr	r3, [r3, #8]
 800701a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007022:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	68fa      	ldr	r2, [r7, #12]
 800702a:	4313      	orrs	r3, r2
 800702c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	68fa      	ldr	r2, [r7, #12]
 8007034:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a1b      	ldr	r2, [pc, #108]	; (80070a8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d018      	beq.n	8007072 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4a19      	ldr	r2, [pc, #100]	; (80070ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d013      	beq.n	8007072 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007052:	d00e      	beq.n	8007072 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a15      	ldr	r2, [pc, #84]	; (80070b0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d009      	beq.n	8007072 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4a14      	ldr	r2, [pc, #80]	; (80070b4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d004      	beq.n	8007072 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a12      	ldr	r2, [pc, #72]	; (80070b8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d10c      	bne.n	800708c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007078:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	68ba      	ldr	r2, [r7, #8]
 8007080:	4313      	orrs	r3, r2
 8007082:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	68ba      	ldr	r2, [r7, #8]
 800708a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2201      	movs	r2, #1
 8007090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2200      	movs	r2, #0
 8007098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800709c:	2300      	movs	r3, #0
}
 800709e:	4618      	mov	r0, r3
 80070a0:	3714      	adds	r7, #20
 80070a2:	46bd      	mov	sp, r7
 80070a4:	bc80      	pop	{r7}
 80070a6:	4770      	bx	lr
 80070a8:	40012c00 	.word	0x40012c00
 80070ac:	40013400 	.word	0x40013400
 80070b0:	40000400 	.word	0x40000400
 80070b4:	40000800 	.word	0x40000800
 80070b8:	40000c00 	.word	0x40000c00

080070bc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80070bc:	b480      	push	{r7}
 80070be:	b085      	sub	sp, #20
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
 80070c4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80070c6:	2300      	movs	r3, #0
 80070c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070d0:	2b01      	cmp	r3, #1
 80070d2:	d101      	bne.n	80070d8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80070d4:	2302      	movs	r3, #2
 80070d6:	e03d      	b.n	8007154 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2201      	movs	r2, #1
 80070dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	68db      	ldr	r3, [r3, #12]
 80070ea:	4313      	orrs	r3, r2
 80070ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	689b      	ldr	r3, [r3, #8]
 80070f8:	4313      	orrs	r3, r2
 80070fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	685b      	ldr	r3, [r3, #4]
 8007106:	4313      	orrs	r3, r2
 8007108:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	4313      	orrs	r3, r2
 8007116:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	691b      	ldr	r3, [r3, #16]
 8007122:	4313      	orrs	r3, r2
 8007124:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	695b      	ldr	r3, [r3, #20]
 8007130:	4313      	orrs	r3, r2
 8007132:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	69db      	ldr	r3, [r3, #28]
 800713e:	4313      	orrs	r3, r2
 8007140:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	68fa      	ldr	r2, [r7, #12]
 8007148:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2200      	movs	r2, #0
 800714e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007152:	2300      	movs	r3, #0
}
 8007154:	4618      	mov	r0, r3
 8007156:	3714      	adds	r7, #20
 8007158:	46bd      	mov	sp, r7
 800715a:	bc80      	pop	{r7}
 800715c:	4770      	bx	lr

0800715e <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800715e:	b480      	push	{r7}
 8007160:	b083      	sub	sp, #12
 8007162:	af00      	add	r7, sp, #0
 8007164:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007166:	bf00      	nop
 8007168:	370c      	adds	r7, #12
 800716a:	46bd      	mov	sp, r7
 800716c:	bc80      	pop	{r7}
 800716e:	4770      	bx	lr

08007170 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007170:	b480      	push	{r7}
 8007172:	b083      	sub	sp, #12
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007178:	bf00      	nop
 800717a:	370c      	adds	r7, #12
 800717c:	46bd      	mov	sp, r7
 800717e:	bc80      	pop	{r7}
 8007180:	4770      	bx	lr

08007182 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007182:	b580      	push	{r7, lr}
 8007184:	b082      	sub	sp, #8
 8007186:	af00      	add	r7, sp, #0
 8007188:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d101      	bne.n	8007194 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007190:	2301      	movs	r3, #1
 8007192:	e03f      	b.n	8007214 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800719a:	b2db      	uxtb	r3, r3
 800719c:	2b00      	cmp	r3, #0
 800719e:	d106      	bne.n	80071ae <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2200      	movs	r2, #0
 80071a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f7fc feb3 	bl	8003f14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2224      	movs	r2, #36	; 0x24
 80071b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	68da      	ldr	r2, [r3, #12]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80071c4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f000 fdba 	bl	8007d40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	691a      	ldr	r2, [r3, #16]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80071da:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	695a      	ldr	r2, [r3, #20]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80071ea:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	68da      	ldr	r2, [r3, #12]
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80071fa:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2200      	movs	r2, #0
 8007200:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2220      	movs	r2, #32
 8007206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2220      	movs	r2, #32
 800720e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007212:	2300      	movs	r3, #0
}
 8007214:	4618      	mov	r0, r3
 8007216:	3708      	adds	r7, #8
 8007218:	46bd      	mov	sp, r7
 800721a:	bd80      	pop	{r7, pc}

0800721c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b08a      	sub	sp, #40	; 0x28
 8007220:	af02      	add	r7, sp, #8
 8007222:	60f8      	str	r0, [r7, #12]
 8007224:	60b9      	str	r1, [r7, #8]
 8007226:	603b      	str	r3, [r7, #0]
 8007228:	4613      	mov	r3, r2
 800722a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800722c:	2300      	movs	r3, #0
 800722e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007236:	b2db      	uxtb	r3, r3
 8007238:	2b20      	cmp	r3, #32
 800723a:	d17c      	bne.n	8007336 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d002      	beq.n	8007248 <HAL_UART_Transmit+0x2c>
 8007242:	88fb      	ldrh	r3, [r7, #6]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d101      	bne.n	800724c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007248:	2301      	movs	r3, #1
 800724a:	e075      	b.n	8007338 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007252:	2b01      	cmp	r3, #1
 8007254:	d101      	bne.n	800725a <HAL_UART_Transmit+0x3e>
 8007256:	2302      	movs	r3, #2
 8007258:	e06e      	b.n	8007338 <HAL_UART_Transmit+0x11c>
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2201      	movs	r2, #1
 800725e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2200      	movs	r2, #0
 8007266:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2221      	movs	r2, #33	; 0x21
 800726c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007270:	f7fd fac0 	bl	80047f4 <HAL_GetTick>
 8007274:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	88fa      	ldrh	r2, [r7, #6]
 800727a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	88fa      	ldrh	r2, [r7, #6]
 8007280:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	689b      	ldr	r3, [r3, #8]
 8007286:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800728a:	d108      	bne.n	800729e <HAL_UART_Transmit+0x82>
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	691b      	ldr	r3, [r3, #16]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d104      	bne.n	800729e <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007294:	2300      	movs	r3, #0
 8007296:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	61bb      	str	r3, [r7, #24]
 800729c:	e003      	b.n	80072a6 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800729e:	68bb      	ldr	r3, [r7, #8]
 80072a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80072a2:	2300      	movs	r3, #0
 80072a4:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	2200      	movs	r2, #0
 80072aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80072ae:	e02a      	b.n	8007306 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	9300      	str	r3, [sp, #0]
 80072b4:	697b      	ldr	r3, [r7, #20]
 80072b6:	2200      	movs	r2, #0
 80072b8:	2180      	movs	r1, #128	; 0x80
 80072ba:	68f8      	ldr	r0, [r7, #12]
 80072bc:	f000 fb2c 	bl	8007918 <UART_WaitOnFlagUntilTimeout>
 80072c0:	4603      	mov	r3, r0
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d001      	beq.n	80072ca <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80072c6:	2303      	movs	r3, #3
 80072c8:	e036      	b.n	8007338 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80072ca:	69fb      	ldr	r3, [r7, #28]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d10b      	bne.n	80072e8 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80072d0:	69bb      	ldr	r3, [r7, #24]
 80072d2:	881b      	ldrh	r3, [r3, #0]
 80072d4:	461a      	mov	r2, r3
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80072de:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80072e0:	69bb      	ldr	r3, [r7, #24]
 80072e2:	3302      	adds	r3, #2
 80072e4:	61bb      	str	r3, [r7, #24]
 80072e6:	e007      	b.n	80072f8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80072e8:	69fb      	ldr	r3, [r7, #28]
 80072ea:	781a      	ldrb	r2, [r3, #0]
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80072f2:	69fb      	ldr	r3, [r7, #28]
 80072f4:	3301      	adds	r3, #1
 80072f6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80072fc:	b29b      	uxth	r3, r3
 80072fe:	3b01      	subs	r3, #1
 8007300:	b29a      	uxth	r2, r3
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800730a:	b29b      	uxth	r3, r3
 800730c:	2b00      	cmp	r3, #0
 800730e:	d1cf      	bne.n	80072b0 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	9300      	str	r3, [sp, #0]
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	2200      	movs	r2, #0
 8007318:	2140      	movs	r1, #64	; 0x40
 800731a:	68f8      	ldr	r0, [r7, #12]
 800731c:	f000 fafc 	bl	8007918 <UART_WaitOnFlagUntilTimeout>
 8007320:	4603      	mov	r3, r0
 8007322:	2b00      	cmp	r3, #0
 8007324:	d001      	beq.n	800732a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007326:	2303      	movs	r3, #3
 8007328:	e006      	b.n	8007338 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2220      	movs	r2, #32
 800732e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007332:	2300      	movs	r3, #0
 8007334:	e000      	b.n	8007338 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007336:	2302      	movs	r3, #2
  }
}
 8007338:	4618      	mov	r0, r3
 800733a:	3720      	adds	r7, #32
 800733c:	46bd      	mov	sp, r7
 800733e:	bd80      	pop	{r7, pc}

08007340 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b084      	sub	sp, #16
 8007344:	af00      	add	r7, sp, #0
 8007346:	60f8      	str	r0, [r7, #12]
 8007348:	60b9      	str	r1, [r7, #8]
 800734a:	4613      	mov	r3, r2
 800734c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007354:	b2db      	uxtb	r3, r3
 8007356:	2b20      	cmp	r3, #32
 8007358:	d11d      	bne.n	8007396 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d002      	beq.n	8007366 <HAL_UART_Receive_DMA+0x26>
 8007360:	88fb      	ldrh	r3, [r7, #6]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d101      	bne.n	800736a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	e016      	b.n	8007398 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007370:	2b01      	cmp	r3, #1
 8007372:	d101      	bne.n	8007378 <HAL_UART_Receive_DMA+0x38>
 8007374:	2302      	movs	r3, #2
 8007376:	e00f      	b.n	8007398 <HAL_UART_Receive_DMA+0x58>
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	2201      	movs	r2, #1
 800737c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	2200      	movs	r2, #0
 8007384:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8007386:	88fb      	ldrh	r3, [r7, #6]
 8007388:	461a      	mov	r2, r3
 800738a:	68b9      	ldr	r1, [r7, #8]
 800738c:	68f8      	ldr	r0, [r7, #12]
 800738e:	f000 fb0d 	bl	80079ac <UART_Start_Receive_DMA>
 8007392:	4603      	mov	r3, r0
 8007394:	e000      	b.n	8007398 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007396:	2302      	movs	r3, #2
  }
}
 8007398:	4618      	mov	r0, r3
 800739a:	3710      	adds	r7, #16
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}

080073a0 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b086      	sub	sp, #24
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	60f8      	str	r0, [r7, #12]
 80073a8:	60b9      	str	r1, [r7, #8]
 80073aa:	4613      	mov	r3, r2
 80073ac:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80073b4:	b2db      	uxtb	r3, r3
 80073b6:	2b20      	cmp	r3, #32
 80073b8:	d13c      	bne.n	8007434 <HAL_UARTEx_ReceiveToIdle_DMA+0x94>
  {
    if ((pData == NULL) || (Size == 0U))
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d002      	beq.n	80073c6 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80073c0:	88fb      	ldrh	r3, [r7, #6]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d101      	bne.n	80073ca <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80073c6:	2301      	movs	r3, #1
 80073c8:	e035      	b.n	8007436 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
    }

    __HAL_LOCK(huart);
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	d101      	bne.n	80073d8 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 80073d4:	2302      	movs	r3, #2
 80073d6:	e02e      	b.n	8007436 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	2201      	movs	r2, #1
 80073dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	2201      	movs	r2, #1
 80073e4:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80073e6:	88fb      	ldrh	r3, [r7, #6]
 80073e8:	461a      	mov	r2, r3
 80073ea:	68b9      	ldr	r1, [r7, #8]
 80073ec:	68f8      	ldr	r0, [r7, #12]
 80073ee:	f000 fadd 	bl	80079ac <UART_Start_Receive_DMA>
 80073f2:	4603      	mov	r3, r0
 80073f4:	75fb      	strb	r3, [r7, #23]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80073f6:	7dfb      	ldrb	r3, [r7, #23]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d119      	bne.n	8007430 <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007400:	2b01      	cmp	r3, #1
 8007402:	d113      	bne.n	800742c <HAL_UARTEx_ReceiveToIdle_DMA+0x8c>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007404:	2300      	movs	r3, #0
 8007406:	613b      	str	r3, [r7, #16]
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	613b      	str	r3, [r7, #16]
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	613b      	str	r3, [r7, #16]
 8007418:	693b      	ldr	r3, [r7, #16]
        SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	68da      	ldr	r2, [r3, #12]
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f042 0210 	orr.w	r2, r2, #16
 8007428:	60da      	str	r2, [r3, #12]
 800742a:	e001      	b.n	8007430 <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800742c:	2301      	movs	r3, #1
 800742e:	75fb      	strb	r3, [r7, #23]
      }
    }

    return status;
 8007430:	7dfb      	ldrb	r3, [r7, #23]
 8007432:	e000      	b.n	8007436 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
  }
  else
  {
    return HAL_BUSY;
 8007434:	2302      	movs	r3, #2
  }
}
 8007436:	4618      	mov	r0, r3
 8007438:	3718      	adds	r7, #24
 800743a:	46bd      	mov	sp, r7
 800743c:	bd80      	pop	{r7, pc}
	...

08007440 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b08a      	sub	sp, #40	; 0x28
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	68db      	ldr	r3, [r3, #12]
 8007456:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	695b      	ldr	r3, [r3, #20]
 800745e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8007460:	2300      	movs	r3, #0
 8007462:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8007464:	2300      	movs	r3, #0
 8007466:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800746a:	f003 030f 	and.w	r3, r3, #15
 800746e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8007470:	69bb      	ldr	r3, [r7, #24]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d10d      	bne.n	8007492 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007478:	f003 0320 	and.w	r3, r3, #32
 800747c:	2b00      	cmp	r3, #0
 800747e:	d008      	beq.n	8007492 <HAL_UART_IRQHandler+0x52>
 8007480:	6a3b      	ldr	r3, [r7, #32]
 8007482:	f003 0320 	and.w	r3, r3, #32
 8007486:	2b00      	cmp	r3, #0
 8007488:	d003      	beq.n	8007492 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f000 fbae 	bl	8007bec <UART_Receive_IT>
      return;
 8007490:	e17b      	b.n	800778a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007492:	69bb      	ldr	r3, [r7, #24]
 8007494:	2b00      	cmp	r3, #0
 8007496:	f000 80b1 	beq.w	80075fc <HAL_UART_IRQHandler+0x1bc>
 800749a:	69fb      	ldr	r3, [r7, #28]
 800749c:	f003 0301 	and.w	r3, r3, #1
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d105      	bne.n	80074b0 <HAL_UART_IRQHandler+0x70>
 80074a4:	6a3b      	ldr	r3, [r7, #32]
 80074a6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	f000 80a6 	beq.w	80075fc <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80074b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074b2:	f003 0301 	and.w	r3, r3, #1
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d00a      	beq.n	80074d0 <HAL_UART_IRQHandler+0x90>
 80074ba:	6a3b      	ldr	r3, [r7, #32]
 80074bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d005      	beq.n	80074d0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074c8:	f043 0201 	orr.w	r2, r3, #1
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80074d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d2:	f003 0304 	and.w	r3, r3, #4
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d00a      	beq.n	80074f0 <HAL_UART_IRQHandler+0xb0>
 80074da:	69fb      	ldr	r3, [r7, #28]
 80074dc:	f003 0301 	and.w	r3, r3, #1
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d005      	beq.n	80074f0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074e8:	f043 0202 	orr.w	r2, r3, #2
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80074f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f2:	f003 0302 	and.w	r3, r3, #2
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d00a      	beq.n	8007510 <HAL_UART_IRQHandler+0xd0>
 80074fa:	69fb      	ldr	r3, [r7, #28]
 80074fc:	f003 0301 	and.w	r3, r3, #1
 8007500:	2b00      	cmp	r3, #0
 8007502:	d005      	beq.n	8007510 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007508:	f043 0204 	orr.w	r2, r3, #4
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007512:	f003 0308 	and.w	r3, r3, #8
 8007516:	2b00      	cmp	r3, #0
 8007518:	d00f      	beq.n	800753a <HAL_UART_IRQHandler+0xfa>
 800751a:	6a3b      	ldr	r3, [r7, #32]
 800751c:	f003 0320 	and.w	r3, r3, #32
 8007520:	2b00      	cmp	r3, #0
 8007522:	d104      	bne.n	800752e <HAL_UART_IRQHandler+0xee>
 8007524:	69fb      	ldr	r3, [r7, #28]
 8007526:	f003 0301 	and.w	r3, r3, #1
 800752a:	2b00      	cmp	r3, #0
 800752c:	d005      	beq.n	800753a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007532:	f043 0208 	orr.w	r2, r3, #8
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800753e:	2b00      	cmp	r3, #0
 8007540:	f000 811e 	beq.w	8007780 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007546:	f003 0320 	and.w	r3, r3, #32
 800754a:	2b00      	cmp	r3, #0
 800754c:	d007      	beq.n	800755e <HAL_UART_IRQHandler+0x11e>
 800754e:	6a3b      	ldr	r3, [r7, #32]
 8007550:	f003 0320 	and.w	r3, r3, #32
 8007554:	2b00      	cmp	r3, #0
 8007556:	d002      	beq.n	800755e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f000 fb47 	bl	8007bec <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	695b      	ldr	r3, [r3, #20]
 8007564:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007568:	2b00      	cmp	r3, #0
 800756a:	bf14      	ite	ne
 800756c:	2301      	movne	r3, #1
 800756e:	2300      	moveq	r3, #0
 8007570:	b2db      	uxtb	r3, r3
 8007572:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007578:	f003 0308 	and.w	r3, r3, #8
 800757c:	2b00      	cmp	r3, #0
 800757e:	d102      	bne.n	8007586 <HAL_UART_IRQHandler+0x146>
 8007580:	697b      	ldr	r3, [r7, #20]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d031      	beq.n	80075ea <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f000 fa89 	bl	8007a9e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	695b      	ldr	r3, [r3, #20]
 8007592:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007596:	2b00      	cmp	r3, #0
 8007598:	d023      	beq.n	80075e2 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	695a      	ldr	r2, [r3, #20]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80075a8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d013      	beq.n	80075da <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075b6:	4a76      	ldr	r2, [pc, #472]	; (8007790 <HAL_UART_IRQHandler+0x350>)
 80075b8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075be:	4618      	mov	r0, r3
 80075c0:	f7fd fb40 	bl	8004c44 <HAL_DMA_Abort_IT>
 80075c4:	4603      	mov	r3, r0
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d016      	beq.n	80075f8 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075d0:	687a      	ldr	r2, [r7, #4]
 80075d2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80075d4:	4610      	mov	r0, r2
 80075d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075d8:	e00e      	b.n	80075f8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f7fc fe40 	bl	8004260 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075e0:	e00a      	b.n	80075f8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80075e2:	6878      	ldr	r0, [r7, #4]
 80075e4:	f7fc fe3c 	bl	8004260 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075e8:	e006      	b.n	80075f8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80075ea:	6878      	ldr	r0, [r7, #4]
 80075ec:	f7fc fe38 	bl	8004260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2200      	movs	r2, #0
 80075f4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80075f6:	e0c3      	b.n	8007780 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075f8:	bf00      	nop
    return;
 80075fa:	e0c1      	b.n	8007780 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007600:	2b01      	cmp	r3, #1
 8007602:	f040 80a1 	bne.w	8007748 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8007606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007608:	f003 0310 	and.w	r3, r3, #16
 800760c:	2b00      	cmp	r3, #0
 800760e:	f000 809b 	beq.w	8007748 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8007612:	6a3b      	ldr	r3, [r7, #32]
 8007614:	f003 0310 	and.w	r3, r3, #16
 8007618:	2b00      	cmp	r3, #0
 800761a:	f000 8095 	beq.w	8007748 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800761e:	2300      	movs	r3, #0
 8007620:	60fb      	str	r3, [r7, #12]
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	60fb      	str	r3, [r7, #12]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	60fb      	str	r3, [r7, #12]
 8007632:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	695b      	ldr	r3, [r3, #20]
 800763a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800763e:	2b00      	cmp	r3, #0
 8007640:	d04e      	beq.n	80076e0 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	685b      	ldr	r3, [r3, #4]
 800764a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800764c:	8a3b      	ldrh	r3, [r7, #16]
 800764e:	2b00      	cmp	r3, #0
 8007650:	f000 8098 	beq.w	8007784 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007658:	8a3a      	ldrh	r2, [r7, #16]
 800765a:	429a      	cmp	r2, r3
 800765c:	f080 8092 	bcs.w	8007784 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	8a3a      	ldrh	r2, [r7, #16]
 8007664:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800766a:	699b      	ldr	r3, [r3, #24]
 800766c:	2b20      	cmp	r3, #32
 800766e:	d02b      	beq.n	80076c8 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	68da      	ldr	r2, [r3, #12]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800767e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	695a      	ldr	r2, [r3, #20]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f022 0201 	bic.w	r2, r2, #1
 800768e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	695a      	ldr	r2, [r3, #20]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800769e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2220      	movs	r2, #32
 80076a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2200      	movs	r2, #0
 80076ac:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	68da      	ldr	r2, [r3, #12]
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f022 0210 	bic.w	r2, r2, #16
 80076bc:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076c2:	4618      	mov	r0, r3
 80076c4:	f7fd fa83 	bl	8004bce <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80076d0:	b29b      	uxth	r3, r3
 80076d2:	1ad3      	subs	r3, r2, r3
 80076d4:	b29b      	uxth	r3, r3
 80076d6:	4619      	mov	r1, r3
 80076d8:	6878      	ldr	r0, [r7, #4]
 80076da:	f7fc fde3 	bl	80042a4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80076de:	e051      	b.n	8007784 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80076e8:	b29b      	uxth	r3, r3
 80076ea:	1ad3      	subs	r3, r2, r3
 80076ec:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80076f2:	b29b      	uxth	r3, r3
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d047      	beq.n	8007788 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80076f8:	8a7b      	ldrh	r3, [r7, #18]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d044      	beq.n	8007788 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	68da      	ldr	r2, [r3, #12]
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800770c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	695a      	ldr	r2, [r3, #20]
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f022 0201 	bic.w	r2, r2, #1
 800771c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2220      	movs	r2, #32
 8007722:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2200      	movs	r2, #0
 800772a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	68da      	ldr	r2, [r3, #12]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f022 0210 	bic.w	r2, r2, #16
 800773a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800773c:	8a7b      	ldrh	r3, [r7, #18]
 800773e:	4619      	mov	r1, r3
 8007740:	6878      	ldr	r0, [r7, #4]
 8007742:	f7fc fdaf 	bl	80042a4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007746:	e01f      	b.n	8007788 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800774a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800774e:	2b00      	cmp	r3, #0
 8007750:	d008      	beq.n	8007764 <HAL_UART_IRQHandler+0x324>
 8007752:	6a3b      	ldr	r3, [r7, #32]
 8007754:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007758:	2b00      	cmp	r3, #0
 800775a:	d003      	beq.n	8007764 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 800775c:	6878      	ldr	r0, [r7, #4]
 800775e:	f000 f9de 	bl	8007b1e <UART_Transmit_IT>
    return;
 8007762:	e012      	b.n	800778a <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800776a:	2b00      	cmp	r3, #0
 800776c:	d00d      	beq.n	800778a <HAL_UART_IRQHandler+0x34a>
 800776e:	6a3b      	ldr	r3, [r7, #32]
 8007770:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007774:	2b00      	cmp	r3, #0
 8007776:	d008      	beq.n	800778a <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f000 fa1f 	bl	8007bbc <UART_EndTransmit_IT>
    return;
 800777e:	e004      	b.n	800778a <HAL_UART_IRQHandler+0x34a>
    return;
 8007780:	bf00      	nop
 8007782:	e002      	b.n	800778a <HAL_UART_IRQHandler+0x34a>
      return;
 8007784:	bf00      	nop
 8007786:	e000      	b.n	800778a <HAL_UART_IRQHandler+0x34a>
      return;
 8007788:	bf00      	nop
  }
}
 800778a:	3728      	adds	r7, #40	; 0x28
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}
 8007790:	08007af7 	.word	0x08007af7

08007794 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007794:	b480      	push	{r7}
 8007796:	b083      	sub	sp, #12
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800779c:	bf00      	nop
 800779e:	370c      	adds	r7, #12
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bc80      	pop	{r7}
 80077a4:	4770      	bx	lr

080077a6 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80077a6:	b480      	push	{r7}
 80077a8:	b083      	sub	sp, #12
 80077aa:	af00      	add	r7, sp, #0
 80077ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80077ae:	bf00      	nop
 80077b0:	370c      	adds	r7, #12
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bc80      	pop	{r7}
 80077b6:	4770      	bx	lr

080077b8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077c4:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f003 0320 	and.w	r3, r3, #32
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d12a      	bne.n	800782a <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2200      	movs	r2, #0
 80077d8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	68da      	ldr	r2, [r3, #12]
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80077e8:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	695a      	ldr	r2, [r3, #20]
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f022 0201 	bic.w	r2, r2, #1
 80077f8:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	695a      	ldr	r2, [r3, #20]
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007808:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	2220      	movs	r2, #32
 800780e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007816:	2b01      	cmp	r3, #1
 8007818:	d107      	bne.n	800782a <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	68da      	ldr	r2, [r3, #12]
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f022 0210 	bic.w	r2, r2, #16
 8007828:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800782e:	2b01      	cmp	r3, #1
 8007830:	d106      	bne.n	8007840 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007836:	4619      	mov	r1, r3
 8007838:	68f8      	ldr	r0, [r7, #12]
 800783a:	f7fc fd33 	bl	80042a4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800783e:	e002      	b.n	8007846 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8007840:	68f8      	ldr	r0, [r7, #12]
 8007842:	f7fb f88f 	bl	8002964 <HAL_UART_RxCpltCallback>
}
 8007846:	bf00      	nop
 8007848:	3710      	adds	r7, #16
 800784a:	46bd      	mov	sp, r7
 800784c:	bd80      	pop	{r7, pc}

0800784e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800784e:	b580      	push	{r7, lr}
 8007850:	b084      	sub	sp, #16
 8007852:	af00      	add	r7, sp, #0
 8007854:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800785a:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007860:	2b01      	cmp	r3, #1
 8007862:	d108      	bne.n	8007876 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007868:	085b      	lsrs	r3, r3, #1
 800786a:	b29b      	uxth	r3, r3
 800786c:	4619      	mov	r1, r3
 800786e:	68f8      	ldr	r0, [r7, #12]
 8007870:	f7fc fd18 	bl	80042a4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007874:	e002      	b.n	800787c <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8007876:	68f8      	ldr	r0, [r7, #12]
 8007878:	f7ff ff95 	bl	80077a6 <HAL_UART_RxHalfCpltCallback>
}
 800787c:	bf00      	nop
 800787e:	3710      	adds	r7, #16
 8007880:	46bd      	mov	sp, r7
 8007882:	bd80      	pop	{r7, pc}

08007884 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b084      	sub	sp, #16
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800788c:	2300      	movs	r3, #0
 800788e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007894:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	695b      	ldr	r3, [r3, #20]
 800789c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	bf14      	ite	ne
 80078a4:	2301      	movne	r3, #1
 80078a6:	2300      	moveq	r3, #0
 80078a8:	b2db      	uxtb	r3, r3
 80078aa:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078b2:	b2db      	uxtb	r3, r3
 80078b4:	2b21      	cmp	r3, #33	; 0x21
 80078b6:	d108      	bne.n	80078ca <UART_DMAError+0x46>
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d005      	beq.n	80078ca <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	2200      	movs	r2, #0
 80078c2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80078c4:	68b8      	ldr	r0, [r7, #8]
 80078c6:	f000 f8d5 	bl	8007a74 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	695b      	ldr	r3, [r3, #20]
 80078d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	bf14      	ite	ne
 80078d8:	2301      	movne	r3, #1
 80078da:	2300      	moveq	r3, #0
 80078dc:	b2db      	uxtb	r3, r3
 80078de:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80078e6:	b2db      	uxtb	r3, r3
 80078e8:	2b22      	cmp	r3, #34	; 0x22
 80078ea:	d108      	bne.n	80078fe <UART_DMAError+0x7a>
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d005      	beq.n	80078fe <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	2200      	movs	r2, #0
 80078f6:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80078f8:	68b8      	ldr	r0, [r7, #8]
 80078fa:	f000 f8d0 	bl	8007a9e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007902:	f043 0210 	orr.w	r2, r3, #16
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800790a:	68b8      	ldr	r0, [r7, #8]
 800790c:	f7fc fca8 	bl	8004260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007910:	bf00      	nop
 8007912:	3710      	adds	r7, #16
 8007914:	46bd      	mov	sp, r7
 8007916:	bd80      	pop	{r7, pc}

08007918 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b084      	sub	sp, #16
 800791c:	af00      	add	r7, sp, #0
 800791e:	60f8      	str	r0, [r7, #12]
 8007920:	60b9      	str	r1, [r7, #8]
 8007922:	603b      	str	r3, [r7, #0]
 8007924:	4613      	mov	r3, r2
 8007926:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007928:	e02c      	b.n	8007984 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800792a:	69bb      	ldr	r3, [r7, #24]
 800792c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007930:	d028      	beq.n	8007984 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007932:	69bb      	ldr	r3, [r7, #24]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d007      	beq.n	8007948 <UART_WaitOnFlagUntilTimeout+0x30>
 8007938:	f7fc ff5c 	bl	80047f4 <HAL_GetTick>
 800793c:	4602      	mov	r2, r0
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	1ad3      	subs	r3, r2, r3
 8007942:	69ba      	ldr	r2, [r7, #24]
 8007944:	429a      	cmp	r2, r3
 8007946:	d21d      	bcs.n	8007984 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	68da      	ldr	r2, [r3, #12]
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007956:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	695a      	ldr	r2, [r3, #20]
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f022 0201 	bic.w	r2, r2, #1
 8007966:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	2220      	movs	r2, #32
 800796c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2220      	movs	r2, #32
 8007974:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	2200      	movs	r2, #0
 800797c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007980:	2303      	movs	r3, #3
 8007982:	e00f      	b.n	80079a4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	681a      	ldr	r2, [r3, #0]
 800798a:	68bb      	ldr	r3, [r7, #8]
 800798c:	4013      	ands	r3, r2
 800798e:	68ba      	ldr	r2, [r7, #8]
 8007990:	429a      	cmp	r2, r3
 8007992:	bf0c      	ite	eq
 8007994:	2301      	moveq	r3, #1
 8007996:	2300      	movne	r3, #0
 8007998:	b2db      	uxtb	r3, r3
 800799a:	461a      	mov	r2, r3
 800799c:	79fb      	ldrb	r3, [r7, #7]
 800799e:	429a      	cmp	r2, r3
 80079a0:	d0c3      	beq.n	800792a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80079a2:	2300      	movs	r3, #0
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	3710      	adds	r7, #16
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bd80      	pop	{r7, pc}

080079ac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b086      	sub	sp, #24
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	60f8      	str	r0, [r7, #12]
 80079b4:	60b9      	str	r1, [r7, #8]
 80079b6:	4613      	mov	r3, r2
 80079b8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80079ba:	68ba      	ldr	r2, [r7, #8]
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	88fa      	ldrh	r2, [r7, #6]
 80079c4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	2200      	movs	r2, #0
 80079ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2222      	movs	r2, #34	; 0x22
 80079d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079d8:	4a23      	ldr	r2, [pc, #140]	; (8007a68 <UART_Start_Receive_DMA+0xbc>)
 80079da:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079e0:	4a22      	ldr	r2, [pc, #136]	; (8007a6c <UART_Start_Receive_DMA+0xc0>)
 80079e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079e8:	4a21      	ldr	r2, [pc, #132]	; (8007a70 <UART_Start_Receive_DMA+0xc4>)
 80079ea:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079f0:	2200      	movs	r2, #0
 80079f2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80079f4:	f107 0308 	add.w	r3, r7, #8
 80079f8:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	3304      	adds	r3, #4
 8007a04:	4619      	mov	r1, r3
 8007a06:	697b      	ldr	r3, [r7, #20]
 8007a08:	681a      	ldr	r2, [r3, #0]
 8007a0a:	88fb      	ldrh	r3, [r7, #6]
 8007a0c:	f7fd f880 	bl	8004b10 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007a10:	2300      	movs	r3, #0
 8007a12:	613b      	str	r3, [r7, #16]
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	613b      	str	r3, [r7, #16]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	613b      	str	r3, [r7, #16]
 8007a24:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	68da      	ldr	r2, [r3, #12]
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a3c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	695a      	ldr	r2, [r3, #20]
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f042 0201 	orr.w	r2, r2, #1
 8007a4c:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	695a      	ldr	r2, [r3, #20]
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a5c:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8007a5e:	2300      	movs	r3, #0
}
 8007a60:	4618      	mov	r0, r3
 8007a62:	3718      	adds	r7, #24
 8007a64:	46bd      	mov	sp, r7
 8007a66:	bd80      	pop	{r7, pc}
 8007a68:	080077b9 	.word	0x080077b9
 8007a6c:	0800784f 	.word	0x0800784f
 8007a70:	08007885 	.word	0x08007885

08007a74 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007a74:	b480      	push	{r7}
 8007a76:	b083      	sub	sp, #12
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	68da      	ldr	r2, [r3, #12]
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007a8a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2220      	movs	r2, #32
 8007a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007a94:	bf00      	nop
 8007a96:	370c      	adds	r7, #12
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bc80      	pop	{r7}
 8007a9c:	4770      	bx	lr

08007a9e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007a9e:	b480      	push	{r7}
 8007aa0:	b083      	sub	sp, #12
 8007aa2:	af00      	add	r7, sp, #0
 8007aa4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	68da      	ldr	r2, [r3, #12]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007ab4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	695a      	ldr	r2, [r3, #20]
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f022 0201 	bic.w	r2, r2, #1
 8007ac4:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aca:	2b01      	cmp	r3, #1
 8007acc:	d107      	bne.n	8007ade <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	68da      	ldr	r2, [r3, #12]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f022 0210 	bic.w	r2, r2, #16
 8007adc:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2220      	movs	r2, #32
 8007ae2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007aec:	bf00      	nop
 8007aee:	370c      	adds	r7, #12
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bc80      	pop	{r7}
 8007af4:	4770      	bx	lr

08007af6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007af6:	b580      	push	{r7, lr}
 8007af8:	b084      	sub	sp, #16
 8007afa:	af00      	add	r7, sp, #0
 8007afc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b02:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	2200      	movs	r2, #0
 8007b08:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b10:	68f8      	ldr	r0, [r7, #12]
 8007b12:	f7fc fba5 	bl	8004260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b16:	bf00      	nop
 8007b18:	3710      	adds	r7, #16
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bd80      	pop	{r7, pc}

08007b1e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007b1e:	b480      	push	{r7}
 8007b20:	b085      	sub	sp, #20
 8007b22:	af00      	add	r7, sp, #0
 8007b24:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b2c:	b2db      	uxtb	r3, r3
 8007b2e:	2b21      	cmp	r3, #33	; 0x21
 8007b30:	d13e      	bne.n	8007bb0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	689b      	ldr	r3, [r3, #8]
 8007b36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b3a:	d114      	bne.n	8007b66 <UART_Transmit_IT+0x48>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	691b      	ldr	r3, [r3, #16]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d110      	bne.n	8007b66 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6a1b      	ldr	r3, [r3, #32]
 8007b48:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	881b      	ldrh	r3, [r3, #0]
 8007b4e:	461a      	mov	r2, r3
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007b58:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6a1b      	ldr	r3, [r3, #32]
 8007b5e:	1c9a      	adds	r2, r3, #2
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	621a      	str	r2, [r3, #32]
 8007b64:	e008      	b.n	8007b78 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6a1b      	ldr	r3, [r3, #32]
 8007b6a:	1c59      	adds	r1, r3, #1
 8007b6c:	687a      	ldr	r2, [r7, #4]
 8007b6e:	6211      	str	r1, [r2, #32]
 8007b70:	781a      	ldrb	r2, [r3, #0]
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	3b01      	subs	r3, #1
 8007b80:	b29b      	uxth	r3, r3
 8007b82:	687a      	ldr	r2, [r7, #4]
 8007b84:	4619      	mov	r1, r3
 8007b86:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d10f      	bne.n	8007bac <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	68da      	ldr	r2, [r3, #12]
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007b9a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	68da      	ldr	r2, [r3, #12]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007baa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007bac:	2300      	movs	r3, #0
 8007bae:	e000      	b.n	8007bb2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007bb0:	2302      	movs	r3, #2
  }
}
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	3714      	adds	r7, #20
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bc80      	pop	{r7}
 8007bba:	4770      	bx	lr

08007bbc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b082      	sub	sp, #8
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	68da      	ldr	r2, [r3, #12]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007bd2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2220      	movs	r2, #32
 8007bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007bdc:	6878      	ldr	r0, [r7, #4]
 8007bde:	f7ff fdd9 	bl	8007794 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007be2:	2300      	movs	r3, #0
}
 8007be4:	4618      	mov	r0, r3
 8007be6:	3708      	adds	r7, #8
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}

08007bec <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b086      	sub	sp, #24
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007bfa:	b2db      	uxtb	r3, r3
 8007bfc:	2b22      	cmp	r3, #34	; 0x22
 8007bfe:	f040 8099 	bne.w	8007d34 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	689b      	ldr	r3, [r3, #8]
 8007c06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c0a:	d117      	bne.n	8007c3c <UART_Receive_IT+0x50>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	691b      	ldr	r3, [r3, #16]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d113      	bne.n	8007c3c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007c14:	2300      	movs	r3, #0
 8007c16:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c1c:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	b29b      	uxth	r3, r3
 8007c26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c2a:	b29a      	uxth	r2, r3
 8007c2c:	693b      	ldr	r3, [r7, #16]
 8007c2e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c34:	1c9a      	adds	r2, r3, #2
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	629a      	str	r2, [r3, #40]	; 0x28
 8007c3a:	e026      	b.n	8007c8a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c40:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8007c42:	2300      	movs	r3, #0
 8007c44:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	689b      	ldr	r3, [r3, #8]
 8007c4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c4e:	d007      	beq.n	8007c60 <UART_Receive_IT+0x74>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	689b      	ldr	r3, [r3, #8]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d10a      	bne.n	8007c6e <UART_Receive_IT+0x82>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	691b      	ldr	r3, [r3, #16]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d106      	bne.n	8007c6e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	685b      	ldr	r3, [r3, #4]
 8007c66:	b2da      	uxtb	r2, r3
 8007c68:	697b      	ldr	r3, [r7, #20]
 8007c6a:	701a      	strb	r2, [r3, #0]
 8007c6c:	e008      	b.n	8007c80 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	685b      	ldr	r3, [r3, #4]
 8007c74:	b2db      	uxtb	r3, r3
 8007c76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c7a:	b2da      	uxtb	r2, r3
 8007c7c:	697b      	ldr	r3, [r7, #20]
 8007c7e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c84:	1c5a      	adds	r2, r3, #1
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007c8e:	b29b      	uxth	r3, r3
 8007c90:	3b01      	subs	r3, #1
 8007c92:	b29b      	uxth	r3, r3
 8007c94:	687a      	ldr	r2, [r7, #4]
 8007c96:	4619      	mov	r1, r3
 8007c98:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d148      	bne.n	8007d30 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	68da      	ldr	r2, [r3, #12]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f022 0220 	bic.w	r2, r2, #32
 8007cac:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	68da      	ldr	r2, [r3, #12]
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007cbc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	695a      	ldr	r2, [r3, #20]
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f022 0201 	bic.w	r2, r2, #1
 8007ccc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2220      	movs	r2, #32
 8007cd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cda:	2b01      	cmp	r3, #1
 8007cdc:	d123      	bne.n	8007d26 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	68da      	ldr	r2, [r3, #12]
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f022 0210 	bic.w	r2, r2, #16
 8007cf2:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f003 0310 	and.w	r3, r3, #16
 8007cfe:	2b10      	cmp	r3, #16
 8007d00:	d10a      	bne.n	8007d18 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007d02:	2300      	movs	r3, #0
 8007d04:	60fb      	str	r3, [r7, #12]
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	60fb      	str	r3, [r7, #12]
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	60fb      	str	r3, [r7, #12]
 8007d16:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007d1c:	4619      	mov	r1, r3
 8007d1e:	6878      	ldr	r0, [r7, #4]
 8007d20:	f7fc fac0 	bl	80042a4 <HAL_UARTEx_RxEventCallback>
 8007d24:	e002      	b.n	8007d2c <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007d26:	6878      	ldr	r0, [r7, #4]
 8007d28:	f7fa fe1c 	bl	8002964 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	e002      	b.n	8007d36 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8007d30:	2300      	movs	r3, #0
 8007d32:	e000      	b.n	8007d36 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8007d34:	2302      	movs	r3, #2
  }
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3718      	adds	r7, #24
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}
	...

08007d40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b084      	sub	sp, #16
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	691b      	ldr	r3, [r3, #16]
 8007d4e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	68da      	ldr	r2, [r3, #12]
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	430a      	orrs	r2, r1
 8007d5c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	689a      	ldr	r2, [r3, #8]
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	691b      	ldr	r3, [r3, #16]
 8007d66:	431a      	orrs	r2, r3
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	695b      	ldr	r3, [r3, #20]
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	68db      	ldr	r3, [r3, #12]
 8007d76:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007d7a:	f023 030c 	bic.w	r3, r3, #12
 8007d7e:	687a      	ldr	r2, [r7, #4]
 8007d80:	6812      	ldr	r2, [r2, #0]
 8007d82:	68b9      	ldr	r1, [r7, #8]
 8007d84:	430b      	orrs	r3, r1
 8007d86:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	695b      	ldr	r3, [r3, #20]
 8007d8e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	699a      	ldr	r2, [r3, #24]
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	430a      	orrs	r2, r1
 8007d9c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a2c      	ldr	r2, [pc, #176]	; (8007e54 <UART_SetConfig+0x114>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d103      	bne.n	8007db0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007da8:	f7fe f86a 	bl	8005e80 <HAL_RCC_GetPCLK2Freq>
 8007dac:	60f8      	str	r0, [r7, #12]
 8007dae:	e002      	b.n	8007db6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007db0:	f7fe f852 	bl	8005e58 <HAL_RCC_GetPCLK1Freq>
 8007db4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007db6:	68fa      	ldr	r2, [r7, #12]
 8007db8:	4613      	mov	r3, r2
 8007dba:	009b      	lsls	r3, r3, #2
 8007dbc:	4413      	add	r3, r2
 8007dbe:	009a      	lsls	r2, r3, #2
 8007dc0:	441a      	add	r2, r3
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	685b      	ldr	r3, [r3, #4]
 8007dc6:	009b      	lsls	r3, r3, #2
 8007dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dcc:	4a22      	ldr	r2, [pc, #136]	; (8007e58 <UART_SetConfig+0x118>)
 8007dce:	fba2 2303 	umull	r2, r3, r2, r3
 8007dd2:	095b      	lsrs	r3, r3, #5
 8007dd4:	0119      	lsls	r1, r3, #4
 8007dd6:	68fa      	ldr	r2, [r7, #12]
 8007dd8:	4613      	mov	r3, r2
 8007dda:	009b      	lsls	r3, r3, #2
 8007ddc:	4413      	add	r3, r2
 8007dde:	009a      	lsls	r2, r3, #2
 8007de0:	441a      	add	r2, r3
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	685b      	ldr	r3, [r3, #4]
 8007de6:	009b      	lsls	r3, r3, #2
 8007de8:	fbb2 f2f3 	udiv	r2, r2, r3
 8007dec:	4b1a      	ldr	r3, [pc, #104]	; (8007e58 <UART_SetConfig+0x118>)
 8007dee:	fba3 0302 	umull	r0, r3, r3, r2
 8007df2:	095b      	lsrs	r3, r3, #5
 8007df4:	2064      	movs	r0, #100	; 0x64
 8007df6:	fb00 f303 	mul.w	r3, r0, r3
 8007dfa:	1ad3      	subs	r3, r2, r3
 8007dfc:	011b      	lsls	r3, r3, #4
 8007dfe:	3332      	adds	r3, #50	; 0x32
 8007e00:	4a15      	ldr	r2, [pc, #84]	; (8007e58 <UART_SetConfig+0x118>)
 8007e02:	fba2 2303 	umull	r2, r3, r2, r3
 8007e06:	095b      	lsrs	r3, r3, #5
 8007e08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007e0c:	4419      	add	r1, r3
 8007e0e:	68fa      	ldr	r2, [r7, #12]
 8007e10:	4613      	mov	r3, r2
 8007e12:	009b      	lsls	r3, r3, #2
 8007e14:	4413      	add	r3, r2
 8007e16:	009a      	lsls	r2, r3, #2
 8007e18:	441a      	add	r2, r3
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	685b      	ldr	r3, [r3, #4]
 8007e1e:	009b      	lsls	r3, r3, #2
 8007e20:	fbb2 f2f3 	udiv	r2, r2, r3
 8007e24:	4b0c      	ldr	r3, [pc, #48]	; (8007e58 <UART_SetConfig+0x118>)
 8007e26:	fba3 0302 	umull	r0, r3, r3, r2
 8007e2a:	095b      	lsrs	r3, r3, #5
 8007e2c:	2064      	movs	r0, #100	; 0x64
 8007e2e:	fb00 f303 	mul.w	r3, r0, r3
 8007e32:	1ad3      	subs	r3, r2, r3
 8007e34:	011b      	lsls	r3, r3, #4
 8007e36:	3332      	adds	r3, #50	; 0x32
 8007e38:	4a07      	ldr	r2, [pc, #28]	; (8007e58 <UART_SetConfig+0x118>)
 8007e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8007e3e:	095b      	lsrs	r3, r3, #5
 8007e40:	f003 020f 	and.w	r2, r3, #15
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	440a      	add	r2, r1
 8007e4a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007e4c:	bf00      	nop
 8007e4e:	3710      	adds	r7, #16
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bd80      	pop	{r7, pc}
 8007e54:	40013800 	.word	0x40013800
 8007e58:	51eb851f 	.word	0x51eb851f

08007e5c <__errno>:
 8007e5c:	4b01      	ldr	r3, [pc, #4]	; (8007e64 <__errno+0x8>)
 8007e5e:	6818      	ldr	r0, [r3, #0]
 8007e60:	4770      	bx	lr
 8007e62:	bf00      	nop
 8007e64:	20000054 	.word	0x20000054

08007e68 <__libc_init_array>:
 8007e68:	b570      	push	{r4, r5, r6, lr}
 8007e6a:	2600      	movs	r6, #0
 8007e6c:	4d0c      	ldr	r5, [pc, #48]	; (8007ea0 <__libc_init_array+0x38>)
 8007e6e:	4c0d      	ldr	r4, [pc, #52]	; (8007ea4 <__libc_init_array+0x3c>)
 8007e70:	1b64      	subs	r4, r4, r5
 8007e72:	10a4      	asrs	r4, r4, #2
 8007e74:	42a6      	cmp	r6, r4
 8007e76:	d109      	bne.n	8007e8c <__libc_init_array+0x24>
 8007e78:	f004 fd00 	bl	800c87c <_init>
 8007e7c:	2600      	movs	r6, #0
 8007e7e:	4d0a      	ldr	r5, [pc, #40]	; (8007ea8 <__libc_init_array+0x40>)
 8007e80:	4c0a      	ldr	r4, [pc, #40]	; (8007eac <__libc_init_array+0x44>)
 8007e82:	1b64      	subs	r4, r4, r5
 8007e84:	10a4      	asrs	r4, r4, #2
 8007e86:	42a6      	cmp	r6, r4
 8007e88:	d105      	bne.n	8007e96 <__libc_init_array+0x2e>
 8007e8a:	bd70      	pop	{r4, r5, r6, pc}
 8007e8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e90:	4798      	blx	r3
 8007e92:	3601      	adds	r6, #1
 8007e94:	e7ee      	b.n	8007e74 <__libc_init_array+0xc>
 8007e96:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e9a:	4798      	blx	r3
 8007e9c:	3601      	adds	r6, #1
 8007e9e:	e7f2      	b.n	8007e86 <__libc_init_array+0x1e>
 8007ea0:	0800ccb8 	.word	0x0800ccb8
 8007ea4:	0800ccb8 	.word	0x0800ccb8
 8007ea8:	0800ccb8 	.word	0x0800ccb8
 8007eac:	0800ccc0 	.word	0x0800ccc0

08007eb0 <memset>:
 8007eb0:	4603      	mov	r3, r0
 8007eb2:	4402      	add	r2, r0
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d100      	bne.n	8007eba <memset+0xa>
 8007eb8:	4770      	bx	lr
 8007eba:	f803 1b01 	strb.w	r1, [r3], #1
 8007ebe:	e7f9      	b.n	8007eb4 <memset+0x4>

08007ec0 <_vsprintf_r>:
 8007ec0:	b500      	push	{lr}
 8007ec2:	b09b      	sub	sp, #108	; 0x6c
 8007ec4:	9100      	str	r1, [sp, #0]
 8007ec6:	9104      	str	r1, [sp, #16]
 8007ec8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007ecc:	9105      	str	r1, [sp, #20]
 8007ece:	9102      	str	r1, [sp, #8]
 8007ed0:	4905      	ldr	r1, [pc, #20]	; (8007ee8 <_vsprintf_r+0x28>)
 8007ed2:	9103      	str	r1, [sp, #12]
 8007ed4:	4669      	mov	r1, sp
 8007ed6:	f001 ffc7 	bl	8009e68 <_svfprintf_r>
 8007eda:	2200      	movs	r2, #0
 8007edc:	9b00      	ldr	r3, [sp, #0]
 8007ede:	701a      	strb	r2, [r3, #0]
 8007ee0:	b01b      	add	sp, #108	; 0x6c
 8007ee2:	f85d fb04 	ldr.w	pc, [sp], #4
 8007ee6:	bf00      	nop
 8007ee8:	ffff0208 	.word	0xffff0208

08007eec <vsprintf>:
 8007eec:	4613      	mov	r3, r2
 8007eee:	460a      	mov	r2, r1
 8007ef0:	4601      	mov	r1, r0
 8007ef2:	4802      	ldr	r0, [pc, #8]	; (8007efc <vsprintf+0x10>)
 8007ef4:	6800      	ldr	r0, [r0, #0]
 8007ef6:	f7ff bfe3 	b.w	8007ec0 <_vsprintf_r>
 8007efa:	bf00      	nop
 8007efc:	20000054 	.word	0x20000054

08007f00 <__swsetup_r>:
 8007f00:	b538      	push	{r3, r4, r5, lr}
 8007f02:	4b2a      	ldr	r3, [pc, #168]	; (8007fac <__swsetup_r+0xac>)
 8007f04:	4605      	mov	r5, r0
 8007f06:	6818      	ldr	r0, [r3, #0]
 8007f08:	460c      	mov	r4, r1
 8007f0a:	b118      	cbz	r0, 8007f14 <__swsetup_r+0x14>
 8007f0c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007f0e:	b90b      	cbnz	r3, 8007f14 <__swsetup_r+0x14>
 8007f10:	f000 ff94 	bl	8008e3c <__sinit>
 8007f14:	89a3      	ldrh	r3, [r4, #12]
 8007f16:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f1a:	0718      	lsls	r0, r3, #28
 8007f1c:	d422      	bmi.n	8007f64 <__swsetup_r+0x64>
 8007f1e:	06d9      	lsls	r1, r3, #27
 8007f20:	d407      	bmi.n	8007f32 <__swsetup_r+0x32>
 8007f22:	2309      	movs	r3, #9
 8007f24:	602b      	str	r3, [r5, #0]
 8007f26:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007f2a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f2e:	81a3      	strh	r3, [r4, #12]
 8007f30:	e034      	b.n	8007f9c <__swsetup_r+0x9c>
 8007f32:	0758      	lsls	r0, r3, #29
 8007f34:	d512      	bpl.n	8007f5c <__swsetup_r+0x5c>
 8007f36:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007f38:	b141      	cbz	r1, 8007f4c <__swsetup_r+0x4c>
 8007f3a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8007f3e:	4299      	cmp	r1, r3
 8007f40:	d002      	beq.n	8007f48 <__swsetup_r+0x48>
 8007f42:	4628      	mov	r0, r5
 8007f44:	f001 f80a 	bl	8008f5c <_free_r>
 8007f48:	2300      	movs	r3, #0
 8007f4a:	6323      	str	r3, [r4, #48]	; 0x30
 8007f4c:	89a3      	ldrh	r3, [r4, #12]
 8007f4e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007f52:	81a3      	strh	r3, [r4, #12]
 8007f54:	2300      	movs	r3, #0
 8007f56:	6063      	str	r3, [r4, #4]
 8007f58:	6923      	ldr	r3, [r4, #16]
 8007f5a:	6023      	str	r3, [r4, #0]
 8007f5c:	89a3      	ldrh	r3, [r4, #12]
 8007f5e:	f043 0308 	orr.w	r3, r3, #8
 8007f62:	81a3      	strh	r3, [r4, #12]
 8007f64:	6923      	ldr	r3, [r4, #16]
 8007f66:	b94b      	cbnz	r3, 8007f7c <__swsetup_r+0x7c>
 8007f68:	89a3      	ldrh	r3, [r4, #12]
 8007f6a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007f6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f72:	d003      	beq.n	8007f7c <__swsetup_r+0x7c>
 8007f74:	4621      	mov	r1, r4
 8007f76:	4628      	mov	r0, r5
 8007f78:	f001 f904 	bl	8009184 <__smakebuf_r>
 8007f7c:	89a0      	ldrh	r0, [r4, #12]
 8007f7e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f82:	f010 0301 	ands.w	r3, r0, #1
 8007f86:	d00a      	beq.n	8007f9e <__swsetup_r+0x9e>
 8007f88:	2300      	movs	r3, #0
 8007f8a:	60a3      	str	r3, [r4, #8]
 8007f8c:	6963      	ldr	r3, [r4, #20]
 8007f8e:	425b      	negs	r3, r3
 8007f90:	61a3      	str	r3, [r4, #24]
 8007f92:	6923      	ldr	r3, [r4, #16]
 8007f94:	b943      	cbnz	r3, 8007fa8 <__swsetup_r+0xa8>
 8007f96:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007f9a:	d1c4      	bne.n	8007f26 <__swsetup_r+0x26>
 8007f9c:	bd38      	pop	{r3, r4, r5, pc}
 8007f9e:	0781      	lsls	r1, r0, #30
 8007fa0:	bf58      	it	pl
 8007fa2:	6963      	ldrpl	r3, [r4, #20]
 8007fa4:	60a3      	str	r3, [r4, #8]
 8007fa6:	e7f4      	b.n	8007f92 <__swsetup_r+0x92>
 8007fa8:	2000      	movs	r0, #0
 8007faa:	e7f7      	b.n	8007f9c <__swsetup_r+0x9c>
 8007fac:	20000054 	.word	0x20000054

08007fb0 <register_fini>:
 8007fb0:	4b02      	ldr	r3, [pc, #8]	; (8007fbc <register_fini+0xc>)
 8007fb2:	b113      	cbz	r3, 8007fba <register_fini+0xa>
 8007fb4:	4802      	ldr	r0, [pc, #8]	; (8007fc0 <register_fini+0x10>)
 8007fb6:	f000 b805 	b.w	8007fc4 <atexit>
 8007fba:	4770      	bx	lr
 8007fbc:	00000000 	.word	0x00000000
 8007fc0:	08008e8d 	.word	0x08008e8d

08007fc4 <atexit>:
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	4601      	mov	r1, r0
 8007fc8:	461a      	mov	r2, r3
 8007fca:	4618      	mov	r0, r3
 8007fcc:	f003 be40 	b.w	800bc50 <__register_exitproc>

08007fd0 <quorem>:
 8007fd0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fd4:	6903      	ldr	r3, [r0, #16]
 8007fd6:	690c      	ldr	r4, [r1, #16]
 8007fd8:	4607      	mov	r7, r0
 8007fda:	42a3      	cmp	r3, r4
 8007fdc:	f2c0 8082 	blt.w	80080e4 <quorem+0x114>
 8007fe0:	3c01      	subs	r4, #1
 8007fe2:	f100 0514 	add.w	r5, r0, #20
 8007fe6:	f101 0814 	add.w	r8, r1, #20
 8007fea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007fee:	9301      	str	r3, [sp, #4]
 8007ff0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007ff4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007ff8:	3301      	adds	r3, #1
 8007ffa:	429a      	cmp	r2, r3
 8007ffc:	fbb2 f6f3 	udiv	r6, r2, r3
 8008000:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008004:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008008:	d331      	bcc.n	800806e <quorem+0x9e>
 800800a:	f04f 0e00 	mov.w	lr, #0
 800800e:	4640      	mov	r0, r8
 8008010:	46ac      	mov	ip, r5
 8008012:	46f2      	mov	sl, lr
 8008014:	f850 2b04 	ldr.w	r2, [r0], #4
 8008018:	b293      	uxth	r3, r2
 800801a:	fb06 e303 	mla	r3, r6, r3, lr
 800801e:	0c12      	lsrs	r2, r2, #16
 8008020:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008024:	b29b      	uxth	r3, r3
 8008026:	fb06 e202 	mla	r2, r6, r2, lr
 800802a:	ebaa 0303 	sub.w	r3, sl, r3
 800802e:	f8dc a000 	ldr.w	sl, [ip]
 8008032:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008036:	fa1f fa8a 	uxth.w	sl, sl
 800803a:	4453      	add	r3, sl
 800803c:	f8dc a000 	ldr.w	sl, [ip]
 8008040:	b292      	uxth	r2, r2
 8008042:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008046:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800804a:	b29b      	uxth	r3, r3
 800804c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008050:	4581      	cmp	r9, r0
 8008052:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008056:	f84c 3b04 	str.w	r3, [ip], #4
 800805a:	d2db      	bcs.n	8008014 <quorem+0x44>
 800805c:	f855 300b 	ldr.w	r3, [r5, fp]
 8008060:	b92b      	cbnz	r3, 800806e <quorem+0x9e>
 8008062:	9b01      	ldr	r3, [sp, #4]
 8008064:	3b04      	subs	r3, #4
 8008066:	429d      	cmp	r5, r3
 8008068:	461a      	mov	r2, r3
 800806a:	d32f      	bcc.n	80080cc <quorem+0xfc>
 800806c:	613c      	str	r4, [r7, #16]
 800806e:	4638      	mov	r0, r7
 8008070:	f001 fd5c 	bl	8009b2c <__mcmp>
 8008074:	2800      	cmp	r0, #0
 8008076:	db25      	blt.n	80080c4 <quorem+0xf4>
 8008078:	4628      	mov	r0, r5
 800807a:	f04f 0c00 	mov.w	ip, #0
 800807e:	3601      	adds	r6, #1
 8008080:	f858 1b04 	ldr.w	r1, [r8], #4
 8008084:	f8d0 e000 	ldr.w	lr, [r0]
 8008088:	b28b      	uxth	r3, r1
 800808a:	ebac 0303 	sub.w	r3, ip, r3
 800808e:	fa1f f28e 	uxth.w	r2, lr
 8008092:	4413      	add	r3, r2
 8008094:	0c0a      	lsrs	r2, r1, #16
 8008096:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800809a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800809e:	b29b      	uxth	r3, r3
 80080a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80080a4:	45c1      	cmp	r9, r8
 80080a6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80080aa:	f840 3b04 	str.w	r3, [r0], #4
 80080ae:	d2e7      	bcs.n	8008080 <quorem+0xb0>
 80080b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80080b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80080b8:	b922      	cbnz	r2, 80080c4 <quorem+0xf4>
 80080ba:	3b04      	subs	r3, #4
 80080bc:	429d      	cmp	r5, r3
 80080be:	461a      	mov	r2, r3
 80080c0:	d30a      	bcc.n	80080d8 <quorem+0x108>
 80080c2:	613c      	str	r4, [r7, #16]
 80080c4:	4630      	mov	r0, r6
 80080c6:	b003      	add	sp, #12
 80080c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080cc:	6812      	ldr	r2, [r2, #0]
 80080ce:	3b04      	subs	r3, #4
 80080d0:	2a00      	cmp	r2, #0
 80080d2:	d1cb      	bne.n	800806c <quorem+0x9c>
 80080d4:	3c01      	subs	r4, #1
 80080d6:	e7c6      	b.n	8008066 <quorem+0x96>
 80080d8:	6812      	ldr	r2, [r2, #0]
 80080da:	3b04      	subs	r3, #4
 80080dc:	2a00      	cmp	r2, #0
 80080de:	d1f0      	bne.n	80080c2 <quorem+0xf2>
 80080e0:	3c01      	subs	r4, #1
 80080e2:	e7eb      	b.n	80080bc <quorem+0xec>
 80080e4:	2000      	movs	r0, #0
 80080e6:	e7ee      	b.n	80080c6 <quorem+0xf6>

080080e8 <_dtoa_r>:
 80080e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ec:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80080ee:	b097      	sub	sp, #92	; 0x5c
 80080f0:	4681      	mov	r9, r0
 80080f2:	4614      	mov	r4, r2
 80080f4:	461d      	mov	r5, r3
 80080f6:	4692      	mov	sl, r2
 80080f8:	469b      	mov	fp, r3
 80080fa:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 80080fc:	b149      	cbz	r1, 8008112 <_dtoa_r+0x2a>
 80080fe:	2301      	movs	r3, #1
 8008100:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008102:	4093      	lsls	r3, r2
 8008104:	608b      	str	r3, [r1, #8]
 8008106:	604a      	str	r2, [r1, #4]
 8008108:	f001 fb05 	bl	8009716 <_Bfree>
 800810c:	2300      	movs	r3, #0
 800810e:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8008112:	1e2b      	subs	r3, r5, #0
 8008114:	bfad      	iteet	ge
 8008116:	2300      	movge	r3, #0
 8008118:	2201      	movlt	r2, #1
 800811a:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800811e:	6033      	strge	r3, [r6, #0]
 8008120:	4b9f      	ldr	r3, [pc, #636]	; (80083a0 <_dtoa_r+0x2b8>)
 8008122:	bfb8      	it	lt
 8008124:	6032      	strlt	r2, [r6, #0]
 8008126:	ea33 030b 	bics.w	r3, r3, fp
 800812a:	d119      	bne.n	8008160 <_dtoa_r+0x78>
 800812c:	f242 730f 	movw	r3, #9999	; 0x270f
 8008130:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008132:	6013      	str	r3, [r2, #0]
 8008134:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008138:	4323      	orrs	r3, r4
 800813a:	f000 8574 	beq.w	8008c26 <_dtoa_r+0xb3e>
 800813e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008140:	b90b      	cbnz	r3, 8008146 <_dtoa_r+0x5e>
 8008142:	4b98      	ldr	r3, [pc, #608]	; (80083a4 <_dtoa_r+0x2bc>)
 8008144:	e020      	b.n	8008188 <_dtoa_r+0xa0>
 8008146:	4b97      	ldr	r3, [pc, #604]	; (80083a4 <_dtoa_r+0x2bc>)
 8008148:	9304      	str	r3, [sp, #16]
 800814a:	3303      	adds	r3, #3
 800814c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800814e:	6013      	str	r3, [r2, #0]
 8008150:	9804      	ldr	r0, [sp, #16]
 8008152:	b017      	add	sp, #92	; 0x5c
 8008154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008158:	4b93      	ldr	r3, [pc, #588]	; (80083a8 <_dtoa_r+0x2c0>)
 800815a:	9304      	str	r3, [sp, #16]
 800815c:	3308      	adds	r3, #8
 800815e:	e7f5      	b.n	800814c <_dtoa_r+0x64>
 8008160:	2200      	movs	r2, #0
 8008162:	2300      	movs	r3, #0
 8008164:	4650      	mov	r0, sl
 8008166:	4659      	mov	r1, fp
 8008168:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800816c:	f7f8 fc88 	bl	8000a80 <__aeabi_dcmpeq>
 8008170:	4607      	mov	r7, r0
 8008172:	b158      	cbz	r0, 800818c <_dtoa_r+0xa4>
 8008174:	2301      	movs	r3, #1
 8008176:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008178:	6013      	str	r3, [r2, #0]
 800817a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800817c:	2b00      	cmp	r3, #0
 800817e:	f000 854f 	beq.w	8008c20 <_dtoa_r+0xb38>
 8008182:	488a      	ldr	r0, [pc, #552]	; (80083ac <_dtoa_r+0x2c4>)
 8008184:	6018      	str	r0, [r3, #0]
 8008186:	1e43      	subs	r3, r0, #1
 8008188:	9304      	str	r3, [sp, #16]
 800818a:	e7e1      	b.n	8008150 <_dtoa_r+0x68>
 800818c:	ab14      	add	r3, sp, #80	; 0x50
 800818e:	9301      	str	r3, [sp, #4]
 8008190:	ab15      	add	r3, sp, #84	; 0x54
 8008192:	9300      	str	r3, [sp, #0]
 8008194:	4648      	mov	r0, r9
 8008196:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800819a:	f001 fd6f 	bl	8009c7c <__d2b>
 800819e:	f3cb 560a 	ubfx	r6, fp, #20, #11
 80081a2:	9003      	str	r0, [sp, #12]
 80081a4:	2e00      	cmp	r6, #0
 80081a6:	d07c      	beq.n	80082a2 <_dtoa_r+0x1ba>
 80081a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80081ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80081ae:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 80081b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80081b6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80081ba:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80081be:	9713      	str	r7, [sp, #76]	; 0x4c
 80081c0:	2200      	movs	r2, #0
 80081c2:	4b7b      	ldr	r3, [pc, #492]	; (80083b0 <_dtoa_r+0x2c8>)
 80081c4:	f7f8 f83c 	bl	8000240 <__aeabi_dsub>
 80081c8:	a36f      	add	r3, pc, #444	; (adr r3, 8008388 <_dtoa_r+0x2a0>)
 80081ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ce:	f7f8 f9ef 	bl	80005b0 <__aeabi_dmul>
 80081d2:	a36f      	add	r3, pc, #444	; (adr r3, 8008390 <_dtoa_r+0x2a8>)
 80081d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081d8:	f7f8 f834 	bl	8000244 <__adddf3>
 80081dc:	4604      	mov	r4, r0
 80081de:	4630      	mov	r0, r6
 80081e0:	460d      	mov	r5, r1
 80081e2:	f7f8 f97b 	bl	80004dc <__aeabi_i2d>
 80081e6:	a36c      	add	r3, pc, #432	; (adr r3, 8008398 <_dtoa_r+0x2b0>)
 80081e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ec:	f7f8 f9e0 	bl	80005b0 <__aeabi_dmul>
 80081f0:	4602      	mov	r2, r0
 80081f2:	460b      	mov	r3, r1
 80081f4:	4620      	mov	r0, r4
 80081f6:	4629      	mov	r1, r5
 80081f8:	f7f8 f824 	bl	8000244 <__adddf3>
 80081fc:	4604      	mov	r4, r0
 80081fe:	460d      	mov	r5, r1
 8008200:	f7f8 fc86 	bl	8000b10 <__aeabi_d2iz>
 8008204:	2200      	movs	r2, #0
 8008206:	4680      	mov	r8, r0
 8008208:	2300      	movs	r3, #0
 800820a:	4620      	mov	r0, r4
 800820c:	4629      	mov	r1, r5
 800820e:	f7f8 fc41 	bl	8000a94 <__aeabi_dcmplt>
 8008212:	b148      	cbz	r0, 8008228 <_dtoa_r+0x140>
 8008214:	4640      	mov	r0, r8
 8008216:	f7f8 f961 	bl	80004dc <__aeabi_i2d>
 800821a:	4622      	mov	r2, r4
 800821c:	462b      	mov	r3, r5
 800821e:	f7f8 fc2f 	bl	8000a80 <__aeabi_dcmpeq>
 8008222:	b908      	cbnz	r0, 8008228 <_dtoa_r+0x140>
 8008224:	f108 38ff 	add.w	r8, r8, #4294967295
 8008228:	f1b8 0f16 	cmp.w	r8, #22
 800822c:	d856      	bhi.n	80082dc <_dtoa_r+0x1f4>
 800822e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008232:	4b60      	ldr	r3, [pc, #384]	; (80083b4 <_dtoa_r+0x2cc>)
 8008234:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800823c:	f7f8 fc2a 	bl	8000a94 <__aeabi_dcmplt>
 8008240:	2800      	cmp	r0, #0
 8008242:	d04d      	beq.n	80082e0 <_dtoa_r+0x1f8>
 8008244:	2300      	movs	r3, #0
 8008246:	f108 38ff 	add.w	r8, r8, #4294967295
 800824a:	930f      	str	r3, [sp, #60]	; 0x3c
 800824c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800824e:	1b9e      	subs	r6, r3, r6
 8008250:	1e73      	subs	r3, r6, #1
 8008252:	9309      	str	r3, [sp, #36]	; 0x24
 8008254:	bf49      	itett	mi
 8008256:	f1c6 0301 	rsbmi	r3, r6, #1
 800825a:	2300      	movpl	r3, #0
 800825c:	9306      	strmi	r3, [sp, #24]
 800825e:	2300      	movmi	r3, #0
 8008260:	bf54      	ite	pl
 8008262:	9306      	strpl	r3, [sp, #24]
 8008264:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008266:	f1b8 0f00 	cmp.w	r8, #0
 800826a:	db3b      	blt.n	80082e4 <_dtoa_r+0x1fc>
 800826c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800826e:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008272:	4443      	add	r3, r8
 8008274:	9309      	str	r3, [sp, #36]	; 0x24
 8008276:	2300      	movs	r3, #0
 8008278:	930a      	str	r3, [sp, #40]	; 0x28
 800827a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800827c:	2b09      	cmp	r3, #9
 800827e:	d86b      	bhi.n	8008358 <_dtoa_r+0x270>
 8008280:	2b05      	cmp	r3, #5
 8008282:	bfc4      	itt	gt
 8008284:	3b04      	subgt	r3, #4
 8008286:	9320      	strgt	r3, [sp, #128]	; 0x80
 8008288:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800828a:	bfc8      	it	gt
 800828c:	2400      	movgt	r4, #0
 800828e:	f1a3 0302 	sub.w	r3, r3, #2
 8008292:	bfd8      	it	le
 8008294:	2401      	movle	r4, #1
 8008296:	2b03      	cmp	r3, #3
 8008298:	d869      	bhi.n	800836e <_dtoa_r+0x286>
 800829a:	e8df f003 	tbb	[pc, r3]
 800829e:	3a2d      	.short	0x3a2d
 80082a0:	5b38      	.short	0x5b38
 80082a2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 80082a6:	441e      	add	r6, r3
 80082a8:	f206 4332 	addw	r3, r6, #1074	; 0x432
 80082ac:	2b20      	cmp	r3, #32
 80082ae:	bfc3      	ittte	gt
 80082b0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80082b4:	f206 4012 	addwgt	r0, r6, #1042	; 0x412
 80082b8:	fa0b f303 	lslgt.w	r3, fp, r3
 80082bc:	f1c3 0320 	rsble	r3, r3, #32
 80082c0:	bfc6      	itte	gt
 80082c2:	fa24 f000 	lsrgt.w	r0, r4, r0
 80082c6:	4318      	orrgt	r0, r3
 80082c8:	fa04 f003 	lslle.w	r0, r4, r3
 80082cc:	f7f8 f8f6 	bl	80004bc <__aeabi_ui2d>
 80082d0:	2301      	movs	r3, #1
 80082d2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80082d6:	3e01      	subs	r6, #1
 80082d8:	9313      	str	r3, [sp, #76]	; 0x4c
 80082da:	e771      	b.n	80081c0 <_dtoa_r+0xd8>
 80082dc:	2301      	movs	r3, #1
 80082de:	e7b4      	b.n	800824a <_dtoa_r+0x162>
 80082e0:	900f      	str	r0, [sp, #60]	; 0x3c
 80082e2:	e7b3      	b.n	800824c <_dtoa_r+0x164>
 80082e4:	9b06      	ldr	r3, [sp, #24]
 80082e6:	eba3 0308 	sub.w	r3, r3, r8
 80082ea:	9306      	str	r3, [sp, #24]
 80082ec:	f1c8 0300 	rsb	r3, r8, #0
 80082f0:	930a      	str	r3, [sp, #40]	; 0x28
 80082f2:	2300      	movs	r3, #0
 80082f4:	930e      	str	r3, [sp, #56]	; 0x38
 80082f6:	e7c0      	b.n	800827a <_dtoa_r+0x192>
 80082f8:	2300      	movs	r3, #0
 80082fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80082fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80082fe:	2b00      	cmp	r3, #0
 8008300:	dc38      	bgt.n	8008374 <_dtoa_r+0x28c>
 8008302:	2301      	movs	r3, #1
 8008304:	461a      	mov	r2, r3
 8008306:	9308      	str	r3, [sp, #32]
 8008308:	9305      	str	r3, [sp, #20]
 800830a:	9221      	str	r2, [sp, #132]	; 0x84
 800830c:	e00b      	b.n	8008326 <_dtoa_r+0x23e>
 800830e:	2301      	movs	r3, #1
 8008310:	e7f3      	b.n	80082fa <_dtoa_r+0x212>
 8008312:	2300      	movs	r3, #0
 8008314:	930b      	str	r3, [sp, #44]	; 0x2c
 8008316:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008318:	4443      	add	r3, r8
 800831a:	9308      	str	r3, [sp, #32]
 800831c:	3301      	adds	r3, #1
 800831e:	2b01      	cmp	r3, #1
 8008320:	9305      	str	r3, [sp, #20]
 8008322:	bfb8      	it	lt
 8008324:	2301      	movlt	r3, #1
 8008326:	2200      	movs	r2, #0
 8008328:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 800832c:	2204      	movs	r2, #4
 800832e:	f102 0014 	add.w	r0, r2, #20
 8008332:	4298      	cmp	r0, r3
 8008334:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 8008338:	d920      	bls.n	800837c <_dtoa_r+0x294>
 800833a:	4648      	mov	r0, r9
 800833c:	f001 f9c6 	bl	80096cc <_Balloc>
 8008340:	9004      	str	r0, [sp, #16]
 8008342:	2800      	cmp	r0, #0
 8008344:	d13c      	bne.n	80083c0 <_dtoa_r+0x2d8>
 8008346:	4602      	mov	r2, r0
 8008348:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800834c:	4b1a      	ldr	r3, [pc, #104]	; (80083b8 <_dtoa_r+0x2d0>)
 800834e:	481b      	ldr	r0, [pc, #108]	; (80083bc <_dtoa_r+0x2d4>)
 8008350:	f003 fcc0 	bl	800bcd4 <__assert_func>
 8008354:	2301      	movs	r3, #1
 8008356:	e7dd      	b.n	8008314 <_dtoa_r+0x22c>
 8008358:	2401      	movs	r4, #1
 800835a:	2300      	movs	r3, #0
 800835c:	940b      	str	r4, [sp, #44]	; 0x2c
 800835e:	9320      	str	r3, [sp, #128]	; 0x80
 8008360:	f04f 33ff 	mov.w	r3, #4294967295
 8008364:	2200      	movs	r2, #0
 8008366:	9308      	str	r3, [sp, #32]
 8008368:	9305      	str	r3, [sp, #20]
 800836a:	2312      	movs	r3, #18
 800836c:	e7cd      	b.n	800830a <_dtoa_r+0x222>
 800836e:	2301      	movs	r3, #1
 8008370:	930b      	str	r3, [sp, #44]	; 0x2c
 8008372:	e7f5      	b.n	8008360 <_dtoa_r+0x278>
 8008374:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008376:	9308      	str	r3, [sp, #32]
 8008378:	9305      	str	r3, [sp, #20]
 800837a:	e7d4      	b.n	8008326 <_dtoa_r+0x23e>
 800837c:	3101      	adds	r1, #1
 800837e:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8008382:	0052      	lsls	r2, r2, #1
 8008384:	e7d3      	b.n	800832e <_dtoa_r+0x246>
 8008386:	bf00      	nop
 8008388:	636f4361 	.word	0x636f4361
 800838c:	3fd287a7 	.word	0x3fd287a7
 8008390:	8b60c8b3 	.word	0x8b60c8b3
 8008394:	3fc68a28 	.word	0x3fc68a28
 8008398:	509f79fb 	.word	0x509f79fb
 800839c:	3fd34413 	.word	0x3fd34413
 80083a0:	7ff00000 	.word	0x7ff00000
 80083a4:	0800c91c 	.word	0x0800c91c
 80083a8:	0800c920 	.word	0x0800c920
 80083ac:	0800c92a 	.word	0x0800c92a
 80083b0:	3ff80000 	.word	0x3ff80000
 80083b4:	0800ca20 	.word	0x0800ca20
 80083b8:	0800c92b 	.word	0x0800c92b
 80083bc:	0800c93c 	.word	0x0800c93c
 80083c0:	9b04      	ldr	r3, [sp, #16]
 80083c2:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 80083c6:	9b05      	ldr	r3, [sp, #20]
 80083c8:	2b0e      	cmp	r3, #14
 80083ca:	f200 80a1 	bhi.w	8008510 <_dtoa_r+0x428>
 80083ce:	2c00      	cmp	r4, #0
 80083d0:	f000 809e 	beq.w	8008510 <_dtoa_r+0x428>
 80083d4:	f1b8 0f00 	cmp.w	r8, #0
 80083d8:	dd34      	ble.n	8008444 <_dtoa_r+0x35c>
 80083da:	4a96      	ldr	r2, [pc, #600]	; (8008634 <_dtoa_r+0x54c>)
 80083dc:	f008 030f 	and.w	r3, r8, #15
 80083e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80083e4:	f418 7f80 	tst.w	r8, #256	; 0x100
 80083e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80083ec:	ea4f 1528 	mov.w	r5, r8, asr #4
 80083f0:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80083f4:	d016      	beq.n	8008424 <_dtoa_r+0x33c>
 80083f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80083fa:	4b8f      	ldr	r3, [pc, #572]	; (8008638 <_dtoa_r+0x550>)
 80083fc:	2603      	movs	r6, #3
 80083fe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008402:	f7f8 f9ff 	bl	8000804 <__aeabi_ddiv>
 8008406:	4682      	mov	sl, r0
 8008408:	468b      	mov	fp, r1
 800840a:	f005 050f 	and.w	r5, r5, #15
 800840e:	4c8a      	ldr	r4, [pc, #552]	; (8008638 <_dtoa_r+0x550>)
 8008410:	b955      	cbnz	r5, 8008428 <_dtoa_r+0x340>
 8008412:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008416:	4650      	mov	r0, sl
 8008418:	4659      	mov	r1, fp
 800841a:	f7f8 f9f3 	bl	8000804 <__aeabi_ddiv>
 800841e:	4682      	mov	sl, r0
 8008420:	468b      	mov	fp, r1
 8008422:	e028      	b.n	8008476 <_dtoa_r+0x38e>
 8008424:	2602      	movs	r6, #2
 8008426:	e7f2      	b.n	800840e <_dtoa_r+0x326>
 8008428:	07e9      	lsls	r1, r5, #31
 800842a:	d508      	bpl.n	800843e <_dtoa_r+0x356>
 800842c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008430:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008434:	f7f8 f8bc 	bl	80005b0 <__aeabi_dmul>
 8008438:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800843c:	3601      	adds	r6, #1
 800843e:	106d      	asrs	r5, r5, #1
 8008440:	3408      	adds	r4, #8
 8008442:	e7e5      	b.n	8008410 <_dtoa_r+0x328>
 8008444:	f000 809e 	beq.w	8008584 <_dtoa_r+0x49c>
 8008448:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800844c:	f1c8 0400 	rsb	r4, r8, #0
 8008450:	4b78      	ldr	r3, [pc, #480]	; (8008634 <_dtoa_r+0x54c>)
 8008452:	f004 020f 	and.w	r2, r4, #15
 8008456:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800845a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800845e:	f7f8 f8a7 	bl	80005b0 <__aeabi_dmul>
 8008462:	2602      	movs	r6, #2
 8008464:	4682      	mov	sl, r0
 8008466:	468b      	mov	fp, r1
 8008468:	2300      	movs	r3, #0
 800846a:	4d73      	ldr	r5, [pc, #460]	; (8008638 <_dtoa_r+0x550>)
 800846c:	1124      	asrs	r4, r4, #4
 800846e:	2c00      	cmp	r4, #0
 8008470:	d17d      	bne.n	800856e <_dtoa_r+0x486>
 8008472:	2b00      	cmp	r3, #0
 8008474:	d1d3      	bne.n	800841e <_dtoa_r+0x336>
 8008476:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008478:	2b00      	cmp	r3, #0
 800847a:	f000 8085 	beq.w	8008588 <_dtoa_r+0x4a0>
 800847e:	2200      	movs	r2, #0
 8008480:	4650      	mov	r0, sl
 8008482:	4659      	mov	r1, fp
 8008484:	4b6d      	ldr	r3, [pc, #436]	; (800863c <_dtoa_r+0x554>)
 8008486:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800848a:	f7f8 fb03 	bl	8000a94 <__aeabi_dcmplt>
 800848e:	2800      	cmp	r0, #0
 8008490:	d07a      	beq.n	8008588 <_dtoa_r+0x4a0>
 8008492:	9b05      	ldr	r3, [sp, #20]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d077      	beq.n	8008588 <_dtoa_r+0x4a0>
 8008498:	9b08      	ldr	r3, [sp, #32]
 800849a:	2b00      	cmp	r3, #0
 800849c:	dd36      	ble.n	800850c <_dtoa_r+0x424>
 800849e:	4650      	mov	r0, sl
 80084a0:	4659      	mov	r1, fp
 80084a2:	2200      	movs	r2, #0
 80084a4:	4b66      	ldr	r3, [pc, #408]	; (8008640 <_dtoa_r+0x558>)
 80084a6:	f7f8 f883 	bl	80005b0 <__aeabi_dmul>
 80084aa:	4682      	mov	sl, r0
 80084ac:	468b      	mov	fp, r1
 80084ae:	9c08      	ldr	r4, [sp, #32]
 80084b0:	f108 35ff 	add.w	r5, r8, #4294967295
 80084b4:	3601      	adds	r6, #1
 80084b6:	4630      	mov	r0, r6
 80084b8:	f7f8 f810 	bl	80004dc <__aeabi_i2d>
 80084bc:	4652      	mov	r2, sl
 80084be:	465b      	mov	r3, fp
 80084c0:	f7f8 f876 	bl	80005b0 <__aeabi_dmul>
 80084c4:	2200      	movs	r2, #0
 80084c6:	4b5f      	ldr	r3, [pc, #380]	; (8008644 <_dtoa_r+0x55c>)
 80084c8:	f7f7 febc 	bl	8000244 <__adddf3>
 80084cc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80084d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80084d4:	9611      	str	r6, [sp, #68]	; 0x44
 80084d6:	2c00      	cmp	r4, #0
 80084d8:	d159      	bne.n	800858e <_dtoa_r+0x4a6>
 80084da:	2200      	movs	r2, #0
 80084dc:	4650      	mov	r0, sl
 80084de:	4659      	mov	r1, fp
 80084e0:	4b59      	ldr	r3, [pc, #356]	; (8008648 <_dtoa_r+0x560>)
 80084e2:	f7f7 fead 	bl	8000240 <__aeabi_dsub>
 80084e6:	4633      	mov	r3, r6
 80084e8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80084ea:	4682      	mov	sl, r0
 80084ec:	468b      	mov	fp, r1
 80084ee:	f7f8 faef 	bl	8000ad0 <__aeabi_dcmpgt>
 80084f2:	2800      	cmp	r0, #0
 80084f4:	f040 828b 	bne.w	8008a0e <_dtoa_r+0x926>
 80084f8:	4650      	mov	r0, sl
 80084fa:	4659      	mov	r1, fp
 80084fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80084fe:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008502:	f7f8 fac7 	bl	8000a94 <__aeabi_dcmplt>
 8008506:	2800      	cmp	r0, #0
 8008508:	f040 827f 	bne.w	8008a0a <_dtoa_r+0x922>
 800850c:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 8008510:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008512:	2b00      	cmp	r3, #0
 8008514:	f2c0 814d 	blt.w	80087b2 <_dtoa_r+0x6ca>
 8008518:	f1b8 0f0e 	cmp.w	r8, #14
 800851c:	f300 8149 	bgt.w	80087b2 <_dtoa_r+0x6ca>
 8008520:	4b44      	ldr	r3, [pc, #272]	; (8008634 <_dtoa_r+0x54c>)
 8008522:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008526:	e9d3 3400 	ldrd	r3, r4, [r3]
 800852a:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800852e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008530:	2b00      	cmp	r3, #0
 8008532:	f280 80d6 	bge.w	80086e2 <_dtoa_r+0x5fa>
 8008536:	9b05      	ldr	r3, [sp, #20]
 8008538:	2b00      	cmp	r3, #0
 800853a:	f300 80d2 	bgt.w	80086e2 <_dtoa_r+0x5fa>
 800853e:	f040 8263 	bne.w	8008a08 <_dtoa_r+0x920>
 8008542:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008546:	2200      	movs	r2, #0
 8008548:	4b3f      	ldr	r3, [pc, #252]	; (8008648 <_dtoa_r+0x560>)
 800854a:	f7f8 f831 	bl	80005b0 <__aeabi_dmul>
 800854e:	4652      	mov	r2, sl
 8008550:	465b      	mov	r3, fp
 8008552:	f7f8 fab3 	bl	8000abc <__aeabi_dcmpge>
 8008556:	9c05      	ldr	r4, [sp, #20]
 8008558:	4625      	mov	r5, r4
 800855a:	2800      	cmp	r0, #0
 800855c:	f040 823c 	bne.w	80089d8 <_dtoa_r+0x8f0>
 8008560:	2331      	movs	r3, #49	; 0x31
 8008562:	9e04      	ldr	r6, [sp, #16]
 8008564:	f108 0801 	add.w	r8, r8, #1
 8008568:	f806 3b01 	strb.w	r3, [r6], #1
 800856c:	e238      	b.n	80089e0 <_dtoa_r+0x8f8>
 800856e:	07e2      	lsls	r2, r4, #31
 8008570:	d505      	bpl.n	800857e <_dtoa_r+0x496>
 8008572:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008576:	f7f8 f81b 	bl	80005b0 <__aeabi_dmul>
 800857a:	2301      	movs	r3, #1
 800857c:	3601      	adds	r6, #1
 800857e:	1064      	asrs	r4, r4, #1
 8008580:	3508      	adds	r5, #8
 8008582:	e774      	b.n	800846e <_dtoa_r+0x386>
 8008584:	2602      	movs	r6, #2
 8008586:	e776      	b.n	8008476 <_dtoa_r+0x38e>
 8008588:	4645      	mov	r5, r8
 800858a:	9c05      	ldr	r4, [sp, #20]
 800858c:	e793      	b.n	80084b6 <_dtoa_r+0x3ce>
 800858e:	9904      	ldr	r1, [sp, #16]
 8008590:	4b28      	ldr	r3, [pc, #160]	; (8008634 <_dtoa_r+0x54c>)
 8008592:	4421      	add	r1, r4
 8008594:	9112      	str	r1, [sp, #72]	; 0x48
 8008596:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008598:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800859c:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80085a0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80085a4:	2900      	cmp	r1, #0
 80085a6:	d053      	beq.n	8008650 <_dtoa_r+0x568>
 80085a8:	2000      	movs	r0, #0
 80085aa:	4928      	ldr	r1, [pc, #160]	; (800864c <_dtoa_r+0x564>)
 80085ac:	f7f8 f92a 	bl	8000804 <__aeabi_ddiv>
 80085b0:	4632      	mov	r2, r6
 80085b2:	463b      	mov	r3, r7
 80085b4:	f7f7 fe44 	bl	8000240 <__aeabi_dsub>
 80085b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80085bc:	9e04      	ldr	r6, [sp, #16]
 80085be:	4659      	mov	r1, fp
 80085c0:	4650      	mov	r0, sl
 80085c2:	f7f8 faa5 	bl	8000b10 <__aeabi_d2iz>
 80085c6:	4604      	mov	r4, r0
 80085c8:	f7f7 ff88 	bl	80004dc <__aeabi_i2d>
 80085cc:	4602      	mov	r2, r0
 80085ce:	460b      	mov	r3, r1
 80085d0:	4650      	mov	r0, sl
 80085d2:	4659      	mov	r1, fp
 80085d4:	f7f7 fe34 	bl	8000240 <__aeabi_dsub>
 80085d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80085dc:	3430      	adds	r4, #48	; 0x30
 80085de:	f806 4b01 	strb.w	r4, [r6], #1
 80085e2:	4682      	mov	sl, r0
 80085e4:	468b      	mov	fp, r1
 80085e6:	f7f8 fa55 	bl	8000a94 <__aeabi_dcmplt>
 80085ea:	2800      	cmp	r0, #0
 80085ec:	d171      	bne.n	80086d2 <_dtoa_r+0x5ea>
 80085ee:	4652      	mov	r2, sl
 80085f0:	465b      	mov	r3, fp
 80085f2:	2000      	movs	r0, #0
 80085f4:	4911      	ldr	r1, [pc, #68]	; (800863c <_dtoa_r+0x554>)
 80085f6:	f7f7 fe23 	bl	8000240 <__aeabi_dsub>
 80085fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80085fe:	f7f8 fa49 	bl	8000a94 <__aeabi_dcmplt>
 8008602:	2800      	cmp	r0, #0
 8008604:	f040 80b7 	bne.w	8008776 <_dtoa_r+0x68e>
 8008608:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800860a:	429e      	cmp	r6, r3
 800860c:	f43f af7e 	beq.w	800850c <_dtoa_r+0x424>
 8008610:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008614:	2200      	movs	r2, #0
 8008616:	4b0a      	ldr	r3, [pc, #40]	; (8008640 <_dtoa_r+0x558>)
 8008618:	f7f7 ffca 	bl	80005b0 <__aeabi_dmul>
 800861c:	2200      	movs	r2, #0
 800861e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008622:	4b07      	ldr	r3, [pc, #28]	; (8008640 <_dtoa_r+0x558>)
 8008624:	4650      	mov	r0, sl
 8008626:	4659      	mov	r1, fp
 8008628:	f7f7 ffc2 	bl	80005b0 <__aeabi_dmul>
 800862c:	4682      	mov	sl, r0
 800862e:	468b      	mov	fp, r1
 8008630:	e7c5      	b.n	80085be <_dtoa_r+0x4d6>
 8008632:	bf00      	nop
 8008634:	0800ca20 	.word	0x0800ca20
 8008638:	0800c9f8 	.word	0x0800c9f8
 800863c:	3ff00000 	.word	0x3ff00000
 8008640:	40240000 	.word	0x40240000
 8008644:	401c0000 	.word	0x401c0000
 8008648:	40140000 	.word	0x40140000
 800864c:	3fe00000 	.word	0x3fe00000
 8008650:	4630      	mov	r0, r6
 8008652:	4639      	mov	r1, r7
 8008654:	f7f7 ffac 	bl	80005b0 <__aeabi_dmul>
 8008658:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800865c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800865e:	9e04      	ldr	r6, [sp, #16]
 8008660:	4659      	mov	r1, fp
 8008662:	4650      	mov	r0, sl
 8008664:	f7f8 fa54 	bl	8000b10 <__aeabi_d2iz>
 8008668:	4604      	mov	r4, r0
 800866a:	f7f7 ff37 	bl	80004dc <__aeabi_i2d>
 800866e:	4602      	mov	r2, r0
 8008670:	460b      	mov	r3, r1
 8008672:	4650      	mov	r0, sl
 8008674:	4659      	mov	r1, fp
 8008676:	f7f7 fde3 	bl	8000240 <__aeabi_dsub>
 800867a:	3430      	adds	r4, #48	; 0x30
 800867c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800867e:	f806 4b01 	strb.w	r4, [r6], #1
 8008682:	429e      	cmp	r6, r3
 8008684:	4682      	mov	sl, r0
 8008686:	468b      	mov	fp, r1
 8008688:	f04f 0200 	mov.w	r2, #0
 800868c:	d123      	bne.n	80086d6 <_dtoa_r+0x5ee>
 800868e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008692:	4baf      	ldr	r3, [pc, #700]	; (8008950 <_dtoa_r+0x868>)
 8008694:	f7f7 fdd6 	bl	8000244 <__adddf3>
 8008698:	4602      	mov	r2, r0
 800869a:	460b      	mov	r3, r1
 800869c:	4650      	mov	r0, sl
 800869e:	4659      	mov	r1, fp
 80086a0:	f7f8 fa16 	bl	8000ad0 <__aeabi_dcmpgt>
 80086a4:	2800      	cmp	r0, #0
 80086a6:	d166      	bne.n	8008776 <_dtoa_r+0x68e>
 80086a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80086ac:	2000      	movs	r0, #0
 80086ae:	49a8      	ldr	r1, [pc, #672]	; (8008950 <_dtoa_r+0x868>)
 80086b0:	f7f7 fdc6 	bl	8000240 <__aeabi_dsub>
 80086b4:	4602      	mov	r2, r0
 80086b6:	460b      	mov	r3, r1
 80086b8:	4650      	mov	r0, sl
 80086ba:	4659      	mov	r1, fp
 80086bc:	f7f8 f9ea 	bl	8000a94 <__aeabi_dcmplt>
 80086c0:	2800      	cmp	r0, #0
 80086c2:	f43f af23 	beq.w	800850c <_dtoa_r+0x424>
 80086c6:	463e      	mov	r6, r7
 80086c8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80086cc:	3f01      	subs	r7, #1
 80086ce:	2b30      	cmp	r3, #48	; 0x30
 80086d0:	d0f9      	beq.n	80086c6 <_dtoa_r+0x5de>
 80086d2:	46a8      	mov	r8, r5
 80086d4:	e03e      	b.n	8008754 <_dtoa_r+0x66c>
 80086d6:	4b9f      	ldr	r3, [pc, #636]	; (8008954 <_dtoa_r+0x86c>)
 80086d8:	f7f7 ff6a 	bl	80005b0 <__aeabi_dmul>
 80086dc:	4682      	mov	sl, r0
 80086de:	468b      	mov	fp, r1
 80086e0:	e7be      	b.n	8008660 <_dtoa_r+0x578>
 80086e2:	4654      	mov	r4, sl
 80086e4:	f04f 0a00 	mov.w	sl, #0
 80086e8:	465d      	mov	r5, fp
 80086ea:	9e04      	ldr	r6, [sp, #16]
 80086ec:	f8df b264 	ldr.w	fp, [pc, #612]	; 8008954 <_dtoa_r+0x86c>
 80086f0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80086f4:	4620      	mov	r0, r4
 80086f6:	4629      	mov	r1, r5
 80086f8:	f7f8 f884 	bl	8000804 <__aeabi_ddiv>
 80086fc:	f7f8 fa08 	bl	8000b10 <__aeabi_d2iz>
 8008700:	4607      	mov	r7, r0
 8008702:	f7f7 feeb 	bl	80004dc <__aeabi_i2d>
 8008706:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800870a:	f7f7 ff51 	bl	80005b0 <__aeabi_dmul>
 800870e:	4602      	mov	r2, r0
 8008710:	460b      	mov	r3, r1
 8008712:	4620      	mov	r0, r4
 8008714:	4629      	mov	r1, r5
 8008716:	f7f7 fd93 	bl	8000240 <__aeabi_dsub>
 800871a:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800871e:	f806 4b01 	strb.w	r4, [r6], #1
 8008722:	9c04      	ldr	r4, [sp, #16]
 8008724:	9d05      	ldr	r5, [sp, #20]
 8008726:	1b34      	subs	r4, r6, r4
 8008728:	42a5      	cmp	r5, r4
 800872a:	4602      	mov	r2, r0
 800872c:	460b      	mov	r3, r1
 800872e:	d133      	bne.n	8008798 <_dtoa_r+0x6b0>
 8008730:	f7f7 fd88 	bl	8000244 <__adddf3>
 8008734:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008738:	4604      	mov	r4, r0
 800873a:	460d      	mov	r5, r1
 800873c:	f7f8 f9c8 	bl	8000ad0 <__aeabi_dcmpgt>
 8008740:	b9c0      	cbnz	r0, 8008774 <_dtoa_r+0x68c>
 8008742:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008746:	4620      	mov	r0, r4
 8008748:	4629      	mov	r1, r5
 800874a:	f7f8 f999 	bl	8000a80 <__aeabi_dcmpeq>
 800874e:	b108      	cbz	r0, 8008754 <_dtoa_r+0x66c>
 8008750:	07fb      	lsls	r3, r7, #31
 8008752:	d40f      	bmi.n	8008774 <_dtoa_r+0x68c>
 8008754:	4648      	mov	r0, r9
 8008756:	9903      	ldr	r1, [sp, #12]
 8008758:	f000 ffdd 	bl	8009716 <_Bfree>
 800875c:	2300      	movs	r3, #0
 800875e:	7033      	strb	r3, [r6, #0]
 8008760:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008762:	f108 0001 	add.w	r0, r8, #1
 8008766:	6018      	str	r0, [r3, #0]
 8008768:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800876a:	2b00      	cmp	r3, #0
 800876c:	f43f acf0 	beq.w	8008150 <_dtoa_r+0x68>
 8008770:	601e      	str	r6, [r3, #0]
 8008772:	e4ed      	b.n	8008150 <_dtoa_r+0x68>
 8008774:	4645      	mov	r5, r8
 8008776:	4633      	mov	r3, r6
 8008778:	461e      	mov	r6, r3
 800877a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800877e:	2a39      	cmp	r2, #57	; 0x39
 8008780:	d106      	bne.n	8008790 <_dtoa_r+0x6a8>
 8008782:	9a04      	ldr	r2, [sp, #16]
 8008784:	429a      	cmp	r2, r3
 8008786:	d1f7      	bne.n	8008778 <_dtoa_r+0x690>
 8008788:	2230      	movs	r2, #48	; 0x30
 800878a:	9904      	ldr	r1, [sp, #16]
 800878c:	3501      	adds	r5, #1
 800878e:	700a      	strb	r2, [r1, #0]
 8008790:	781a      	ldrb	r2, [r3, #0]
 8008792:	3201      	adds	r2, #1
 8008794:	701a      	strb	r2, [r3, #0]
 8008796:	e79c      	b.n	80086d2 <_dtoa_r+0x5ea>
 8008798:	4652      	mov	r2, sl
 800879a:	465b      	mov	r3, fp
 800879c:	f7f7 ff08 	bl	80005b0 <__aeabi_dmul>
 80087a0:	2200      	movs	r2, #0
 80087a2:	2300      	movs	r3, #0
 80087a4:	4604      	mov	r4, r0
 80087a6:	460d      	mov	r5, r1
 80087a8:	f7f8 f96a 	bl	8000a80 <__aeabi_dcmpeq>
 80087ac:	2800      	cmp	r0, #0
 80087ae:	d09f      	beq.n	80086f0 <_dtoa_r+0x608>
 80087b0:	e7d0      	b.n	8008754 <_dtoa_r+0x66c>
 80087b2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80087b4:	2a00      	cmp	r2, #0
 80087b6:	f000 80cf 	beq.w	8008958 <_dtoa_r+0x870>
 80087ba:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80087bc:	2a01      	cmp	r2, #1
 80087be:	f300 80ad 	bgt.w	800891c <_dtoa_r+0x834>
 80087c2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80087c4:	2a00      	cmp	r2, #0
 80087c6:	f000 80a5 	beq.w	8008914 <_dtoa_r+0x82c>
 80087ca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80087ce:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80087d0:	9e06      	ldr	r6, [sp, #24]
 80087d2:	9a06      	ldr	r2, [sp, #24]
 80087d4:	2101      	movs	r1, #1
 80087d6:	441a      	add	r2, r3
 80087d8:	9206      	str	r2, [sp, #24]
 80087da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087dc:	4648      	mov	r0, r9
 80087de:	441a      	add	r2, r3
 80087e0:	9209      	str	r2, [sp, #36]	; 0x24
 80087e2:	f001 f835 	bl	8009850 <__i2b>
 80087e6:	4605      	mov	r5, r0
 80087e8:	2e00      	cmp	r6, #0
 80087ea:	dd0c      	ble.n	8008806 <_dtoa_r+0x71e>
 80087ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	dd09      	ble.n	8008806 <_dtoa_r+0x71e>
 80087f2:	42b3      	cmp	r3, r6
 80087f4:	bfa8      	it	ge
 80087f6:	4633      	movge	r3, r6
 80087f8:	9a06      	ldr	r2, [sp, #24]
 80087fa:	1af6      	subs	r6, r6, r3
 80087fc:	1ad2      	subs	r2, r2, r3
 80087fe:	9206      	str	r2, [sp, #24]
 8008800:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008802:	1ad3      	subs	r3, r2, r3
 8008804:	9309      	str	r3, [sp, #36]	; 0x24
 8008806:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008808:	b1f3      	cbz	r3, 8008848 <_dtoa_r+0x760>
 800880a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800880c:	2b00      	cmp	r3, #0
 800880e:	f000 80a7 	beq.w	8008960 <_dtoa_r+0x878>
 8008812:	2c00      	cmp	r4, #0
 8008814:	dd10      	ble.n	8008838 <_dtoa_r+0x750>
 8008816:	4629      	mov	r1, r5
 8008818:	4622      	mov	r2, r4
 800881a:	4648      	mov	r0, r9
 800881c:	f001 f8d6 	bl	80099cc <__pow5mult>
 8008820:	9a03      	ldr	r2, [sp, #12]
 8008822:	4601      	mov	r1, r0
 8008824:	4605      	mov	r5, r0
 8008826:	4648      	mov	r0, r9
 8008828:	f001 f828 	bl	800987c <__multiply>
 800882c:	4607      	mov	r7, r0
 800882e:	9903      	ldr	r1, [sp, #12]
 8008830:	4648      	mov	r0, r9
 8008832:	f000 ff70 	bl	8009716 <_Bfree>
 8008836:	9703      	str	r7, [sp, #12]
 8008838:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800883a:	1b1a      	subs	r2, r3, r4
 800883c:	d004      	beq.n	8008848 <_dtoa_r+0x760>
 800883e:	4648      	mov	r0, r9
 8008840:	9903      	ldr	r1, [sp, #12]
 8008842:	f001 f8c3 	bl	80099cc <__pow5mult>
 8008846:	9003      	str	r0, [sp, #12]
 8008848:	2101      	movs	r1, #1
 800884a:	4648      	mov	r0, r9
 800884c:	f001 f800 	bl	8009850 <__i2b>
 8008850:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008852:	4604      	mov	r4, r0
 8008854:	2b00      	cmp	r3, #0
 8008856:	f340 8085 	ble.w	8008964 <_dtoa_r+0x87c>
 800885a:	461a      	mov	r2, r3
 800885c:	4601      	mov	r1, r0
 800885e:	4648      	mov	r0, r9
 8008860:	f001 f8b4 	bl	80099cc <__pow5mult>
 8008864:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008866:	4604      	mov	r4, r0
 8008868:	2b01      	cmp	r3, #1
 800886a:	dd7e      	ble.n	800896a <_dtoa_r+0x882>
 800886c:	2700      	movs	r7, #0
 800886e:	6923      	ldr	r3, [r4, #16]
 8008870:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008874:	6918      	ldr	r0, [r3, #16]
 8008876:	f000 ff9d 	bl	80097b4 <__hi0bits>
 800887a:	f1c0 0020 	rsb	r0, r0, #32
 800887e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008880:	4418      	add	r0, r3
 8008882:	f010 001f 	ands.w	r0, r0, #31
 8008886:	f000 808e 	beq.w	80089a6 <_dtoa_r+0x8be>
 800888a:	f1c0 0320 	rsb	r3, r0, #32
 800888e:	2b04      	cmp	r3, #4
 8008890:	f340 8087 	ble.w	80089a2 <_dtoa_r+0x8ba>
 8008894:	f1c0 001c 	rsb	r0, r0, #28
 8008898:	9b06      	ldr	r3, [sp, #24]
 800889a:	4406      	add	r6, r0
 800889c:	4403      	add	r3, r0
 800889e:	9306      	str	r3, [sp, #24]
 80088a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088a2:	4403      	add	r3, r0
 80088a4:	9309      	str	r3, [sp, #36]	; 0x24
 80088a6:	9b06      	ldr	r3, [sp, #24]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	dd05      	ble.n	80088b8 <_dtoa_r+0x7d0>
 80088ac:	461a      	mov	r2, r3
 80088ae:	4648      	mov	r0, r9
 80088b0:	9903      	ldr	r1, [sp, #12]
 80088b2:	f001 f8cb 	bl	8009a4c <__lshift>
 80088b6:	9003      	str	r0, [sp, #12]
 80088b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	dd05      	ble.n	80088ca <_dtoa_r+0x7e2>
 80088be:	4621      	mov	r1, r4
 80088c0:	461a      	mov	r2, r3
 80088c2:	4648      	mov	r0, r9
 80088c4:	f001 f8c2 	bl	8009a4c <__lshift>
 80088c8:	4604      	mov	r4, r0
 80088ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d06c      	beq.n	80089aa <_dtoa_r+0x8c2>
 80088d0:	4621      	mov	r1, r4
 80088d2:	9803      	ldr	r0, [sp, #12]
 80088d4:	f001 f92a 	bl	8009b2c <__mcmp>
 80088d8:	2800      	cmp	r0, #0
 80088da:	da66      	bge.n	80089aa <_dtoa_r+0x8c2>
 80088dc:	2300      	movs	r3, #0
 80088de:	220a      	movs	r2, #10
 80088e0:	4648      	mov	r0, r9
 80088e2:	9903      	ldr	r1, [sp, #12]
 80088e4:	f000 ff20 	bl	8009728 <__multadd>
 80088e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088ea:	f108 38ff 	add.w	r8, r8, #4294967295
 80088ee:	9003      	str	r0, [sp, #12]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	f000 819f 	beq.w	8008c34 <_dtoa_r+0xb4c>
 80088f6:	2300      	movs	r3, #0
 80088f8:	4629      	mov	r1, r5
 80088fa:	220a      	movs	r2, #10
 80088fc:	4648      	mov	r0, r9
 80088fe:	f000 ff13 	bl	8009728 <__multadd>
 8008902:	9b08      	ldr	r3, [sp, #32]
 8008904:	4605      	mov	r5, r0
 8008906:	2b00      	cmp	r3, #0
 8008908:	f300 808a 	bgt.w	8008a20 <_dtoa_r+0x938>
 800890c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800890e:	2b02      	cmp	r3, #2
 8008910:	dc53      	bgt.n	80089ba <_dtoa_r+0x8d2>
 8008912:	e085      	b.n	8008a20 <_dtoa_r+0x938>
 8008914:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008916:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800891a:	e758      	b.n	80087ce <_dtoa_r+0x6e6>
 800891c:	9b05      	ldr	r3, [sp, #20]
 800891e:	1e5c      	subs	r4, r3, #1
 8008920:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008922:	42a3      	cmp	r3, r4
 8008924:	bfb7      	itett	lt
 8008926:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008928:	1b1c      	subge	r4, r3, r4
 800892a:	1ae2      	sublt	r2, r4, r3
 800892c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800892e:	bfbe      	ittt	lt
 8008930:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008932:	189b      	addlt	r3, r3, r2
 8008934:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008936:	9b05      	ldr	r3, [sp, #20]
 8008938:	bfb8      	it	lt
 800893a:	2400      	movlt	r4, #0
 800893c:	2b00      	cmp	r3, #0
 800893e:	bfb7      	itett	lt
 8008940:	e9dd 2305 	ldrdlt	r2, r3, [sp, #20]
 8008944:	e9dd 3605 	ldrdge	r3, r6, [sp, #20]
 8008948:	1a9e      	sublt	r6, r3, r2
 800894a:	2300      	movlt	r3, #0
 800894c:	e741      	b.n	80087d2 <_dtoa_r+0x6ea>
 800894e:	bf00      	nop
 8008950:	3fe00000 	.word	0x3fe00000
 8008954:	40240000 	.word	0x40240000
 8008958:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800895a:	9e06      	ldr	r6, [sp, #24]
 800895c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800895e:	e743      	b.n	80087e8 <_dtoa_r+0x700>
 8008960:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008962:	e76c      	b.n	800883e <_dtoa_r+0x756>
 8008964:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008966:	2b01      	cmp	r3, #1
 8008968:	dc17      	bgt.n	800899a <_dtoa_r+0x8b2>
 800896a:	f1ba 0f00 	cmp.w	sl, #0
 800896e:	d114      	bne.n	800899a <_dtoa_r+0x8b2>
 8008970:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008974:	b99b      	cbnz	r3, 800899e <_dtoa_r+0x8b6>
 8008976:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800897a:	0d3f      	lsrs	r7, r7, #20
 800897c:	053f      	lsls	r7, r7, #20
 800897e:	b137      	cbz	r7, 800898e <_dtoa_r+0x8a6>
 8008980:	2701      	movs	r7, #1
 8008982:	9b06      	ldr	r3, [sp, #24]
 8008984:	3301      	adds	r3, #1
 8008986:	9306      	str	r3, [sp, #24]
 8008988:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800898a:	3301      	adds	r3, #1
 800898c:	9309      	str	r3, [sp, #36]	; 0x24
 800898e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008990:	2b00      	cmp	r3, #0
 8008992:	f47f af6c 	bne.w	800886e <_dtoa_r+0x786>
 8008996:	2001      	movs	r0, #1
 8008998:	e771      	b.n	800887e <_dtoa_r+0x796>
 800899a:	2700      	movs	r7, #0
 800899c:	e7f7      	b.n	800898e <_dtoa_r+0x8a6>
 800899e:	4657      	mov	r7, sl
 80089a0:	e7f5      	b.n	800898e <_dtoa_r+0x8a6>
 80089a2:	d080      	beq.n	80088a6 <_dtoa_r+0x7be>
 80089a4:	4618      	mov	r0, r3
 80089a6:	301c      	adds	r0, #28
 80089a8:	e776      	b.n	8008898 <_dtoa_r+0x7b0>
 80089aa:	9b05      	ldr	r3, [sp, #20]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	dc31      	bgt.n	8008a14 <_dtoa_r+0x92c>
 80089b0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80089b2:	2b02      	cmp	r3, #2
 80089b4:	dd2e      	ble.n	8008a14 <_dtoa_r+0x92c>
 80089b6:	9b05      	ldr	r3, [sp, #20]
 80089b8:	9308      	str	r3, [sp, #32]
 80089ba:	9b08      	ldr	r3, [sp, #32]
 80089bc:	b963      	cbnz	r3, 80089d8 <_dtoa_r+0x8f0>
 80089be:	4621      	mov	r1, r4
 80089c0:	2205      	movs	r2, #5
 80089c2:	4648      	mov	r0, r9
 80089c4:	f000 feb0 	bl	8009728 <__multadd>
 80089c8:	4601      	mov	r1, r0
 80089ca:	4604      	mov	r4, r0
 80089cc:	9803      	ldr	r0, [sp, #12]
 80089ce:	f001 f8ad 	bl	8009b2c <__mcmp>
 80089d2:	2800      	cmp	r0, #0
 80089d4:	f73f adc4 	bgt.w	8008560 <_dtoa_r+0x478>
 80089d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80089da:	9e04      	ldr	r6, [sp, #16]
 80089dc:	ea6f 0803 	mvn.w	r8, r3
 80089e0:	2700      	movs	r7, #0
 80089e2:	4621      	mov	r1, r4
 80089e4:	4648      	mov	r0, r9
 80089e6:	f000 fe96 	bl	8009716 <_Bfree>
 80089ea:	2d00      	cmp	r5, #0
 80089ec:	f43f aeb2 	beq.w	8008754 <_dtoa_r+0x66c>
 80089f0:	b12f      	cbz	r7, 80089fe <_dtoa_r+0x916>
 80089f2:	42af      	cmp	r7, r5
 80089f4:	d003      	beq.n	80089fe <_dtoa_r+0x916>
 80089f6:	4639      	mov	r1, r7
 80089f8:	4648      	mov	r0, r9
 80089fa:	f000 fe8c 	bl	8009716 <_Bfree>
 80089fe:	4629      	mov	r1, r5
 8008a00:	4648      	mov	r0, r9
 8008a02:	f000 fe88 	bl	8009716 <_Bfree>
 8008a06:	e6a5      	b.n	8008754 <_dtoa_r+0x66c>
 8008a08:	2400      	movs	r4, #0
 8008a0a:	4625      	mov	r5, r4
 8008a0c:	e7e4      	b.n	80089d8 <_dtoa_r+0x8f0>
 8008a0e:	46a8      	mov	r8, r5
 8008a10:	4625      	mov	r5, r4
 8008a12:	e5a5      	b.n	8008560 <_dtoa_r+0x478>
 8008a14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	f000 80c4 	beq.w	8008ba4 <_dtoa_r+0xabc>
 8008a1c:	9b05      	ldr	r3, [sp, #20]
 8008a1e:	9308      	str	r3, [sp, #32]
 8008a20:	2e00      	cmp	r6, #0
 8008a22:	dd05      	ble.n	8008a30 <_dtoa_r+0x948>
 8008a24:	4629      	mov	r1, r5
 8008a26:	4632      	mov	r2, r6
 8008a28:	4648      	mov	r0, r9
 8008a2a:	f001 f80f 	bl	8009a4c <__lshift>
 8008a2e:	4605      	mov	r5, r0
 8008a30:	2f00      	cmp	r7, #0
 8008a32:	d058      	beq.n	8008ae6 <_dtoa_r+0x9fe>
 8008a34:	4648      	mov	r0, r9
 8008a36:	6869      	ldr	r1, [r5, #4]
 8008a38:	f000 fe48 	bl	80096cc <_Balloc>
 8008a3c:	4606      	mov	r6, r0
 8008a3e:	b920      	cbnz	r0, 8008a4a <_dtoa_r+0x962>
 8008a40:	4602      	mov	r2, r0
 8008a42:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008a46:	4b7f      	ldr	r3, [pc, #508]	; (8008c44 <_dtoa_r+0xb5c>)
 8008a48:	e481      	b.n	800834e <_dtoa_r+0x266>
 8008a4a:	692a      	ldr	r2, [r5, #16]
 8008a4c:	f105 010c 	add.w	r1, r5, #12
 8008a50:	3202      	adds	r2, #2
 8008a52:	0092      	lsls	r2, r2, #2
 8008a54:	300c      	adds	r0, #12
 8008a56:	f000 fe1f 	bl	8009698 <memcpy>
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	4631      	mov	r1, r6
 8008a5e:	4648      	mov	r0, r9
 8008a60:	f000 fff4 	bl	8009a4c <__lshift>
 8008a64:	462f      	mov	r7, r5
 8008a66:	4605      	mov	r5, r0
 8008a68:	9b04      	ldr	r3, [sp, #16]
 8008a6a:	9a04      	ldr	r2, [sp, #16]
 8008a6c:	3301      	adds	r3, #1
 8008a6e:	9305      	str	r3, [sp, #20]
 8008a70:	9b08      	ldr	r3, [sp, #32]
 8008a72:	4413      	add	r3, r2
 8008a74:	930a      	str	r3, [sp, #40]	; 0x28
 8008a76:	f00a 0301 	and.w	r3, sl, #1
 8008a7a:	9309      	str	r3, [sp, #36]	; 0x24
 8008a7c:	9b05      	ldr	r3, [sp, #20]
 8008a7e:	4621      	mov	r1, r4
 8008a80:	9803      	ldr	r0, [sp, #12]
 8008a82:	f103 3bff 	add.w	fp, r3, #4294967295
 8008a86:	f7ff faa3 	bl	8007fd0 <quorem>
 8008a8a:	4639      	mov	r1, r7
 8008a8c:	9006      	str	r0, [sp, #24]
 8008a8e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008a92:	9803      	ldr	r0, [sp, #12]
 8008a94:	f001 f84a 	bl	8009b2c <__mcmp>
 8008a98:	462a      	mov	r2, r5
 8008a9a:	9008      	str	r0, [sp, #32]
 8008a9c:	4621      	mov	r1, r4
 8008a9e:	4648      	mov	r0, r9
 8008aa0:	f001 f860 	bl	8009b64 <__mdiff>
 8008aa4:	68c2      	ldr	r2, [r0, #12]
 8008aa6:	4606      	mov	r6, r0
 8008aa8:	b9fa      	cbnz	r2, 8008aea <_dtoa_r+0xa02>
 8008aaa:	4601      	mov	r1, r0
 8008aac:	9803      	ldr	r0, [sp, #12]
 8008aae:	f001 f83d 	bl	8009b2c <__mcmp>
 8008ab2:	4602      	mov	r2, r0
 8008ab4:	4631      	mov	r1, r6
 8008ab6:	4648      	mov	r0, r9
 8008ab8:	920b      	str	r2, [sp, #44]	; 0x2c
 8008aba:	f000 fe2c 	bl	8009716 <_Bfree>
 8008abe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008ac0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008ac2:	9e05      	ldr	r6, [sp, #20]
 8008ac4:	ea43 0102 	orr.w	r1, r3, r2
 8008ac8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008aca:	430b      	orrs	r3, r1
 8008acc:	d10f      	bne.n	8008aee <_dtoa_r+0xa06>
 8008ace:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008ad2:	d028      	beq.n	8008b26 <_dtoa_r+0xa3e>
 8008ad4:	9b08      	ldr	r3, [sp, #32]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	dd02      	ble.n	8008ae0 <_dtoa_r+0x9f8>
 8008ada:	9b06      	ldr	r3, [sp, #24]
 8008adc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008ae0:	f88b a000 	strb.w	sl, [fp]
 8008ae4:	e77d      	b.n	80089e2 <_dtoa_r+0x8fa>
 8008ae6:	4628      	mov	r0, r5
 8008ae8:	e7bc      	b.n	8008a64 <_dtoa_r+0x97c>
 8008aea:	2201      	movs	r2, #1
 8008aec:	e7e2      	b.n	8008ab4 <_dtoa_r+0x9cc>
 8008aee:	9b08      	ldr	r3, [sp, #32]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	db04      	blt.n	8008afe <_dtoa_r+0xa16>
 8008af4:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008af6:	430b      	orrs	r3, r1
 8008af8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008afa:	430b      	orrs	r3, r1
 8008afc:	d120      	bne.n	8008b40 <_dtoa_r+0xa58>
 8008afe:	2a00      	cmp	r2, #0
 8008b00:	ddee      	ble.n	8008ae0 <_dtoa_r+0x9f8>
 8008b02:	2201      	movs	r2, #1
 8008b04:	9903      	ldr	r1, [sp, #12]
 8008b06:	4648      	mov	r0, r9
 8008b08:	f000 ffa0 	bl	8009a4c <__lshift>
 8008b0c:	4621      	mov	r1, r4
 8008b0e:	9003      	str	r0, [sp, #12]
 8008b10:	f001 f80c 	bl	8009b2c <__mcmp>
 8008b14:	2800      	cmp	r0, #0
 8008b16:	dc03      	bgt.n	8008b20 <_dtoa_r+0xa38>
 8008b18:	d1e2      	bne.n	8008ae0 <_dtoa_r+0x9f8>
 8008b1a:	f01a 0f01 	tst.w	sl, #1
 8008b1e:	d0df      	beq.n	8008ae0 <_dtoa_r+0x9f8>
 8008b20:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008b24:	d1d9      	bne.n	8008ada <_dtoa_r+0x9f2>
 8008b26:	2339      	movs	r3, #57	; 0x39
 8008b28:	f88b 3000 	strb.w	r3, [fp]
 8008b2c:	4633      	mov	r3, r6
 8008b2e:	461e      	mov	r6, r3
 8008b30:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008b34:	3b01      	subs	r3, #1
 8008b36:	2a39      	cmp	r2, #57	; 0x39
 8008b38:	d06a      	beq.n	8008c10 <_dtoa_r+0xb28>
 8008b3a:	3201      	adds	r2, #1
 8008b3c:	701a      	strb	r2, [r3, #0]
 8008b3e:	e750      	b.n	80089e2 <_dtoa_r+0x8fa>
 8008b40:	2a00      	cmp	r2, #0
 8008b42:	dd07      	ble.n	8008b54 <_dtoa_r+0xa6c>
 8008b44:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008b48:	d0ed      	beq.n	8008b26 <_dtoa_r+0xa3e>
 8008b4a:	f10a 0301 	add.w	r3, sl, #1
 8008b4e:	f88b 3000 	strb.w	r3, [fp]
 8008b52:	e746      	b.n	80089e2 <_dtoa_r+0x8fa>
 8008b54:	9b05      	ldr	r3, [sp, #20]
 8008b56:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008b58:	f803 ac01 	strb.w	sl, [r3, #-1]
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d041      	beq.n	8008be4 <_dtoa_r+0xafc>
 8008b60:	2300      	movs	r3, #0
 8008b62:	220a      	movs	r2, #10
 8008b64:	9903      	ldr	r1, [sp, #12]
 8008b66:	4648      	mov	r0, r9
 8008b68:	f000 fdde 	bl	8009728 <__multadd>
 8008b6c:	42af      	cmp	r7, r5
 8008b6e:	9003      	str	r0, [sp, #12]
 8008b70:	f04f 0300 	mov.w	r3, #0
 8008b74:	f04f 020a 	mov.w	r2, #10
 8008b78:	4639      	mov	r1, r7
 8008b7a:	4648      	mov	r0, r9
 8008b7c:	d107      	bne.n	8008b8e <_dtoa_r+0xaa6>
 8008b7e:	f000 fdd3 	bl	8009728 <__multadd>
 8008b82:	4607      	mov	r7, r0
 8008b84:	4605      	mov	r5, r0
 8008b86:	9b05      	ldr	r3, [sp, #20]
 8008b88:	3301      	adds	r3, #1
 8008b8a:	9305      	str	r3, [sp, #20]
 8008b8c:	e776      	b.n	8008a7c <_dtoa_r+0x994>
 8008b8e:	f000 fdcb 	bl	8009728 <__multadd>
 8008b92:	4629      	mov	r1, r5
 8008b94:	4607      	mov	r7, r0
 8008b96:	2300      	movs	r3, #0
 8008b98:	220a      	movs	r2, #10
 8008b9a:	4648      	mov	r0, r9
 8008b9c:	f000 fdc4 	bl	8009728 <__multadd>
 8008ba0:	4605      	mov	r5, r0
 8008ba2:	e7f0      	b.n	8008b86 <_dtoa_r+0xa9e>
 8008ba4:	9b05      	ldr	r3, [sp, #20]
 8008ba6:	9308      	str	r3, [sp, #32]
 8008ba8:	9e04      	ldr	r6, [sp, #16]
 8008baa:	4621      	mov	r1, r4
 8008bac:	9803      	ldr	r0, [sp, #12]
 8008bae:	f7ff fa0f 	bl	8007fd0 <quorem>
 8008bb2:	9b04      	ldr	r3, [sp, #16]
 8008bb4:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008bb8:	f806 ab01 	strb.w	sl, [r6], #1
 8008bbc:	1af2      	subs	r2, r6, r3
 8008bbe:	9b08      	ldr	r3, [sp, #32]
 8008bc0:	4293      	cmp	r3, r2
 8008bc2:	dd07      	ble.n	8008bd4 <_dtoa_r+0xaec>
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	220a      	movs	r2, #10
 8008bc8:	4648      	mov	r0, r9
 8008bca:	9903      	ldr	r1, [sp, #12]
 8008bcc:	f000 fdac 	bl	8009728 <__multadd>
 8008bd0:	9003      	str	r0, [sp, #12]
 8008bd2:	e7ea      	b.n	8008baa <_dtoa_r+0xac2>
 8008bd4:	9b08      	ldr	r3, [sp, #32]
 8008bd6:	2700      	movs	r7, #0
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	bfcc      	ite	gt
 8008bdc:	461e      	movgt	r6, r3
 8008bde:	2601      	movle	r6, #1
 8008be0:	9b04      	ldr	r3, [sp, #16]
 8008be2:	441e      	add	r6, r3
 8008be4:	2201      	movs	r2, #1
 8008be6:	9903      	ldr	r1, [sp, #12]
 8008be8:	4648      	mov	r0, r9
 8008bea:	f000 ff2f 	bl	8009a4c <__lshift>
 8008bee:	4621      	mov	r1, r4
 8008bf0:	9003      	str	r0, [sp, #12]
 8008bf2:	f000 ff9b 	bl	8009b2c <__mcmp>
 8008bf6:	2800      	cmp	r0, #0
 8008bf8:	dc98      	bgt.n	8008b2c <_dtoa_r+0xa44>
 8008bfa:	d102      	bne.n	8008c02 <_dtoa_r+0xb1a>
 8008bfc:	f01a 0f01 	tst.w	sl, #1
 8008c00:	d194      	bne.n	8008b2c <_dtoa_r+0xa44>
 8008c02:	4633      	mov	r3, r6
 8008c04:	461e      	mov	r6, r3
 8008c06:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c0a:	2a30      	cmp	r2, #48	; 0x30
 8008c0c:	d0fa      	beq.n	8008c04 <_dtoa_r+0xb1c>
 8008c0e:	e6e8      	b.n	80089e2 <_dtoa_r+0x8fa>
 8008c10:	9a04      	ldr	r2, [sp, #16]
 8008c12:	429a      	cmp	r2, r3
 8008c14:	d18b      	bne.n	8008b2e <_dtoa_r+0xa46>
 8008c16:	2331      	movs	r3, #49	; 0x31
 8008c18:	f108 0801 	add.w	r8, r8, #1
 8008c1c:	7013      	strb	r3, [r2, #0]
 8008c1e:	e6e0      	b.n	80089e2 <_dtoa_r+0x8fa>
 8008c20:	4b09      	ldr	r3, [pc, #36]	; (8008c48 <_dtoa_r+0xb60>)
 8008c22:	f7ff bab1 	b.w	8008188 <_dtoa_r+0xa0>
 8008c26:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	f47f aa95 	bne.w	8008158 <_dtoa_r+0x70>
 8008c2e:	4b07      	ldr	r3, [pc, #28]	; (8008c4c <_dtoa_r+0xb64>)
 8008c30:	f7ff baaa 	b.w	8008188 <_dtoa_r+0xa0>
 8008c34:	9b08      	ldr	r3, [sp, #32]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	dcb6      	bgt.n	8008ba8 <_dtoa_r+0xac0>
 8008c3a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008c3c:	2b02      	cmp	r3, #2
 8008c3e:	f73f aebc 	bgt.w	80089ba <_dtoa_r+0x8d2>
 8008c42:	e7b1      	b.n	8008ba8 <_dtoa_r+0xac0>
 8008c44:	0800c92b 	.word	0x0800c92b
 8008c48:	0800c929 	.word	0x0800c929
 8008c4c:	0800c920 	.word	0x0800c920

08008c50 <__sflush_r>:
 8008c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c52:	898b      	ldrh	r3, [r1, #12]
 8008c54:	4605      	mov	r5, r0
 8008c56:	0718      	lsls	r0, r3, #28
 8008c58:	460c      	mov	r4, r1
 8008c5a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008c5e:	d45e      	bmi.n	8008d1e <__sflush_r+0xce>
 8008c60:	684b      	ldr	r3, [r1, #4]
 8008c62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	818a      	strh	r2, [r1, #12]
 8008c6a:	dc04      	bgt.n	8008c76 <__sflush_r+0x26>
 8008c6c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	dc01      	bgt.n	8008c76 <__sflush_r+0x26>
 8008c72:	2000      	movs	r0, #0
 8008c74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c76:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008c78:	2e00      	cmp	r6, #0
 8008c7a:	d0fa      	beq.n	8008c72 <__sflush_r+0x22>
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008c82:	682f      	ldr	r7, [r5, #0]
 8008c84:	602b      	str	r3, [r5, #0]
 8008c86:	d036      	beq.n	8008cf6 <__sflush_r+0xa6>
 8008c88:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8008c8a:	89a3      	ldrh	r3, [r4, #12]
 8008c8c:	075a      	lsls	r2, r3, #29
 8008c8e:	d505      	bpl.n	8008c9c <__sflush_r+0x4c>
 8008c90:	6863      	ldr	r3, [r4, #4]
 8008c92:	1ac0      	subs	r0, r0, r3
 8008c94:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008c96:	b10b      	cbz	r3, 8008c9c <__sflush_r+0x4c>
 8008c98:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008c9a:	1ac0      	subs	r0, r0, r3
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	4602      	mov	r2, r0
 8008ca0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008ca2:	4628      	mov	r0, r5
 8008ca4:	69e1      	ldr	r1, [r4, #28]
 8008ca6:	47b0      	blx	r6
 8008ca8:	1c43      	adds	r3, r0, #1
 8008caa:	89a3      	ldrh	r3, [r4, #12]
 8008cac:	d106      	bne.n	8008cbc <__sflush_r+0x6c>
 8008cae:	6829      	ldr	r1, [r5, #0]
 8008cb0:	291d      	cmp	r1, #29
 8008cb2:	d830      	bhi.n	8008d16 <__sflush_r+0xc6>
 8008cb4:	4a2a      	ldr	r2, [pc, #168]	; (8008d60 <__sflush_r+0x110>)
 8008cb6:	40ca      	lsrs	r2, r1
 8008cb8:	07d6      	lsls	r6, r2, #31
 8008cba:	d52c      	bpl.n	8008d16 <__sflush_r+0xc6>
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008cc2:	b21b      	sxth	r3, r3
 8008cc4:	6062      	str	r2, [r4, #4]
 8008cc6:	6922      	ldr	r2, [r4, #16]
 8008cc8:	04d9      	lsls	r1, r3, #19
 8008cca:	81a3      	strh	r3, [r4, #12]
 8008ccc:	6022      	str	r2, [r4, #0]
 8008cce:	d504      	bpl.n	8008cda <__sflush_r+0x8a>
 8008cd0:	1c42      	adds	r2, r0, #1
 8008cd2:	d101      	bne.n	8008cd8 <__sflush_r+0x88>
 8008cd4:	682b      	ldr	r3, [r5, #0]
 8008cd6:	b903      	cbnz	r3, 8008cda <__sflush_r+0x8a>
 8008cd8:	6520      	str	r0, [r4, #80]	; 0x50
 8008cda:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008cdc:	602f      	str	r7, [r5, #0]
 8008cde:	2900      	cmp	r1, #0
 8008ce0:	d0c7      	beq.n	8008c72 <__sflush_r+0x22>
 8008ce2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8008ce6:	4299      	cmp	r1, r3
 8008ce8:	d002      	beq.n	8008cf0 <__sflush_r+0xa0>
 8008cea:	4628      	mov	r0, r5
 8008cec:	f000 f936 	bl	8008f5c <_free_r>
 8008cf0:	2000      	movs	r0, #0
 8008cf2:	6320      	str	r0, [r4, #48]	; 0x30
 8008cf4:	e7be      	b.n	8008c74 <__sflush_r+0x24>
 8008cf6:	69e1      	ldr	r1, [r4, #28]
 8008cf8:	2301      	movs	r3, #1
 8008cfa:	4628      	mov	r0, r5
 8008cfc:	47b0      	blx	r6
 8008cfe:	1c41      	adds	r1, r0, #1
 8008d00:	d1c3      	bne.n	8008c8a <__sflush_r+0x3a>
 8008d02:	682b      	ldr	r3, [r5, #0]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d0c0      	beq.n	8008c8a <__sflush_r+0x3a>
 8008d08:	2b1d      	cmp	r3, #29
 8008d0a:	d001      	beq.n	8008d10 <__sflush_r+0xc0>
 8008d0c:	2b16      	cmp	r3, #22
 8008d0e:	d101      	bne.n	8008d14 <__sflush_r+0xc4>
 8008d10:	602f      	str	r7, [r5, #0]
 8008d12:	e7ae      	b.n	8008c72 <__sflush_r+0x22>
 8008d14:	89a3      	ldrh	r3, [r4, #12]
 8008d16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d1a:	81a3      	strh	r3, [r4, #12]
 8008d1c:	e7aa      	b.n	8008c74 <__sflush_r+0x24>
 8008d1e:	690f      	ldr	r7, [r1, #16]
 8008d20:	2f00      	cmp	r7, #0
 8008d22:	d0a6      	beq.n	8008c72 <__sflush_r+0x22>
 8008d24:	079b      	lsls	r3, r3, #30
 8008d26:	bf18      	it	ne
 8008d28:	2300      	movne	r3, #0
 8008d2a:	680e      	ldr	r6, [r1, #0]
 8008d2c:	bf08      	it	eq
 8008d2e:	694b      	ldreq	r3, [r1, #20]
 8008d30:	1bf6      	subs	r6, r6, r7
 8008d32:	600f      	str	r7, [r1, #0]
 8008d34:	608b      	str	r3, [r1, #8]
 8008d36:	2e00      	cmp	r6, #0
 8008d38:	dd9b      	ble.n	8008c72 <__sflush_r+0x22>
 8008d3a:	4633      	mov	r3, r6
 8008d3c:	463a      	mov	r2, r7
 8008d3e:	4628      	mov	r0, r5
 8008d40:	69e1      	ldr	r1, [r4, #28]
 8008d42:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 8008d46:	47e0      	blx	ip
 8008d48:	2800      	cmp	r0, #0
 8008d4a:	dc06      	bgt.n	8008d5a <__sflush_r+0x10a>
 8008d4c:	89a3      	ldrh	r3, [r4, #12]
 8008d4e:	f04f 30ff 	mov.w	r0, #4294967295
 8008d52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d56:	81a3      	strh	r3, [r4, #12]
 8008d58:	e78c      	b.n	8008c74 <__sflush_r+0x24>
 8008d5a:	4407      	add	r7, r0
 8008d5c:	1a36      	subs	r6, r6, r0
 8008d5e:	e7ea      	b.n	8008d36 <__sflush_r+0xe6>
 8008d60:	20400001 	.word	0x20400001

08008d64 <_fflush_r>:
 8008d64:	b538      	push	{r3, r4, r5, lr}
 8008d66:	460c      	mov	r4, r1
 8008d68:	4605      	mov	r5, r0
 8008d6a:	b118      	cbz	r0, 8008d74 <_fflush_r+0x10>
 8008d6c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008d6e:	b90b      	cbnz	r3, 8008d74 <_fflush_r+0x10>
 8008d70:	f000 f864 	bl	8008e3c <__sinit>
 8008d74:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8008d78:	b1b8      	cbz	r0, 8008daa <_fflush_r+0x46>
 8008d7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008d7c:	07db      	lsls	r3, r3, #31
 8008d7e:	d404      	bmi.n	8008d8a <_fflush_r+0x26>
 8008d80:	0581      	lsls	r1, r0, #22
 8008d82:	d402      	bmi.n	8008d8a <_fflush_r+0x26>
 8008d84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d86:	f000 f9cf 	bl	8009128 <__retarget_lock_acquire_recursive>
 8008d8a:	4628      	mov	r0, r5
 8008d8c:	4621      	mov	r1, r4
 8008d8e:	f7ff ff5f 	bl	8008c50 <__sflush_r>
 8008d92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008d94:	4605      	mov	r5, r0
 8008d96:	07da      	lsls	r2, r3, #31
 8008d98:	d405      	bmi.n	8008da6 <_fflush_r+0x42>
 8008d9a:	89a3      	ldrh	r3, [r4, #12]
 8008d9c:	059b      	lsls	r3, r3, #22
 8008d9e:	d402      	bmi.n	8008da6 <_fflush_r+0x42>
 8008da0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008da2:	f000 f9c2 	bl	800912a <__retarget_lock_release_recursive>
 8008da6:	4628      	mov	r0, r5
 8008da8:	bd38      	pop	{r3, r4, r5, pc}
 8008daa:	4605      	mov	r5, r0
 8008dac:	e7fb      	b.n	8008da6 <_fflush_r+0x42>
	...

08008db0 <std>:
 8008db0:	2300      	movs	r3, #0
 8008db2:	b510      	push	{r4, lr}
 8008db4:	4604      	mov	r4, r0
 8008db6:	e9c0 3300 	strd	r3, r3, [r0]
 8008dba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008dbe:	6083      	str	r3, [r0, #8]
 8008dc0:	8181      	strh	r1, [r0, #12]
 8008dc2:	6643      	str	r3, [r0, #100]	; 0x64
 8008dc4:	81c2      	strh	r2, [r0, #14]
 8008dc6:	6183      	str	r3, [r0, #24]
 8008dc8:	4619      	mov	r1, r3
 8008dca:	2208      	movs	r2, #8
 8008dcc:	305c      	adds	r0, #92	; 0x5c
 8008dce:	f7ff f86f 	bl	8007eb0 <memset>
 8008dd2:	4b07      	ldr	r3, [pc, #28]	; (8008df0 <std+0x40>)
 8008dd4:	61e4      	str	r4, [r4, #28]
 8008dd6:	6223      	str	r3, [r4, #32]
 8008dd8:	4b06      	ldr	r3, [pc, #24]	; (8008df4 <std+0x44>)
 8008dda:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008dde:	6263      	str	r3, [r4, #36]	; 0x24
 8008de0:	4b05      	ldr	r3, [pc, #20]	; (8008df8 <std+0x48>)
 8008de2:	62a3      	str	r3, [r4, #40]	; 0x28
 8008de4:	4b05      	ldr	r3, [pc, #20]	; (8008dfc <std+0x4c>)
 8008de6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008de8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008dec:	f000 b99a 	b.w	8009124 <__retarget_lock_init_recursive>
 8008df0:	08009dbd 	.word	0x08009dbd
 8008df4:	08009ddf 	.word	0x08009ddf
 8008df8:	08009e17 	.word	0x08009e17
 8008dfc:	08009e3b 	.word	0x08009e3b

08008e00 <_cleanup_r>:
 8008e00:	4901      	ldr	r1, [pc, #4]	; (8008e08 <_cleanup_r+0x8>)
 8008e02:	f000 b96b 	b.w	80090dc <_fwalk_reent>
 8008e06:	bf00      	nop
 8008e08:	0800bd9d 	.word	0x0800bd9d

08008e0c <__sfp_lock_acquire>:
 8008e0c:	4801      	ldr	r0, [pc, #4]	; (8008e14 <__sfp_lock_acquire+0x8>)
 8008e0e:	f000 b98b 	b.w	8009128 <__retarget_lock_acquire_recursive>
 8008e12:	bf00      	nop
 8008e14:	20006416 	.word	0x20006416

08008e18 <__sfp_lock_release>:
 8008e18:	4801      	ldr	r0, [pc, #4]	; (8008e20 <__sfp_lock_release+0x8>)
 8008e1a:	f000 b986 	b.w	800912a <__retarget_lock_release_recursive>
 8008e1e:	bf00      	nop
 8008e20:	20006416 	.word	0x20006416

08008e24 <__sinit_lock_acquire>:
 8008e24:	4801      	ldr	r0, [pc, #4]	; (8008e2c <__sinit_lock_acquire+0x8>)
 8008e26:	f000 b97f 	b.w	8009128 <__retarget_lock_acquire_recursive>
 8008e2a:	bf00      	nop
 8008e2c:	20006417 	.word	0x20006417

08008e30 <__sinit_lock_release>:
 8008e30:	4801      	ldr	r0, [pc, #4]	; (8008e38 <__sinit_lock_release+0x8>)
 8008e32:	f000 b97a 	b.w	800912a <__retarget_lock_release_recursive>
 8008e36:	bf00      	nop
 8008e38:	20006417 	.word	0x20006417

08008e3c <__sinit>:
 8008e3c:	b510      	push	{r4, lr}
 8008e3e:	4604      	mov	r4, r0
 8008e40:	f7ff fff0 	bl	8008e24 <__sinit_lock_acquire>
 8008e44:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008e46:	b11a      	cbz	r2, 8008e50 <__sinit+0x14>
 8008e48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e4c:	f7ff bff0 	b.w	8008e30 <__sinit_lock_release>
 8008e50:	4b0d      	ldr	r3, [pc, #52]	; (8008e88 <__sinit+0x4c>)
 8008e52:	2104      	movs	r1, #4
 8008e54:	63e3      	str	r3, [r4, #60]	; 0x3c
 8008e56:	2303      	movs	r3, #3
 8008e58:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8008e5c:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8008e60:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8008e64:	6860      	ldr	r0, [r4, #4]
 8008e66:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8008e6a:	f7ff ffa1 	bl	8008db0 <std>
 8008e6e:	2201      	movs	r2, #1
 8008e70:	2109      	movs	r1, #9
 8008e72:	68a0      	ldr	r0, [r4, #8]
 8008e74:	f7ff ff9c 	bl	8008db0 <std>
 8008e78:	2202      	movs	r2, #2
 8008e7a:	2112      	movs	r1, #18
 8008e7c:	68e0      	ldr	r0, [r4, #12]
 8008e7e:	f7ff ff97 	bl	8008db0 <std>
 8008e82:	2301      	movs	r3, #1
 8008e84:	63a3      	str	r3, [r4, #56]	; 0x38
 8008e86:	e7df      	b.n	8008e48 <__sinit+0xc>
 8008e88:	08008e01 	.word	0x08008e01

08008e8c <__libc_fini_array>:
 8008e8c:	b538      	push	{r3, r4, r5, lr}
 8008e8e:	4d07      	ldr	r5, [pc, #28]	; (8008eac <__libc_fini_array+0x20>)
 8008e90:	4c07      	ldr	r4, [pc, #28]	; (8008eb0 <__libc_fini_array+0x24>)
 8008e92:	1b64      	subs	r4, r4, r5
 8008e94:	10a4      	asrs	r4, r4, #2
 8008e96:	b91c      	cbnz	r4, 8008ea0 <__libc_fini_array+0x14>
 8008e98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e9c:	f003 bcf4 	b.w	800c888 <_fini>
 8008ea0:	3c01      	subs	r4, #1
 8008ea2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8008ea6:	4798      	blx	r3
 8008ea8:	e7f5      	b.n	8008e96 <__libc_fini_array+0xa>
 8008eaa:	bf00      	nop
 8008eac:	0800ccc0 	.word	0x0800ccc0
 8008eb0:	0800ccc4 	.word	0x0800ccc4

08008eb4 <_malloc_trim_r>:
 8008eb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008eb8:	4606      	mov	r6, r0
 8008eba:	2008      	movs	r0, #8
 8008ebc:	460c      	mov	r4, r1
 8008ebe:	f002 f9a7 	bl	800b210 <sysconf>
 8008ec2:	4680      	mov	r8, r0
 8008ec4:	4f22      	ldr	r7, [pc, #136]	; (8008f50 <_malloc_trim_r+0x9c>)
 8008ec6:	4630      	mov	r0, r6
 8008ec8:	f000 fbf4 	bl	80096b4 <__malloc_lock>
 8008ecc:	68bb      	ldr	r3, [r7, #8]
 8008ece:	685d      	ldr	r5, [r3, #4]
 8008ed0:	f025 0503 	bic.w	r5, r5, #3
 8008ed4:	1b2c      	subs	r4, r5, r4
 8008ed6:	3c11      	subs	r4, #17
 8008ed8:	4444      	add	r4, r8
 8008eda:	fbb4 f4f8 	udiv	r4, r4, r8
 8008ede:	3c01      	subs	r4, #1
 8008ee0:	fb08 f404 	mul.w	r4, r8, r4
 8008ee4:	45a0      	cmp	r8, r4
 8008ee6:	dd05      	ble.n	8008ef4 <_malloc_trim_r+0x40>
 8008ee8:	4630      	mov	r0, r6
 8008eea:	f000 fbe9 	bl	80096c0 <__malloc_unlock>
 8008eee:	2000      	movs	r0, #0
 8008ef0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ef4:	2100      	movs	r1, #0
 8008ef6:	4630      	mov	r0, r6
 8008ef8:	f000 ff50 	bl	8009d9c <_sbrk_r>
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	442b      	add	r3, r5
 8008f00:	4298      	cmp	r0, r3
 8008f02:	d1f1      	bne.n	8008ee8 <_malloc_trim_r+0x34>
 8008f04:	4630      	mov	r0, r6
 8008f06:	4261      	negs	r1, r4
 8008f08:	f000 ff48 	bl	8009d9c <_sbrk_r>
 8008f0c:	3001      	adds	r0, #1
 8008f0e:	d110      	bne.n	8008f32 <_malloc_trim_r+0x7e>
 8008f10:	2100      	movs	r1, #0
 8008f12:	4630      	mov	r0, r6
 8008f14:	f000 ff42 	bl	8009d9c <_sbrk_r>
 8008f18:	68ba      	ldr	r2, [r7, #8]
 8008f1a:	1a83      	subs	r3, r0, r2
 8008f1c:	2b0f      	cmp	r3, #15
 8008f1e:	dde3      	ble.n	8008ee8 <_malloc_trim_r+0x34>
 8008f20:	490c      	ldr	r1, [pc, #48]	; (8008f54 <_malloc_trim_r+0xa0>)
 8008f22:	f043 0301 	orr.w	r3, r3, #1
 8008f26:	6809      	ldr	r1, [r1, #0]
 8008f28:	6053      	str	r3, [r2, #4]
 8008f2a:	1a40      	subs	r0, r0, r1
 8008f2c:	490a      	ldr	r1, [pc, #40]	; (8008f58 <_malloc_trim_r+0xa4>)
 8008f2e:	6008      	str	r0, [r1, #0]
 8008f30:	e7da      	b.n	8008ee8 <_malloc_trim_r+0x34>
 8008f32:	68bb      	ldr	r3, [r7, #8]
 8008f34:	4a08      	ldr	r2, [pc, #32]	; (8008f58 <_malloc_trim_r+0xa4>)
 8008f36:	1b2d      	subs	r5, r5, r4
 8008f38:	f045 0501 	orr.w	r5, r5, #1
 8008f3c:	605d      	str	r5, [r3, #4]
 8008f3e:	6813      	ldr	r3, [r2, #0]
 8008f40:	4630      	mov	r0, r6
 8008f42:	1b1b      	subs	r3, r3, r4
 8008f44:	6013      	str	r3, [r2, #0]
 8008f46:	f000 fbbb 	bl	80096c0 <__malloc_unlock>
 8008f4a:	2001      	movs	r0, #1
 8008f4c:	e7d0      	b.n	8008ef0 <_malloc_trim_r+0x3c>
 8008f4e:	bf00      	nop
 8008f50:	20000484 	.word	0x20000484
 8008f54:	2000088c 	.word	0x2000088c
 8008f58:	20006418 	.word	0x20006418

08008f5c <_free_r>:
 8008f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f5e:	4605      	mov	r5, r0
 8008f60:	460f      	mov	r7, r1
 8008f62:	2900      	cmp	r1, #0
 8008f64:	f000 80b1 	beq.w	80090ca <_free_r+0x16e>
 8008f68:	f000 fba4 	bl	80096b4 <__malloc_lock>
 8008f6c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8008f70:	4856      	ldr	r0, [pc, #344]	; (80090cc <_free_r+0x170>)
 8008f72:	f022 0401 	bic.w	r4, r2, #1
 8008f76:	f1a7 0308 	sub.w	r3, r7, #8
 8008f7a:	eb03 0c04 	add.w	ip, r3, r4
 8008f7e:	6881      	ldr	r1, [r0, #8]
 8008f80:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8008f84:	4561      	cmp	r1, ip
 8008f86:	f026 0603 	bic.w	r6, r6, #3
 8008f8a:	f002 0201 	and.w	r2, r2, #1
 8008f8e:	d11b      	bne.n	8008fc8 <_free_r+0x6c>
 8008f90:	4434      	add	r4, r6
 8008f92:	b93a      	cbnz	r2, 8008fa4 <_free_r+0x48>
 8008f94:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8008f98:	1a9b      	subs	r3, r3, r2
 8008f9a:	4414      	add	r4, r2
 8008f9c:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8008fa0:	60ca      	str	r2, [r1, #12]
 8008fa2:	6091      	str	r1, [r2, #8]
 8008fa4:	f044 0201 	orr.w	r2, r4, #1
 8008fa8:	605a      	str	r2, [r3, #4]
 8008faa:	6083      	str	r3, [r0, #8]
 8008fac:	4b48      	ldr	r3, [pc, #288]	; (80090d0 <_free_r+0x174>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	42a3      	cmp	r3, r4
 8008fb2:	d804      	bhi.n	8008fbe <_free_r+0x62>
 8008fb4:	4b47      	ldr	r3, [pc, #284]	; (80090d4 <_free_r+0x178>)
 8008fb6:	4628      	mov	r0, r5
 8008fb8:	6819      	ldr	r1, [r3, #0]
 8008fba:	f7ff ff7b 	bl	8008eb4 <_malloc_trim_r>
 8008fbe:	4628      	mov	r0, r5
 8008fc0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008fc4:	f000 bb7c 	b.w	80096c0 <__malloc_unlock>
 8008fc8:	f8cc 6004 	str.w	r6, [ip, #4]
 8008fcc:	2a00      	cmp	r2, #0
 8008fce:	d138      	bne.n	8009042 <_free_r+0xe6>
 8008fd0:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8008fd4:	f100 0708 	add.w	r7, r0, #8
 8008fd8:	1a5b      	subs	r3, r3, r1
 8008fda:	440c      	add	r4, r1
 8008fdc:	6899      	ldr	r1, [r3, #8]
 8008fde:	42b9      	cmp	r1, r7
 8008fe0:	d031      	beq.n	8009046 <_free_r+0xea>
 8008fe2:	68df      	ldr	r7, [r3, #12]
 8008fe4:	60cf      	str	r7, [r1, #12]
 8008fe6:	60b9      	str	r1, [r7, #8]
 8008fe8:	eb0c 0106 	add.w	r1, ip, r6
 8008fec:	6849      	ldr	r1, [r1, #4]
 8008fee:	07c9      	lsls	r1, r1, #31
 8008ff0:	d40b      	bmi.n	800900a <_free_r+0xae>
 8008ff2:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8008ff6:	4434      	add	r4, r6
 8008ff8:	bb3a      	cbnz	r2, 800904a <_free_r+0xee>
 8008ffa:	4e37      	ldr	r6, [pc, #220]	; (80090d8 <_free_r+0x17c>)
 8008ffc:	42b1      	cmp	r1, r6
 8008ffe:	d124      	bne.n	800904a <_free_r+0xee>
 8009000:	2201      	movs	r2, #1
 8009002:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009006:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800900a:	f044 0101 	orr.w	r1, r4, #1
 800900e:	6059      	str	r1, [r3, #4]
 8009010:	511c      	str	r4, [r3, r4]
 8009012:	2a00      	cmp	r2, #0
 8009014:	d1d3      	bne.n	8008fbe <_free_r+0x62>
 8009016:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800901a:	d21b      	bcs.n	8009054 <_free_r+0xf8>
 800901c:	0961      	lsrs	r1, r4, #5
 800901e:	08e2      	lsrs	r2, r4, #3
 8009020:	2401      	movs	r4, #1
 8009022:	408c      	lsls	r4, r1
 8009024:	6841      	ldr	r1, [r0, #4]
 8009026:	3201      	adds	r2, #1
 8009028:	430c      	orrs	r4, r1
 800902a:	6044      	str	r4, [r0, #4]
 800902c:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8009030:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8009034:	3908      	subs	r1, #8
 8009036:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800903a:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800903e:	60e3      	str	r3, [r4, #12]
 8009040:	e7bd      	b.n	8008fbe <_free_r+0x62>
 8009042:	2200      	movs	r2, #0
 8009044:	e7d0      	b.n	8008fe8 <_free_r+0x8c>
 8009046:	2201      	movs	r2, #1
 8009048:	e7ce      	b.n	8008fe8 <_free_r+0x8c>
 800904a:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800904e:	60ce      	str	r6, [r1, #12]
 8009050:	60b1      	str	r1, [r6, #8]
 8009052:	e7da      	b.n	800900a <_free_r+0xae>
 8009054:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8009058:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800905c:	d214      	bcs.n	8009088 <_free_r+0x12c>
 800905e:	09a2      	lsrs	r2, r4, #6
 8009060:	3238      	adds	r2, #56	; 0x38
 8009062:	1c51      	adds	r1, r2, #1
 8009064:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8009068:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800906c:	428e      	cmp	r6, r1
 800906e:	d125      	bne.n	80090bc <_free_r+0x160>
 8009070:	2401      	movs	r4, #1
 8009072:	1092      	asrs	r2, r2, #2
 8009074:	fa04 f202 	lsl.w	r2, r4, r2
 8009078:	6844      	ldr	r4, [r0, #4]
 800907a:	4322      	orrs	r2, r4
 800907c:	6042      	str	r2, [r0, #4]
 800907e:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8009082:	60b3      	str	r3, [r6, #8]
 8009084:	60cb      	str	r3, [r1, #12]
 8009086:	e79a      	b.n	8008fbe <_free_r+0x62>
 8009088:	2a14      	cmp	r2, #20
 800908a:	d801      	bhi.n	8009090 <_free_r+0x134>
 800908c:	325b      	adds	r2, #91	; 0x5b
 800908e:	e7e8      	b.n	8009062 <_free_r+0x106>
 8009090:	2a54      	cmp	r2, #84	; 0x54
 8009092:	d802      	bhi.n	800909a <_free_r+0x13e>
 8009094:	0b22      	lsrs	r2, r4, #12
 8009096:	326e      	adds	r2, #110	; 0x6e
 8009098:	e7e3      	b.n	8009062 <_free_r+0x106>
 800909a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800909e:	d802      	bhi.n	80090a6 <_free_r+0x14a>
 80090a0:	0be2      	lsrs	r2, r4, #15
 80090a2:	3277      	adds	r2, #119	; 0x77
 80090a4:	e7dd      	b.n	8009062 <_free_r+0x106>
 80090a6:	f240 5154 	movw	r1, #1364	; 0x554
 80090aa:	428a      	cmp	r2, r1
 80090ac:	bf96      	itet	ls
 80090ae:	0ca2      	lsrls	r2, r4, #18
 80090b0:	227e      	movhi	r2, #126	; 0x7e
 80090b2:	327c      	addls	r2, #124	; 0x7c
 80090b4:	e7d5      	b.n	8009062 <_free_r+0x106>
 80090b6:	6889      	ldr	r1, [r1, #8]
 80090b8:	428e      	cmp	r6, r1
 80090ba:	d004      	beq.n	80090c6 <_free_r+0x16a>
 80090bc:	684a      	ldr	r2, [r1, #4]
 80090be:	f022 0203 	bic.w	r2, r2, #3
 80090c2:	42a2      	cmp	r2, r4
 80090c4:	d8f7      	bhi.n	80090b6 <_free_r+0x15a>
 80090c6:	68ce      	ldr	r6, [r1, #12]
 80090c8:	e7d9      	b.n	800907e <_free_r+0x122>
 80090ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090cc:	20000484 	.word	0x20000484
 80090d0:	20000890 	.word	0x20000890
 80090d4:	20006448 	.word	0x20006448
 80090d8:	2000048c 	.word	0x2000048c

080090dc <_fwalk_reent>:
 80090dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090e0:	4606      	mov	r6, r0
 80090e2:	4688      	mov	r8, r1
 80090e4:	2700      	movs	r7, #0
 80090e6:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 80090ea:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80090ee:	f1b9 0901 	subs.w	r9, r9, #1
 80090f2:	d505      	bpl.n	8009100 <_fwalk_reent+0x24>
 80090f4:	6824      	ldr	r4, [r4, #0]
 80090f6:	2c00      	cmp	r4, #0
 80090f8:	d1f7      	bne.n	80090ea <_fwalk_reent+0xe>
 80090fa:	4638      	mov	r0, r7
 80090fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009100:	89ab      	ldrh	r3, [r5, #12]
 8009102:	2b01      	cmp	r3, #1
 8009104:	d907      	bls.n	8009116 <_fwalk_reent+0x3a>
 8009106:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800910a:	3301      	adds	r3, #1
 800910c:	d003      	beq.n	8009116 <_fwalk_reent+0x3a>
 800910e:	4629      	mov	r1, r5
 8009110:	4630      	mov	r0, r6
 8009112:	47c0      	blx	r8
 8009114:	4307      	orrs	r7, r0
 8009116:	3568      	adds	r5, #104	; 0x68
 8009118:	e7e9      	b.n	80090ee <_fwalk_reent+0x12>
	...

0800911c <_localeconv_r>:
 800911c:	4800      	ldr	r0, [pc, #0]	; (8009120 <_localeconv_r+0x4>)
 800911e:	4770      	bx	lr
 8009120:	20000984 	.word	0x20000984

08009124 <__retarget_lock_init_recursive>:
 8009124:	4770      	bx	lr

08009126 <__retarget_lock_close_recursive>:
 8009126:	4770      	bx	lr

08009128 <__retarget_lock_acquire_recursive>:
 8009128:	4770      	bx	lr

0800912a <__retarget_lock_release_recursive>:
 800912a:	4770      	bx	lr

0800912c <__swhatbuf_r>:
 800912c:	b570      	push	{r4, r5, r6, lr}
 800912e:	460e      	mov	r6, r1
 8009130:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009134:	4614      	mov	r4, r2
 8009136:	2900      	cmp	r1, #0
 8009138:	461d      	mov	r5, r3
 800913a:	b096      	sub	sp, #88	; 0x58
 800913c:	da0a      	bge.n	8009154 <__swhatbuf_r+0x28>
 800913e:	2300      	movs	r3, #0
 8009140:	f9b6 100c 	ldrsh.w	r1, [r6, #12]
 8009144:	602b      	str	r3, [r5, #0]
 8009146:	f011 0080 	ands.w	r0, r1, #128	; 0x80
 800914a:	d116      	bne.n	800917a <__swhatbuf_r+0x4e>
 800914c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009150:	6023      	str	r3, [r4, #0]
 8009152:	e015      	b.n	8009180 <__swhatbuf_r+0x54>
 8009154:	466a      	mov	r2, sp
 8009156:	f002 fef5 	bl	800bf44 <_fstat_r>
 800915a:	2800      	cmp	r0, #0
 800915c:	dbef      	blt.n	800913e <__swhatbuf_r+0x12>
 800915e:	9a01      	ldr	r2, [sp, #4]
 8009160:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009164:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009168:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800916c:	425a      	negs	r2, r3
 800916e:	415a      	adcs	r2, r3
 8009170:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009174:	602a      	str	r2, [r5, #0]
 8009176:	6023      	str	r3, [r4, #0]
 8009178:	e002      	b.n	8009180 <__swhatbuf_r+0x54>
 800917a:	2240      	movs	r2, #64	; 0x40
 800917c:	4618      	mov	r0, r3
 800917e:	6022      	str	r2, [r4, #0]
 8009180:	b016      	add	sp, #88	; 0x58
 8009182:	bd70      	pop	{r4, r5, r6, pc}

08009184 <__smakebuf_r>:
 8009184:	898b      	ldrh	r3, [r1, #12]
 8009186:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009188:	079d      	lsls	r5, r3, #30
 800918a:	4606      	mov	r6, r0
 800918c:	460c      	mov	r4, r1
 800918e:	d507      	bpl.n	80091a0 <__smakebuf_r+0x1c>
 8009190:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8009194:	6023      	str	r3, [r4, #0]
 8009196:	6123      	str	r3, [r4, #16]
 8009198:	2301      	movs	r3, #1
 800919a:	6163      	str	r3, [r4, #20]
 800919c:	b002      	add	sp, #8
 800919e:	bd70      	pop	{r4, r5, r6, pc}
 80091a0:	466a      	mov	r2, sp
 80091a2:	ab01      	add	r3, sp, #4
 80091a4:	f7ff ffc2 	bl	800912c <__swhatbuf_r>
 80091a8:	9900      	ldr	r1, [sp, #0]
 80091aa:	4605      	mov	r5, r0
 80091ac:	4630      	mov	r0, r6
 80091ae:	f000 f829 	bl	8009204 <_malloc_r>
 80091b2:	b948      	cbnz	r0, 80091c8 <__smakebuf_r+0x44>
 80091b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091b8:	059a      	lsls	r2, r3, #22
 80091ba:	d4ef      	bmi.n	800919c <__smakebuf_r+0x18>
 80091bc:	f023 0303 	bic.w	r3, r3, #3
 80091c0:	f043 0302 	orr.w	r3, r3, #2
 80091c4:	81a3      	strh	r3, [r4, #12]
 80091c6:	e7e3      	b.n	8009190 <__smakebuf_r+0xc>
 80091c8:	4b0d      	ldr	r3, [pc, #52]	; (8009200 <__smakebuf_r+0x7c>)
 80091ca:	63f3      	str	r3, [r6, #60]	; 0x3c
 80091cc:	89a3      	ldrh	r3, [r4, #12]
 80091ce:	6020      	str	r0, [r4, #0]
 80091d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80091d4:	81a3      	strh	r3, [r4, #12]
 80091d6:	9b00      	ldr	r3, [sp, #0]
 80091d8:	6120      	str	r0, [r4, #16]
 80091da:	6163      	str	r3, [r4, #20]
 80091dc:	9b01      	ldr	r3, [sp, #4]
 80091de:	b15b      	cbz	r3, 80091f8 <__smakebuf_r+0x74>
 80091e0:	4630      	mov	r0, r6
 80091e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80091e6:	f003 f807 	bl	800c1f8 <_isatty_r>
 80091ea:	b128      	cbz	r0, 80091f8 <__smakebuf_r+0x74>
 80091ec:	89a3      	ldrh	r3, [r4, #12]
 80091ee:	f023 0303 	bic.w	r3, r3, #3
 80091f2:	f043 0301 	orr.w	r3, r3, #1
 80091f6:	81a3      	strh	r3, [r4, #12]
 80091f8:	89a0      	ldrh	r0, [r4, #12]
 80091fa:	4305      	orrs	r5, r0
 80091fc:	81a5      	strh	r5, [r4, #12]
 80091fe:	e7cd      	b.n	800919c <__smakebuf_r+0x18>
 8009200:	08008e01 	.word	0x08008e01

08009204 <_malloc_r>:
 8009204:	f101 030b 	add.w	r3, r1, #11
 8009208:	2b16      	cmp	r3, #22
 800920a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800920e:	4605      	mov	r5, r0
 8009210:	d906      	bls.n	8009220 <_malloc_r+0x1c>
 8009212:	f033 0707 	bics.w	r7, r3, #7
 8009216:	d504      	bpl.n	8009222 <_malloc_r+0x1e>
 8009218:	230c      	movs	r3, #12
 800921a:	602b      	str	r3, [r5, #0]
 800921c:	2400      	movs	r4, #0
 800921e:	e1a3      	b.n	8009568 <_malloc_r+0x364>
 8009220:	2710      	movs	r7, #16
 8009222:	42b9      	cmp	r1, r7
 8009224:	d8f8      	bhi.n	8009218 <_malloc_r+0x14>
 8009226:	4628      	mov	r0, r5
 8009228:	f000 fa44 	bl	80096b4 <__malloc_lock>
 800922c:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8009230:	4eaf      	ldr	r6, [pc, #700]	; (80094f0 <_malloc_r+0x2ec>)
 8009232:	d237      	bcs.n	80092a4 <_malloc_r+0xa0>
 8009234:	f107 0208 	add.w	r2, r7, #8
 8009238:	4432      	add	r2, r6
 800923a:	6854      	ldr	r4, [r2, #4]
 800923c:	f1a2 0108 	sub.w	r1, r2, #8
 8009240:	428c      	cmp	r4, r1
 8009242:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8009246:	d102      	bne.n	800924e <_malloc_r+0x4a>
 8009248:	68d4      	ldr	r4, [r2, #12]
 800924a:	42a2      	cmp	r2, r4
 800924c:	d010      	beq.n	8009270 <_malloc_r+0x6c>
 800924e:	6863      	ldr	r3, [r4, #4]
 8009250:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8009254:	f023 0303 	bic.w	r3, r3, #3
 8009258:	60ca      	str	r2, [r1, #12]
 800925a:	4423      	add	r3, r4
 800925c:	6091      	str	r1, [r2, #8]
 800925e:	685a      	ldr	r2, [r3, #4]
 8009260:	f042 0201 	orr.w	r2, r2, #1
 8009264:	605a      	str	r2, [r3, #4]
 8009266:	4628      	mov	r0, r5
 8009268:	f000 fa2a 	bl	80096c0 <__malloc_unlock>
 800926c:	3408      	adds	r4, #8
 800926e:	e17b      	b.n	8009568 <_malloc_r+0x364>
 8009270:	3302      	adds	r3, #2
 8009272:	6934      	ldr	r4, [r6, #16]
 8009274:	499f      	ldr	r1, [pc, #636]	; (80094f4 <_malloc_r+0x2f0>)
 8009276:	428c      	cmp	r4, r1
 8009278:	d077      	beq.n	800936a <_malloc_r+0x166>
 800927a:	6862      	ldr	r2, [r4, #4]
 800927c:	f022 0c03 	bic.w	ip, r2, #3
 8009280:	ebac 0007 	sub.w	r0, ip, r7
 8009284:	280f      	cmp	r0, #15
 8009286:	dd48      	ble.n	800931a <_malloc_r+0x116>
 8009288:	19e2      	adds	r2, r4, r7
 800928a:	f040 0301 	orr.w	r3, r0, #1
 800928e:	f047 0701 	orr.w	r7, r7, #1
 8009292:	6067      	str	r7, [r4, #4]
 8009294:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8009298:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800929c:	6053      	str	r3, [r2, #4]
 800929e:	f844 000c 	str.w	r0, [r4, ip]
 80092a2:	e7e0      	b.n	8009266 <_malloc_r+0x62>
 80092a4:	0a7b      	lsrs	r3, r7, #9
 80092a6:	d02a      	beq.n	80092fe <_malloc_r+0xfa>
 80092a8:	2b04      	cmp	r3, #4
 80092aa:	d812      	bhi.n	80092d2 <_malloc_r+0xce>
 80092ac:	09bb      	lsrs	r3, r7, #6
 80092ae:	3338      	adds	r3, #56	; 0x38
 80092b0:	1c5a      	adds	r2, r3, #1
 80092b2:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 80092b6:	6854      	ldr	r4, [r2, #4]
 80092b8:	f1a2 0c08 	sub.w	ip, r2, #8
 80092bc:	4564      	cmp	r4, ip
 80092be:	d006      	beq.n	80092ce <_malloc_r+0xca>
 80092c0:	6862      	ldr	r2, [r4, #4]
 80092c2:	f022 0203 	bic.w	r2, r2, #3
 80092c6:	1bd0      	subs	r0, r2, r7
 80092c8:	280f      	cmp	r0, #15
 80092ca:	dd1c      	ble.n	8009306 <_malloc_r+0x102>
 80092cc:	3b01      	subs	r3, #1
 80092ce:	3301      	adds	r3, #1
 80092d0:	e7cf      	b.n	8009272 <_malloc_r+0x6e>
 80092d2:	2b14      	cmp	r3, #20
 80092d4:	d801      	bhi.n	80092da <_malloc_r+0xd6>
 80092d6:	335b      	adds	r3, #91	; 0x5b
 80092d8:	e7ea      	b.n	80092b0 <_malloc_r+0xac>
 80092da:	2b54      	cmp	r3, #84	; 0x54
 80092dc:	d802      	bhi.n	80092e4 <_malloc_r+0xe0>
 80092de:	0b3b      	lsrs	r3, r7, #12
 80092e0:	336e      	adds	r3, #110	; 0x6e
 80092e2:	e7e5      	b.n	80092b0 <_malloc_r+0xac>
 80092e4:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80092e8:	d802      	bhi.n	80092f0 <_malloc_r+0xec>
 80092ea:	0bfb      	lsrs	r3, r7, #15
 80092ec:	3377      	adds	r3, #119	; 0x77
 80092ee:	e7df      	b.n	80092b0 <_malloc_r+0xac>
 80092f0:	f240 5254 	movw	r2, #1364	; 0x554
 80092f4:	4293      	cmp	r3, r2
 80092f6:	d804      	bhi.n	8009302 <_malloc_r+0xfe>
 80092f8:	0cbb      	lsrs	r3, r7, #18
 80092fa:	337c      	adds	r3, #124	; 0x7c
 80092fc:	e7d8      	b.n	80092b0 <_malloc_r+0xac>
 80092fe:	233f      	movs	r3, #63	; 0x3f
 8009300:	e7d6      	b.n	80092b0 <_malloc_r+0xac>
 8009302:	237e      	movs	r3, #126	; 0x7e
 8009304:	e7d4      	b.n	80092b0 <_malloc_r+0xac>
 8009306:	2800      	cmp	r0, #0
 8009308:	68e1      	ldr	r1, [r4, #12]
 800930a:	db04      	blt.n	8009316 <_malloc_r+0x112>
 800930c:	68a3      	ldr	r3, [r4, #8]
 800930e:	60d9      	str	r1, [r3, #12]
 8009310:	608b      	str	r3, [r1, #8]
 8009312:	18a3      	adds	r3, r4, r2
 8009314:	e7a3      	b.n	800925e <_malloc_r+0x5a>
 8009316:	460c      	mov	r4, r1
 8009318:	e7d0      	b.n	80092bc <_malloc_r+0xb8>
 800931a:	2800      	cmp	r0, #0
 800931c:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8009320:	db07      	blt.n	8009332 <_malloc_r+0x12e>
 8009322:	44a4      	add	ip, r4
 8009324:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8009328:	f043 0301 	orr.w	r3, r3, #1
 800932c:	f8cc 3004 	str.w	r3, [ip, #4]
 8009330:	e799      	b.n	8009266 <_malloc_r+0x62>
 8009332:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8009336:	6870      	ldr	r0, [r6, #4]
 8009338:	f080 8094 	bcs.w	8009464 <_malloc_r+0x260>
 800933c:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8009340:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8009344:	f04f 0c01 	mov.w	ip, #1
 8009348:	fa0c fc0e 	lsl.w	ip, ip, lr
 800934c:	ea4c 0000 	orr.w	r0, ip, r0
 8009350:	3201      	adds	r2, #1
 8009352:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8009356:	6070      	str	r0, [r6, #4]
 8009358:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800935c:	3808      	subs	r0, #8
 800935e:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8009362:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8009366:	f8cc 400c 	str.w	r4, [ip, #12]
 800936a:	2001      	movs	r0, #1
 800936c:	109a      	asrs	r2, r3, #2
 800936e:	fa00 f202 	lsl.w	r2, r0, r2
 8009372:	6870      	ldr	r0, [r6, #4]
 8009374:	4290      	cmp	r0, r2
 8009376:	d326      	bcc.n	80093c6 <_malloc_r+0x1c2>
 8009378:	4210      	tst	r0, r2
 800937a:	d106      	bne.n	800938a <_malloc_r+0x186>
 800937c:	f023 0303 	bic.w	r3, r3, #3
 8009380:	0052      	lsls	r2, r2, #1
 8009382:	4210      	tst	r0, r2
 8009384:	f103 0304 	add.w	r3, r3, #4
 8009388:	d0fa      	beq.n	8009380 <_malloc_r+0x17c>
 800938a:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 800938e:	46c1      	mov	r9, r8
 8009390:	469e      	mov	lr, r3
 8009392:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8009396:	454c      	cmp	r4, r9
 8009398:	f040 80b8 	bne.w	800950c <_malloc_r+0x308>
 800939c:	f10e 0e01 	add.w	lr, lr, #1
 80093a0:	f01e 0f03 	tst.w	lr, #3
 80093a4:	f109 0908 	add.w	r9, r9, #8
 80093a8:	d1f3      	bne.n	8009392 <_malloc_r+0x18e>
 80093aa:	0798      	lsls	r0, r3, #30
 80093ac:	f040 80e2 	bne.w	8009574 <_malloc_r+0x370>
 80093b0:	6873      	ldr	r3, [r6, #4]
 80093b2:	ea23 0302 	bic.w	r3, r3, r2
 80093b6:	6073      	str	r3, [r6, #4]
 80093b8:	6870      	ldr	r0, [r6, #4]
 80093ba:	0052      	lsls	r2, r2, #1
 80093bc:	4290      	cmp	r0, r2
 80093be:	d302      	bcc.n	80093c6 <_malloc_r+0x1c2>
 80093c0:	2a00      	cmp	r2, #0
 80093c2:	f040 80e3 	bne.w	800958c <_malloc_r+0x388>
 80093c6:	f8d6 a008 	ldr.w	sl, [r6, #8]
 80093ca:	f8da 3004 	ldr.w	r3, [sl, #4]
 80093ce:	f023 0903 	bic.w	r9, r3, #3
 80093d2:	45b9      	cmp	r9, r7
 80093d4:	d304      	bcc.n	80093e0 <_malloc_r+0x1dc>
 80093d6:	eba9 0207 	sub.w	r2, r9, r7
 80093da:	2a0f      	cmp	r2, #15
 80093dc:	f300 8141 	bgt.w	8009662 <_malloc_r+0x45e>
 80093e0:	4b45      	ldr	r3, [pc, #276]	; (80094f8 <_malloc_r+0x2f4>)
 80093e2:	2008      	movs	r0, #8
 80093e4:	6819      	ldr	r1, [r3, #0]
 80093e6:	eb0a 0b09 	add.w	fp, sl, r9
 80093ea:	3110      	adds	r1, #16
 80093ec:	4439      	add	r1, r7
 80093ee:	9101      	str	r1, [sp, #4]
 80093f0:	f001 ff0e 	bl	800b210 <sysconf>
 80093f4:	4a41      	ldr	r2, [pc, #260]	; (80094fc <_malloc_r+0x2f8>)
 80093f6:	9901      	ldr	r1, [sp, #4]
 80093f8:	6813      	ldr	r3, [r2, #0]
 80093fa:	4680      	mov	r8, r0
 80093fc:	3301      	adds	r3, #1
 80093fe:	bf1f      	itttt	ne
 8009400:	f101 31ff 	addne.w	r1, r1, #4294967295
 8009404:	1809      	addne	r1, r1, r0
 8009406:	4243      	negne	r3, r0
 8009408:	4019      	andne	r1, r3
 800940a:	4628      	mov	r0, r5
 800940c:	9101      	str	r1, [sp, #4]
 800940e:	f000 fcc5 	bl	8009d9c <_sbrk_r>
 8009412:	1c42      	adds	r2, r0, #1
 8009414:	4604      	mov	r4, r0
 8009416:	f000 80f7 	beq.w	8009608 <_malloc_r+0x404>
 800941a:	4583      	cmp	fp, r0
 800941c:	9901      	ldr	r1, [sp, #4]
 800941e:	4a37      	ldr	r2, [pc, #220]	; (80094fc <_malloc_r+0x2f8>)
 8009420:	d902      	bls.n	8009428 <_malloc_r+0x224>
 8009422:	45b2      	cmp	sl, r6
 8009424:	f040 80f0 	bne.w	8009608 <_malloc_r+0x404>
 8009428:	4b35      	ldr	r3, [pc, #212]	; (8009500 <_malloc_r+0x2fc>)
 800942a:	45a3      	cmp	fp, r4
 800942c:	6818      	ldr	r0, [r3, #0]
 800942e:	f108 3cff 	add.w	ip, r8, #4294967295
 8009432:	4408      	add	r0, r1
 8009434:	6018      	str	r0, [r3, #0]
 8009436:	f040 80ab 	bne.w	8009590 <_malloc_r+0x38c>
 800943a:	ea1b 0f0c 	tst.w	fp, ip
 800943e:	f040 80a7 	bne.w	8009590 <_malloc_r+0x38c>
 8009442:	68b2      	ldr	r2, [r6, #8]
 8009444:	4449      	add	r1, r9
 8009446:	f041 0101 	orr.w	r1, r1, #1
 800944a:	6051      	str	r1, [r2, #4]
 800944c:	4a2d      	ldr	r2, [pc, #180]	; (8009504 <_malloc_r+0x300>)
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	6811      	ldr	r1, [r2, #0]
 8009452:	428b      	cmp	r3, r1
 8009454:	bf88      	it	hi
 8009456:	6013      	strhi	r3, [r2, #0]
 8009458:	4a2b      	ldr	r2, [pc, #172]	; (8009508 <_malloc_r+0x304>)
 800945a:	6811      	ldr	r1, [r2, #0]
 800945c:	428b      	cmp	r3, r1
 800945e:	bf88      	it	hi
 8009460:	6013      	strhi	r3, [r2, #0]
 8009462:	e0d1      	b.n	8009608 <_malloc_r+0x404>
 8009464:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8009468:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800946c:	d218      	bcs.n	80094a0 <_malloc_r+0x29c>
 800946e:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8009472:	3238      	adds	r2, #56	; 0x38
 8009474:	f102 0e01 	add.w	lr, r2, #1
 8009478:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 800947c:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8009480:	45f0      	cmp	r8, lr
 8009482:	d12b      	bne.n	80094dc <_malloc_r+0x2d8>
 8009484:	f04f 0c01 	mov.w	ip, #1
 8009488:	1092      	asrs	r2, r2, #2
 800948a:	fa0c f202 	lsl.w	r2, ip, r2
 800948e:	4310      	orrs	r0, r2
 8009490:	6070      	str	r0, [r6, #4]
 8009492:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8009496:	f8c8 4008 	str.w	r4, [r8, #8]
 800949a:	f8ce 400c 	str.w	r4, [lr, #12]
 800949e:	e764      	b.n	800936a <_malloc_r+0x166>
 80094a0:	2a14      	cmp	r2, #20
 80094a2:	d801      	bhi.n	80094a8 <_malloc_r+0x2a4>
 80094a4:	325b      	adds	r2, #91	; 0x5b
 80094a6:	e7e5      	b.n	8009474 <_malloc_r+0x270>
 80094a8:	2a54      	cmp	r2, #84	; 0x54
 80094aa:	d803      	bhi.n	80094b4 <_malloc_r+0x2b0>
 80094ac:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80094b0:	326e      	adds	r2, #110	; 0x6e
 80094b2:	e7df      	b.n	8009474 <_malloc_r+0x270>
 80094b4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80094b8:	d803      	bhi.n	80094c2 <_malloc_r+0x2be>
 80094ba:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80094be:	3277      	adds	r2, #119	; 0x77
 80094c0:	e7d8      	b.n	8009474 <_malloc_r+0x270>
 80094c2:	f240 5e54 	movw	lr, #1364	; 0x554
 80094c6:	4572      	cmp	r2, lr
 80094c8:	bf96      	itet	ls
 80094ca:	ea4f 429c 	movls.w	r2, ip, lsr #18
 80094ce:	227e      	movhi	r2, #126	; 0x7e
 80094d0:	327c      	addls	r2, #124	; 0x7c
 80094d2:	e7cf      	b.n	8009474 <_malloc_r+0x270>
 80094d4:	f8de e008 	ldr.w	lr, [lr, #8]
 80094d8:	45f0      	cmp	r8, lr
 80094da:	d005      	beq.n	80094e8 <_malloc_r+0x2e4>
 80094dc:	f8de 2004 	ldr.w	r2, [lr, #4]
 80094e0:	f022 0203 	bic.w	r2, r2, #3
 80094e4:	4562      	cmp	r2, ip
 80094e6:	d8f5      	bhi.n	80094d4 <_malloc_r+0x2d0>
 80094e8:	f8de 800c 	ldr.w	r8, [lr, #12]
 80094ec:	e7d1      	b.n	8009492 <_malloc_r+0x28e>
 80094ee:	bf00      	nop
 80094f0:	20000484 	.word	0x20000484
 80094f4:	2000048c 	.word	0x2000048c
 80094f8:	20006448 	.word	0x20006448
 80094fc:	2000088c 	.word	0x2000088c
 8009500:	20006418 	.word	0x20006418
 8009504:	20006440 	.word	0x20006440
 8009508:	20006444 	.word	0x20006444
 800950c:	6860      	ldr	r0, [r4, #4]
 800950e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8009512:	f020 0003 	bic.w	r0, r0, #3
 8009516:	eba0 0a07 	sub.w	sl, r0, r7
 800951a:	f1ba 0f0f 	cmp.w	sl, #15
 800951e:	dd12      	ble.n	8009546 <_malloc_r+0x342>
 8009520:	68a3      	ldr	r3, [r4, #8]
 8009522:	19e2      	adds	r2, r4, r7
 8009524:	f047 0701 	orr.w	r7, r7, #1
 8009528:	6067      	str	r7, [r4, #4]
 800952a:	f8c3 c00c 	str.w	ip, [r3, #12]
 800952e:	f8cc 3008 	str.w	r3, [ip, #8]
 8009532:	f04a 0301 	orr.w	r3, sl, #1
 8009536:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800953a:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800953e:	6053      	str	r3, [r2, #4]
 8009540:	f844 a000 	str.w	sl, [r4, r0]
 8009544:	e68f      	b.n	8009266 <_malloc_r+0x62>
 8009546:	f1ba 0f00 	cmp.w	sl, #0
 800954a:	db11      	blt.n	8009570 <_malloc_r+0x36c>
 800954c:	4420      	add	r0, r4
 800954e:	6843      	ldr	r3, [r0, #4]
 8009550:	f043 0301 	orr.w	r3, r3, #1
 8009554:	6043      	str	r3, [r0, #4]
 8009556:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800955a:	4628      	mov	r0, r5
 800955c:	f8c3 c00c 	str.w	ip, [r3, #12]
 8009560:	f8cc 3008 	str.w	r3, [ip, #8]
 8009564:	f000 f8ac 	bl	80096c0 <__malloc_unlock>
 8009568:	4620      	mov	r0, r4
 800956a:	b003      	add	sp, #12
 800956c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009570:	4664      	mov	r4, ip
 8009572:	e710      	b.n	8009396 <_malloc_r+0x192>
 8009574:	f858 0908 	ldr.w	r0, [r8], #-8
 8009578:	3b01      	subs	r3, #1
 800957a:	4540      	cmp	r0, r8
 800957c:	f43f af15 	beq.w	80093aa <_malloc_r+0x1a6>
 8009580:	e71a      	b.n	80093b8 <_malloc_r+0x1b4>
 8009582:	3304      	adds	r3, #4
 8009584:	0052      	lsls	r2, r2, #1
 8009586:	4210      	tst	r0, r2
 8009588:	d0fb      	beq.n	8009582 <_malloc_r+0x37e>
 800958a:	e6fe      	b.n	800938a <_malloc_r+0x186>
 800958c:	4673      	mov	r3, lr
 800958e:	e7fa      	b.n	8009586 <_malloc_r+0x382>
 8009590:	f8d2 e000 	ldr.w	lr, [r2]
 8009594:	f1be 3fff 	cmp.w	lr, #4294967295
 8009598:	bf1b      	ittet	ne
 800959a:	eba4 0b0b 	subne.w	fp, r4, fp
 800959e:	eb0b 0200 	addne.w	r2, fp, r0
 80095a2:	6014      	streq	r4, [r2, #0]
 80095a4:	601a      	strne	r2, [r3, #0]
 80095a6:	f014 0b07 	ands.w	fp, r4, #7
 80095aa:	bf0e      	itee	eq
 80095ac:	4658      	moveq	r0, fp
 80095ae:	f1cb 0008 	rsbne	r0, fp, #8
 80095b2:	1824      	addne	r4, r4, r0
 80095b4:	1862      	adds	r2, r4, r1
 80095b6:	ea02 010c 	and.w	r1, r2, ip
 80095ba:	4480      	add	r8, r0
 80095bc:	eba8 0801 	sub.w	r8, r8, r1
 80095c0:	ea08 080c 	and.w	r8, r8, ip
 80095c4:	4641      	mov	r1, r8
 80095c6:	4628      	mov	r0, r5
 80095c8:	9201      	str	r2, [sp, #4]
 80095ca:	f000 fbe7 	bl	8009d9c <_sbrk_r>
 80095ce:	1c43      	adds	r3, r0, #1
 80095d0:	9a01      	ldr	r2, [sp, #4]
 80095d2:	4b29      	ldr	r3, [pc, #164]	; (8009678 <_malloc_r+0x474>)
 80095d4:	d107      	bne.n	80095e6 <_malloc_r+0x3e2>
 80095d6:	f1bb 0f00 	cmp.w	fp, #0
 80095da:	d023      	beq.n	8009624 <_malloc_r+0x420>
 80095dc:	f04f 0800 	mov.w	r8, #0
 80095e0:	f1ab 0008 	sub.w	r0, fp, #8
 80095e4:	4410      	add	r0, r2
 80095e6:	681a      	ldr	r2, [r3, #0]
 80095e8:	1b00      	subs	r0, r0, r4
 80095ea:	4440      	add	r0, r8
 80095ec:	4442      	add	r2, r8
 80095ee:	f040 0001 	orr.w	r0, r0, #1
 80095f2:	45b2      	cmp	sl, r6
 80095f4:	60b4      	str	r4, [r6, #8]
 80095f6:	601a      	str	r2, [r3, #0]
 80095f8:	6060      	str	r0, [r4, #4]
 80095fa:	f43f af27 	beq.w	800944c <_malloc_r+0x248>
 80095fe:	f1b9 0f0f 	cmp.w	r9, #15
 8009602:	d812      	bhi.n	800962a <_malloc_r+0x426>
 8009604:	2301      	movs	r3, #1
 8009606:	6063      	str	r3, [r4, #4]
 8009608:	68b3      	ldr	r3, [r6, #8]
 800960a:	685b      	ldr	r3, [r3, #4]
 800960c:	f023 0303 	bic.w	r3, r3, #3
 8009610:	42bb      	cmp	r3, r7
 8009612:	eba3 0207 	sub.w	r2, r3, r7
 8009616:	d301      	bcc.n	800961c <_malloc_r+0x418>
 8009618:	2a0f      	cmp	r2, #15
 800961a:	dc22      	bgt.n	8009662 <_malloc_r+0x45e>
 800961c:	4628      	mov	r0, r5
 800961e:	f000 f84f 	bl	80096c0 <__malloc_unlock>
 8009622:	e5fb      	b.n	800921c <_malloc_r+0x18>
 8009624:	4610      	mov	r0, r2
 8009626:	46d8      	mov	r8, fp
 8009628:	e7dd      	b.n	80095e6 <_malloc_r+0x3e2>
 800962a:	2105      	movs	r1, #5
 800962c:	f8da 2004 	ldr.w	r2, [sl, #4]
 8009630:	f1a9 090c 	sub.w	r9, r9, #12
 8009634:	f029 0907 	bic.w	r9, r9, #7
 8009638:	f002 0201 	and.w	r2, r2, #1
 800963c:	ea42 0209 	orr.w	r2, r2, r9
 8009640:	f8ca 2004 	str.w	r2, [sl, #4]
 8009644:	f1b9 0f0f 	cmp.w	r9, #15
 8009648:	eb0a 0209 	add.w	r2, sl, r9
 800964c:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8009650:	f67f aefc 	bls.w	800944c <_malloc_r+0x248>
 8009654:	4628      	mov	r0, r5
 8009656:	f10a 0108 	add.w	r1, sl, #8
 800965a:	f7ff fc7f 	bl	8008f5c <_free_r>
 800965e:	4b06      	ldr	r3, [pc, #24]	; (8009678 <_malloc_r+0x474>)
 8009660:	e6f4      	b.n	800944c <_malloc_r+0x248>
 8009662:	68b4      	ldr	r4, [r6, #8]
 8009664:	f047 0301 	orr.w	r3, r7, #1
 8009668:	f042 0201 	orr.w	r2, r2, #1
 800966c:	4427      	add	r7, r4
 800966e:	6063      	str	r3, [r4, #4]
 8009670:	60b7      	str	r7, [r6, #8]
 8009672:	607a      	str	r2, [r7, #4]
 8009674:	e5f7      	b.n	8009266 <_malloc_r+0x62>
 8009676:	bf00      	nop
 8009678:	20006418 	.word	0x20006418

0800967c <memchr>:
 800967c:	4603      	mov	r3, r0
 800967e:	b510      	push	{r4, lr}
 8009680:	b2c9      	uxtb	r1, r1
 8009682:	4402      	add	r2, r0
 8009684:	4293      	cmp	r3, r2
 8009686:	4618      	mov	r0, r3
 8009688:	d101      	bne.n	800968e <memchr+0x12>
 800968a:	2000      	movs	r0, #0
 800968c:	e003      	b.n	8009696 <memchr+0x1a>
 800968e:	7804      	ldrb	r4, [r0, #0]
 8009690:	3301      	adds	r3, #1
 8009692:	428c      	cmp	r4, r1
 8009694:	d1f6      	bne.n	8009684 <memchr+0x8>
 8009696:	bd10      	pop	{r4, pc}

08009698 <memcpy>:
 8009698:	440a      	add	r2, r1
 800969a:	4291      	cmp	r1, r2
 800969c:	f100 33ff 	add.w	r3, r0, #4294967295
 80096a0:	d100      	bne.n	80096a4 <memcpy+0xc>
 80096a2:	4770      	bx	lr
 80096a4:	b510      	push	{r4, lr}
 80096a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096aa:	4291      	cmp	r1, r2
 80096ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096b0:	d1f9      	bne.n	80096a6 <memcpy+0xe>
 80096b2:	bd10      	pop	{r4, pc}

080096b4 <__malloc_lock>:
 80096b4:	4801      	ldr	r0, [pc, #4]	; (80096bc <__malloc_lock+0x8>)
 80096b6:	f7ff bd37 	b.w	8009128 <__retarget_lock_acquire_recursive>
 80096ba:	bf00      	nop
 80096bc:	20006415 	.word	0x20006415

080096c0 <__malloc_unlock>:
 80096c0:	4801      	ldr	r0, [pc, #4]	; (80096c8 <__malloc_unlock+0x8>)
 80096c2:	f7ff bd32 	b.w	800912a <__retarget_lock_release_recursive>
 80096c6:	bf00      	nop
 80096c8:	20006415 	.word	0x20006415

080096cc <_Balloc>:
 80096cc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80096ce:	b570      	push	{r4, r5, r6, lr}
 80096d0:	4605      	mov	r5, r0
 80096d2:	460c      	mov	r4, r1
 80096d4:	b17b      	cbz	r3, 80096f6 <_Balloc+0x2a>
 80096d6:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80096d8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80096dc:	b9a0      	cbnz	r0, 8009708 <_Balloc+0x3c>
 80096de:	2101      	movs	r1, #1
 80096e0:	fa01 f604 	lsl.w	r6, r1, r4
 80096e4:	1d72      	adds	r2, r6, #5
 80096e6:	4628      	mov	r0, r5
 80096e8:	0092      	lsls	r2, r2, #2
 80096ea:	f002 fb11 	bl	800bd10 <_calloc_r>
 80096ee:	b148      	cbz	r0, 8009704 <_Balloc+0x38>
 80096f0:	e9c0 4601 	strd	r4, r6, [r0, #4]
 80096f4:	e00b      	b.n	800970e <_Balloc+0x42>
 80096f6:	2221      	movs	r2, #33	; 0x21
 80096f8:	2104      	movs	r1, #4
 80096fa:	f002 fb09 	bl	800bd10 <_calloc_r>
 80096fe:	64e8      	str	r0, [r5, #76]	; 0x4c
 8009700:	2800      	cmp	r0, #0
 8009702:	d1e8      	bne.n	80096d6 <_Balloc+0xa>
 8009704:	2000      	movs	r0, #0
 8009706:	bd70      	pop	{r4, r5, r6, pc}
 8009708:	6802      	ldr	r2, [r0, #0]
 800970a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800970e:	2300      	movs	r3, #0
 8009710:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009714:	e7f7      	b.n	8009706 <_Balloc+0x3a>

08009716 <_Bfree>:
 8009716:	b131      	cbz	r1, 8009726 <_Bfree+0x10>
 8009718:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800971a:	684a      	ldr	r2, [r1, #4]
 800971c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009720:	6008      	str	r0, [r1, #0]
 8009722:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009726:	4770      	bx	lr

08009728 <__multadd>:
 8009728:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800972c:	4607      	mov	r7, r0
 800972e:	460c      	mov	r4, r1
 8009730:	461e      	mov	r6, r3
 8009732:	2000      	movs	r0, #0
 8009734:	690d      	ldr	r5, [r1, #16]
 8009736:	f101 0c14 	add.w	ip, r1, #20
 800973a:	f8dc 3000 	ldr.w	r3, [ip]
 800973e:	3001      	adds	r0, #1
 8009740:	b299      	uxth	r1, r3
 8009742:	fb02 6101 	mla	r1, r2, r1, r6
 8009746:	0c1e      	lsrs	r6, r3, #16
 8009748:	0c0b      	lsrs	r3, r1, #16
 800974a:	fb02 3306 	mla	r3, r2, r6, r3
 800974e:	b289      	uxth	r1, r1
 8009750:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009754:	4285      	cmp	r5, r0
 8009756:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800975a:	f84c 1b04 	str.w	r1, [ip], #4
 800975e:	dcec      	bgt.n	800973a <__multadd+0x12>
 8009760:	b30e      	cbz	r6, 80097a6 <__multadd+0x7e>
 8009762:	68a3      	ldr	r3, [r4, #8]
 8009764:	42ab      	cmp	r3, r5
 8009766:	dc19      	bgt.n	800979c <__multadd+0x74>
 8009768:	6861      	ldr	r1, [r4, #4]
 800976a:	4638      	mov	r0, r7
 800976c:	3101      	adds	r1, #1
 800976e:	f7ff ffad 	bl	80096cc <_Balloc>
 8009772:	4680      	mov	r8, r0
 8009774:	b928      	cbnz	r0, 8009782 <__multadd+0x5a>
 8009776:	4602      	mov	r2, r0
 8009778:	21b5      	movs	r1, #181	; 0xb5
 800977a:	4b0c      	ldr	r3, [pc, #48]	; (80097ac <__multadd+0x84>)
 800977c:	480c      	ldr	r0, [pc, #48]	; (80097b0 <__multadd+0x88>)
 800977e:	f002 faa9 	bl	800bcd4 <__assert_func>
 8009782:	6922      	ldr	r2, [r4, #16]
 8009784:	f104 010c 	add.w	r1, r4, #12
 8009788:	3202      	adds	r2, #2
 800978a:	0092      	lsls	r2, r2, #2
 800978c:	300c      	adds	r0, #12
 800978e:	f7ff ff83 	bl	8009698 <memcpy>
 8009792:	4621      	mov	r1, r4
 8009794:	4638      	mov	r0, r7
 8009796:	f7ff ffbe 	bl	8009716 <_Bfree>
 800979a:	4644      	mov	r4, r8
 800979c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80097a0:	3501      	adds	r5, #1
 80097a2:	615e      	str	r6, [r3, #20]
 80097a4:	6125      	str	r5, [r4, #16]
 80097a6:	4620      	mov	r0, r4
 80097a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097ac:	0800c92b 	.word	0x0800c92b
 80097b0:	0800c997 	.word	0x0800c997

080097b4 <__hi0bits>:
 80097b4:	0c02      	lsrs	r2, r0, #16
 80097b6:	0412      	lsls	r2, r2, #16
 80097b8:	4603      	mov	r3, r0
 80097ba:	b9ca      	cbnz	r2, 80097f0 <__hi0bits+0x3c>
 80097bc:	0403      	lsls	r3, r0, #16
 80097be:	2010      	movs	r0, #16
 80097c0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80097c4:	bf04      	itt	eq
 80097c6:	021b      	lsleq	r3, r3, #8
 80097c8:	3008      	addeq	r0, #8
 80097ca:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80097ce:	bf04      	itt	eq
 80097d0:	011b      	lsleq	r3, r3, #4
 80097d2:	3004      	addeq	r0, #4
 80097d4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80097d8:	bf04      	itt	eq
 80097da:	009b      	lsleq	r3, r3, #2
 80097dc:	3002      	addeq	r0, #2
 80097de:	2b00      	cmp	r3, #0
 80097e0:	db05      	blt.n	80097ee <__hi0bits+0x3a>
 80097e2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80097e6:	f100 0001 	add.w	r0, r0, #1
 80097ea:	bf08      	it	eq
 80097ec:	2020      	moveq	r0, #32
 80097ee:	4770      	bx	lr
 80097f0:	2000      	movs	r0, #0
 80097f2:	e7e5      	b.n	80097c0 <__hi0bits+0xc>

080097f4 <__lo0bits>:
 80097f4:	6803      	ldr	r3, [r0, #0]
 80097f6:	4602      	mov	r2, r0
 80097f8:	f013 0007 	ands.w	r0, r3, #7
 80097fc:	d00b      	beq.n	8009816 <__lo0bits+0x22>
 80097fe:	07d9      	lsls	r1, r3, #31
 8009800:	d421      	bmi.n	8009846 <__lo0bits+0x52>
 8009802:	0798      	lsls	r0, r3, #30
 8009804:	bf49      	itett	mi
 8009806:	085b      	lsrmi	r3, r3, #1
 8009808:	089b      	lsrpl	r3, r3, #2
 800980a:	2001      	movmi	r0, #1
 800980c:	6013      	strmi	r3, [r2, #0]
 800980e:	bf5c      	itt	pl
 8009810:	2002      	movpl	r0, #2
 8009812:	6013      	strpl	r3, [r2, #0]
 8009814:	4770      	bx	lr
 8009816:	b299      	uxth	r1, r3
 8009818:	b909      	cbnz	r1, 800981e <__lo0bits+0x2a>
 800981a:	2010      	movs	r0, #16
 800981c:	0c1b      	lsrs	r3, r3, #16
 800981e:	b2d9      	uxtb	r1, r3
 8009820:	b909      	cbnz	r1, 8009826 <__lo0bits+0x32>
 8009822:	3008      	adds	r0, #8
 8009824:	0a1b      	lsrs	r3, r3, #8
 8009826:	0719      	lsls	r1, r3, #28
 8009828:	bf04      	itt	eq
 800982a:	091b      	lsreq	r3, r3, #4
 800982c:	3004      	addeq	r0, #4
 800982e:	0799      	lsls	r1, r3, #30
 8009830:	bf04      	itt	eq
 8009832:	089b      	lsreq	r3, r3, #2
 8009834:	3002      	addeq	r0, #2
 8009836:	07d9      	lsls	r1, r3, #31
 8009838:	d403      	bmi.n	8009842 <__lo0bits+0x4e>
 800983a:	085b      	lsrs	r3, r3, #1
 800983c:	f100 0001 	add.w	r0, r0, #1
 8009840:	d003      	beq.n	800984a <__lo0bits+0x56>
 8009842:	6013      	str	r3, [r2, #0]
 8009844:	4770      	bx	lr
 8009846:	2000      	movs	r0, #0
 8009848:	4770      	bx	lr
 800984a:	2020      	movs	r0, #32
 800984c:	4770      	bx	lr
	...

08009850 <__i2b>:
 8009850:	b510      	push	{r4, lr}
 8009852:	460c      	mov	r4, r1
 8009854:	2101      	movs	r1, #1
 8009856:	f7ff ff39 	bl	80096cc <_Balloc>
 800985a:	4602      	mov	r2, r0
 800985c:	b928      	cbnz	r0, 800986a <__i2b+0x1a>
 800985e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009862:	4b04      	ldr	r3, [pc, #16]	; (8009874 <__i2b+0x24>)
 8009864:	4804      	ldr	r0, [pc, #16]	; (8009878 <__i2b+0x28>)
 8009866:	f002 fa35 	bl	800bcd4 <__assert_func>
 800986a:	2301      	movs	r3, #1
 800986c:	6144      	str	r4, [r0, #20]
 800986e:	6103      	str	r3, [r0, #16]
 8009870:	bd10      	pop	{r4, pc}
 8009872:	bf00      	nop
 8009874:	0800c92b 	.word	0x0800c92b
 8009878:	0800c997 	.word	0x0800c997

0800987c <__multiply>:
 800987c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009880:	4691      	mov	r9, r2
 8009882:	690a      	ldr	r2, [r1, #16]
 8009884:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009888:	460c      	mov	r4, r1
 800988a:	429a      	cmp	r2, r3
 800988c:	bfbe      	ittt	lt
 800988e:	460b      	movlt	r3, r1
 8009890:	464c      	movlt	r4, r9
 8009892:	4699      	movlt	r9, r3
 8009894:	6927      	ldr	r7, [r4, #16]
 8009896:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800989a:	68a3      	ldr	r3, [r4, #8]
 800989c:	6861      	ldr	r1, [r4, #4]
 800989e:	eb07 060a 	add.w	r6, r7, sl
 80098a2:	42b3      	cmp	r3, r6
 80098a4:	b085      	sub	sp, #20
 80098a6:	bfb8      	it	lt
 80098a8:	3101      	addlt	r1, #1
 80098aa:	f7ff ff0f 	bl	80096cc <_Balloc>
 80098ae:	b930      	cbnz	r0, 80098be <__multiply+0x42>
 80098b0:	4602      	mov	r2, r0
 80098b2:	f240 115d 	movw	r1, #349	; 0x15d
 80098b6:	4b43      	ldr	r3, [pc, #268]	; (80099c4 <__multiply+0x148>)
 80098b8:	4843      	ldr	r0, [pc, #268]	; (80099c8 <__multiply+0x14c>)
 80098ba:	f002 fa0b 	bl	800bcd4 <__assert_func>
 80098be:	f100 0514 	add.w	r5, r0, #20
 80098c2:	462b      	mov	r3, r5
 80098c4:	2200      	movs	r2, #0
 80098c6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80098ca:	4543      	cmp	r3, r8
 80098cc:	d321      	bcc.n	8009912 <__multiply+0x96>
 80098ce:	f104 0314 	add.w	r3, r4, #20
 80098d2:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80098d6:	f109 0314 	add.w	r3, r9, #20
 80098da:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80098de:	9202      	str	r2, [sp, #8]
 80098e0:	1b3a      	subs	r2, r7, r4
 80098e2:	3a15      	subs	r2, #21
 80098e4:	f022 0203 	bic.w	r2, r2, #3
 80098e8:	3204      	adds	r2, #4
 80098ea:	f104 0115 	add.w	r1, r4, #21
 80098ee:	428f      	cmp	r7, r1
 80098f0:	bf38      	it	cc
 80098f2:	2204      	movcc	r2, #4
 80098f4:	9201      	str	r2, [sp, #4]
 80098f6:	9a02      	ldr	r2, [sp, #8]
 80098f8:	9303      	str	r3, [sp, #12]
 80098fa:	429a      	cmp	r2, r3
 80098fc:	d80c      	bhi.n	8009918 <__multiply+0x9c>
 80098fe:	2e00      	cmp	r6, #0
 8009900:	dd03      	ble.n	800990a <__multiply+0x8e>
 8009902:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009906:	2b00      	cmp	r3, #0
 8009908:	d059      	beq.n	80099be <__multiply+0x142>
 800990a:	6106      	str	r6, [r0, #16]
 800990c:	b005      	add	sp, #20
 800990e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009912:	f843 2b04 	str.w	r2, [r3], #4
 8009916:	e7d8      	b.n	80098ca <__multiply+0x4e>
 8009918:	f8b3 a000 	ldrh.w	sl, [r3]
 800991c:	f1ba 0f00 	cmp.w	sl, #0
 8009920:	d023      	beq.n	800996a <__multiply+0xee>
 8009922:	46a9      	mov	r9, r5
 8009924:	f04f 0c00 	mov.w	ip, #0
 8009928:	f104 0e14 	add.w	lr, r4, #20
 800992c:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009930:	f8d9 1000 	ldr.w	r1, [r9]
 8009934:	fa1f fb82 	uxth.w	fp, r2
 8009938:	b289      	uxth	r1, r1
 800993a:	fb0a 110b 	mla	r1, sl, fp, r1
 800993e:	4461      	add	r1, ip
 8009940:	f8d9 c000 	ldr.w	ip, [r9]
 8009944:	0c12      	lsrs	r2, r2, #16
 8009946:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800994a:	fb0a c202 	mla	r2, sl, r2, ip
 800994e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009952:	b289      	uxth	r1, r1
 8009954:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009958:	4577      	cmp	r7, lr
 800995a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800995e:	f849 1b04 	str.w	r1, [r9], #4
 8009962:	d8e3      	bhi.n	800992c <__multiply+0xb0>
 8009964:	9a01      	ldr	r2, [sp, #4]
 8009966:	f845 c002 	str.w	ip, [r5, r2]
 800996a:	9a03      	ldr	r2, [sp, #12]
 800996c:	3304      	adds	r3, #4
 800996e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009972:	f1b9 0f00 	cmp.w	r9, #0
 8009976:	d020      	beq.n	80099ba <__multiply+0x13e>
 8009978:	46ae      	mov	lr, r5
 800997a:	f04f 0a00 	mov.w	sl, #0
 800997e:	6829      	ldr	r1, [r5, #0]
 8009980:	f104 0c14 	add.w	ip, r4, #20
 8009984:	f8bc b000 	ldrh.w	fp, [ip]
 8009988:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800998c:	b289      	uxth	r1, r1
 800998e:	fb09 220b 	mla	r2, r9, fp, r2
 8009992:	4492      	add	sl, r2
 8009994:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009998:	f84e 1b04 	str.w	r1, [lr], #4
 800999c:	f85c 2b04 	ldr.w	r2, [ip], #4
 80099a0:	f8be 1000 	ldrh.w	r1, [lr]
 80099a4:	0c12      	lsrs	r2, r2, #16
 80099a6:	fb09 1102 	mla	r1, r9, r2, r1
 80099aa:	4567      	cmp	r7, ip
 80099ac:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80099b0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80099b4:	d8e6      	bhi.n	8009984 <__multiply+0x108>
 80099b6:	9a01      	ldr	r2, [sp, #4]
 80099b8:	50a9      	str	r1, [r5, r2]
 80099ba:	3504      	adds	r5, #4
 80099bc:	e79b      	b.n	80098f6 <__multiply+0x7a>
 80099be:	3e01      	subs	r6, #1
 80099c0:	e79d      	b.n	80098fe <__multiply+0x82>
 80099c2:	bf00      	nop
 80099c4:	0800c92b 	.word	0x0800c92b
 80099c8:	0800c997 	.word	0x0800c997

080099cc <__pow5mult>:
 80099cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099d0:	4615      	mov	r5, r2
 80099d2:	f012 0203 	ands.w	r2, r2, #3
 80099d6:	4606      	mov	r6, r0
 80099d8:	460f      	mov	r7, r1
 80099da:	d007      	beq.n	80099ec <__pow5mult+0x20>
 80099dc:	4c1a      	ldr	r4, [pc, #104]	; (8009a48 <__pow5mult+0x7c>)
 80099de:	3a01      	subs	r2, #1
 80099e0:	2300      	movs	r3, #0
 80099e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80099e6:	f7ff fe9f 	bl	8009728 <__multadd>
 80099ea:	4607      	mov	r7, r0
 80099ec:	10ad      	asrs	r5, r5, #2
 80099ee:	d027      	beq.n	8009a40 <__pow5mult+0x74>
 80099f0:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 80099f2:	b944      	cbnz	r4, 8009a06 <__pow5mult+0x3a>
 80099f4:	f240 2171 	movw	r1, #625	; 0x271
 80099f8:	4630      	mov	r0, r6
 80099fa:	f7ff ff29 	bl	8009850 <__i2b>
 80099fe:	2300      	movs	r3, #0
 8009a00:	4604      	mov	r4, r0
 8009a02:	64b0      	str	r0, [r6, #72]	; 0x48
 8009a04:	6003      	str	r3, [r0, #0]
 8009a06:	f04f 0900 	mov.w	r9, #0
 8009a0a:	07eb      	lsls	r3, r5, #31
 8009a0c:	d50a      	bpl.n	8009a24 <__pow5mult+0x58>
 8009a0e:	4639      	mov	r1, r7
 8009a10:	4622      	mov	r2, r4
 8009a12:	4630      	mov	r0, r6
 8009a14:	f7ff ff32 	bl	800987c <__multiply>
 8009a18:	4680      	mov	r8, r0
 8009a1a:	4639      	mov	r1, r7
 8009a1c:	4630      	mov	r0, r6
 8009a1e:	f7ff fe7a 	bl	8009716 <_Bfree>
 8009a22:	4647      	mov	r7, r8
 8009a24:	106d      	asrs	r5, r5, #1
 8009a26:	d00b      	beq.n	8009a40 <__pow5mult+0x74>
 8009a28:	6820      	ldr	r0, [r4, #0]
 8009a2a:	b938      	cbnz	r0, 8009a3c <__pow5mult+0x70>
 8009a2c:	4622      	mov	r2, r4
 8009a2e:	4621      	mov	r1, r4
 8009a30:	4630      	mov	r0, r6
 8009a32:	f7ff ff23 	bl	800987c <__multiply>
 8009a36:	6020      	str	r0, [r4, #0]
 8009a38:	f8c0 9000 	str.w	r9, [r0]
 8009a3c:	4604      	mov	r4, r0
 8009a3e:	e7e4      	b.n	8009a0a <__pow5mult+0x3e>
 8009a40:	4638      	mov	r0, r7
 8009a42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a46:	bf00      	nop
 8009a48:	0800cae8 	.word	0x0800cae8

08009a4c <__lshift>:
 8009a4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a50:	460c      	mov	r4, r1
 8009a52:	4607      	mov	r7, r0
 8009a54:	4691      	mov	r9, r2
 8009a56:	6923      	ldr	r3, [r4, #16]
 8009a58:	6849      	ldr	r1, [r1, #4]
 8009a5a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009a5e:	68a3      	ldr	r3, [r4, #8]
 8009a60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009a64:	f108 0601 	add.w	r6, r8, #1
 8009a68:	42b3      	cmp	r3, r6
 8009a6a:	db0b      	blt.n	8009a84 <__lshift+0x38>
 8009a6c:	4638      	mov	r0, r7
 8009a6e:	f7ff fe2d 	bl	80096cc <_Balloc>
 8009a72:	4605      	mov	r5, r0
 8009a74:	b948      	cbnz	r0, 8009a8a <__lshift+0x3e>
 8009a76:	4602      	mov	r2, r0
 8009a78:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009a7c:	4b29      	ldr	r3, [pc, #164]	; (8009b24 <__lshift+0xd8>)
 8009a7e:	482a      	ldr	r0, [pc, #168]	; (8009b28 <__lshift+0xdc>)
 8009a80:	f002 f928 	bl	800bcd4 <__assert_func>
 8009a84:	3101      	adds	r1, #1
 8009a86:	005b      	lsls	r3, r3, #1
 8009a88:	e7ee      	b.n	8009a68 <__lshift+0x1c>
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	f100 0114 	add.w	r1, r0, #20
 8009a90:	f100 0210 	add.w	r2, r0, #16
 8009a94:	4618      	mov	r0, r3
 8009a96:	4553      	cmp	r3, sl
 8009a98:	db37      	blt.n	8009b0a <__lshift+0xbe>
 8009a9a:	6920      	ldr	r0, [r4, #16]
 8009a9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009aa0:	f104 0314 	add.w	r3, r4, #20
 8009aa4:	f019 091f 	ands.w	r9, r9, #31
 8009aa8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009aac:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009ab0:	d02f      	beq.n	8009b12 <__lshift+0xc6>
 8009ab2:	468a      	mov	sl, r1
 8009ab4:	f04f 0c00 	mov.w	ip, #0
 8009ab8:	f1c9 0e20 	rsb	lr, r9, #32
 8009abc:	681a      	ldr	r2, [r3, #0]
 8009abe:	fa02 f209 	lsl.w	r2, r2, r9
 8009ac2:	ea42 020c 	orr.w	r2, r2, ip
 8009ac6:	f84a 2b04 	str.w	r2, [sl], #4
 8009aca:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ace:	4298      	cmp	r0, r3
 8009ad0:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009ad4:	d8f2      	bhi.n	8009abc <__lshift+0x70>
 8009ad6:	1b03      	subs	r3, r0, r4
 8009ad8:	3b15      	subs	r3, #21
 8009ada:	f023 0303 	bic.w	r3, r3, #3
 8009ade:	3304      	adds	r3, #4
 8009ae0:	f104 0215 	add.w	r2, r4, #21
 8009ae4:	4290      	cmp	r0, r2
 8009ae6:	bf38      	it	cc
 8009ae8:	2304      	movcc	r3, #4
 8009aea:	f841 c003 	str.w	ip, [r1, r3]
 8009aee:	f1bc 0f00 	cmp.w	ip, #0
 8009af2:	d001      	beq.n	8009af8 <__lshift+0xac>
 8009af4:	f108 0602 	add.w	r6, r8, #2
 8009af8:	3e01      	subs	r6, #1
 8009afa:	4638      	mov	r0, r7
 8009afc:	4621      	mov	r1, r4
 8009afe:	612e      	str	r6, [r5, #16]
 8009b00:	f7ff fe09 	bl	8009716 <_Bfree>
 8009b04:	4628      	mov	r0, r5
 8009b06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b0a:	f842 0f04 	str.w	r0, [r2, #4]!
 8009b0e:	3301      	adds	r3, #1
 8009b10:	e7c1      	b.n	8009a96 <__lshift+0x4a>
 8009b12:	3904      	subs	r1, #4
 8009b14:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b18:	4298      	cmp	r0, r3
 8009b1a:	f841 2f04 	str.w	r2, [r1, #4]!
 8009b1e:	d8f9      	bhi.n	8009b14 <__lshift+0xc8>
 8009b20:	e7ea      	b.n	8009af8 <__lshift+0xac>
 8009b22:	bf00      	nop
 8009b24:	0800c92b 	.word	0x0800c92b
 8009b28:	0800c997 	.word	0x0800c997

08009b2c <__mcmp>:
 8009b2c:	4603      	mov	r3, r0
 8009b2e:	690a      	ldr	r2, [r1, #16]
 8009b30:	6900      	ldr	r0, [r0, #16]
 8009b32:	b530      	push	{r4, r5, lr}
 8009b34:	1a80      	subs	r0, r0, r2
 8009b36:	d10d      	bne.n	8009b54 <__mcmp+0x28>
 8009b38:	3314      	adds	r3, #20
 8009b3a:	3114      	adds	r1, #20
 8009b3c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009b40:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009b44:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009b48:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009b4c:	4295      	cmp	r5, r2
 8009b4e:	d002      	beq.n	8009b56 <__mcmp+0x2a>
 8009b50:	d304      	bcc.n	8009b5c <__mcmp+0x30>
 8009b52:	2001      	movs	r0, #1
 8009b54:	bd30      	pop	{r4, r5, pc}
 8009b56:	42a3      	cmp	r3, r4
 8009b58:	d3f4      	bcc.n	8009b44 <__mcmp+0x18>
 8009b5a:	e7fb      	b.n	8009b54 <__mcmp+0x28>
 8009b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b60:	e7f8      	b.n	8009b54 <__mcmp+0x28>
	...

08009b64 <__mdiff>:
 8009b64:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b68:	460d      	mov	r5, r1
 8009b6a:	4607      	mov	r7, r0
 8009b6c:	4611      	mov	r1, r2
 8009b6e:	4628      	mov	r0, r5
 8009b70:	4614      	mov	r4, r2
 8009b72:	f7ff ffdb 	bl	8009b2c <__mcmp>
 8009b76:	1e06      	subs	r6, r0, #0
 8009b78:	d111      	bne.n	8009b9e <__mdiff+0x3a>
 8009b7a:	4631      	mov	r1, r6
 8009b7c:	4638      	mov	r0, r7
 8009b7e:	f7ff fda5 	bl	80096cc <_Balloc>
 8009b82:	4602      	mov	r2, r0
 8009b84:	b928      	cbnz	r0, 8009b92 <__mdiff+0x2e>
 8009b86:	f240 2132 	movw	r1, #562	; 0x232
 8009b8a:	4b3a      	ldr	r3, [pc, #232]	; (8009c74 <__mdiff+0x110>)
 8009b8c:	483a      	ldr	r0, [pc, #232]	; (8009c78 <__mdiff+0x114>)
 8009b8e:	f002 f8a1 	bl	800bcd4 <__assert_func>
 8009b92:	2301      	movs	r3, #1
 8009b94:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009b98:	4610      	mov	r0, r2
 8009b9a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b9e:	bfa4      	itt	ge
 8009ba0:	4623      	movge	r3, r4
 8009ba2:	462c      	movge	r4, r5
 8009ba4:	4638      	mov	r0, r7
 8009ba6:	6861      	ldr	r1, [r4, #4]
 8009ba8:	bfa6      	itte	ge
 8009baa:	461d      	movge	r5, r3
 8009bac:	2600      	movge	r6, #0
 8009bae:	2601      	movlt	r6, #1
 8009bb0:	f7ff fd8c 	bl	80096cc <_Balloc>
 8009bb4:	4602      	mov	r2, r0
 8009bb6:	b918      	cbnz	r0, 8009bc0 <__mdiff+0x5c>
 8009bb8:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009bbc:	4b2d      	ldr	r3, [pc, #180]	; (8009c74 <__mdiff+0x110>)
 8009bbe:	e7e5      	b.n	8009b8c <__mdiff+0x28>
 8009bc0:	f102 0814 	add.w	r8, r2, #20
 8009bc4:	46c2      	mov	sl, r8
 8009bc6:	f04f 0c00 	mov.w	ip, #0
 8009bca:	6927      	ldr	r7, [r4, #16]
 8009bcc:	60c6      	str	r6, [r0, #12]
 8009bce:	692e      	ldr	r6, [r5, #16]
 8009bd0:	f104 0014 	add.w	r0, r4, #20
 8009bd4:	f105 0914 	add.w	r9, r5, #20
 8009bd8:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8009bdc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009be0:	3410      	adds	r4, #16
 8009be2:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8009be6:	f859 3b04 	ldr.w	r3, [r9], #4
 8009bea:	fa1f f18b 	uxth.w	r1, fp
 8009bee:	448c      	add	ip, r1
 8009bf0:	b299      	uxth	r1, r3
 8009bf2:	0c1b      	lsrs	r3, r3, #16
 8009bf4:	ebac 0101 	sub.w	r1, ip, r1
 8009bf8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009bfc:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009c00:	b289      	uxth	r1, r1
 8009c02:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009c06:	454e      	cmp	r6, r9
 8009c08:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009c0c:	f84a 3b04 	str.w	r3, [sl], #4
 8009c10:	d8e7      	bhi.n	8009be2 <__mdiff+0x7e>
 8009c12:	1b73      	subs	r3, r6, r5
 8009c14:	3b15      	subs	r3, #21
 8009c16:	f023 0303 	bic.w	r3, r3, #3
 8009c1a:	3515      	adds	r5, #21
 8009c1c:	3304      	adds	r3, #4
 8009c1e:	42ae      	cmp	r6, r5
 8009c20:	bf38      	it	cc
 8009c22:	2304      	movcc	r3, #4
 8009c24:	4418      	add	r0, r3
 8009c26:	4443      	add	r3, r8
 8009c28:	461e      	mov	r6, r3
 8009c2a:	4605      	mov	r5, r0
 8009c2c:	4575      	cmp	r5, lr
 8009c2e:	d30e      	bcc.n	8009c4e <__mdiff+0xea>
 8009c30:	f10e 0103 	add.w	r1, lr, #3
 8009c34:	1a09      	subs	r1, r1, r0
 8009c36:	f021 0103 	bic.w	r1, r1, #3
 8009c3a:	3803      	subs	r0, #3
 8009c3c:	4586      	cmp	lr, r0
 8009c3e:	bf38      	it	cc
 8009c40:	2100      	movcc	r1, #0
 8009c42:	4419      	add	r1, r3
 8009c44:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8009c48:	b18b      	cbz	r3, 8009c6e <__mdiff+0x10a>
 8009c4a:	6117      	str	r7, [r2, #16]
 8009c4c:	e7a4      	b.n	8009b98 <__mdiff+0x34>
 8009c4e:	f855 8b04 	ldr.w	r8, [r5], #4
 8009c52:	fa1f f188 	uxth.w	r1, r8
 8009c56:	4461      	add	r1, ip
 8009c58:	140c      	asrs	r4, r1, #16
 8009c5a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009c5e:	b289      	uxth	r1, r1
 8009c60:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009c64:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8009c68:	f846 1b04 	str.w	r1, [r6], #4
 8009c6c:	e7de      	b.n	8009c2c <__mdiff+0xc8>
 8009c6e:	3f01      	subs	r7, #1
 8009c70:	e7e8      	b.n	8009c44 <__mdiff+0xe0>
 8009c72:	bf00      	nop
 8009c74:	0800c92b 	.word	0x0800c92b
 8009c78:	0800c997 	.word	0x0800c997

08009c7c <__d2b>:
 8009c7c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8009c80:	2101      	movs	r1, #1
 8009c82:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8009c86:	4690      	mov	r8, r2
 8009c88:	461d      	mov	r5, r3
 8009c8a:	f7ff fd1f 	bl	80096cc <_Balloc>
 8009c8e:	4604      	mov	r4, r0
 8009c90:	b930      	cbnz	r0, 8009ca0 <__d2b+0x24>
 8009c92:	4602      	mov	r2, r0
 8009c94:	f240 310a 	movw	r1, #778	; 0x30a
 8009c98:	4b24      	ldr	r3, [pc, #144]	; (8009d2c <__d2b+0xb0>)
 8009c9a:	4825      	ldr	r0, [pc, #148]	; (8009d30 <__d2b+0xb4>)
 8009c9c:	f002 f81a 	bl	800bcd4 <__assert_func>
 8009ca0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8009ca4:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8009ca8:	bb2d      	cbnz	r5, 8009cf6 <__d2b+0x7a>
 8009caa:	9301      	str	r3, [sp, #4]
 8009cac:	f1b8 0300 	subs.w	r3, r8, #0
 8009cb0:	d026      	beq.n	8009d00 <__d2b+0x84>
 8009cb2:	4668      	mov	r0, sp
 8009cb4:	9300      	str	r3, [sp, #0]
 8009cb6:	f7ff fd9d 	bl	80097f4 <__lo0bits>
 8009cba:	9900      	ldr	r1, [sp, #0]
 8009cbc:	b1f0      	cbz	r0, 8009cfc <__d2b+0x80>
 8009cbe:	9a01      	ldr	r2, [sp, #4]
 8009cc0:	f1c0 0320 	rsb	r3, r0, #32
 8009cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8009cc8:	430b      	orrs	r3, r1
 8009cca:	40c2      	lsrs	r2, r0
 8009ccc:	6163      	str	r3, [r4, #20]
 8009cce:	9201      	str	r2, [sp, #4]
 8009cd0:	9b01      	ldr	r3, [sp, #4]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	bf14      	ite	ne
 8009cd6:	2102      	movne	r1, #2
 8009cd8:	2101      	moveq	r1, #1
 8009cda:	61a3      	str	r3, [r4, #24]
 8009cdc:	6121      	str	r1, [r4, #16]
 8009cde:	b1c5      	cbz	r5, 8009d12 <__d2b+0x96>
 8009ce0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009ce4:	4405      	add	r5, r0
 8009ce6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009cea:	603d      	str	r5, [r7, #0]
 8009cec:	6030      	str	r0, [r6, #0]
 8009cee:	4620      	mov	r0, r4
 8009cf0:	b002      	add	sp, #8
 8009cf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cf6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009cfa:	e7d6      	b.n	8009caa <__d2b+0x2e>
 8009cfc:	6161      	str	r1, [r4, #20]
 8009cfe:	e7e7      	b.n	8009cd0 <__d2b+0x54>
 8009d00:	a801      	add	r0, sp, #4
 8009d02:	f7ff fd77 	bl	80097f4 <__lo0bits>
 8009d06:	2101      	movs	r1, #1
 8009d08:	9b01      	ldr	r3, [sp, #4]
 8009d0a:	6121      	str	r1, [r4, #16]
 8009d0c:	6163      	str	r3, [r4, #20]
 8009d0e:	3020      	adds	r0, #32
 8009d10:	e7e5      	b.n	8009cde <__d2b+0x62>
 8009d12:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8009d16:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009d1a:	6038      	str	r0, [r7, #0]
 8009d1c:	6918      	ldr	r0, [r3, #16]
 8009d1e:	f7ff fd49 	bl	80097b4 <__hi0bits>
 8009d22:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8009d26:	6031      	str	r1, [r6, #0]
 8009d28:	e7e1      	b.n	8009cee <__d2b+0x72>
 8009d2a:	bf00      	nop
 8009d2c:	0800c92b 	.word	0x0800c92b
 8009d30:	0800c997 	.word	0x0800c997

08009d34 <frexp>:
 8009d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d36:	4617      	mov	r7, r2
 8009d38:	2200      	movs	r2, #0
 8009d3a:	603a      	str	r2, [r7, #0]
 8009d3c:	4a14      	ldr	r2, [pc, #80]	; (8009d90 <frexp+0x5c>)
 8009d3e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009d42:	4296      	cmp	r6, r2
 8009d44:	4604      	mov	r4, r0
 8009d46:	460d      	mov	r5, r1
 8009d48:	460b      	mov	r3, r1
 8009d4a:	dc1e      	bgt.n	8009d8a <frexp+0x56>
 8009d4c:	4602      	mov	r2, r0
 8009d4e:	4332      	orrs	r2, r6
 8009d50:	d01b      	beq.n	8009d8a <frexp+0x56>
 8009d52:	4a10      	ldr	r2, [pc, #64]	; (8009d94 <frexp+0x60>)
 8009d54:	400a      	ands	r2, r1
 8009d56:	b952      	cbnz	r2, 8009d6e <frexp+0x3a>
 8009d58:	2200      	movs	r2, #0
 8009d5a:	4b0f      	ldr	r3, [pc, #60]	; (8009d98 <frexp+0x64>)
 8009d5c:	f7f6 fc28 	bl	80005b0 <__aeabi_dmul>
 8009d60:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8009d64:	4604      	mov	r4, r0
 8009d66:	460b      	mov	r3, r1
 8009d68:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009d6c:	603a      	str	r2, [r7, #0]
 8009d6e:	683a      	ldr	r2, [r7, #0]
 8009d70:	1536      	asrs	r6, r6, #20
 8009d72:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009d76:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 8009d7a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009d7e:	4416      	add	r6, r2
 8009d80:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 8009d84:	603e      	str	r6, [r7, #0]
 8009d86:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 8009d8a:	4620      	mov	r0, r4
 8009d8c:	4629      	mov	r1, r5
 8009d8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d90:	7fefffff 	.word	0x7fefffff
 8009d94:	7ff00000 	.word	0x7ff00000
 8009d98:	43500000 	.word	0x43500000

08009d9c <_sbrk_r>:
 8009d9c:	b538      	push	{r3, r4, r5, lr}
 8009d9e:	2300      	movs	r3, #0
 8009da0:	4d05      	ldr	r5, [pc, #20]	; (8009db8 <_sbrk_r+0x1c>)
 8009da2:	4604      	mov	r4, r0
 8009da4:	4608      	mov	r0, r1
 8009da6:	602b      	str	r3, [r5, #0]
 8009da8:	f7f9 fc7e 	bl	80036a8 <_sbrk>
 8009dac:	1c43      	adds	r3, r0, #1
 8009dae:	d102      	bne.n	8009db6 <_sbrk_r+0x1a>
 8009db0:	682b      	ldr	r3, [r5, #0]
 8009db2:	b103      	cbz	r3, 8009db6 <_sbrk_r+0x1a>
 8009db4:	6023      	str	r3, [r4, #0]
 8009db6:	bd38      	pop	{r3, r4, r5, pc}
 8009db8:	2000644c 	.word	0x2000644c

08009dbc <__sread>:
 8009dbc:	b510      	push	{r4, lr}
 8009dbe:	460c      	mov	r4, r1
 8009dc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009dc4:	f002 fa6c 	bl	800c2a0 <_read_r>
 8009dc8:	2800      	cmp	r0, #0
 8009dca:	bfab      	itete	ge
 8009dcc:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 8009dce:	89a3      	ldrhlt	r3, [r4, #12]
 8009dd0:	181b      	addge	r3, r3, r0
 8009dd2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009dd6:	bfac      	ite	ge
 8009dd8:	6523      	strge	r3, [r4, #80]	; 0x50
 8009dda:	81a3      	strhlt	r3, [r4, #12]
 8009ddc:	bd10      	pop	{r4, pc}

08009dde <__swrite>:
 8009dde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009de2:	461f      	mov	r7, r3
 8009de4:	898b      	ldrh	r3, [r1, #12]
 8009de6:	4605      	mov	r5, r0
 8009de8:	05db      	lsls	r3, r3, #23
 8009dea:	460c      	mov	r4, r1
 8009dec:	4616      	mov	r6, r2
 8009dee:	d505      	bpl.n	8009dfc <__swrite+0x1e>
 8009df0:	2302      	movs	r3, #2
 8009df2:	2200      	movs	r2, #0
 8009df4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009df8:	f002 fa14 	bl	800c224 <_lseek_r>
 8009dfc:	89a3      	ldrh	r3, [r4, #12]
 8009dfe:	4632      	mov	r2, r6
 8009e00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009e04:	81a3      	strh	r3, [r4, #12]
 8009e06:	4628      	mov	r0, r5
 8009e08:	463b      	mov	r3, r7
 8009e0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e12:	f001 bf0b 	b.w	800bc2c <_write_r>

08009e16 <__sseek>:
 8009e16:	b510      	push	{r4, lr}
 8009e18:	460c      	mov	r4, r1
 8009e1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e1e:	f002 fa01 	bl	800c224 <_lseek_r>
 8009e22:	1c43      	adds	r3, r0, #1
 8009e24:	89a3      	ldrh	r3, [r4, #12]
 8009e26:	bf15      	itete	ne
 8009e28:	6520      	strne	r0, [r4, #80]	; 0x50
 8009e2a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009e2e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009e32:	81a3      	strheq	r3, [r4, #12]
 8009e34:	bf18      	it	ne
 8009e36:	81a3      	strhne	r3, [r4, #12]
 8009e38:	bd10      	pop	{r4, pc}

08009e3a <__sclose>:
 8009e3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e3e:	f001 bf9d 	b.w	800bd7c <_close_r>

08009e42 <strncpy>:
 8009e42:	4603      	mov	r3, r0
 8009e44:	b510      	push	{r4, lr}
 8009e46:	3901      	subs	r1, #1
 8009e48:	b132      	cbz	r2, 8009e58 <strncpy+0x16>
 8009e4a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009e4e:	3a01      	subs	r2, #1
 8009e50:	f803 4b01 	strb.w	r4, [r3], #1
 8009e54:	2c00      	cmp	r4, #0
 8009e56:	d1f7      	bne.n	8009e48 <strncpy+0x6>
 8009e58:	2100      	movs	r1, #0
 8009e5a:	441a      	add	r2, r3
 8009e5c:	4293      	cmp	r3, r2
 8009e5e:	d100      	bne.n	8009e62 <strncpy+0x20>
 8009e60:	bd10      	pop	{r4, pc}
 8009e62:	f803 1b01 	strb.w	r1, [r3], #1
 8009e66:	e7f9      	b.n	8009e5c <strncpy+0x1a>

08009e68 <_svfprintf_r>:
 8009e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e6c:	b0d3      	sub	sp, #332	; 0x14c
 8009e6e:	468b      	mov	fp, r1
 8009e70:	4692      	mov	sl, r2
 8009e72:	461e      	mov	r6, r3
 8009e74:	4681      	mov	r9, r0
 8009e76:	f7ff f951 	bl	800911c <_localeconv_r>
 8009e7a:	6803      	ldr	r3, [r0, #0]
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	9317      	str	r3, [sp, #92]	; 0x5c
 8009e80:	f7f6 f9d2 	bl	8000228 <strlen>
 8009e84:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8009e88:	9012      	str	r0, [sp, #72]	; 0x48
 8009e8a:	0618      	lsls	r0, r3, #24
 8009e8c:	d518      	bpl.n	8009ec0 <_svfprintf_r+0x58>
 8009e8e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8009e92:	b9ab      	cbnz	r3, 8009ec0 <_svfprintf_r+0x58>
 8009e94:	2140      	movs	r1, #64	; 0x40
 8009e96:	4648      	mov	r0, r9
 8009e98:	f7ff f9b4 	bl	8009204 <_malloc_r>
 8009e9c:	f8cb 0000 	str.w	r0, [fp]
 8009ea0:	f8cb 0010 	str.w	r0, [fp, #16]
 8009ea4:	b948      	cbnz	r0, 8009eba <_svfprintf_r+0x52>
 8009ea6:	230c      	movs	r3, #12
 8009ea8:	f8c9 3000 	str.w	r3, [r9]
 8009eac:	f04f 33ff 	mov.w	r3, #4294967295
 8009eb0:	930f      	str	r3, [sp, #60]	; 0x3c
 8009eb2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009eb4:	b053      	add	sp, #332	; 0x14c
 8009eb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eba:	2340      	movs	r3, #64	; 0x40
 8009ebc:	f8cb 3014 	str.w	r3, [fp, #20]
 8009ec0:	2500      	movs	r5, #0
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8009eca:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009ece:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
 8009ed2:	ac29      	add	r4, sp, #164	; 0xa4
 8009ed4:	9426      	str	r4, [sp, #152]	; 0x98
 8009ed6:	9509      	str	r5, [sp, #36]	; 0x24
 8009ed8:	950d      	str	r5, [sp, #52]	; 0x34
 8009eda:	9515      	str	r5, [sp, #84]	; 0x54
 8009edc:	9518      	str	r5, [sp, #96]	; 0x60
 8009ede:	950f      	str	r5, [sp, #60]	; 0x3c
 8009ee0:	4653      	mov	r3, sl
 8009ee2:	461d      	mov	r5, r3
 8009ee4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ee8:	b10a      	cbz	r2, 8009eee <_svfprintf_r+0x86>
 8009eea:	2a25      	cmp	r2, #37	; 0x25
 8009eec:	d1f9      	bne.n	8009ee2 <_svfprintf_r+0x7a>
 8009eee:	ebb5 070a 	subs.w	r7, r5, sl
 8009ef2:	d00d      	beq.n	8009f10 <_svfprintf_r+0xa8>
 8009ef4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009ef6:	e9c4 a700 	strd	sl, r7, [r4]
 8009efa:	443b      	add	r3, r7
 8009efc:	9328      	str	r3, [sp, #160]	; 0xa0
 8009efe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009f00:	3301      	adds	r3, #1
 8009f02:	2b07      	cmp	r3, #7
 8009f04:	9327      	str	r3, [sp, #156]	; 0x9c
 8009f06:	dc79      	bgt.n	8009ffc <_svfprintf_r+0x194>
 8009f08:	3408      	adds	r4, #8
 8009f0a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f0c:	443b      	add	r3, r7
 8009f0e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009f10:	782b      	ldrb	r3, [r5, #0]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	f001 813a 	beq.w	800b18c <_svfprintf_r+0x1324>
 8009f18:	2300      	movs	r3, #0
 8009f1a:	f04f 32ff 	mov.w	r2, #4294967295
 8009f1e:	4698      	mov	r8, r3
 8009f20:	9207      	str	r2, [sp, #28]
 8009f22:	270a      	movs	r7, #10
 8009f24:	222b      	movs	r2, #43	; 0x2b
 8009f26:	3501      	adds	r5, #1
 8009f28:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009f2c:	9313      	str	r3, [sp, #76]	; 0x4c
 8009f2e:	462b      	mov	r3, r5
 8009f30:	f813 1b01 	ldrb.w	r1, [r3], #1
 8009f34:	910a      	str	r1, [sp, #40]	; 0x28
 8009f36:	930e      	str	r3, [sp, #56]	; 0x38
 8009f38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f3a:	3b20      	subs	r3, #32
 8009f3c:	2b5a      	cmp	r3, #90	; 0x5a
 8009f3e:	f200 85ac 	bhi.w	800aa9a <_svfprintf_r+0xc32>
 8009f42:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009f46:	007e      	.short	0x007e
 8009f48:	05aa05aa 	.word	0x05aa05aa
 8009f4c:	05aa0086 	.word	0x05aa0086
 8009f50:	05aa05aa 	.word	0x05aa05aa
 8009f54:	05aa0065 	.word	0x05aa0065
 8009f58:	008905aa 	.word	0x008905aa
 8009f5c:	05aa0093 	.word	0x05aa0093
 8009f60:	00960090 	.word	0x00960090
 8009f64:	00b305aa 	.word	0x00b305aa
 8009f68:	00b600b6 	.word	0x00b600b6
 8009f6c:	00b600b6 	.word	0x00b600b6
 8009f70:	00b600b6 	.word	0x00b600b6
 8009f74:	00b600b6 	.word	0x00b600b6
 8009f78:	05aa00b6 	.word	0x05aa00b6
 8009f7c:	05aa05aa 	.word	0x05aa05aa
 8009f80:	05aa05aa 	.word	0x05aa05aa
 8009f84:	05aa05aa 	.word	0x05aa05aa
 8009f88:	05aa0125 	.word	0x05aa0125
 8009f8c:	00f600e3 	.word	0x00f600e3
 8009f90:	01250125 	.word	0x01250125
 8009f94:	05aa0125 	.word	0x05aa0125
 8009f98:	05aa05aa 	.word	0x05aa05aa
 8009f9c:	00c605aa 	.word	0x00c605aa
 8009fa0:	05aa05aa 	.word	0x05aa05aa
 8009fa4:	05aa0482 	.word	0x05aa0482
 8009fa8:	05aa05aa 	.word	0x05aa05aa
 8009fac:	05aa04cd 	.word	0x05aa04cd
 8009fb0:	05aa04ee 	.word	0x05aa04ee
 8009fb4:	051005aa 	.word	0x051005aa
 8009fb8:	05aa05aa 	.word	0x05aa05aa
 8009fbc:	05aa05aa 	.word	0x05aa05aa
 8009fc0:	05aa05aa 	.word	0x05aa05aa
 8009fc4:	05aa05aa 	.word	0x05aa05aa
 8009fc8:	05aa0125 	.word	0x05aa0125
 8009fcc:	00f800e3 	.word	0x00f800e3
 8009fd0:	01250125 	.word	0x01250125
 8009fd4:	00c90125 	.word	0x00c90125
 8009fd8:	00dd00f8 	.word	0x00dd00f8
 8009fdc:	00d605aa 	.word	0x00d605aa
 8009fe0:	045d05aa 	.word	0x045d05aa
 8009fe4:	04bb0484 	.word	0x04bb0484
 8009fe8:	05aa00dd 	.word	0x05aa00dd
 8009fec:	007c04cd 	.word	0x007c04cd
 8009ff0:	05aa04f0 	.word	0x05aa04f0
 8009ff4:	052f05aa 	.word	0x052f05aa
 8009ff8:	007c05aa 	.word	0x007c05aa
 8009ffc:	4659      	mov	r1, fp
 8009ffe:	4648      	mov	r0, r9
 800a000:	aa26      	add	r2, sp, #152	; 0x98
 800a002:	f002 fb07 	bl	800c614 <__ssprint_r>
 800a006:	2800      	cmp	r0, #0
 800a008:	f040 812f 	bne.w	800a26a <_svfprintf_r+0x402>
 800a00c:	ac29      	add	r4, sp, #164	; 0xa4
 800a00e:	e77c      	b.n	8009f0a <_svfprintf_r+0xa2>
 800a010:	4648      	mov	r0, r9
 800a012:	f7ff f883 	bl	800911c <_localeconv_r>
 800a016:	6843      	ldr	r3, [r0, #4]
 800a018:	4618      	mov	r0, r3
 800a01a:	9318      	str	r3, [sp, #96]	; 0x60
 800a01c:	f7f6 f904 	bl	8000228 <strlen>
 800a020:	9015      	str	r0, [sp, #84]	; 0x54
 800a022:	4648      	mov	r0, r9
 800a024:	f7ff f87a 	bl	800911c <_localeconv_r>
 800a028:	6883      	ldr	r3, [r0, #8]
 800a02a:	222b      	movs	r2, #43	; 0x2b
 800a02c:	930d      	str	r3, [sp, #52]	; 0x34
 800a02e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a030:	b12b      	cbz	r3, 800a03e <_svfprintf_r+0x1d6>
 800a032:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a034:	b11b      	cbz	r3, 800a03e <_svfprintf_r+0x1d6>
 800a036:	781b      	ldrb	r3, [r3, #0]
 800a038:	b10b      	cbz	r3, 800a03e <_svfprintf_r+0x1d6>
 800a03a:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 800a03e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800a040:	e775      	b.n	8009f2e <_svfprintf_r+0xc6>
 800a042:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800a046:	2b00      	cmp	r3, #0
 800a048:	d1f9      	bne.n	800a03e <_svfprintf_r+0x1d6>
 800a04a:	2320      	movs	r3, #32
 800a04c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a050:	e7f5      	b.n	800a03e <_svfprintf_r+0x1d6>
 800a052:	f048 0801 	orr.w	r8, r8, #1
 800a056:	e7f2      	b.n	800a03e <_svfprintf_r+0x1d6>
 800a058:	f856 3b04 	ldr.w	r3, [r6], #4
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	9313      	str	r3, [sp, #76]	; 0x4c
 800a060:	daed      	bge.n	800a03e <_svfprintf_r+0x1d6>
 800a062:	425b      	negs	r3, r3
 800a064:	9313      	str	r3, [sp, #76]	; 0x4c
 800a066:	f048 0804 	orr.w	r8, r8, #4
 800a06a:	e7e8      	b.n	800a03e <_svfprintf_r+0x1d6>
 800a06c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800a070:	e7e5      	b.n	800a03e <_svfprintf_r+0x1d6>
 800a072:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800a074:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a078:	2b2a      	cmp	r3, #42	; 0x2a
 800a07a:	930a      	str	r3, [sp, #40]	; 0x28
 800a07c:	d113      	bne.n	800a0a6 <_svfprintf_r+0x23e>
 800a07e:	f856 0b04 	ldr.w	r0, [r6], #4
 800a082:	950e      	str	r5, [sp, #56]	; 0x38
 800a084:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800a088:	9307      	str	r3, [sp, #28]
 800a08a:	e7d8      	b.n	800a03e <_svfprintf_r+0x1d6>
 800a08c:	9907      	ldr	r1, [sp, #28]
 800a08e:	fb07 3301 	mla	r3, r7, r1, r3
 800a092:	9307      	str	r3, [sp, #28]
 800a094:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a098:	930a      	str	r3, [sp, #40]	; 0x28
 800a09a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a09c:	3b30      	subs	r3, #48	; 0x30
 800a09e:	2b09      	cmp	r3, #9
 800a0a0:	d9f4      	bls.n	800a08c <_svfprintf_r+0x224>
 800a0a2:	950e      	str	r5, [sp, #56]	; 0x38
 800a0a4:	e748      	b.n	8009f38 <_svfprintf_r+0xd0>
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	9307      	str	r3, [sp, #28]
 800a0aa:	e7f6      	b.n	800a09a <_svfprintf_r+0x232>
 800a0ac:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800a0b0:	e7c5      	b.n	800a03e <_svfprintf_r+0x1d6>
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800a0b6:	9313      	str	r3, [sp, #76]	; 0x4c
 800a0b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0ba:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a0bc:	3b30      	subs	r3, #48	; 0x30
 800a0be:	fb07 3301 	mla	r3, r7, r1, r3
 800a0c2:	9313      	str	r3, [sp, #76]	; 0x4c
 800a0c4:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a0c8:	930a      	str	r3, [sp, #40]	; 0x28
 800a0ca:	3b30      	subs	r3, #48	; 0x30
 800a0cc:	2b09      	cmp	r3, #9
 800a0ce:	d9f3      	bls.n	800a0b8 <_svfprintf_r+0x250>
 800a0d0:	e7e7      	b.n	800a0a2 <_svfprintf_r+0x23a>
 800a0d2:	f048 0808 	orr.w	r8, r8, #8
 800a0d6:	e7b2      	b.n	800a03e <_svfprintf_r+0x1d6>
 800a0d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a0da:	781b      	ldrb	r3, [r3, #0]
 800a0dc:	2b68      	cmp	r3, #104	; 0x68
 800a0de:	bf01      	itttt	eq
 800a0e0:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 800a0e2:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 800a0e6:	3301      	addeq	r3, #1
 800a0e8:	930e      	streq	r3, [sp, #56]	; 0x38
 800a0ea:	bf18      	it	ne
 800a0ec:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 800a0f0:	e7a5      	b.n	800a03e <_svfprintf_r+0x1d6>
 800a0f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a0f4:	781b      	ldrb	r3, [r3, #0]
 800a0f6:	2b6c      	cmp	r3, #108	; 0x6c
 800a0f8:	d105      	bne.n	800a106 <_svfprintf_r+0x29e>
 800a0fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a0fc:	3301      	adds	r3, #1
 800a0fe:	930e      	str	r3, [sp, #56]	; 0x38
 800a100:	f048 0820 	orr.w	r8, r8, #32
 800a104:	e79b      	b.n	800a03e <_svfprintf_r+0x1d6>
 800a106:	f048 0810 	orr.w	r8, r8, #16
 800a10a:	e798      	b.n	800a03e <_svfprintf_r+0x1d6>
 800a10c:	4632      	mov	r2, r6
 800a10e:	2000      	movs	r0, #0
 800a110:	f852 3b04 	ldr.w	r3, [r2], #4
 800a114:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800a118:	920b      	str	r2, [sp, #44]	; 0x2c
 800a11a:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800a11e:	2301      	movs	r3, #1
 800a120:	4607      	mov	r7, r0
 800a122:	4606      	mov	r6, r0
 800a124:	4605      	mov	r5, r0
 800a126:	9008      	str	r0, [sp, #32]
 800a128:	9307      	str	r3, [sp, #28]
 800a12a:	900c      	str	r0, [sp, #48]	; 0x30
 800a12c:	f10d 0ae4 	add.w	sl, sp, #228	; 0xe4
 800a130:	e1b0      	b.n	800a494 <_svfprintf_r+0x62c>
 800a132:	f048 0810 	orr.w	r8, r8, #16
 800a136:	f018 0f20 	tst.w	r8, #32
 800a13a:	d011      	beq.n	800a160 <_svfprintf_r+0x2f8>
 800a13c:	1df3      	adds	r3, r6, #7
 800a13e:	f023 0307 	bic.w	r3, r3, #7
 800a142:	461a      	mov	r2, r3
 800a144:	f852 6b08 	ldr.w	r6, [r2], #8
 800a148:	685f      	ldr	r7, [r3, #4]
 800a14a:	920b      	str	r2, [sp, #44]	; 0x2c
 800a14c:	2f00      	cmp	r7, #0
 800a14e:	da05      	bge.n	800a15c <_svfprintf_r+0x2f4>
 800a150:	232d      	movs	r3, #45	; 0x2d
 800a152:	4276      	negs	r6, r6
 800a154:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800a158:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a15c:	2301      	movs	r3, #1
 800a15e:	e387      	b.n	800a870 <_svfprintf_r+0xa08>
 800a160:	4633      	mov	r3, r6
 800a162:	f853 7b04 	ldr.w	r7, [r3], #4
 800a166:	f018 0f10 	tst.w	r8, #16
 800a16a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a16c:	d002      	beq.n	800a174 <_svfprintf_r+0x30c>
 800a16e:	463e      	mov	r6, r7
 800a170:	17ff      	asrs	r7, r7, #31
 800a172:	e7eb      	b.n	800a14c <_svfprintf_r+0x2e4>
 800a174:	f018 0f40 	tst.w	r8, #64	; 0x40
 800a178:	d003      	beq.n	800a182 <_svfprintf_r+0x31a>
 800a17a:	b23e      	sxth	r6, r7
 800a17c:	f347 37c0 	sbfx	r7, r7, #15, #1
 800a180:	e7e4      	b.n	800a14c <_svfprintf_r+0x2e4>
 800a182:	f418 7f00 	tst.w	r8, #512	; 0x200
 800a186:	d0f2      	beq.n	800a16e <_svfprintf_r+0x306>
 800a188:	b27e      	sxtb	r6, r7
 800a18a:	f347 17c0 	sbfx	r7, r7, #7, #1
 800a18e:	e7dd      	b.n	800a14c <_svfprintf_r+0x2e4>
 800a190:	3607      	adds	r6, #7
 800a192:	f026 0307 	bic.w	r3, r6, #7
 800a196:	4619      	mov	r1, r3
 800a198:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800a19c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800a1a0:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 800a1a4:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800a1a8:	910b      	str	r1, [sp, #44]	; 0x2c
 800a1aa:	f04f 32ff 	mov.w	r2, #4294967295
 800a1ae:	4630      	mov	r0, r6
 800a1b0:	4629      	mov	r1, r5
 800a1b2:	4b3a      	ldr	r3, [pc, #232]	; (800a29c <_svfprintf_r+0x434>)
 800a1b4:	f7f6 fc96 	bl	8000ae4 <__aeabi_dcmpun>
 800a1b8:	bb18      	cbnz	r0, 800a202 <_svfprintf_r+0x39a>
 800a1ba:	f04f 32ff 	mov.w	r2, #4294967295
 800a1be:	4630      	mov	r0, r6
 800a1c0:	4629      	mov	r1, r5
 800a1c2:	4b36      	ldr	r3, [pc, #216]	; (800a29c <_svfprintf_r+0x434>)
 800a1c4:	f7f6 fc70 	bl	8000aa8 <__aeabi_dcmple>
 800a1c8:	b9d8      	cbnz	r0, 800a202 <_svfprintf_r+0x39a>
 800a1ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	f7f6 fc5f 	bl	8000a94 <__aeabi_dcmplt>
 800a1d6:	b110      	cbz	r0, 800a1de <_svfprintf_r+0x376>
 800a1d8:	232d      	movs	r3, #45	; 0x2d
 800a1da:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a1de:	4a30      	ldr	r2, [pc, #192]	; (800a2a0 <_svfprintf_r+0x438>)
 800a1e0:	4830      	ldr	r0, [pc, #192]	; (800a2a4 <_svfprintf_r+0x43c>)
 800a1e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1e4:	2100      	movs	r1, #0
 800a1e6:	2b47      	cmp	r3, #71	; 0x47
 800a1e8:	bfd4      	ite	le
 800a1ea:	4692      	movle	sl, r2
 800a1ec:	4682      	movgt	sl, r0
 800a1ee:	2303      	movs	r3, #3
 800a1f0:	e9cd 3107 	strd	r3, r1, [sp, #28]
 800a1f4:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 800a1f8:	2700      	movs	r7, #0
 800a1fa:	463e      	mov	r6, r7
 800a1fc:	463b      	mov	r3, r7
 800a1fe:	f000 bfff 	b.w	800b200 <_svfprintf_r+0x1398>
 800a202:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a206:	4610      	mov	r0, r2
 800a208:	4619      	mov	r1, r3
 800a20a:	f7f6 fc6b 	bl	8000ae4 <__aeabi_dcmpun>
 800a20e:	b148      	cbz	r0, 800a224 <_svfprintf_r+0x3bc>
 800a210:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a212:	4a25      	ldr	r2, [pc, #148]	; (800a2a8 <_svfprintf_r+0x440>)
 800a214:	2b00      	cmp	r3, #0
 800a216:	bfb8      	it	lt
 800a218:	232d      	movlt	r3, #45	; 0x2d
 800a21a:	4824      	ldr	r0, [pc, #144]	; (800a2ac <_svfprintf_r+0x444>)
 800a21c:	bfb8      	it	lt
 800a21e:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800a222:	e7de      	b.n	800a1e2 <_svfprintf_r+0x37a>
 800a224:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a226:	f023 0320 	bic.w	r3, r3, #32
 800a22a:	2b41      	cmp	r3, #65	; 0x41
 800a22c:	930c      	str	r3, [sp, #48]	; 0x30
 800a22e:	d125      	bne.n	800a27c <_svfprintf_r+0x414>
 800a230:	2330      	movs	r3, #48	; 0x30
 800a232:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800a236:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a238:	f048 0802 	orr.w	r8, r8, #2
 800a23c:	2b61      	cmp	r3, #97	; 0x61
 800a23e:	bf0c      	ite	eq
 800a240:	2378      	moveq	r3, #120	; 0x78
 800a242:	2358      	movne	r3, #88	; 0x58
 800a244:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800a248:	9b07      	ldr	r3, [sp, #28]
 800a24a:	2b63      	cmp	r3, #99	; 0x63
 800a24c:	dd30      	ble.n	800a2b0 <_svfprintf_r+0x448>
 800a24e:	4648      	mov	r0, r9
 800a250:	1c59      	adds	r1, r3, #1
 800a252:	f7fe ffd7 	bl	8009204 <_malloc_r>
 800a256:	4682      	mov	sl, r0
 800a258:	2800      	cmp	r0, #0
 800a25a:	f040 81f7 	bne.w	800a64c <_svfprintf_r+0x7e4>
 800a25e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800a262:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a266:	f8ab 300c 	strh.w	r3, [fp, #12]
 800a26a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800a26e:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a272:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a274:	bf18      	it	ne
 800a276:	f04f 33ff 	movne.w	r3, #4294967295
 800a27a:	e619      	b.n	8009eb0 <_svfprintf_r+0x48>
 800a27c:	9b07      	ldr	r3, [sp, #28]
 800a27e:	3301      	adds	r3, #1
 800a280:	f000 81e6 	beq.w	800a650 <_svfprintf_r+0x7e8>
 800a284:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a286:	2b47      	cmp	r3, #71	; 0x47
 800a288:	f040 81e5 	bne.w	800a656 <_svfprintf_r+0x7ee>
 800a28c:	9b07      	ldr	r3, [sp, #28]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	f040 81e1 	bne.w	800a656 <_svfprintf_r+0x7ee>
 800a294:	9308      	str	r3, [sp, #32]
 800a296:	2301      	movs	r3, #1
 800a298:	9307      	str	r3, [sp, #28]
 800a29a:	e00c      	b.n	800a2b6 <_svfprintf_r+0x44e>
 800a29c:	7fefffff 	.word	0x7fefffff
 800a2a0:	0800caf4 	.word	0x0800caf4
 800a2a4:	0800caf8 	.word	0x0800caf8
 800a2a8:	0800cafc 	.word	0x0800cafc
 800a2ac:	0800cb00 	.word	0x0800cb00
 800a2b0:	9008      	str	r0, [sp, #32]
 800a2b2:	f10d 0ae4 	add.w	sl, sp, #228	; 0xe4
 800a2b6:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 800a2ba:	9314      	str	r3, [sp, #80]	; 0x50
 800a2bc:	e9dd 7310 	ldrd	r7, r3, [sp, #64]	; 0x40
 800a2c0:	1e1d      	subs	r5, r3, #0
 800a2c2:	bfae      	itee	ge
 800a2c4:	2300      	movge	r3, #0
 800a2c6:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800a2ca:	232d      	movlt	r3, #45	; 0x2d
 800a2cc:	931c      	str	r3, [sp, #112]	; 0x70
 800a2ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a2d0:	2b41      	cmp	r3, #65	; 0x41
 800a2d2:	f040 81d8 	bne.w	800a686 <_svfprintf_r+0x81e>
 800a2d6:	4638      	mov	r0, r7
 800a2d8:	aa20      	add	r2, sp, #128	; 0x80
 800a2da:	4629      	mov	r1, r5
 800a2dc:	f7ff fd2a 	bl	8009d34 <frexp>
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a2e6:	f7f6 f963 	bl	80005b0 <__aeabi_dmul>
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	4606      	mov	r6, r0
 800a2f0:	460f      	mov	r7, r1
 800a2f2:	f7f6 fbc5 	bl	8000a80 <__aeabi_dcmpeq>
 800a2f6:	b108      	cbz	r0, 800a2fc <_svfprintf_r+0x494>
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	9320      	str	r3, [sp, #128]	; 0x80
 800a2fc:	4bad      	ldr	r3, [pc, #692]	; (800a5b4 <_svfprintf_r+0x74c>)
 800a2fe:	4aae      	ldr	r2, [pc, #696]	; (800a5b8 <_svfprintf_r+0x750>)
 800a300:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a302:	4655      	mov	r5, sl
 800a304:	2961      	cmp	r1, #97	; 0x61
 800a306:	bf18      	it	ne
 800a308:	461a      	movne	r2, r3
 800a30a:	9b07      	ldr	r3, [sp, #28]
 800a30c:	921b      	str	r2, [sp, #108]	; 0x6c
 800a30e:	3b01      	subs	r3, #1
 800a310:	9309      	str	r3, [sp, #36]	; 0x24
 800a312:	2200      	movs	r2, #0
 800a314:	4ba9      	ldr	r3, [pc, #676]	; (800a5bc <_svfprintf_r+0x754>)
 800a316:	4630      	mov	r0, r6
 800a318:	4639      	mov	r1, r7
 800a31a:	f7f6 f949 	bl	80005b0 <__aeabi_dmul>
 800a31e:	460f      	mov	r7, r1
 800a320:	4606      	mov	r6, r0
 800a322:	f7f6 fbf5 	bl	8000b10 <__aeabi_d2iz>
 800a326:	901d      	str	r0, [sp, #116]	; 0x74
 800a328:	f7f6 f8d8 	bl	80004dc <__aeabi_i2d>
 800a32c:	4602      	mov	r2, r0
 800a32e:	460b      	mov	r3, r1
 800a330:	4630      	mov	r0, r6
 800a332:	4639      	mov	r1, r7
 800a334:	f7f5 ff84 	bl	8000240 <__aeabi_dsub>
 800a338:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a33a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a33c:	4606      	mov	r6, r0
 800a33e:	5c9b      	ldrb	r3, [r3, r2]
 800a340:	460f      	mov	r7, r1
 800a342:	f805 3b01 	strb.w	r3, [r5], #1
 800a346:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a348:	1c5a      	adds	r2, r3, #1
 800a34a:	9316      	str	r3, [sp, #88]	; 0x58
 800a34c:	d007      	beq.n	800a35e <_svfprintf_r+0x4f6>
 800a34e:	3b01      	subs	r3, #1
 800a350:	9309      	str	r3, [sp, #36]	; 0x24
 800a352:	2200      	movs	r2, #0
 800a354:	2300      	movs	r3, #0
 800a356:	f7f6 fb93 	bl	8000a80 <__aeabi_dcmpeq>
 800a35a:	2800      	cmp	r0, #0
 800a35c:	d0d9      	beq.n	800a312 <_svfprintf_r+0x4aa>
 800a35e:	2200      	movs	r2, #0
 800a360:	4630      	mov	r0, r6
 800a362:	4639      	mov	r1, r7
 800a364:	4b96      	ldr	r3, [pc, #600]	; (800a5c0 <_svfprintf_r+0x758>)
 800a366:	f7f6 fbb3 	bl	8000ad0 <__aeabi_dcmpgt>
 800a36a:	b960      	cbnz	r0, 800a386 <_svfprintf_r+0x51e>
 800a36c:	2200      	movs	r2, #0
 800a36e:	4630      	mov	r0, r6
 800a370:	4639      	mov	r1, r7
 800a372:	4b93      	ldr	r3, [pc, #588]	; (800a5c0 <_svfprintf_r+0x758>)
 800a374:	f7f6 fb84 	bl	8000a80 <__aeabi_dcmpeq>
 800a378:	2800      	cmp	r0, #0
 800a37a:	f000 817f 	beq.w	800a67c <_svfprintf_r+0x814>
 800a37e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a380:	07db      	lsls	r3, r3, #31
 800a382:	f140 817b 	bpl.w	800a67c <_svfprintf_r+0x814>
 800a386:	2030      	movs	r0, #48	; 0x30
 800a388:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a38a:	9524      	str	r5, [sp, #144]	; 0x90
 800a38c:	7bd9      	ldrb	r1, [r3, #15]
 800a38e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a390:	1e53      	subs	r3, r2, #1
 800a392:	9324      	str	r3, [sp, #144]	; 0x90
 800a394:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800a398:	428b      	cmp	r3, r1
 800a39a:	f000 815e 	beq.w	800a65a <_svfprintf_r+0x7f2>
 800a39e:	2b39      	cmp	r3, #57	; 0x39
 800a3a0:	bf0b      	itete	eq
 800a3a2:	9b1b      	ldreq	r3, [sp, #108]	; 0x6c
 800a3a4:	3301      	addne	r3, #1
 800a3a6:	7a9b      	ldrbeq	r3, [r3, #10]
 800a3a8:	b2db      	uxtbne	r3, r3
 800a3aa:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a3ae:	eba5 030a 	sub.w	r3, r5, sl
 800a3b2:	9309      	str	r3, [sp, #36]	; 0x24
 800a3b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a3b6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800a3b8:	2b47      	cmp	r3, #71	; 0x47
 800a3ba:	f040 81b1 	bne.w	800a720 <_svfprintf_r+0x8b8>
 800a3be:	1cef      	adds	r7, r5, #3
 800a3c0:	db03      	blt.n	800a3ca <_svfprintf_r+0x562>
 800a3c2:	9b07      	ldr	r3, [sp, #28]
 800a3c4:	42ab      	cmp	r3, r5
 800a3c6:	f280 81d6 	bge.w	800a776 <_svfprintf_r+0x90e>
 800a3ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3cc:	3b02      	subs	r3, #2
 800a3ce:	930a      	str	r3, [sp, #40]	; 0x28
 800a3d0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a3d2:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 800a3d6:	f021 0120 	bic.w	r1, r1, #32
 800a3da:	2941      	cmp	r1, #65	; 0x41
 800a3dc:	bf08      	it	eq
 800a3de:	320f      	addeq	r2, #15
 800a3e0:	f105 33ff 	add.w	r3, r5, #4294967295
 800a3e4:	bf06      	itte	eq
 800a3e6:	b2d2      	uxtbeq	r2, r2
 800a3e8:	2101      	moveq	r1, #1
 800a3ea:	2100      	movne	r1, #0
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800a3f2:	bfb4      	ite	lt
 800a3f4:	222d      	movlt	r2, #45	; 0x2d
 800a3f6:	222b      	movge	r2, #43	; 0x2b
 800a3f8:	9320      	str	r3, [sp, #128]	; 0x80
 800a3fa:	bfb8      	it	lt
 800a3fc:	f1c5 0301 	rsblt	r3, r5, #1
 800a400:	2b09      	cmp	r3, #9
 800a402:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800a406:	f340 81a4 	ble.w	800a752 <_svfprintf_r+0x8ea>
 800a40a:	260a      	movs	r6, #10
 800a40c:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 800a410:	fb93 f5f6 	sdiv	r5, r3, r6
 800a414:	4611      	mov	r1, r2
 800a416:	fb06 3015 	mls	r0, r6, r5, r3
 800a41a:	3030      	adds	r0, #48	; 0x30
 800a41c:	f801 0c01 	strb.w	r0, [r1, #-1]
 800a420:	4618      	mov	r0, r3
 800a422:	2863      	cmp	r0, #99	; 0x63
 800a424:	462b      	mov	r3, r5
 800a426:	f102 32ff 	add.w	r2, r2, #4294967295
 800a42a:	dcf1      	bgt.n	800a410 <_svfprintf_r+0x5a8>
 800a42c:	3330      	adds	r3, #48	; 0x30
 800a42e:	1e88      	subs	r0, r1, #2
 800a430:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a434:	4603      	mov	r3, r0
 800a436:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800a43a:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800a43e:	42ab      	cmp	r3, r5
 800a440:	f0c0 8182 	bcc.w	800a748 <_svfprintf_r+0x8e0>
 800a444:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 800a448:	1a52      	subs	r2, r2, r1
 800a44a:	42a8      	cmp	r0, r5
 800a44c:	bf88      	it	hi
 800a44e:	2200      	movhi	r2, #0
 800a450:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800a454:	441a      	add	r2, r3
 800a456:	ab22      	add	r3, sp, #136	; 0x88
 800a458:	1ad3      	subs	r3, r2, r3
 800a45a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a45c:	9319      	str	r3, [sp, #100]	; 0x64
 800a45e:	2a01      	cmp	r2, #1
 800a460:	4413      	add	r3, r2
 800a462:	9307      	str	r3, [sp, #28]
 800a464:	dc02      	bgt.n	800a46c <_svfprintf_r+0x604>
 800a466:	f018 0f01 	tst.w	r8, #1
 800a46a:	d003      	beq.n	800a474 <_svfprintf_r+0x60c>
 800a46c:	9b07      	ldr	r3, [sp, #28]
 800a46e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a470:	4413      	add	r3, r2
 800a472:	9307      	str	r3, [sp, #28]
 800a474:	2600      	movs	r6, #0
 800a476:	4635      	mov	r5, r6
 800a478:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 800a47c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a480:	9314      	str	r3, [sp, #80]	; 0x50
 800a482:	960c      	str	r6, [sp, #48]	; 0x30
 800a484:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a486:	b113      	cbz	r3, 800a48e <_svfprintf_r+0x626>
 800a488:	232d      	movs	r3, #45	; 0x2d
 800a48a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a48e:	2700      	movs	r7, #0
 800a490:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800a494:	9b07      	ldr	r3, [sp, #28]
 800a496:	42bb      	cmp	r3, r7
 800a498:	bfb8      	it	lt
 800a49a:	463b      	movlt	r3, r7
 800a49c:	9314      	str	r3, [sp, #80]	; 0x50
 800a49e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800a4a2:	b113      	cbz	r3, 800a4aa <_svfprintf_r+0x642>
 800a4a4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a4a6:	3301      	adds	r3, #1
 800a4a8:	9314      	str	r3, [sp, #80]	; 0x50
 800a4aa:	f018 0302 	ands.w	r3, r8, #2
 800a4ae:	931b      	str	r3, [sp, #108]	; 0x6c
 800a4b0:	bf1e      	ittt	ne
 800a4b2:	9b14      	ldrne	r3, [sp, #80]	; 0x50
 800a4b4:	3302      	addne	r3, #2
 800a4b6:	9314      	strne	r3, [sp, #80]	; 0x50
 800a4b8:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800a4bc:	931c      	str	r3, [sp, #112]	; 0x70
 800a4be:	d121      	bne.n	800a504 <_svfprintf_r+0x69c>
 800a4c0:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800a4c4:	1a9b      	subs	r3, r3, r2
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	9316      	str	r3, [sp, #88]	; 0x58
 800a4ca:	dd1b      	ble.n	800a504 <_svfprintf_r+0x69c>
 800a4cc:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800a4d0:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a4d2:	3201      	adds	r2, #1
 800a4d4:	2810      	cmp	r0, #16
 800a4d6:	483b      	ldr	r0, [pc, #236]	; (800a5c4 <_svfprintf_r+0x75c>)
 800a4d8:	f104 0108 	add.w	r1, r4, #8
 800a4dc:	6020      	str	r0, [r4, #0]
 800a4de:	f300 82eb 	bgt.w	800aab8 <_svfprintf_r+0xc50>
 800a4e2:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a4e4:	2a07      	cmp	r2, #7
 800a4e6:	4403      	add	r3, r0
 800a4e8:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800a4ec:	6060      	str	r0, [r4, #4]
 800a4ee:	f340 82f8 	ble.w	800aae2 <_svfprintf_r+0xc7a>
 800a4f2:	4659      	mov	r1, fp
 800a4f4:	4648      	mov	r0, r9
 800a4f6:	aa26      	add	r2, sp, #152	; 0x98
 800a4f8:	f002 f88c 	bl	800c614 <__ssprint_r>
 800a4fc:	2800      	cmp	r0, #0
 800a4fe:	f040 8623 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800a502:	ac29      	add	r4, sp, #164	; 0xa4
 800a504:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800a508:	b173      	cbz	r3, 800a528 <_svfprintf_r+0x6c0>
 800a50a:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 800a50e:	6023      	str	r3, [r4, #0]
 800a510:	2301      	movs	r3, #1
 800a512:	6063      	str	r3, [r4, #4]
 800a514:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a516:	3301      	adds	r3, #1
 800a518:	9328      	str	r3, [sp, #160]	; 0xa0
 800a51a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a51c:	3301      	adds	r3, #1
 800a51e:	2b07      	cmp	r3, #7
 800a520:	9327      	str	r3, [sp, #156]	; 0x9c
 800a522:	f300 82e0 	bgt.w	800aae6 <_svfprintf_r+0xc7e>
 800a526:	3408      	adds	r4, #8
 800a528:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a52a:	b16b      	cbz	r3, 800a548 <_svfprintf_r+0x6e0>
 800a52c:	ab1f      	add	r3, sp, #124	; 0x7c
 800a52e:	6023      	str	r3, [r4, #0]
 800a530:	2302      	movs	r3, #2
 800a532:	6063      	str	r3, [r4, #4]
 800a534:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a536:	3302      	adds	r3, #2
 800a538:	9328      	str	r3, [sp, #160]	; 0xa0
 800a53a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a53c:	3301      	adds	r3, #1
 800a53e:	2b07      	cmp	r3, #7
 800a540:	9327      	str	r3, [sp, #156]	; 0x9c
 800a542:	f300 82da 	bgt.w	800aafa <_svfprintf_r+0xc92>
 800a546:	3408      	adds	r4, #8
 800a548:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a54a:	2b80      	cmp	r3, #128	; 0x80
 800a54c:	d121      	bne.n	800a592 <_svfprintf_r+0x72a>
 800a54e:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800a552:	1a9b      	subs	r3, r3, r2
 800a554:	2b00      	cmp	r3, #0
 800a556:	9316      	str	r3, [sp, #88]	; 0x58
 800a558:	dd1b      	ble.n	800a592 <_svfprintf_r+0x72a>
 800a55a:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800a55e:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a560:	3201      	adds	r2, #1
 800a562:	2810      	cmp	r0, #16
 800a564:	4818      	ldr	r0, [pc, #96]	; (800a5c8 <_svfprintf_r+0x760>)
 800a566:	f104 0108 	add.w	r1, r4, #8
 800a56a:	6020      	str	r0, [r4, #0]
 800a56c:	f300 82cf 	bgt.w	800ab0e <_svfprintf_r+0xca6>
 800a570:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a572:	2a07      	cmp	r2, #7
 800a574:	4403      	add	r3, r0
 800a576:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800a57a:	6060      	str	r0, [r4, #4]
 800a57c:	f340 82dc 	ble.w	800ab38 <_svfprintf_r+0xcd0>
 800a580:	4659      	mov	r1, fp
 800a582:	4648      	mov	r0, r9
 800a584:	aa26      	add	r2, sp, #152	; 0x98
 800a586:	f002 f845 	bl	800c614 <__ssprint_r>
 800a58a:	2800      	cmp	r0, #0
 800a58c:	f040 85dc 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800a590:	ac29      	add	r4, sp, #164	; 0xa4
 800a592:	9b07      	ldr	r3, [sp, #28]
 800a594:	1aff      	subs	r7, r7, r3
 800a596:	2f00      	cmp	r7, #0
 800a598:	dd28      	ble.n	800a5ec <_svfprintf_r+0x784>
 800a59a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a59e:	480a      	ldr	r0, [pc, #40]	; (800a5c8 <_svfprintf_r+0x760>)
 800a5a0:	2f10      	cmp	r7, #16
 800a5a2:	f103 0301 	add.w	r3, r3, #1
 800a5a6:	f104 0108 	add.w	r1, r4, #8
 800a5aa:	6020      	str	r0, [r4, #0]
 800a5ac:	f300 82c6 	bgt.w	800ab3c <_svfprintf_r+0xcd4>
 800a5b0:	e00c      	b.n	800a5cc <_svfprintf_r+0x764>
 800a5b2:	bf00      	nop
 800a5b4:	0800cb15 	.word	0x0800cb15
 800a5b8:	0800cb04 	.word	0x0800cb04
 800a5bc:	40300000 	.word	0x40300000
 800a5c0:	3fe00000 	.word	0x3fe00000
 800a5c4:	0800cb26 	.word	0x0800cb26
 800a5c8:	0800cb36 	.word	0x0800cb36
 800a5cc:	6067      	str	r7, [r4, #4]
 800a5ce:	2b07      	cmp	r3, #7
 800a5d0:	4417      	add	r7, r2
 800a5d2:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 800a5d6:	f340 82c4 	ble.w	800ab62 <_svfprintf_r+0xcfa>
 800a5da:	4659      	mov	r1, fp
 800a5dc:	4648      	mov	r0, r9
 800a5de:	aa26      	add	r2, sp, #152	; 0x98
 800a5e0:	f002 f818 	bl	800c614 <__ssprint_r>
 800a5e4:	2800      	cmp	r0, #0
 800a5e6:	f040 85af 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800a5ea:	ac29      	add	r4, sp, #164	; 0xa4
 800a5ec:	f418 7f80 	tst.w	r8, #256	; 0x100
 800a5f0:	9f28      	ldr	r7, [sp, #160]	; 0xa0
 800a5f2:	f040 82bd 	bne.w	800ab70 <_svfprintf_r+0xd08>
 800a5f6:	9b07      	ldr	r3, [sp, #28]
 800a5f8:	f8c4 a000 	str.w	sl, [r4]
 800a5fc:	441f      	add	r7, r3
 800a5fe:	6063      	str	r3, [r4, #4]
 800a600:	9728      	str	r7, [sp, #160]	; 0xa0
 800a602:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a604:	3301      	adds	r3, #1
 800a606:	2b07      	cmp	r3, #7
 800a608:	9327      	str	r3, [sp, #156]	; 0x9c
 800a60a:	f300 82f6 	bgt.w	800abfa <_svfprintf_r+0xd92>
 800a60e:	3408      	adds	r4, #8
 800a610:	f018 0f04 	tst.w	r8, #4
 800a614:	f040 857a 	bne.w	800b10c <_svfprintf_r+0x12a4>
 800a618:	e9dd 2113 	ldrd	r2, r1, [sp, #76]	; 0x4c
 800a61c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a61e:	428a      	cmp	r2, r1
 800a620:	bfac      	ite	ge
 800a622:	189b      	addge	r3, r3, r2
 800a624:	185b      	addlt	r3, r3, r1
 800a626:	930f      	str	r3, [sp, #60]	; 0x3c
 800a628:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a62a:	b13b      	cbz	r3, 800a63c <_svfprintf_r+0x7d4>
 800a62c:	4659      	mov	r1, fp
 800a62e:	4648      	mov	r0, r9
 800a630:	aa26      	add	r2, sp, #152	; 0x98
 800a632:	f001 ffef 	bl	800c614 <__ssprint_r>
 800a636:	2800      	cmp	r0, #0
 800a638:	f040 8586 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800a63c:	2300      	movs	r3, #0
 800a63e:	9327      	str	r3, [sp, #156]	; 0x9c
 800a640:	9b08      	ldr	r3, [sp, #32]
 800a642:	2b00      	cmp	r3, #0
 800a644:	f040 859c 	bne.w	800b180 <_svfprintf_r+0x1318>
 800a648:	ac29      	add	r4, sp, #164	; 0xa4
 800a64a:	e0e4      	b.n	800a816 <_svfprintf_r+0x9ae>
 800a64c:	9008      	str	r0, [sp, #32]
 800a64e:	e632      	b.n	800a2b6 <_svfprintf_r+0x44e>
 800a650:	2306      	movs	r3, #6
 800a652:	9008      	str	r0, [sp, #32]
 800a654:	e620      	b.n	800a298 <_svfprintf_r+0x430>
 800a656:	9008      	str	r0, [sp, #32]
 800a658:	e62d      	b.n	800a2b6 <_svfprintf_r+0x44e>
 800a65a:	f802 0c01 	strb.w	r0, [r2, #-1]
 800a65e:	e696      	b.n	800a38e <_svfprintf_r+0x526>
 800a660:	f803 0b01 	strb.w	r0, [r3], #1
 800a664:	1aca      	subs	r2, r1, r3
 800a666:	2a00      	cmp	r2, #0
 800a668:	dafa      	bge.n	800a660 <_svfprintf_r+0x7f8>
 800a66a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a66c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a66e:	3201      	adds	r2, #1
 800a670:	f103 0301 	add.w	r3, r3, #1
 800a674:	bfb8      	it	lt
 800a676:	2300      	movlt	r3, #0
 800a678:	441d      	add	r5, r3
 800a67a:	e698      	b.n	800a3ae <_svfprintf_r+0x546>
 800a67c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a67e:	462b      	mov	r3, r5
 800a680:	2030      	movs	r0, #48	; 0x30
 800a682:	18a9      	adds	r1, r5, r2
 800a684:	e7ee      	b.n	800a664 <_svfprintf_r+0x7fc>
 800a686:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a688:	2b46      	cmp	r3, #70	; 0x46
 800a68a:	d005      	beq.n	800a698 <_svfprintf_r+0x830>
 800a68c:	2b45      	cmp	r3, #69	; 0x45
 800a68e:	d11b      	bne.n	800a6c8 <_svfprintf_r+0x860>
 800a690:	9b07      	ldr	r3, [sp, #28]
 800a692:	1c5e      	adds	r6, r3, #1
 800a694:	2302      	movs	r3, #2
 800a696:	e001      	b.n	800a69c <_svfprintf_r+0x834>
 800a698:	2303      	movs	r3, #3
 800a69a:	9e07      	ldr	r6, [sp, #28]
 800a69c:	aa24      	add	r2, sp, #144	; 0x90
 800a69e:	9204      	str	r2, [sp, #16]
 800a6a0:	aa21      	add	r2, sp, #132	; 0x84
 800a6a2:	9203      	str	r2, [sp, #12]
 800a6a4:	aa20      	add	r2, sp, #128	; 0x80
 800a6a6:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800a6aa:	9300      	str	r3, [sp, #0]
 800a6ac:	463a      	mov	r2, r7
 800a6ae:	462b      	mov	r3, r5
 800a6b0:	4648      	mov	r0, r9
 800a6b2:	f7fd fd19 	bl	80080e8 <_dtoa_r>
 800a6b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a6b8:	4682      	mov	sl, r0
 800a6ba:	2b47      	cmp	r3, #71	; 0x47
 800a6bc:	d106      	bne.n	800a6cc <_svfprintf_r+0x864>
 800a6be:	f018 0f01 	tst.w	r8, #1
 800a6c2:	d103      	bne.n	800a6cc <_svfprintf_r+0x864>
 800a6c4:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800a6c6:	e672      	b.n	800a3ae <_svfprintf_r+0x546>
 800a6c8:	9e07      	ldr	r6, [sp, #28]
 800a6ca:	e7e3      	b.n	800a694 <_svfprintf_r+0x82c>
 800a6cc:	eb0a 0306 	add.w	r3, sl, r6
 800a6d0:	9309      	str	r3, [sp, #36]	; 0x24
 800a6d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a6d4:	2b46      	cmp	r3, #70	; 0x46
 800a6d6:	d111      	bne.n	800a6fc <_svfprintf_r+0x894>
 800a6d8:	f89a 3000 	ldrb.w	r3, [sl]
 800a6dc:	2b30      	cmp	r3, #48	; 0x30
 800a6de:	d109      	bne.n	800a6f4 <_svfprintf_r+0x88c>
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	4638      	mov	r0, r7
 800a6e6:	4629      	mov	r1, r5
 800a6e8:	f7f6 f9ca 	bl	8000a80 <__aeabi_dcmpeq>
 800a6ec:	b910      	cbnz	r0, 800a6f4 <_svfprintf_r+0x88c>
 800a6ee:	f1c6 0601 	rsb	r6, r6, #1
 800a6f2:	9620      	str	r6, [sp, #128]	; 0x80
 800a6f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a6f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a6f8:	441a      	add	r2, r3
 800a6fa:	9209      	str	r2, [sp, #36]	; 0x24
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	2300      	movs	r3, #0
 800a700:	4638      	mov	r0, r7
 800a702:	4629      	mov	r1, r5
 800a704:	f7f6 f9bc 	bl	8000a80 <__aeabi_dcmpeq>
 800a708:	b108      	cbz	r0, 800a70e <_svfprintf_r+0x8a6>
 800a70a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a70c:	9324      	str	r3, [sp, #144]	; 0x90
 800a70e:	2230      	movs	r2, #48	; 0x30
 800a710:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a712:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a714:	4299      	cmp	r1, r3
 800a716:	d9d5      	bls.n	800a6c4 <_svfprintf_r+0x85c>
 800a718:	1c59      	adds	r1, r3, #1
 800a71a:	9124      	str	r1, [sp, #144]	; 0x90
 800a71c:	701a      	strb	r2, [r3, #0]
 800a71e:	e7f7      	b.n	800a710 <_svfprintf_r+0x8a8>
 800a720:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a722:	2b46      	cmp	r3, #70	; 0x46
 800a724:	f47f ae54 	bne.w	800a3d0 <_svfprintf_r+0x568>
 800a728:	9a07      	ldr	r2, [sp, #28]
 800a72a:	f008 0301 	and.w	r3, r8, #1
 800a72e:	2d00      	cmp	r5, #0
 800a730:	ea43 0302 	orr.w	r3, r3, r2
 800a734:	dd1a      	ble.n	800a76c <_svfprintf_r+0x904>
 800a736:	2b00      	cmp	r3, #0
 800a738:	d034      	beq.n	800a7a4 <_svfprintf_r+0x93c>
 800a73a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a73c:	18eb      	adds	r3, r5, r3
 800a73e:	441a      	add	r2, r3
 800a740:	9207      	str	r2, [sp, #28]
 800a742:	2366      	movs	r3, #102	; 0x66
 800a744:	930a      	str	r3, [sp, #40]	; 0x28
 800a746:	e033      	b.n	800a7b0 <_svfprintf_r+0x948>
 800a748:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a74c:	f802 6b01 	strb.w	r6, [r2], #1
 800a750:	e675      	b.n	800a43e <_svfprintf_r+0x5d6>
 800a752:	b941      	cbnz	r1, 800a766 <_svfprintf_r+0x8fe>
 800a754:	2230      	movs	r2, #48	; 0x30
 800a756:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800a75a:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800a75e:	3330      	adds	r3, #48	; 0x30
 800a760:	f802 3b01 	strb.w	r3, [r2], #1
 800a764:	e677      	b.n	800a456 <_svfprintf_r+0x5ee>
 800a766:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800a76a:	e7f8      	b.n	800a75e <_svfprintf_r+0x8f6>
 800a76c:	b1e3      	cbz	r3, 800a7a8 <_svfprintf_r+0x940>
 800a76e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a770:	9a07      	ldr	r2, [sp, #28]
 800a772:	3301      	adds	r3, #1
 800a774:	e7e3      	b.n	800a73e <_svfprintf_r+0x8d6>
 800a776:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a778:	429d      	cmp	r5, r3
 800a77a:	db07      	blt.n	800a78c <_svfprintf_r+0x924>
 800a77c:	f018 0f01 	tst.w	r8, #1
 800a780:	d02b      	beq.n	800a7da <_svfprintf_r+0x972>
 800a782:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a784:	18eb      	adds	r3, r5, r3
 800a786:	9307      	str	r3, [sp, #28]
 800a788:	2367      	movs	r3, #103	; 0x67
 800a78a:	e7db      	b.n	800a744 <_svfprintf_r+0x8dc>
 800a78c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a78e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a790:	2d00      	cmp	r5, #0
 800a792:	4413      	add	r3, r2
 800a794:	9307      	str	r3, [sp, #28]
 800a796:	dcf7      	bgt.n	800a788 <_svfprintf_r+0x920>
 800a798:	9a07      	ldr	r2, [sp, #28]
 800a79a:	f1c5 0301 	rsb	r3, r5, #1
 800a79e:	441a      	add	r2, r3
 800a7a0:	9207      	str	r2, [sp, #28]
 800a7a2:	e7f1      	b.n	800a788 <_svfprintf_r+0x920>
 800a7a4:	9507      	str	r5, [sp, #28]
 800a7a6:	e7cc      	b.n	800a742 <_svfprintf_r+0x8da>
 800a7a8:	2366      	movs	r3, #102	; 0x66
 800a7aa:	930a      	str	r3, [sp, #40]	; 0x28
 800a7ac:	2301      	movs	r3, #1
 800a7ae:	9307      	str	r3, [sp, #28]
 800a7b0:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800a7b4:	930c      	str	r3, [sp, #48]	; 0x30
 800a7b6:	d021      	beq.n	800a7fc <_svfprintf_r+0x994>
 800a7b8:	2600      	movs	r6, #0
 800a7ba:	2d00      	cmp	r5, #0
 800a7bc:	960c      	str	r6, [sp, #48]	; 0x30
 800a7be:	f77f ae61 	ble.w	800a484 <_svfprintf_r+0x61c>
 800a7c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7c4:	781b      	ldrb	r3, [r3, #0]
 800a7c6:	2bff      	cmp	r3, #255	; 0xff
 800a7c8:	d109      	bne.n	800a7de <_svfprintf_r+0x976>
 800a7ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a7cc:	9a07      	ldr	r2, [sp, #28]
 800a7ce:	9915      	ldr	r1, [sp, #84]	; 0x54
 800a7d0:	4433      	add	r3, r6
 800a7d2:	fb01 2303 	mla	r3, r1, r3, r2
 800a7d6:	9307      	str	r3, [sp, #28]
 800a7d8:	e654      	b.n	800a484 <_svfprintf_r+0x61c>
 800a7da:	9507      	str	r5, [sp, #28]
 800a7dc:	e7d4      	b.n	800a788 <_svfprintf_r+0x920>
 800a7de:	42ab      	cmp	r3, r5
 800a7e0:	daf3      	bge.n	800a7ca <_svfprintf_r+0x962>
 800a7e2:	1aed      	subs	r5, r5, r3
 800a7e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7e6:	785b      	ldrb	r3, [r3, #1]
 800a7e8:	b133      	cbz	r3, 800a7f8 <_svfprintf_r+0x990>
 800a7ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a7ec:	3301      	adds	r3, #1
 800a7ee:	930c      	str	r3, [sp, #48]	; 0x30
 800a7f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7f2:	3301      	adds	r3, #1
 800a7f4:	930d      	str	r3, [sp, #52]	; 0x34
 800a7f6:	e7e4      	b.n	800a7c2 <_svfprintf_r+0x95a>
 800a7f8:	3601      	adds	r6, #1
 800a7fa:	e7e2      	b.n	800a7c2 <_svfprintf_r+0x95a>
 800a7fc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800a7fe:	e641      	b.n	800a484 <_svfprintf_r+0x61c>
 800a800:	1d33      	adds	r3, r6, #4
 800a802:	f018 0f20 	tst.w	r8, #32
 800a806:	930b      	str	r3, [sp, #44]	; 0x2c
 800a808:	d00a      	beq.n	800a820 <_svfprintf_r+0x9b8>
 800a80a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a80c:	6833      	ldr	r3, [r6, #0]
 800a80e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a810:	17d2      	asrs	r2, r2, #31
 800a812:	e9c3 1200 	strd	r1, r2, [r3]
 800a816:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800a818:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 800a81c:	f7ff bb60 	b.w	8009ee0 <_svfprintf_r+0x78>
 800a820:	f018 0f10 	tst.w	r8, #16
 800a824:	d003      	beq.n	800a82e <_svfprintf_r+0x9c6>
 800a826:	6833      	ldr	r3, [r6, #0]
 800a828:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a82a:	601a      	str	r2, [r3, #0]
 800a82c:	e7f3      	b.n	800a816 <_svfprintf_r+0x9ae>
 800a82e:	f018 0f40 	tst.w	r8, #64	; 0x40
 800a832:	d003      	beq.n	800a83c <_svfprintf_r+0x9d4>
 800a834:	6833      	ldr	r3, [r6, #0]
 800a836:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a838:	801a      	strh	r2, [r3, #0]
 800a83a:	e7ec      	b.n	800a816 <_svfprintf_r+0x9ae>
 800a83c:	f418 7f00 	tst.w	r8, #512	; 0x200
 800a840:	d0f1      	beq.n	800a826 <_svfprintf_r+0x9be>
 800a842:	6833      	ldr	r3, [r6, #0]
 800a844:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a846:	701a      	strb	r2, [r3, #0]
 800a848:	e7e5      	b.n	800a816 <_svfprintf_r+0x9ae>
 800a84a:	f048 0810 	orr.w	r8, r8, #16
 800a84e:	f018 0320 	ands.w	r3, r8, #32
 800a852:	d020      	beq.n	800a896 <_svfprintf_r+0xa2e>
 800a854:	1df3      	adds	r3, r6, #7
 800a856:	f023 0307 	bic.w	r3, r3, #7
 800a85a:	461a      	mov	r2, r3
 800a85c:	f852 6b08 	ldr.w	r6, [r2], #8
 800a860:	685f      	ldr	r7, [r3, #4]
 800a862:	920b      	str	r2, [sp, #44]	; 0x2c
 800a864:	2300      	movs	r3, #0
 800a866:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800a86a:	2200      	movs	r2, #0
 800a86c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800a870:	9a07      	ldr	r2, [sp, #28]
 800a872:	3201      	adds	r2, #1
 800a874:	f000 8495 	beq.w	800b1a2 <_svfprintf_r+0x133a>
 800a878:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 800a87c:	9208      	str	r2, [sp, #32]
 800a87e:	ea56 0207 	orrs.w	r2, r6, r7
 800a882:	f040 8494 	bne.w	800b1ae <_svfprintf_r+0x1346>
 800a886:	9a07      	ldr	r2, [sp, #28]
 800a888:	2a00      	cmp	r2, #0
 800a88a:	f000 80fb 	beq.w	800aa84 <_svfprintf_r+0xc1c>
 800a88e:	2b01      	cmp	r3, #1
 800a890:	f040 8490 	bne.w	800b1b4 <_svfprintf_r+0x134c>
 800a894:	e09f      	b.n	800a9d6 <_svfprintf_r+0xb6e>
 800a896:	4632      	mov	r2, r6
 800a898:	f852 6b04 	ldr.w	r6, [r2], #4
 800a89c:	f018 0710 	ands.w	r7, r8, #16
 800a8a0:	920b      	str	r2, [sp, #44]	; 0x2c
 800a8a2:	d001      	beq.n	800a8a8 <_svfprintf_r+0xa40>
 800a8a4:	461f      	mov	r7, r3
 800a8a6:	e7dd      	b.n	800a864 <_svfprintf_r+0x9fc>
 800a8a8:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800a8ac:	d001      	beq.n	800a8b2 <_svfprintf_r+0xa4a>
 800a8ae:	b2b6      	uxth	r6, r6
 800a8b0:	e7d8      	b.n	800a864 <_svfprintf_r+0x9fc>
 800a8b2:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 800a8b6:	d0d5      	beq.n	800a864 <_svfprintf_r+0x9fc>
 800a8b8:	b2f6      	uxtb	r6, r6
 800a8ba:	e7f3      	b.n	800a8a4 <_svfprintf_r+0xa3c>
 800a8bc:	4633      	mov	r3, r6
 800a8be:	f853 6b04 	ldr.w	r6, [r3], #4
 800a8c2:	2278      	movs	r2, #120	; 0x78
 800a8c4:	930b      	str	r3, [sp, #44]	; 0x2c
 800a8c6:	2330      	movs	r3, #48	; 0x30
 800a8c8:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800a8cc:	4ba6      	ldr	r3, [pc, #664]	; (800ab68 <_svfprintf_r+0xd00>)
 800a8ce:	2700      	movs	r7, #0
 800a8d0:	931a      	str	r3, [sp, #104]	; 0x68
 800a8d2:	f048 0802 	orr.w	r8, r8, #2
 800a8d6:	2302      	movs	r3, #2
 800a8d8:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
 800a8dc:	920a      	str	r2, [sp, #40]	; 0x28
 800a8de:	e7c4      	b.n	800a86a <_svfprintf_r+0xa02>
 800a8e0:	4633      	mov	r3, r6
 800a8e2:	2500      	movs	r5, #0
 800a8e4:	f853 ab04 	ldr.w	sl, [r3], #4
 800a8e8:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800a8ec:	930b      	str	r3, [sp, #44]	; 0x2c
 800a8ee:	9b07      	ldr	r3, [sp, #28]
 800a8f0:	1c58      	adds	r0, r3, #1
 800a8f2:	d010      	beq.n	800a916 <_svfprintf_r+0xaae>
 800a8f4:	461a      	mov	r2, r3
 800a8f6:	4629      	mov	r1, r5
 800a8f8:	4650      	mov	r0, sl
 800a8fa:	f7fe febf 	bl	800967c <memchr>
 800a8fe:	9008      	str	r0, [sp, #32]
 800a900:	2800      	cmp	r0, #0
 800a902:	f000 80d6 	beq.w	800aab2 <_svfprintf_r+0xc4a>
 800a906:	eba0 030a 	sub.w	r3, r0, sl
 800a90a:	462f      	mov	r7, r5
 800a90c:	462e      	mov	r6, r5
 800a90e:	e9cd 3507 	strd	r3, r5, [sp, #28]
 800a912:	950c      	str	r5, [sp, #48]	; 0x30
 800a914:	e5be      	b.n	800a494 <_svfprintf_r+0x62c>
 800a916:	4650      	mov	r0, sl
 800a918:	f7f5 fc86 	bl	8000228 <strlen>
 800a91c:	e9cd 0507 	strd	r0, r5, [sp, #28]
 800a920:	e46a      	b.n	800a1f8 <_svfprintf_r+0x390>
 800a922:	f048 0810 	orr.w	r8, r8, #16
 800a926:	f018 0320 	ands.w	r3, r8, #32
 800a92a:	d009      	beq.n	800a940 <_svfprintf_r+0xad8>
 800a92c:	1df3      	adds	r3, r6, #7
 800a92e:	f023 0307 	bic.w	r3, r3, #7
 800a932:	461a      	mov	r2, r3
 800a934:	f852 6b08 	ldr.w	r6, [r2], #8
 800a938:	685f      	ldr	r7, [r3, #4]
 800a93a:	920b      	str	r2, [sp, #44]	; 0x2c
 800a93c:	2301      	movs	r3, #1
 800a93e:	e794      	b.n	800a86a <_svfprintf_r+0xa02>
 800a940:	4632      	mov	r2, r6
 800a942:	f852 6b04 	ldr.w	r6, [r2], #4
 800a946:	f018 0710 	ands.w	r7, r8, #16
 800a94a:	920b      	str	r2, [sp, #44]	; 0x2c
 800a94c:	d001      	beq.n	800a952 <_svfprintf_r+0xaea>
 800a94e:	461f      	mov	r7, r3
 800a950:	e7f4      	b.n	800a93c <_svfprintf_r+0xad4>
 800a952:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800a956:	d001      	beq.n	800a95c <_svfprintf_r+0xaf4>
 800a958:	b2b6      	uxth	r6, r6
 800a95a:	e7ef      	b.n	800a93c <_svfprintf_r+0xad4>
 800a95c:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 800a960:	d0ec      	beq.n	800a93c <_svfprintf_r+0xad4>
 800a962:	b2f6      	uxtb	r6, r6
 800a964:	e7f3      	b.n	800a94e <_svfprintf_r+0xae6>
 800a966:	4b81      	ldr	r3, [pc, #516]	; (800ab6c <_svfprintf_r+0xd04>)
 800a968:	931a      	str	r3, [sp, #104]	; 0x68
 800a96a:	f018 0320 	ands.w	r3, r8, #32
 800a96e:	d01b      	beq.n	800a9a8 <_svfprintf_r+0xb40>
 800a970:	1df3      	adds	r3, r6, #7
 800a972:	f023 0307 	bic.w	r3, r3, #7
 800a976:	461a      	mov	r2, r3
 800a978:	f852 6b08 	ldr.w	r6, [r2], #8
 800a97c:	685f      	ldr	r7, [r3, #4]
 800a97e:	920b      	str	r2, [sp, #44]	; 0x2c
 800a980:	f018 0f01 	tst.w	r8, #1
 800a984:	d00a      	beq.n	800a99c <_svfprintf_r+0xb34>
 800a986:	ea56 0307 	orrs.w	r3, r6, r7
 800a98a:	d007      	beq.n	800a99c <_svfprintf_r+0xb34>
 800a98c:	2330      	movs	r3, #48	; 0x30
 800a98e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800a992:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a994:	f048 0802 	orr.w	r8, r8, #2
 800a998:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800a99c:	2302      	movs	r3, #2
 800a99e:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800a9a2:	e762      	b.n	800a86a <_svfprintf_r+0xa02>
 800a9a4:	4b70      	ldr	r3, [pc, #448]	; (800ab68 <_svfprintf_r+0xd00>)
 800a9a6:	e7df      	b.n	800a968 <_svfprintf_r+0xb00>
 800a9a8:	4632      	mov	r2, r6
 800a9aa:	f852 6b04 	ldr.w	r6, [r2], #4
 800a9ae:	f018 0710 	ands.w	r7, r8, #16
 800a9b2:	920b      	str	r2, [sp, #44]	; 0x2c
 800a9b4:	d001      	beq.n	800a9ba <_svfprintf_r+0xb52>
 800a9b6:	461f      	mov	r7, r3
 800a9b8:	e7e2      	b.n	800a980 <_svfprintf_r+0xb18>
 800a9ba:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800a9be:	d001      	beq.n	800a9c4 <_svfprintf_r+0xb5c>
 800a9c0:	b2b6      	uxth	r6, r6
 800a9c2:	e7dd      	b.n	800a980 <_svfprintf_r+0xb18>
 800a9c4:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 800a9c8:	d0da      	beq.n	800a980 <_svfprintf_r+0xb18>
 800a9ca:	b2f6      	uxtb	r6, r6
 800a9cc:	e7f3      	b.n	800a9b6 <_svfprintf_r+0xb4e>
 800a9ce:	2e0a      	cmp	r6, #10
 800a9d0:	f177 0300 	sbcs.w	r3, r7, #0
 800a9d4:	d206      	bcs.n	800a9e4 <_svfprintf_r+0xb7c>
 800a9d6:	3630      	adds	r6, #48	; 0x30
 800a9d8:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800a9dc:	f20d 1a47 	addw	sl, sp, #327	; 0x147
 800a9e0:	f000 bc04 	b.w	800b1ec <_svfprintf_r+0x1384>
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	9309      	str	r3, [sp, #36]	; 0x24
 800a9e8:	9b08      	ldr	r3, [sp, #32]
 800a9ea:	ad52      	add	r5, sp, #328	; 0x148
 800a9ec:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 800a9f0:	220a      	movs	r2, #10
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	4630      	mov	r0, r6
 800a9f6:	4639      	mov	r1, r7
 800a9f8:	f7f6 fbfc 	bl	80011f4 <__aeabi_uldivmod>
 800a9fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9fe:	3230      	adds	r2, #48	; 0x30
 800aa00:	3301      	adds	r3, #1
 800aa02:	f105 3aff 	add.w	sl, r5, #4294967295
 800aa06:	f805 2c01 	strb.w	r2, [r5, #-1]
 800aa0a:	9309      	str	r3, [sp, #36]	; 0x24
 800aa0c:	f1b8 0f00 	cmp.w	r8, #0
 800aa10:	d019      	beq.n	800aa46 <_svfprintf_r+0xbde>
 800aa12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aa14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa16:	781b      	ldrb	r3, [r3, #0]
 800aa18:	429a      	cmp	r2, r3
 800aa1a:	d114      	bne.n	800aa46 <_svfprintf_r+0xbde>
 800aa1c:	2aff      	cmp	r2, #255	; 0xff
 800aa1e:	d012      	beq.n	800aa46 <_svfprintf_r+0xbde>
 800aa20:	2e0a      	cmp	r6, #10
 800aa22:	f177 0300 	sbcs.w	r3, r7, #0
 800aa26:	d30e      	bcc.n	800aa46 <_svfprintf_r+0xbde>
 800aa28:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aa2a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800aa2c:	ebaa 0a03 	sub.w	sl, sl, r3
 800aa30:	461a      	mov	r2, r3
 800aa32:	4650      	mov	r0, sl
 800aa34:	f7ff fa05 	bl	8009e42 <strncpy>
 800aa38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aa3a:	785d      	ldrb	r5, [r3, #1]
 800aa3c:	b195      	cbz	r5, 800aa64 <_svfprintf_r+0xbfc>
 800aa3e:	3301      	adds	r3, #1
 800aa40:	930d      	str	r3, [sp, #52]	; 0x34
 800aa42:	2300      	movs	r3, #0
 800aa44:	9309      	str	r3, [sp, #36]	; 0x24
 800aa46:	2300      	movs	r3, #0
 800aa48:	220a      	movs	r2, #10
 800aa4a:	4630      	mov	r0, r6
 800aa4c:	4639      	mov	r1, r7
 800aa4e:	f7f6 fbd1 	bl	80011f4 <__aeabi_uldivmod>
 800aa52:	2e0a      	cmp	r6, #10
 800aa54:	f177 0300 	sbcs.w	r3, r7, #0
 800aa58:	f0c0 83c8 	bcc.w	800b1ec <_svfprintf_r+0x1384>
 800aa5c:	4606      	mov	r6, r0
 800aa5e:	460f      	mov	r7, r1
 800aa60:	4655      	mov	r5, sl
 800aa62:	e7c5      	b.n	800a9f0 <_svfprintf_r+0xb88>
 800aa64:	9509      	str	r5, [sp, #36]	; 0x24
 800aa66:	e7ee      	b.n	800aa46 <_svfprintf_r+0xbde>
 800aa68:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800aa6a:	f006 030f 	and.w	r3, r6, #15
 800aa6e:	5cd3      	ldrb	r3, [r2, r3]
 800aa70:	0936      	lsrs	r6, r6, #4
 800aa72:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 800aa76:	093f      	lsrs	r7, r7, #4
 800aa78:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 800aa7c:	ea56 0307 	orrs.w	r3, r6, r7
 800aa80:	d1f2      	bne.n	800aa68 <_svfprintf_r+0xc00>
 800aa82:	e3b3      	b.n	800b1ec <_svfprintf_r+0x1384>
 800aa84:	b933      	cbnz	r3, 800aa94 <_svfprintf_r+0xc2c>
 800aa86:	f018 0f01 	tst.w	r8, #1
 800aa8a:	d003      	beq.n	800aa94 <_svfprintf_r+0xc2c>
 800aa8c:	2330      	movs	r3, #48	; 0x30
 800aa8e:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800aa92:	e7a3      	b.n	800a9dc <_svfprintf_r+0xb74>
 800aa94:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 800aa98:	e3a8      	b.n	800b1ec <_svfprintf_r+0x1384>
 800aa9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	f000 8375 	beq.w	800b18c <_svfprintf_r+0x1324>
 800aaa2:	2000      	movs	r0, #0
 800aaa4:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800aaa8:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800aaac:	960b      	str	r6, [sp, #44]	; 0x2c
 800aaae:	f7ff bb36 	b.w	800a11e <_svfprintf_r+0x2b6>
 800aab2:	9f08      	ldr	r7, [sp, #32]
 800aab4:	f7ff bba1 	b.w	800a1fa <_svfprintf_r+0x392>
 800aab8:	2010      	movs	r0, #16
 800aaba:	2a07      	cmp	r2, #7
 800aabc:	4403      	add	r3, r0
 800aabe:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800aac2:	6060      	str	r0, [r4, #4]
 800aac4:	dd08      	ble.n	800aad8 <_svfprintf_r+0xc70>
 800aac6:	4659      	mov	r1, fp
 800aac8:	4648      	mov	r0, r9
 800aaca:	aa26      	add	r2, sp, #152	; 0x98
 800aacc:	f001 fda2 	bl	800c614 <__ssprint_r>
 800aad0:	2800      	cmp	r0, #0
 800aad2:	f040 8339 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800aad6:	a929      	add	r1, sp, #164	; 0xa4
 800aad8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800aada:	460c      	mov	r4, r1
 800aadc:	3b10      	subs	r3, #16
 800aade:	9316      	str	r3, [sp, #88]	; 0x58
 800aae0:	e4f4      	b.n	800a4cc <_svfprintf_r+0x664>
 800aae2:	460c      	mov	r4, r1
 800aae4:	e50e      	b.n	800a504 <_svfprintf_r+0x69c>
 800aae6:	4659      	mov	r1, fp
 800aae8:	4648      	mov	r0, r9
 800aaea:	aa26      	add	r2, sp, #152	; 0x98
 800aaec:	f001 fd92 	bl	800c614 <__ssprint_r>
 800aaf0:	2800      	cmp	r0, #0
 800aaf2:	f040 8329 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800aaf6:	ac29      	add	r4, sp, #164	; 0xa4
 800aaf8:	e516      	b.n	800a528 <_svfprintf_r+0x6c0>
 800aafa:	4659      	mov	r1, fp
 800aafc:	4648      	mov	r0, r9
 800aafe:	aa26      	add	r2, sp, #152	; 0x98
 800ab00:	f001 fd88 	bl	800c614 <__ssprint_r>
 800ab04:	2800      	cmp	r0, #0
 800ab06:	f040 831f 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800ab0a:	ac29      	add	r4, sp, #164	; 0xa4
 800ab0c:	e51c      	b.n	800a548 <_svfprintf_r+0x6e0>
 800ab0e:	2010      	movs	r0, #16
 800ab10:	2a07      	cmp	r2, #7
 800ab12:	4403      	add	r3, r0
 800ab14:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800ab18:	6060      	str	r0, [r4, #4]
 800ab1a:	dd08      	ble.n	800ab2e <_svfprintf_r+0xcc6>
 800ab1c:	4659      	mov	r1, fp
 800ab1e:	4648      	mov	r0, r9
 800ab20:	aa26      	add	r2, sp, #152	; 0x98
 800ab22:	f001 fd77 	bl	800c614 <__ssprint_r>
 800ab26:	2800      	cmp	r0, #0
 800ab28:	f040 830e 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800ab2c:	a929      	add	r1, sp, #164	; 0xa4
 800ab2e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ab30:	460c      	mov	r4, r1
 800ab32:	3b10      	subs	r3, #16
 800ab34:	9316      	str	r3, [sp, #88]	; 0x58
 800ab36:	e510      	b.n	800a55a <_svfprintf_r+0x6f2>
 800ab38:	460c      	mov	r4, r1
 800ab3a:	e52a      	b.n	800a592 <_svfprintf_r+0x72a>
 800ab3c:	2010      	movs	r0, #16
 800ab3e:	2b07      	cmp	r3, #7
 800ab40:	4402      	add	r2, r0
 800ab42:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800ab46:	6060      	str	r0, [r4, #4]
 800ab48:	dd08      	ble.n	800ab5c <_svfprintf_r+0xcf4>
 800ab4a:	4659      	mov	r1, fp
 800ab4c:	4648      	mov	r0, r9
 800ab4e:	aa26      	add	r2, sp, #152	; 0x98
 800ab50:	f001 fd60 	bl	800c614 <__ssprint_r>
 800ab54:	2800      	cmp	r0, #0
 800ab56:	f040 82f7 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800ab5a:	a929      	add	r1, sp, #164	; 0xa4
 800ab5c:	460c      	mov	r4, r1
 800ab5e:	3f10      	subs	r7, #16
 800ab60:	e51b      	b.n	800a59a <_svfprintf_r+0x732>
 800ab62:	460c      	mov	r4, r1
 800ab64:	e542      	b.n	800a5ec <_svfprintf_r+0x784>
 800ab66:	bf00      	nop
 800ab68:	0800cb04 	.word	0x0800cb04
 800ab6c:	0800cb15 	.word	0x0800cb15
 800ab70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab72:	2b65      	cmp	r3, #101	; 0x65
 800ab74:	f340 8230 	ble.w	800afd8 <_svfprintf_r+0x1170>
 800ab78:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	2300      	movs	r3, #0
 800ab80:	f7f5 ff7e 	bl	8000a80 <__aeabi_dcmpeq>
 800ab84:	2800      	cmp	r0, #0
 800ab86:	d068      	beq.n	800ac5a <_svfprintf_r+0xdf2>
 800ab88:	4b6d      	ldr	r3, [pc, #436]	; (800ad40 <_svfprintf_r+0xed8>)
 800ab8a:	6023      	str	r3, [r4, #0]
 800ab8c:	2301      	movs	r3, #1
 800ab8e:	441f      	add	r7, r3
 800ab90:	6063      	str	r3, [r4, #4]
 800ab92:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ab94:	9728      	str	r7, [sp, #160]	; 0xa0
 800ab96:	3301      	adds	r3, #1
 800ab98:	2b07      	cmp	r3, #7
 800ab9a:	9327      	str	r3, [sp, #156]	; 0x9c
 800ab9c:	dc37      	bgt.n	800ac0e <_svfprintf_r+0xda6>
 800ab9e:	3408      	adds	r4, #8
 800aba0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800aba2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aba4:	4293      	cmp	r3, r2
 800aba6:	db03      	blt.n	800abb0 <_svfprintf_r+0xd48>
 800aba8:	f018 0f01 	tst.w	r8, #1
 800abac:	f43f ad30 	beq.w	800a610 <_svfprintf_r+0x7a8>
 800abb0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800abb2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800abb4:	6023      	str	r3, [r4, #0]
 800abb6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800abb8:	6063      	str	r3, [r4, #4]
 800abba:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800abbc:	4413      	add	r3, r2
 800abbe:	9328      	str	r3, [sp, #160]	; 0xa0
 800abc0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800abc2:	3301      	adds	r3, #1
 800abc4:	2b07      	cmp	r3, #7
 800abc6:	9327      	str	r3, [sp, #156]	; 0x9c
 800abc8:	dc2b      	bgt.n	800ac22 <_svfprintf_r+0xdba>
 800abca:	3408      	adds	r4, #8
 800abcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abce:	1e5d      	subs	r5, r3, #1
 800abd0:	2d00      	cmp	r5, #0
 800abd2:	f77f ad1d 	ble.w	800a610 <_svfprintf_r+0x7a8>
 800abd6:	2710      	movs	r7, #16
 800abd8:	4e5a      	ldr	r6, [pc, #360]	; (800ad44 <_svfprintf_r+0xedc>)
 800abda:	2d10      	cmp	r5, #16
 800abdc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800abe0:	f104 0108 	add.w	r1, r4, #8
 800abe4:	f103 0301 	add.w	r3, r3, #1
 800abe8:	6026      	str	r6, [r4, #0]
 800abea:	dc24      	bgt.n	800ac36 <_svfprintf_r+0xdce>
 800abec:	6065      	str	r5, [r4, #4]
 800abee:	2b07      	cmp	r3, #7
 800abf0:	4415      	add	r5, r2
 800abf2:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800abf6:	f340 8286 	ble.w	800b106 <_svfprintf_r+0x129e>
 800abfa:	4659      	mov	r1, fp
 800abfc:	4648      	mov	r0, r9
 800abfe:	aa26      	add	r2, sp, #152	; 0x98
 800ac00:	f001 fd08 	bl	800c614 <__ssprint_r>
 800ac04:	2800      	cmp	r0, #0
 800ac06:	f040 829f 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800ac0a:	ac29      	add	r4, sp, #164	; 0xa4
 800ac0c:	e500      	b.n	800a610 <_svfprintf_r+0x7a8>
 800ac0e:	4659      	mov	r1, fp
 800ac10:	4648      	mov	r0, r9
 800ac12:	aa26      	add	r2, sp, #152	; 0x98
 800ac14:	f001 fcfe 	bl	800c614 <__ssprint_r>
 800ac18:	2800      	cmp	r0, #0
 800ac1a:	f040 8295 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800ac1e:	ac29      	add	r4, sp, #164	; 0xa4
 800ac20:	e7be      	b.n	800aba0 <_svfprintf_r+0xd38>
 800ac22:	4659      	mov	r1, fp
 800ac24:	4648      	mov	r0, r9
 800ac26:	aa26      	add	r2, sp, #152	; 0x98
 800ac28:	f001 fcf4 	bl	800c614 <__ssprint_r>
 800ac2c:	2800      	cmp	r0, #0
 800ac2e:	f040 828b 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800ac32:	ac29      	add	r4, sp, #164	; 0xa4
 800ac34:	e7ca      	b.n	800abcc <_svfprintf_r+0xd64>
 800ac36:	3210      	adds	r2, #16
 800ac38:	2b07      	cmp	r3, #7
 800ac3a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800ac3e:	6067      	str	r7, [r4, #4]
 800ac40:	dd08      	ble.n	800ac54 <_svfprintf_r+0xdec>
 800ac42:	4659      	mov	r1, fp
 800ac44:	4648      	mov	r0, r9
 800ac46:	aa26      	add	r2, sp, #152	; 0x98
 800ac48:	f001 fce4 	bl	800c614 <__ssprint_r>
 800ac4c:	2800      	cmp	r0, #0
 800ac4e:	f040 827b 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800ac52:	a929      	add	r1, sp, #164	; 0xa4
 800ac54:	460c      	mov	r4, r1
 800ac56:	3d10      	subs	r5, #16
 800ac58:	e7bf      	b.n	800abda <_svfprintf_r+0xd72>
 800ac5a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	dc73      	bgt.n	800ad48 <_svfprintf_r+0xee0>
 800ac60:	4b37      	ldr	r3, [pc, #220]	; (800ad40 <_svfprintf_r+0xed8>)
 800ac62:	6023      	str	r3, [r4, #0]
 800ac64:	2301      	movs	r3, #1
 800ac66:	441f      	add	r7, r3
 800ac68:	6063      	str	r3, [r4, #4]
 800ac6a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ac6c:	9728      	str	r7, [sp, #160]	; 0xa0
 800ac6e:	3301      	adds	r3, #1
 800ac70:	2b07      	cmp	r3, #7
 800ac72:	9327      	str	r3, [sp, #156]	; 0x9c
 800ac74:	dc3d      	bgt.n	800acf2 <_svfprintf_r+0xe8a>
 800ac76:	3408      	adds	r4, #8
 800ac78:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ac7a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ac7c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ac7e:	430a      	orrs	r2, r1
 800ac80:	f008 0101 	and.w	r1, r8, #1
 800ac84:	430a      	orrs	r2, r1
 800ac86:	f43f acc3 	beq.w	800a610 <_svfprintf_r+0x7a8>
 800ac8a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ac8c:	6022      	str	r2, [r4, #0]
 800ac8e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ac90:	4413      	add	r3, r2
 800ac92:	9328      	str	r3, [sp, #160]	; 0xa0
 800ac94:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ac96:	6062      	str	r2, [r4, #4]
 800ac98:	3301      	adds	r3, #1
 800ac9a:	2b07      	cmp	r3, #7
 800ac9c:	9327      	str	r3, [sp, #156]	; 0x9c
 800ac9e:	dc32      	bgt.n	800ad06 <_svfprintf_r+0xe9e>
 800aca0:	3408      	adds	r4, #8
 800aca2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800aca4:	2d00      	cmp	r5, #0
 800aca6:	da1b      	bge.n	800ace0 <_svfprintf_r+0xe78>
 800aca8:	4623      	mov	r3, r4
 800acaa:	2710      	movs	r7, #16
 800acac:	4e25      	ldr	r6, [pc, #148]	; (800ad44 <_svfprintf_r+0xedc>)
 800acae:	426d      	negs	r5, r5
 800acb0:	2d10      	cmp	r5, #16
 800acb2:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800acb6:	f104 0408 	add.w	r4, r4, #8
 800acba:	f102 0201 	add.w	r2, r2, #1
 800acbe:	601e      	str	r6, [r3, #0]
 800acc0:	dc2b      	bgt.n	800ad1a <_svfprintf_r+0xeb2>
 800acc2:	605d      	str	r5, [r3, #4]
 800acc4:	2a07      	cmp	r2, #7
 800acc6:	440d      	add	r5, r1
 800acc8:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800accc:	dd08      	ble.n	800ace0 <_svfprintf_r+0xe78>
 800acce:	4659      	mov	r1, fp
 800acd0:	4648      	mov	r0, r9
 800acd2:	aa26      	add	r2, sp, #152	; 0x98
 800acd4:	f001 fc9e 	bl	800c614 <__ssprint_r>
 800acd8:	2800      	cmp	r0, #0
 800acda:	f040 8235 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800acde:	ac29      	add	r4, sp, #164	; 0xa4
 800ace0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ace2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ace4:	6063      	str	r3, [r4, #4]
 800ace6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ace8:	f8c4 a000 	str.w	sl, [r4]
 800acec:	4413      	add	r3, r2
 800acee:	9328      	str	r3, [sp, #160]	; 0xa0
 800acf0:	e487      	b.n	800a602 <_svfprintf_r+0x79a>
 800acf2:	4659      	mov	r1, fp
 800acf4:	4648      	mov	r0, r9
 800acf6:	aa26      	add	r2, sp, #152	; 0x98
 800acf8:	f001 fc8c 	bl	800c614 <__ssprint_r>
 800acfc:	2800      	cmp	r0, #0
 800acfe:	f040 8223 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800ad02:	ac29      	add	r4, sp, #164	; 0xa4
 800ad04:	e7b8      	b.n	800ac78 <_svfprintf_r+0xe10>
 800ad06:	4659      	mov	r1, fp
 800ad08:	4648      	mov	r0, r9
 800ad0a:	aa26      	add	r2, sp, #152	; 0x98
 800ad0c:	f001 fc82 	bl	800c614 <__ssprint_r>
 800ad10:	2800      	cmp	r0, #0
 800ad12:	f040 8219 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800ad16:	ac29      	add	r4, sp, #164	; 0xa4
 800ad18:	e7c3      	b.n	800aca2 <_svfprintf_r+0xe3a>
 800ad1a:	3110      	adds	r1, #16
 800ad1c:	2a07      	cmp	r2, #7
 800ad1e:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800ad22:	605f      	str	r7, [r3, #4]
 800ad24:	dd08      	ble.n	800ad38 <_svfprintf_r+0xed0>
 800ad26:	4659      	mov	r1, fp
 800ad28:	4648      	mov	r0, r9
 800ad2a:	aa26      	add	r2, sp, #152	; 0x98
 800ad2c:	f001 fc72 	bl	800c614 <__ssprint_r>
 800ad30:	2800      	cmp	r0, #0
 800ad32:	f040 8209 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800ad36:	ac29      	add	r4, sp, #164	; 0xa4
 800ad38:	4623      	mov	r3, r4
 800ad3a:	3d10      	subs	r5, #16
 800ad3c:	e7b8      	b.n	800acb0 <_svfprintf_r+0xe48>
 800ad3e:	bf00      	nop
 800ad40:	0800c929 	.word	0x0800c929
 800ad44:	0800cb36 	.word	0x0800cb36
 800ad48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad4a:	42ab      	cmp	r3, r5
 800ad4c:	bfa8      	it	ge
 800ad4e:	462b      	movge	r3, r5
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	9307      	str	r3, [sp, #28]
 800ad54:	dd0a      	ble.n	800ad6c <_svfprintf_r+0xf04>
 800ad56:	441f      	add	r7, r3
 800ad58:	e9c4 a300 	strd	sl, r3, [r4]
 800ad5c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ad5e:	9728      	str	r7, [sp, #160]	; 0xa0
 800ad60:	3301      	adds	r3, #1
 800ad62:	2b07      	cmp	r3, #7
 800ad64:	9327      	str	r3, [sp, #156]	; 0x9c
 800ad66:	f300 8085 	bgt.w	800ae74 <_svfprintf_r+0x100c>
 800ad6a:	3408      	adds	r4, #8
 800ad6c:	9b07      	ldr	r3, [sp, #28]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	bfb4      	ite	lt
 800ad72:	462f      	movlt	r7, r5
 800ad74:	1aef      	subge	r7, r5, r3
 800ad76:	2f00      	cmp	r7, #0
 800ad78:	dd19      	ble.n	800adae <_svfprintf_r+0xf46>
 800ad7a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800ad7e:	4895      	ldr	r0, [pc, #596]	; (800afd4 <_svfprintf_r+0x116c>)
 800ad80:	2f10      	cmp	r7, #16
 800ad82:	f103 0301 	add.w	r3, r3, #1
 800ad86:	f104 0108 	add.w	r1, r4, #8
 800ad8a:	6020      	str	r0, [r4, #0]
 800ad8c:	dc7c      	bgt.n	800ae88 <_svfprintf_r+0x1020>
 800ad8e:	6067      	str	r7, [r4, #4]
 800ad90:	2b07      	cmp	r3, #7
 800ad92:	4417      	add	r7, r2
 800ad94:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 800ad98:	f340 8089 	ble.w	800aeae <_svfprintf_r+0x1046>
 800ad9c:	4659      	mov	r1, fp
 800ad9e:	4648      	mov	r0, r9
 800ada0:	aa26      	add	r2, sp, #152	; 0x98
 800ada2:	f001 fc37 	bl	800c614 <__ssprint_r>
 800ada6:	2800      	cmp	r0, #0
 800ada8:	f040 81ce 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800adac:	ac29      	add	r4, sp, #164	; 0xa4
 800adae:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800adb2:	4455      	add	r5, sl
 800adb4:	d009      	beq.n	800adca <_svfprintf_r+0xf62>
 800adb6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d17a      	bne.n	800aeb2 <_svfprintf_r+0x104a>
 800adbc:	2e00      	cmp	r6, #0
 800adbe:	d17a      	bne.n	800aeb6 <_svfprintf_r+0x104e>
 800adc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adc2:	4453      	add	r3, sl
 800adc4:	429d      	cmp	r5, r3
 800adc6:	bf28      	it	cs
 800adc8:	461d      	movcs	r5, r3
 800adca:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800adcc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800adce:	4293      	cmp	r3, r2
 800add0:	db02      	blt.n	800add8 <_svfprintf_r+0xf70>
 800add2:	f018 0f01 	tst.w	r8, #1
 800add6:	d00e      	beq.n	800adf6 <_svfprintf_r+0xf8e>
 800add8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800adda:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800addc:	6023      	str	r3, [r4, #0]
 800adde:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ade0:	6063      	str	r3, [r4, #4]
 800ade2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ade4:	4413      	add	r3, r2
 800ade6:	9328      	str	r3, [sp, #160]	; 0xa0
 800ade8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800adea:	3301      	adds	r3, #1
 800adec:	2b07      	cmp	r3, #7
 800adee:	9327      	str	r3, [sp, #156]	; 0x9c
 800adf0:	f300 80db 	bgt.w	800afaa <_svfprintf_r+0x1142>
 800adf4:	3408      	adds	r4, #8
 800adf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adf8:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800adfa:	eb0a 0203 	add.w	r2, sl, r3
 800adfe:	1b9e      	subs	r6, r3, r6
 800ae00:	1b52      	subs	r2, r2, r5
 800ae02:	4296      	cmp	r6, r2
 800ae04:	bfa8      	it	ge
 800ae06:	4616      	movge	r6, r2
 800ae08:	2e00      	cmp	r6, #0
 800ae0a:	dd0b      	ble.n	800ae24 <_svfprintf_r+0xfbc>
 800ae0c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ae0e:	e9c4 5600 	strd	r5, r6, [r4]
 800ae12:	4433      	add	r3, r6
 800ae14:	9328      	str	r3, [sp, #160]	; 0xa0
 800ae16:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ae18:	3301      	adds	r3, #1
 800ae1a:	2b07      	cmp	r3, #7
 800ae1c:	9327      	str	r3, [sp, #156]	; 0x9c
 800ae1e:	f300 80ce 	bgt.w	800afbe <_svfprintf_r+0x1156>
 800ae22:	3408      	adds	r4, #8
 800ae24:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800ae26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae28:	2e00      	cmp	r6, #0
 800ae2a:	eba3 0505 	sub.w	r5, r3, r5
 800ae2e:	bfa8      	it	ge
 800ae30:	1bad      	subge	r5, r5, r6
 800ae32:	2d00      	cmp	r5, #0
 800ae34:	f77f abec 	ble.w	800a610 <_svfprintf_r+0x7a8>
 800ae38:	2710      	movs	r7, #16
 800ae3a:	4e66      	ldr	r6, [pc, #408]	; (800afd4 <_svfprintf_r+0x116c>)
 800ae3c:	2d10      	cmp	r5, #16
 800ae3e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800ae42:	f104 0108 	add.w	r1, r4, #8
 800ae46:	f103 0301 	add.w	r3, r3, #1
 800ae4a:	6026      	str	r6, [r4, #0]
 800ae4c:	f77f aece 	ble.w	800abec <_svfprintf_r+0xd84>
 800ae50:	3210      	adds	r2, #16
 800ae52:	2b07      	cmp	r3, #7
 800ae54:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800ae58:	6067      	str	r7, [r4, #4]
 800ae5a:	dd08      	ble.n	800ae6e <_svfprintf_r+0x1006>
 800ae5c:	4659      	mov	r1, fp
 800ae5e:	4648      	mov	r0, r9
 800ae60:	aa26      	add	r2, sp, #152	; 0x98
 800ae62:	f001 fbd7 	bl	800c614 <__ssprint_r>
 800ae66:	2800      	cmp	r0, #0
 800ae68:	f040 816e 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800ae6c:	a929      	add	r1, sp, #164	; 0xa4
 800ae6e:	460c      	mov	r4, r1
 800ae70:	3d10      	subs	r5, #16
 800ae72:	e7e3      	b.n	800ae3c <_svfprintf_r+0xfd4>
 800ae74:	4659      	mov	r1, fp
 800ae76:	4648      	mov	r0, r9
 800ae78:	aa26      	add	r2, sp, #152	; 0x98
 800ae7a:	f001 fbcb 	bl	800c614 <__ssprint_r>
 800ae7e:	2800      	cmp	r0, #0
 800ae80:	f040 8162 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800ae84:	ac29      	add	r4, sp, #164	; 0xa4
 800ae86:	e771      	b.n	800ad6c <_svfprintf_r+0xf04>
 800ae88:	2010      	movs	r0, #16
 800ae8a:	2b07      	cmp	r3, #7
 800ae8c:	4402      	add	r2, r0
 800ae8e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800ae92:	6060      	str	r0, [r4, #4]
 800ae94:	dd08      	ble.n	800aea8 <_svfprintf_r+0x1040>
 800ae96:	4659      	mov	r1, fp
 800ae98:	4648      	mov	r0, r9
 800ae9a:	aa26      	add	r2, sp, #152	; 0x98
 800ae9c:	f001 fbba 	bl	800c614 <__ssprint_r>
 800aea0:	2800      	cmp	r0, #0
 800aea2:	f040 8151 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800aea6:	a929      	add	r1, sp, #164	; 0xa4
 800aea8:	460c      	mov	r4, r1
 800aeaa:	3f10      	subs	r7, #16
 800aeac:	e765      	b.n	800ad7a <_svfprintf_r+0xf12>
 800aeae:	460c      	mov	r4, r1
 800aeb0:	e77d      	b.n	800adae <_svfprintf_r+0xf46>
 800aeb2:	2e00      	cmp	r6, #0
 800aeb4:	d049      	beq.n	800af4a <_svfprintf_r+0x10e2>
 800aeb6:	3e01      	subs	r6, #1
 800aeb8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800aeba:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800aebc:	6023      	str	r3, [r4, #0]
 800aebe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aec0:	6063      	str	r3, [r4, #4]
 800aec2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800aec4:	4413      	add	r3, r2
 800aec6:	9328      	str	r3, [sp, #160]	; 0xa0
 800aec8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800aeca:	3301      	adds	r3, #1
 800aecc:	2b07      	cmp	r3, #7
 800aece:	9327      	str	r3, [sp, #156]	; 0x9c
 800aed0:	dc42      	bgt.n	800af58 <_svfprintf_r+0x10f0>
 800aed2:	3408      	adds	r4, #8
 800aed4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aed6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aed8:	4453      	add	r3, sl
 800aeda:	7812      	ldrb	r2, [r2, #0]
 800aedc:	1b5b      	subs	r3, r3, r5
 800aede:	429a      	cmp	r2, r3
 800aee0:	bfa8      	it	ge
 800aee2:	461a      	movge	r2, r3
 800aee4:	2a00      	cmp	r2, #0
 800aee6:	9207      	str	r2, [sp, #28]
 800aee8:	dd0a      	ble.n	800af00 <_svfprintf_r+0x1098>
 800aeea:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800aeec:	e9c4 5200 	strd	r5, r2, [r4]
 800aef0:	4413      	add	r3, r2
 800aef2:	9328      	str	r3, [sp, #160]	; 0xa0
 800aef4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800aef6:	3301      	adds	r3, #1
 800aef8:	2b07      	cmp	r3, #7
 800aefa:	9327      	str	r3, [sp, #156]	; 0x9c
 800aefc:	dc36      	bgt.n	800af6c <_svfprintf_r+0x1104>
 800aefe:	3408      	adds	r4, #8
 800af00:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af02:	781f      	ldrb	r7, [r3, #0]
 800af04:	9b07      	ldr	r3, [sp, #28]
 800af06:	2b00      	cmp	r3, #0
 800af08:	bfa8      	it	ge
 800af0a:	1aff      	subge	r7, r7, r3
 800af0c:	2f00      	cmp	r7, #0
 800af0e:	dd18      	ble.n	800af42 <_svfprintf_r+0x10da>
 800af10:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800af14:	482f      	ldr	r0, [pc, #188]	; (800afd4 <_svfprintf_r+0x116c>)
 800af16:	2f10      	cmp	r7, #16
 800af18:	f103 0301 	add.w	r3, r3, #1
 800af1c:	f104 0108 	add.w	r1, r4, #8
 800af20:	6020      	str	r0, [r4, #0]
 800af22:	dc2d      	bgt.n	800af80 <_svfprintf_r+0x1118>
 800af24:	443a      	add	r2, r7
 800af26:	2b07      	cmp	r3, #7
 800af28:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800af2c:	6067      	str	r7, [r4, #4]
 800af2e:	dd3a      	ble.n	800afa6 <_svfprintf_r+0x113e>
 800af30:	4659      	mov	r1, fp
 800af32:	4648      	mov	r0, r9
 800af34:	aa26      	add	r2, sp, #152	; 0x98
 800af36:	f001 fb6d 	bl	800c614 <__ssprint_r>
 800af3a:	2800      	cmp	r0, #0
 800af3c:	f040 8104 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800af40:	ac29      	add	r4, sp, #164	; 0xa4
 800af42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af44:	781b      	ldrb	r3, [r3, #0]
 800af46:	441d      	add	r5, r3
 800af48:	e735      	b.n	800adb6 <_svfprintf_r+0xf4e>
 800af4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af4c:	3b01      	subs	r3, #1
 800af4e:	930d      	str	r3, [sp, #52]	; 0x34
 800af50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af52:	3b01      	subs	r3, #1
 800af54:	930c      	str	r3, [sp, #48]	; 0x30
 800af56:	e7af      	b.n	800aeb8 <_svfprintf_r+0x1050>
 800af58:	4659      	mov	r1, fp
 800af5a:	4648      	mov	r0, r9
 800af5c:	aa26      	add	r2, sp, #152	; 0x98
 800af5e:	f001 fb59 	bl	800c614 <__ssprint_r>
 800af62:	2800      	cmp	r0, #0
 800af64:	f040 80f0 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800af68:	ac29      	add	r4, sp, #164	; 0xa4
 800af6a:	e7b3      	b.n	800aed4 <_svfprintf_r+0x106c>
 800af6c:	4659      	mov	r1, fp
 800af6e:	4648      	mov	r0, r9
 800af70:	aa26      	add	r2, sp, #152	; 0x98
 800af72:	f001 fb4f 	bl	800c614 <__ssprint_r>
 800af76:	2800      	cmp	r0, #0
 800af78:	f040 80e6 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800af7c:	ac29      	add	r4, sp, #164	; 0xa4
 800af7e:	e7bf      	b.n	800af00 <_svfprintf_r+0x1098>
 800af80:	2010      	movs	r0, #16
 800af82:	2b07      	cmp	r3, #7
 800af84:	4402      	add	r2, r0
 800af86:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800af8a:	6060      	str	r0, [r4, #4]
 800af8c:	dd08      	ble.n	800afa0 <_svfprintf_r+0x1138>
 800af8e:	4659      	mov	r1, fp
 800af90:	4648      	mov	r0, r9
 800af92:	aa26      	add	r2, sp, #152	; 0x98
 800af94:	f001 fb3e 	bl	800c614 <__ssprint_r>
 800af98:	2800      	cmp	r0, #0
 800af9a:	f040 80d5 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800af9e:	a929      	add	r1, sp, #164	; 0xa4
 800afa0:	460c      	mov	r4, r1
 800afa2:	3f10      	subs	r7, #16
 800afa4:	e7b4      	b.n	800af10 <_svfprintf_r+0x10a8>
 800afa6:	460c      	mov	r4, r1
 800afa8:	e7cb      	b.n	800af42 <_svfprintf_r+0x10da>
 800afaa:	4659      	mov	r1, fp
 800afac:	4648      	mov	r0, r9
 800afae:	aa26      	add	r2, sp, #152	; 0x98
 800afb0:	f001 fb30 	bl	800c614 <__ssprint_r>
 800afb4:	2800      	cmp	r0, #0
 800afb6:	f040 80c7 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800afba:	ac29      	add	r4, sp, #164	; 0xa4
 800afbc:	e71b      	b.n	800adf6 <_svfprintf_r+0xf8e>
 800afbe:	4659      	mov	r1, fp
 800afc0:	4648      	mov	r0, r9
 800afc2:	aa26      	add	r2, sp, #152	; 0x98
 800afc4:	f001 fb26 	bl	800c614 <__ssprint_r>
 800afc8:	2800      	cmp	r0, #0
 800afca:	f040 80bd 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800afce:	ac29      	add	r4, sp, #164	; 0xa4
 800afd0:	e728      	b.n	800ae24 <_svfprintf_r+0xfbc>
 800afd2:	bf00      	nop
 800afd4:	0800cb36 	.word	0x0800cb36
 800afd8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800afda:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800afdc:	2a01      	cmp	r2, #1
 800afde:	f107 0701 	add.w	r7, r7, #1
 800afe2:	f103 0301 	add.w	r3, r3, #1
 800afe6:	f104 0508 	add.w	r5, r4, #8
 800afea:	dc02      	bgt.n	800aff2 <_svfprintf_r+0x118a>
 800afec:	f018 0f01 	tst.w	r8, #1
 800aff0:	d07e      	beq.n	800b0f0 <_svfprintf_r+0x1288>
 800aff2:	2201      	movs	r2, #1
 800aff4:	2b07      	cmp	r3, #7
 800aff6:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 800affa:	f8c4 a000 	str.w	sl, [r4]
 800affe:	6062      	str	r2, [r4, #4]
 800b000:	dd08      	ble.n	800b014 <_svfprintf_r+0x11ac>
 800b002:	4659      	mov	r1, fp
 800b004:	4648      	mov	r0, r9
 800b006:	aa26      	add	r2, sp, #152	; 0x98
 800b008:	f001 fb04 	bl	800c614 <__ssprint_r>
 800b00c:	2800      	cmp	r0, #0
 800b00e:	f040 809b 	bne.w	800b148 <_svfprintf_r+0x12e0>
 800b012:	ad29      	add	r5, sp, #164	; 0xa4
 800b014:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b016:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b018:	602b      	str	r3, [r5, #0]
 800b01a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b01c:	606b      	str	r3, [r5, #4]
 800b01e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b020:	4413      	add	r3, r2
 800b022:	9328      	str	r3, [sp, #160]	; 0xa0
 800b024:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b026:	3301      	adds	r3, #1
 800b028:	2b07      	cmp	r3, #7
 800b02a:	9327      	str	r3, [sp, #156]	; 0x9c
 800b02c:	dc32      	bgt.n	800b094 <_svfprintf_r+0x122c>
 800b02e:	3508      	adds	r5, #8
 800b030:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b032:	2200      	movs	r2, #0
 800b034:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b038:	1e5c      	subs	r4, r3, #1
 800b03a:	2300      	movs	r3, #0
 800b03c:	f7f5 fd20 	bl	8000a80 <__aeabi_dcmpeq>
 800b040:	2800      	cmp	r0, #0
 800b042:	d130      	bne.n	800b0a6 <_svfprintf_r+0x123e>
 800b044:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800b046:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b048:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b04a:	3101      	adds	r1, #1
 800b04c:	3b01      	subs	r3, #1
 800b04e:	f10a 0001 	add.w	r0, sl, #1
 800b052:	4413      	add	r3, r2
 800b054:	2907      	cmp	r1, #7
 800b056:	e9c5 0400 	strd	r0, r4, [r5]
 800b05a:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800b05e:	dd50      	ble.n	800b102 <_svfprintf_r+0x129a>
 800b060:	4659      	mov	r1, fp
 800b062:	4648      	mov	r0, r9
 800b064:	aa26      	add	r2, sp, #152	; 0x98
 800b066:	f001 fad5 	bl	800c614 <__ssprint_r>
 800b06a:	2800      	cmp	r0, #0
 800b06c:	d16c      	bne.n	800b148 <_svfprintf_r+0x12e0>
 800b06e:	ad29      	add	r5, sp, #164	; 0xa4
 800b070:	ab22      	add	r3, sp, #136	; 0x88
 800b072:	602b      	str	r3, [r5, #0]
 800b074:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b076:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b078:	606b      	str	r3, [r5, #4]
 800b07a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b07c:	4413      	add	r3, r2
 800b07e:	9328      	str	r3, [sp, #160]	; 0xa0
 800b080:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b082:	3301      	adds	r3, #1
 800b084:	2b07      	cmp	r3, #7
 800b086:	9327      	str	r3, [sp, #156]	; 0x9c
 800b088:	f73f adb7 	bgt.w	800abfa <_svfprintf_r+0xd92>
 800b08c:	f105 0408 	add.w	r4, r5, #8
 800b090:	f7ff babe 	b.w	800a610 <_svfprintf_r+0x7a8>
 800b094:	4659      	mov	r1, fp
 800b096:	4648      	mov	r0, r9
 800b098:	aa26      	add	r2, sp, #152	; 0x98
 800b09a:	f001 fabb 	bl	800c614 <__ssprint_r>
 800b09e:	2800      	cmp	r0, #0
 800b0a0:	d152      	bne.n	800b148 <_svfprintf_r+0x12e0>
 800b0a2:	ad29      	add	r5, sp, #164	; 0xa4
 800b0a4:	e7c4      	b.n	800b030 <_svfprintf_r+0x11c8>
 800b0a6:	2c00      	cmp	r4, #0
 800b0a8:	dde2      	ble.n	800b070 <_svfprintf_r+0x1208>
 800b0aa:	2710      	movs	r7, #16
 800b0ac:	4e56      	ldr	r6, [pc, #344]	; (800b208 <_svfprintf_r+0x13a0>)
 800b0ae:	2c10      	cmp	r4, #16
 800b0b0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b0b4:	f105 0108 	add.w	r1, r5, #8
 800b0b8:	f103 0301 	add.w	r3, r3, #1
 800b0bc:	602e      	str	r6, [r5, #0]
 800b0be:	dc07      	bgt.n	800b0d0 <_svfprintf_r+0x1268>
 800b0c0:	606c      	str	r4, [r5, #4]
 800b0c2:	2b07      	cmp	r3, #7
 800b0c4:	4414      	add	r4, r2
 800b0c6:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800b0ca:	dcc9      	bgt.n	800b060 <_svfprintf_r+0x11f8>
 800b0cc:	460d      	mov	r5, r1
 800b0ce:	e7cf      	b.n	800b070 <_svfprintf_r+0x1208>
 800b0d0:	3210      	adds	r2, #16
 800b0d2:	2b07      	cmp	r3, #7
 800b0d4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b0d8:	606f      	str	r7, [r5, #4]
 800b0da:	dd06      	ble.n	800b0ea <_svfprintf_r+0x1282>
 800b0dc:	4659      	mov	r1, fp
 800b0de:	4648      	mov	r0, r9
 800b0e0:	aa26      	add	r2, sp, #152	; 0x98
 800b0e2:	f001 fa97 	bl	800c614 <__ssprint_r>
 800b0e6:	bb78      	cbnz	r0, 800b148 <_svfprintf_r+0x12e0>
 800b0e8:	a929      	add	r1, sp, #164	; 0xa4
 800b0ea:	460d      	mov	r5, r1
 800b0ec:	3c10      	subs	r4, #16
 800b0ee:	e7de      	b.n	800b0ae <_svfprintf_r+0x1246>
 800b0f0:	2201      	movs	r2, #1
 800b0f2:	2b07      	cmp	r3, #7
 800b0f4:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 800b0f8:	f8c4 a000 	str.w	sl, [r4]
 800b0fc:	6062      	str	r2, [r4, #4]
 800b0fe:	ddb7      	ble.n	800b070 <_svfprintf_r+0x1208>
 800b100:	e7ae      	b.n	800b060 <_svfprintf_r+0x11f8>
 800b102:	3508      	adds	r5, #8
 800b104:	e7b4      	b.n	800b070 <_svfprintf_r+0x1208>
 800b106:	460c      	mov	r4, r1
 800b108:	f7ff ba82 	b.w	800a610 <_svfprintf_r+0x7a8>
 800b10c:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800b110:	1a9d      	subs	r5, r3, r2
 800b112:	2d00      	cmp	r5, #0
 800b114:	f77f aa80 	ble.w	800a618 <_svfprintf_r+0x7b0>
 800b118:	2710      	movs	r7, #16
 800b11a:	4e3c      	ldr	r6, [pc, #240]	; (800b20c <_svfprintf_r+0x13a4>)
 800b11c:	2d10      	cmp	r5, #16
 800b11e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b122:	6026      	str	r6, [r4, #0]
 800b124:	f103 0301 	add.w	r3, r3, #1
 800b128:	dc18      	bgt.n	800b15c <_svfprintf_r+0x12f4>
 800b12a:	6065      	str	r5, [r4, #4]
 800b12c:	2b07      	cmp	r3, #7
 800b12e:	4415      	add	r5, r2
 800b130:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800b134:	f77f aa70 	ble.w	800a618 <_svfprintf_r+0x7b0>
 800b138:	4659      	mov	r1, fp
 800b13a:	4648      	mov	r0, r9
 800b13c:	aa26      	add	r2, sp, #152	; 0x98
 800b13e:	f001 fa69 	bl	800c614 <__ssprint_r>
 800b142:	2800      	cmp	r0, #0
 800b144:	f43f aa68 	beq.w	800a618 <_svfprintf_r+0x7b0>
 800b148:	9b08      	ldr	r3, [sp, #32]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	f43f a88d 	beq.w	800a26a <_svfprintf_r+0x402>
 800b150:	4619      	mov	r1, r3
 800b152:	4648      	mov	r0, r9
 800b154:	f7fd ff02 	bl	8008f5c <_free_r>
 800b158:	f7ff b887 	b.w	800a26a <_svfprintf_r+0x402>
 800b15c:	3210      	adds	r2, #16
 800b15e:	2b07      	cmp	r3, #7
 800b160:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b164:	6067      	str	r7, [r4, #4]
 800b166:	dc02      	bgt.n	800b16e <_svfprintf_r+0x1306>
 800b168:	3408      	adds	r4, #8
 800b16a:	3d10      	subs	r5, #16
 800b16c:	e7d6      	b.n	800b11c <_svfprintf_r+0x12b4>
 800b16e:	4659      	mov	r1, fp
 800b170:	4648      	mov	r0, r9
 800b172:	aa26      	add	r2, sp, #152	; 0x98
 800b174:	f001 fa4e 	bl	800c614 <__ssprint_r>
 800b178:	2800      	cmp	r0, #0
 800b17a:	d1e5      	bne.n	800b148 <_svfprintf_r+0x12e0>
 800b17c:	ac29      	add	r4, sp, #164	; 0xa4
 800b17e:	e7f4      	b.n	800b16a <_svfprintf_r+0x1302>
 800b180:	4648      	mov	r0, r9
 800b182:	9908      	ldr	r1, [sp, #32]
 800b184:	f7fd feea 	bl	8008f5c <_free_r>
 800b188:	f7ff ba5e 	b.w	800a648 <_svfprintf_r+0x7e0>
 800b18c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b18e:	2b00      	cmp	r3, #0
 800b190:	f43f a86b 	beq.w	800a26a <_svfprintf_r+0x402>
 800b194:	4659      	mov	r1, fp
 800b196:	4648      	mov	r0, r9
 800b198:	aa26      	add	r2, sp, #152	; 0x98
 800b19a:	f001 fa3b 	bl	800c614 <__ssprint_r>
 800b19e:	f7ff b864 	b.w	800a26a <_svfprintf_r+0x402>
 800b1a2:	ea56 0207 	orrs.w	r2, r6, r7
 800b1a6:	f8cd 8020 	str.w	r8, [sp, #32]
 800b1aa:	f43f ab70 	beq.w	800a88e <_svfprintf_r+0xa26>
 800b1ae:	2b01      	cmp	r3, #1
 800b1b0:	f43f ac0d 	beq.w	800a9ce <_svfprintf_r+0xb66>
 800b1b4:	2b02      	cmp	r3, #2
 800b1b6:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 800b1ba:	f43f ac55 	beq.w	800aa68 <_svfprintf_r+0xc00>
 800b1be:	f006 0307 	and.w	r3, r6, #7
 800b1c2:	08f6      	lsrs	r6, r6, #3
 800b1c4:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 800b1c8:	08ff      	lsrs	r7, r7, #3
 800b1ca:	3330      	adds	r3, #48	; 0x30
 800b1cc:	ea56 0107 	orrs.w	r1, r6, r7
 800b1d0:	4652      	mov	r2, sl
 800b1d2:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 800b1d6:	d1f2      	bne.n	800b1be <_svfprintf_r+0x1356>
 800b1d8:	9908      	ldr	r1, [sp, #32]
 800b1da:	07c9      	lsls	r1, r1, #31
 800b1dc:	d506      	bpl.n	800b1ec <_svfprintf_r+0x1384>
 800b1de:	2b30      	cmp	r3, #48	; 0x30
 800b1e0:	d004      	beq.n	800b1ec <_svfprintf_r+0x1384>
 800b1e2:	2330      	movs	r3, #48	; 0x30
 800b1e4:	f80a 3c01 	strb.w	r3, [sl, #-1]
 800b1e8:	f1a2 0a02 	sub.w	sl, r2, #2
 800b1ec:	ab52      	add	r3, sp, #328	; 0x148
 800b1ee:	eba3 030a 	sub.w	r3, r3, sl
 800b1f2:	9f07      	ldr	r7, [sp, #28]
 800b1f4:	9307      	str	r3, [sp, #28]
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	461e      	mov	r6, r3
 800b1fa:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b1fe:	9308      	str	r3, [sp, #32]
 800b200:	461d      	mov	r5, r3
 800b202:	930c      	str	r3, [sp, #48]	; 0x30
 800b204:	f7ff b946 	b.w	800a494 <_svfprintf_r+0x62c>
 800b208:	0800cb36 	.word	0x0800cb36
 800b20c:	0800cb26 	.word	0x0800cb26

0800b210 <sysconf>:
 800b210:	2808      	cmp	r0, #8
 800b212:	b508      	push	{r3, lr}
 800b214:	d006      	beq.n	800b224 <sysconf+0x14>
 800b216:	f7fc fe21 	bl	8007e5c <__errno>
 800b21a:	2316      	movs	r3, #22
 800b21c:	6003      	str	r3, [r0, #0]
 800b21e:	f04f 30ff 	mov.w	r0, #4294967295
 800b222:	bd08      	pop	{r3, pc}
 800b224:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800b228:	e7fb      	b.n	800b222 <sysconf+0x12>

0800b22a <__sprint_r>:
 800b22a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b22e:	6893      	ldr	r3, [r2, #8]
 800b230:	4680      	mov	r8, r0
 800b232:	460f      	mov	r7, r1
 800b234:	4614      	mov	r4, r2
 800b236:	b91b      	cbnz	r3, 800b240 <__sprint_r+0x16>
 800b238:	4618      	mov	r0, r3
 800b23a:	6053      	str	r3, [r2, #4]
 800b23c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b240:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b242:	049d      	lsls	r5, r3, #18
 800b244:	d520      	bpl.n	800b288 <__sprint_r+0x5e>
 800b246:	6815      	ldr	r5, [r2, #0]
 800b248:	3508      	adds	r5, #8
 800b24a:	f04f 0900 	mov.w	r9, #0
 800b24e:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800b252:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800b256:	45ca      	cmp	sl, r9
 800b258:	dc0b      	bgt.n	800b272 <__sprint_r+0x48>
 800b25a:	68a0      	ldr	r0, [r4, #8]
 800b25c:	f026 0603 	bic.w	r6, r6, #3
 800b260:	1b80      	subs	r0, r0, r6
 800b262:	60a0      	str	r0, [r4, #8]
 800b264:	3508      	adds	r5, #8
 800b266:	2800      	cmp	r0, #0
 800b268:	d1ef      	bne.n	800b24a <__sprint_r+0x20>
 800b26a:	2300      	movs	r3, #0
 800b26c:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800b270:	e7e4      	b.n	800b23c <__sprint_r+0x12>
 800b272:	463a      	mov	r2, r7
 800b274:	4640      	mov	r0, r8
 800b276:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800b27a:	f000 fe3a 	bl	800bef2 <_fputwc_r>
 800b27e:	1c43      	adds	r3, r0, #1
 800b280:	d0f3      	beq.n	800b26a <__sprint_r+0x40>
 800b282:	f109 0901 	add.w	r9, r9, #1
 800b286:	e7e6      	b.n	800b256 <__sprint_r+0x2c>
 800b288:	f000 fe6e 	bl	800bf68 <__sfvwrite_r>
 800b28c:	e7ed      	b.n	800b26a <__sprint_r+0x40>
	...

0800b290 <_vfiprintf_r>:
 800b290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b294:	b0bb      	sub	sp, #236	; 0xec
 800b296:	460f      	mov	r7, r1
 800b298:	461d      	mov	r5, r3
 800b29a:	461c      	mov	r4, r3
 800b29c:	4681      	mov	r9, r0
 800b29e:	9202      	str	r2, [sp, #8]
 800b2a0:	b118      	cbz	r0, 800b2aa <_vfiprintf_r+0x1a>
 800b2a2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b2a4:	b90b      	cbnz	r3, 800b2aa <_vfiprintf_r+0x1a>
 800b2a6:	f7fd fdc9 	bl	8008e3c <__sinit>
 800b2aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b2ac:	07d8      	lsls	r0, r3, #31
 800b2ae:	d405      	bmi.n	800b2bc <_vfiprintf_r+0x2c>
 800b2b0:	89bb      	ldrh	r3, [r7, #12]
 800b2b2:	0599      	lsls	r1, r3, #22
 800b2b4:	d402      	bmi.n	800b2bc <_vfiprintf_r+0x2c>
 800b2b6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b2b8:	f7fd ff36 	bl	8009128 <__retarget_lock_acquire_recursive>
 800b2bc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b2c0:	049a      	lsls	r2, r3, #18
 800b2c2:	d406      	bmi.n	800b2d2 <_vfiprintf_r+0x42>
 800b2c4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b2c8:	81bb      	strh	r3, [r7, #12]
 800b2ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b2cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b2d0:	667b      	str	r3, [r7, #100]	; 0x64
 800b2d2:	89bb      	ldrh	r3, [r7, #12]
 800b2d4:	071e      	lsls	r6, r3, #28
 800b2d6:	d501      	bpl.n	800b2dc <_vfiprintf_r+0x4c>
 800b2d8:	693b      	ldr	r3, [r7, #16]
 800b2da:	b9ab      	cbnz	r3, 800b308 <_vfiprintf_r+0x78>
 800b2dc:	4639      	mov	r1, r7
 800b2de:	4648      	mov	r0, r9
 800b2e0:	f7fc fe0e 	bl	8007f00 <__swsetup_r>
 800b2e4:	b180      	cbz	r0, 800b308 <_vfiprintf_r+0x78>
 800b2e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b2e8:	07d8      	lsls	r0, r3, #31
 800b2ea:	d506      	bpl.n	800b2fa <_vfiprintf_r+0x6a>
 800b2ec:	f04f 33ff 	mov.w	r3, #4294967295
 800b2f0:	9303      	str	r3, [sp, #12]
 800b2f2:	9803      	ldr	r0, [sp, #12]
 800b2f4:	b03b      	add	sp, #236	; 0xec
 800b2f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2fa:	89bb      	ldrh	r3, [r7, #12]
 800b2fc:	0599      	lsls	r1, r3, #22
 800b2fe:	d4f5      	bmi.n	800b2ec <_vfiprintf_r+0x5c>
 800b300:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b302:	f7fd ff12 	bl	800912a <__retarget_lock_release_recursive>
 800b306:	e7f1      	b.n	800b2ec <_vfiprintf_r+0x5c>
 800b308:	89bb      	ldrh	r3, [r7, #12]
 800b30a:	f003 021a 	and.w	r2, r3, #26
 800b30e:	2a0a      	cmp	r2, #10
 800b310:	d114      	bne.n	800b33c <_vfiprintf_r+0xac>
 800b312:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800b316:	2a00      	cmp	r2, #0
 800b318:	db10      	blt.n	800b33c <_vfiprintf_r+0xac>
 800b31a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800b31c:	07d2      	lsls	r2, r2, #31
 800b31e:	d404      	bmi.n	800b32a <_vfiprintf_r+0x9a>
 800b320:	059e      	lsls	r6, r3, #22
 800b322:	d402      	bmi.n	800b32a <_vfiprintf_r+0x9a>
 800b324:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b326:	f7fd ff00 	bl	800912a <__retarget_lock_release_recursive>
 800b32a:	462b      	mov	r3, r5
 800b32c:	4639      	mov	r1, r7
 800b32e:	4648      	mov	r0, r9
 800b330:	9a02      	ldr	r2, [sp, #8]
 800b332:	b03b      	add	sp, #236	; 0xec
 800b334:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b338:	f000 bc38 	b.w	800bbac <__sbprintf>
 800b33c:	2300      	movs	r3, #0
 800b33e:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800b342:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800b346:	e9cd 3308 	strd	r3, r3, [sp, #32]
 800b34a:	ae11      	add	r6, sp, #68	; 0x44
 800b34c:	960e      	str	r6, [sp, #56]	; 0x38
 800b34e:	9303      	str	r3, [sp, #12]
 800b350:	9b02      	ldr	r3, [sp, #8]
 800b352:	461d      	mov	r5, r3
 800b354:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b358:	b10a      	cbz	r2, 800b35e <_vfiprintf_r+0xce>
 800b35a:	2a25      	cmp	r2, #37	; 0x25
 800b35c:	d1f9      	bne.n	800b352 <_vfiprintf_r+0xc2>
 800b35e:	9b02      	ldr	r3, [sp, #8]
 800b360:	ebb5 0803 	subs.w	r8, r5, r3
 800b364:	d00d      	beq.n	800b382 <_vfiprintf_r+0xf2>
 800b366:	e9c6 3800 	strd	r3, r8, [r6]
 800b36a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b36c:	4443      	add	r3, r8
 800b36e:	9310      	str	r3, [sp, #64]	; 0x40
 800b370:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b372:	3301      	adds	r3, #1
 800b374:	2b07      	cmp	r3, #7
 800b376:	930f      	str	r3, [sp, #60]	; 0x3c
 800b378:	dc75      	bgt.n	800b466 <_vfiprintf_r+0x1d6>
 800b37a:	3608      	adds	r6, #8
 800b37c:	9b03      	ldr	r3, [sp, #12]
 800b37e:	4443      	add	r3, r8
 800b380:	9303      	str	r3, [sp, #12]
 800b382:	782b      	ldrb	r3, [r5, #0]
 800b384:	2b00      	cmp	r3, #0
 800b386:	f000 83d5 	beq.w	800bb34 <_vfiprintf_r+0x8a4>
 800b38a:	2300      	movs	r3, #0
 800b38c:	f04f 31ff 	mov.w	r1, #4294967295
 800b390:	469a      	mov	sl, r3
 800b392:	1c6a      	adds	r2, r5, #1
 800b394:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800b398:	9101      	str	r1, [sp, #4]
 800b39a:	9304      	str	r3, [sp, #16]
 800b39c:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b3a0:	9202      	str	r2, [sp, #8]
 800b3a2:	f1a3 0220 	sub.w	r2, r3, #32
 800b3a6:	2a5a      	cmp	r2, #90	; 0x5a
 800b3a8:	f200 831d 	bhi.w	800b9e6 <_vfiprintf_r+0x756>
 800b3ac:	e8df f012 	tbh	[pc, r2, lsl #1]
 800b3b0:	031b009a 	.word	0x031b009a
 800b3b4:	00a2031b 	.word	0x00a2031b
 800b3b8:	031b031b 	.word	0x031b031b
 800b3bc:	0082031b 	.word	0x0082031b
 800b3c0:	031b031b 	.word	0x031b031b
 800b3c4:	00af00a5 	.word	0x00af00a5
 800b3c8:	00ac031b 	.word	0x00ac031b
 800b3cc:	031b00b1 	.word	0x031b00b1
 800b3d0:	00cf00cc 	.word	0x00cf00cc
 800b3d4:	00cf00cf 	.word	0x00cf00cf
 800b3d8:	00cf00cf 	.word	0x00cf00cf
 800b3dc:	00cf00cf 	.word	0x00cf00cf
 800b3e0:	00cf00cf 	.word	0x00cf00cf
 800b3e4:	031b031b 	.word	0x031b031b
 800b3e8:	031b031b 	.word	0x031b031b
 800b3ec:	031b031b 	.word	0x031b031b
 800b3f0:	031b031b 	.word	0x031b031b
 800b3f4:	00f9031b 	.word	0x00f9031b
 800b3f8:	031b0107 	.word	0x031b0107
 800b3fc:	031b031b 	.word	0x031b031b
 800b400:	031b031b 	.word	0x031b031b
 800b404:	031b031b 	.word	0x031b031b
 800b408:	031b031b 	.word	0x031b031b
 800b40c:	0156031b 	.word	0x0156031b
 800b410:	031b031b 	.word	0x031b031b
 800b414:	01a0031b 	.word	0x01a0031b
 800b418:	027d031b 	.word	0x027d031b
 800b41c:	031b031b 	.word	0x031b031b
 800b420:	031b029d 	.word	0x031b029d
 800b424:	031b031b 	.word	0x031b031b
 800b428:	031b031b 	.word	0x031b031b
 800b42c:	031b031b 	.word	0x031b031b
 800b430:	031b031b 	.word	0x031b031b
 800b434:	00f9031b 	.word	0x00f9031b
 800b438:	031b0109 	.word	0x031b0109
 800b43c:	031b031b 	.word	0x031b031b
 800b440:	010900df 	.word	0x010900df
 800b444:	031b00f3 	.word	0x031b00f3
 800b448:	031b00ec 	.word	0x031b00ec
 800b44c:	01580134 	.word	0x01580134
 800b450:	00f3018d 	.word	0x00f3018d
 800b454:	01a0031b 	.word	0x01a0031b
 800b458:	027f0098 	.word	0x027f0098
 800b45c:	031b031b 	.word	0x031b031b
 800b460:	031b0065 	.word	0x031b0065
 800b464:	0098      	.short	0x0098
 800b466:	4639      	mov	r1, r7
 800b468:	4648      	mov	r0, r9
 800b46a:	aa0e      	add	r2, sp, #56	; 0x38
 800b46c:	f7ff fedd 	bl	800b22a <__sprint_r>
 800b470:	2800      	cmp	r0, #0
 800b472:	f040 833e 	bne.w	800baf2 <_vfiprintf_r+0x862>
 800b476:	ae11      	add	r6, sp, #68	; 0x44
 800b478:	e780      	b.n	800b37c <_vfiprintf_r+0xec>
 800b47a:	4a9c      	ldr	r2, [pc, #624]	; (800b6ec <_vfiprintf_r+0x45c>)
 800b47c:	9206      	str	r2, [sp, #24]
 800b47e:	f01a 0220 	ands.w	r2, sl, #32
 800b482:	f000 8234 	beq.w	800b8ee <_vfiprintf_r+0x65e>
 800b486:	3407      	adds	r4, #7
 800b488:	f024 0207 	bic.w	r2, r4, #7
 800b48c:	4693      	mov	fp, r2
 800b48e:	6855      	ldr	r5, [r2, #4]
 800b490:	f85b 4b08 	ldr.w	r4, [fp], #8
 800b494:	f01a 0f01 	tst.w	sl, #1
 800b498:	d009      	beq.n	800b4ae <_vfiprintf_r+0x21e>
 800b49a:	ea54 0205 	orrs.w	r2, r4, r5
 800b49e:	bf1f      	itttt	ne
 800b4a0:	2230      	movne	r2, #48	; 0x30
 800b4a2:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800b4a6:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800b4aa:	f04a 0a02 	orrne.w	sl, sl, #2
 800b4ae:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800b4b2:	e118      	b.n	800b6e6 <_vfiprintf_r+0x456>
 800b4b4:	4648      	mov	r0, r9
 800b4b6:	f7fd fe31 	bl	800911c <_localeconv_r>
 800b4ba:	6843      	ldr	r3, [r0, #4]
 800b4bc:	4618      	mov	r0, r3
 800b4be:	9309      	str	r3, [sp, #36]	; 0x24
 800b4c0:	f7f4 feb2 	bl	8000228 <strlen>
 800b4c4:	9008      	str	r0, [sp, #32]
 800b4c6:	4648      	mov	r0, r9
 800b4c8:	f7fd fe28 	bl	800911c <_localeconv_r>
 800b4cc:	6883      	ldr	r3, [r0, #8]
 800b4ce:	9307      	str	r3, [sp, #28]
 800b4d0:	9b08      	ldr	r3, [sp, #32]
 800b4d2:	b12b      	cbz	r3, 800b4e0 <_vfiprintf_r+0x250>
 800b4d4:	9b07      	ldr	r3, [sp, #28]
 800b4d6:	b11b      	cbz	r3, 800b4e0 <_vfiprintf_r+0x250>
 800b4d8:	781b      	ldrb	r3, [r3, #0]
 800b4da:	b10b      	cbz	r3, 800b4e0 <_vfiprintf_r+0x250>
 800b4dc:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800b4e0:	9a02      	ldr	r2, [sp, #8]
 800b4e2:	e75b      	b.n	800b39c <_vfiprintf_r+0x10c>
 800b4e4:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d1f9      	bne.n	800b4e0 <_vfiprintf_r+0x250>
 800b4ec:	2320      	movs	r3, #32
 800b4ee:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800b4f2:	e7f5      	b.n	800b4e0 <_vfiprintf_r+0x250>
 800b4f4:	f04a 0a01 	orr.w	sl, sl, #1
 800b4f8:	e7f2      	b.n	800b4e0 <_vfiprintf_r+0x250>
 800b4fa:	f854 3b04 	ldr.w	r3, [r4], #4
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	9304      	str	r3, [sp, #16]
 800b502:	daed      	bge.n	800b4e0 <_vfiprintf_r+0x250>
 800b504:	425b      	negs	r3, r3
 800b506:	9304      	str	r3, [sp, #16]
 800b508:	f04a 0a04 	orr.w	sl, sl, #4
 800b50c:	e7e8      	b.n	800b4e0 <_vfiprintf_r+0x250>
 800b50e:	232b      	movs	r3, #43	; 0x2b
 800b510:	e7ed      	b.n	800b4ee <_vfiprintf_r+0x25e>
 800b512:	9a02      	ldr	r2, [sp, #8]
 800b514:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b518:	2b2a      	cmp	r3, #42	; 0x2a
 800b51a:	d112      	bne.n	800b542 <_vfiprintf_r+0x2b2>
 800b51c:	f854 0b04 	ldr.w	r0, [r4], #4
 800b520:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800b524:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800b528:	e7da      	b.n	800b4e0 <_vfiprintf_r+0x250>
 800b52a:	200a      	movs	r0, #10
 800b52c:	9b01      	ldr	r3, [sp, #4]
 800b52e:	fb00 1303 	mla	r3, r0, r3, r1
 800b532:	9301      	str	r3, [sp, #4]
 800b534:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b538:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800b53c:	2909      	cmp	r1, #9
 800b53e:	d9f4      	bls.n	800b52a <_vfiprintf_r+0x29a>
 800b540:	e72e      	b.n	800b3a0 <_vfiprintf_r+0x110>
 800b542:	2100      	movs	r1, #0
 800b544:	9101      	str	r1, [sp, #4]
 800b546:	e7f7      	b.n	800b538 <_vfiprintf_r+0x2a8>
 800b548:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800b54c:	e7c8      	b.n	800b4e0 <_vfiprintf_r+0x250>
 800b54e:	2100      	movs	r1, #0
 800b550:	9a02      	ldr	r2, [sp, #8]
 800b552:	9104      	str	r1, [sp, #16]
 800b554:	200a      	movs	r0, #10
 800b556:	9904      	ldr	r1, [sp, #16]
 800b558:	3b30      	subs	r3, #48	; 0x30
 800b55a:	fb00 3301 	mla	r3, r0, r1, r3
 800b55e:	9304      	str	r3, [sp, #16]
 800b560:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b564:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800b568:	2909      	cmp	r1, #9
 800b56a:	d9f3      	bls.n	800b554 <_vfiprintf_r+0x2c4>
 800b56c:	e718      	b.n	800b3a0 <_vfiprintf_r+0x110>
 800b56e:	9b02      	ldr	r3, [sp, #8]
 800b570:	781b      	ldrb	r3, [r3, #0]
 800b572:	2b68      	cmp	r3, #104	; 0x68
 800b574:	bf01      	itttt	eq
 800b576:	9b02      	ldreq	r3, [sp, #8]
 800b578:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800b57c:	3301      	addeq	r3, #1
 800b57e:	9302      	streq	r3, [sp, #8]
 800b580:	bf18      	it	ne
 800b582:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800b586:	e7ab      	b.n	800b4e0 <_vfiprintf_r+0x250>
 800b588:	9b02      	ldr	r3, [sp, #8]
 800b58a:	781b      	ldrb	r3, [r3, #0]
 800b58c:	2b6c      	cmp	r3, #108	; 0x6c
 800b58e:	d105      	bne.n	800b59c <_vfiprintf_r+0x30c>
 800b590:	9b02      	ldr	r3, [sp, #8]
 800b592:	3301      	adds	r3, #1
 800b594:	9302      	str	r3, [sp, #8]
 800b596:	f04a 0a20 	orr.w	sl, sl, #32
 800b59a:	e7a1      	b.n	800b4e0 <_vfiprintf_r+0x250>
 800b59c:	f04a 0a10 	orr.w	sl, sl, #16
 800b5a0:	e79e      	b.n	800b4e0 <_vfiprintf_r+0x250>
 800b5a2:	46a3      	mov	fp, r4
 800b5a4:	2100      	movs	r1, #0
 800b5a6:	f85b 3b04 	ldr.w	r3, [fp], #4
 800b5aa:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800b5ae:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800b5b2:	2301      	movs	r3, #1
 800b5b4:	460d      	mov	r5, r1
 800b5b6:	9301      	str	r3, [sp, #4]
 800b5b8:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800b5bc:	e0ad      	b.n	800b71a <_vfiprintf_r+0x48a>
 800b5be:	f04a 0a10 	orr.w	sl, sl, #16
 800b5c2:	f01a 0f20 	tst.w	sl, #32
 800b5c6:	d010      	beq.n	800b5ea <_vfiprintf_r+0x35a>
 800b5c8:	3407      	adds	r4, #7
 800b5ca:	f024 0307 	bic.w	r3, r4, #7
 800b5ce:	469b      	mov	fp, r3
 800b5d0:	685d      	ldr	r5, [r3, #4]
 800b5d2:	f85b 4b08 	ldr.w	r4, [fp], #8
 800b5d6:	2d00      	cmp	r5, #0
 800b5d8:	da05      	bge.n	800b5e6 <_vfiprintf_r+0x356>
 800b5da:	232d      	movs	r3, #45	; 0x2d
 800b5dc:	4264      	negs	r4, r4
 800b5de:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800b5e2:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800b5e6:	2301      	movs	r3, #1
 800b5e8:	e04a      	b.n	800b680 <_vfiprintf_r+0x3f0>
 800b5ea:	46a3      	mov	fp, r4
 800b5ec:	f01a 0f10 	tst.w	sl, #16
 800b5f0:	f85b 5b04 	ldr.w	r5, [fp], #4
 800b5f4:	d002      	beq.n	800b5fc <_vfiprintf_r+0x36c>
 800b5f6:	462c      	mov	r4, r5
 800b5f8:	17ed      	asrs	r5, r5, #31
 800b5fa:	e7ec      	b.n	800b5d6 <_vfiprintf_r+0x346>
 800b5fc:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b600:	d003      	beq.n	800b60a <_vfiprintf_r+0x37a>
 800b602:	b22c      	sxth	r4, r5
 800b604:	f345 35c0 	sbfx	r5, r5, #15, #1
 800b608:	e7e5      	b.n	800b5d6 <_vfiprintf_r+0x346>
 800b60a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b60e:	d0f2      	beq.n	800b5f6 <_vfiprintf_r+0x366>
 800b610:	b26c      	sxtb	r4, r5
 800b612:	f345 15c0 	sbfx	r5, r5, #7, #1
 800b616:	e7de      	b.n	800b5d6 <_vfiprintf_r+0x346>
 800b618:	f01a 0f20 	tst.w	sl, #32
 800b61c:	f104 0b04 	add.w	fp, r4, #4
 800b620:	d007      	beq.n	800b632 <_vfiprintf_r+0x3a2>
 800b622:	9a03      	ldr	r2, [sp, #12]
 800b624:	6823      	ldr	r3, [r4, #0]
 800b626:	9903      	ldr	r1, [sp, #12]
 800b628:	17d2      	asrs	r2, r2, #31
 800b62a:	e9c3 1200 	strd	r1, r2, [r3]
 800b62e:	465c      	mov	r4, fp
 800b630:	e68e      	b.n	800b350 <_vfiprintf_r+0xc0>
 800b632:	f01a 0f10 	tst.w	sl, #16
 800b636:	d003      	beq.n	800b640 <_vfiprintf_r+0x3b0>
 800b638:	6823      	ldr	r3, [r4, #0]
 800b63a:	9a03      	ldr	r2, [sp, #12]
 800b63c:	601a      	str	r2, [r3, #0]
 800b63e:	e7f6      	b.n	800b62e <_vfiprintf_r+0x39e>
 800b640:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b644:	d003      	beq.n	800b64e <_vfiprintf_r+0x3be>
 800b646:	6823      	ldr	r3, [r4, #0]
 800b648:	9a03      	ldr	r2, [sp, #12]
 800b64a:	801a      	strh	r2, [r3, #0]
 800b64c:	e7ef      	b.n	800b62e <_vfiprintf_r+0x39e>
 800b64e:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b652:	d0f1      	beq.n	800b638 <_vfiprintf_r+0x3a8>
 800b654:	6823      	ldr	r3, [r4, #0]
 800b656:	9a03      	ldr	r2, [sp, #12]
 800b658:	701a      	strb	r2, [r3, #0]
 800b65a:	e7e8      	b.n	800b62e <_vfiprintf_r+0x39e>
 800b65c:	f04a 0a10 	orr.w	sl, sl, #16
 800b660:	f01a 0320 	ands.w	r3, sl, #32
 800b664:	d01f      	beq.n	800b6a6 <_vfiprintf_r+0x416>
 800b666:	3407      	adds	r4, #7
 800b668:	f024 0307 	bic.w	r3, r4, #7
 800b66c:	469b      	mov	fp, r3
 800b66e:	685d      	ldr	r5, [r3, #4]
 800b670:	f85b 4b08 	ldr.w	r4, [fp], #8
 800b674:	2300      	movs	r3, #0
 800b676:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800b67a:	2200      	movs	r2, #0
 800b67c:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800b680:	9a01      	ldr	r2, [sp, #4]
 800b682:	3201      	adds	r2, #1
 800b684:	f000 8263 	beq.w	800bb4e <_vfiprintf_r+0x8be>
 800b688:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800b68c:	9205      	str	r2, [sp, #20]
 800b68e:	ea54 0205 	orrs.w	r2, r4, r5
 800b692:	f040 8262 	bne.w	800bb5a <_vfiprintf_r+0x8ca>
 800b696:	9a01      	ldr	r2, [sp, #4]
 800b698:	2a00      	cmp	r2, #0
 800b69a:	f000 8199 	beq.w	800b9d0 <_vfiprintf_r+0x740>
 800b69e:	2b01      	cmp	r3, #1
 800b6a0:	f040 825e 	bne.w	800bb60 <_vfiprintf_r+0x8d0>
 800b6a4:	e13a      	b.n	800b91c <_vfiprintf_r+0x68c>
 800b6a6:	46a3      	mov	fp, r4
 800b6a8:	f01a 0510 	ands.w	r5, sl, #16
 800b6ac:	f85b 4b04 	ldr.w	r4, [fp], #4
 800b6b0:	d001      	beq.n	800b6b6 <_vfiprintf_r+0x426>
 800b6b2:	461d      	mov	r5, r3
 800b6b4:	e7de      	b.n	800b674 <_vfiprintf_r+0x3e4>
 800b6b6:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 800b6ba:	d001      	beq.n	800b6c0 <_vfiprintf_r+0x430>
 800b6bc:	b2a4      	uxth	r4, r4
 800b6be:	e7d9      	b.n	800b674 <_vfiprintf_r+0x3e4>
 800b6c0:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800b6c4:	d0d6      	beq.n	800b674 <_vfiprintf_r+0x3e4>
 800b6c6:	b2e4      	uxtb	r4, r4
 800b6c8:	e7f3      	b.n	800b6b2 <_vfiprintf_r+0x422>
 800b6ca:	2330      	movs	r3, #48	; 0x30
 800b6cc:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 800b6d0:	2378      	movs	r3, #120	; 0x78
 800b6d2:	46a3      	mov	fp, r4
 800b6d4:	2500      	movs	r5, #0
 800b6d6:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
 800b6da:	4b04      	ldr	r3, [pc, #16]	; (800b6ec <_vfiprintf_r+0x45c>)
 800b6dc:	f85b 4b04 	ldr.w	r4, [fp], #4
 800b6e0:	f04a 0a02 	orr.w	sl, sl, #2
 800b6e4:	9306      	str	r3, [sp, #24]
 800b6e6:	2302      	movs	r3, #2
 800b6e8:	e7c7      	b.n	800b67a <_vfiprintf_r+0x3ea>
 800b6ea:	bf00      	nop
 800b6ec:	0800cb04 	.word	0x0800cb04
 800b6f0:	46a3      	mov	fp, r4
 800b6f2:	2500      	movs	r5, #0
 800b6f4:	9b01      	ldr	r3, [sp, #4]
 800b6f6:	f85b 8b04 	ldr.w	r8, [fp], #4
 800b6fa:	1c5c      	adds	r4, r3, #1
 800b6fc:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800b700:	f000 80ce 	beq.w	800b8a0 <_vfiprintf_r+0x610>
 800b704:	461a      	mov	r2, r3
 800b706:	4629      	mov	r1, r5
 800b708:	4640      	mov	r0, r8
 800b70a:	f7fd ffb7 	bl	800967c <memchr>
 800b70e:	2800      	cmp	r0, #0
 800b710:	f000 8173 	beq.w	800b9fa <_vfiprintf_r+0x76a>
 800b714:	eba0 0308 	sub.w	r3, r0, r8
 800b718:	9301      	str	r3, [sp, #4]
 800b71a:	9b01      	ldr	r3, [sp, #4]
 800b71c:	42ab      	cmp	r3, r5
 800b71e:	bfb8      	it	lt
 800b720:	462b      	movlt	r3, r5
 800b722:	9305      	str	r3, [sp, #20]
 800b724:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800b728:	b113      	cbz	r3, 800b730 <_vfiprintf_r+0x4a0>
 800b72a:	9b05      	ldr	r3, [sp, #20]
 800b72c:	3301      	adds	r3, #1
 800b72e:	9305      	str	r3, [sp, #20]
 800b730:	f01a 0302 	ands.w	r3, sl, #2
 800b734:	930a      	str	r3, [sp, #40]	; 0x28
 800b736:	bf1e      	ittt	ne
 800b738:	9b05      	ldrne	r3, [sp, #20]
 800b73a:	3302      	addne	r3, #2
 800b73c:	9305      	strne	r3, [sp, #20]
 800b73e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800b742:	930b      	str	r3, [sp, #44]	; 0x2c
 800b744:	d11f      	bne.n	800b786 <_vfiprintf_r+0x4f6>
 800b746:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800b74a:	1a9c      	subs	r4, r3, r2
 800b74c:	2c00      	cmp	r4, #0
 800b74e:	dd1a      	ble.n	800b786 <_vfiprintf_r+0x4f6>
 800b750:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800b754:	48aa      	ldr	r0, [pc, #680]	; (800ba00 <_vfiprintf_r+0x770>)
 800b756:	2c10      	cmp	r4, #16
 800b758:	f103 0301 	add.w	r3, r3, #1
 800b75c:	f106 0108 	add.w	r1, r6, #8
 800b760:	6030      	str	r0, [r6, #0]
 800b762:	f300 8153 	bgt.w	800ba0c <_vfiprintf_r+0x77c>
 800b766:	6074      	str	r4, [r6, #4]
 800b768:	2b07      	cmp	r3, #7
 800b76a:	4414      	add	r4, r2
 800b76c:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800b770:	f340 815e 	ble.w	800ba30 <_vfiprintf_r+0x7a0>
 800b774:	4639      	mov	r1, r7
 800b776:	4648      	mov	r0, r9
 800b778:	aa0e      	add	r2, sp, #56	; 0x38
 800b77a:	f7ff fd56 	bl	800b22a <__sprint_r>
 800b77e:	2800      	cmp	r0, #0
 800b780:	f040 81b7 	bne.w	800baf2 <_vfiprintf_r+0x862>
 800b784:	ae11      	add	r6, sp, #68	; 0x44
 800b786:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800b78a:	b173      	cbz	r3, 800b7aa <_vfiprintf_r+0x51a>
 800b78c:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800b790:	6032      	str	r2, [r6, #0]
 800b792:	2201      	movs	r2, #1
 800b794:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b796:	6072      	str	r2, [r6, #4]
 800b798:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b79a:	3301      	adds	r3, #1
 800b79c:	3201      	adds	r2, #1
 800b79e:	2b07      	cmp	r3, #7
 800b7a0:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b7a4:	f300 8146 	bgt.w	800ba34 <_vfiprintf_r+0x7a4>
 800b7a8:	3608      	adds	r6, #8
 800b7aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7ac:	b16b      	cbz	r3, 800b7ca <_vfiprintf_r+0x53a>
 800b7ae:	aa0d      	add	r2, sp, #52	; 0x34
 800b7b0:	6032      	str	r2, [r6, #0]
 800b7b2:	2202      	movs	r2, #2
 800b7b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b7b6:	6072      	str	r2, [r6, #4]
 800b7b8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b7ba:	3301      	adds	r3, #1
 800b7bc:	3202      	adds	r2, #2
 800b7be:	2b07      	cmp	r3, #7
 800b7c0:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b7c4:	f300 813f 	bgt.w	800ba46 <_vfiprintf_r+0x7b6>
 800b7c8:	3608      	adds	r6, #8
 800b7ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b7cc:	2b80      	cmp	r3, #128	; 0x80
 800b7ce:	d11f      	bne.n	800b810 <_vfiprintf_r+0x580>
 800b7d0:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800b7d4:	1a9c      	subs	r4, r3, r2
 800b7d6:	2c00      	cmp	r4, #0
 800b7d8:	dd1a      	ble.n	800b810 <_vfiprintf_r+0x580>
 800b7da:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800b7de:	4889      	ldr	r0, [pc, #548]	; (800ba04 <_vfiprintf_r+0x774>)
 800b7e0:	2c10      	cmp	r4, #16
 800b7e2:	f103 0301 	add.w	r3, r3, #1
 800b7e6:	f106 0108 	add.w	r1, r6, #8
 800b7ea:	6030      	str	r0, [r6, #0]
 800b7ec:	f300 8134 	bgt.w	800ba58 <_vfiprintf_r+0x7c8>
 800b7f0:	6074      	str	r4, [r6, #4]
 800b7f2:	2b07      	cmp	r3, #7
 800b7f4:	4414      	add	r4, r2
 800b7f6:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800b7fa:	f340 813f 	ble.w	800ba7c <_vfiprintf_r+0x7ec>
 800b7fe:	4639      	mov	r1, r7
 800b800:	4648      	mov	r0, r9
 800b802:	aa0e      	add	r2, sp, #56	; 0x38
 800b804:	f7ff fd11 	bl	800b22a <__sprint_r>
 800b808:	2800      	cmp	r0, #0
 800b80a:	f040 8172 	bne.w	800baf2 <_vfiprintf_r+0x862>
 800b80e:	ae11      	add	r6, sp, #68	; 0x44
 800b810:	9b01      	ldr	r3, [sp, #4]
 800b812:	1aec      	subs	r4, r5, r3
 800b814:	2c00      	cmp	r4, #0
 800b816:	dd1a      	ble.n	800b84e <_vfiprintf_r+0x5be>
 800b818:	4d7a      	ldr	r5, [pc, #488]	; (800ba04 <_vfiprintf_r+0x774>)
 800b81a:	2c10      	cmp	r4, #16
 800b81c:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800b820:	f106 0208 	add.w	r2, r6, #8
 800b824:	f103 0301 	add.w	r3, r3, #1
 800b828:	6035      	str	r5, [r6, #0]
 800b82a:	f300 8129 	bgt.w	800ba80 <_vfiprintf_r+0x7f0>
 800b82e:	6074      	str	r4, [r6, #4]
 800b830:	2b07      	cmp	r3, #7
 800b832:	440c      	add	r4, r1
 800b834:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800b838:	f340 8133 	ble.w	800baa2 <_vfiprintf_r+0x812>
 800b83c:	4639      	mov	r1, r7
 800b83e:	4648      	mov	r0, r9
 800b840:	aa0e      	add	r2, sp, #56	; 0x38
 800b842:	f7ff fcf2 	bl	800b22a <__sprint_r>
 800b846:	2800      	cmp	r0, #0
 800b848:	f040 8153 	bne.w	800baf2 <_vfiprintf_r+0x862>
 800b84c:	ae11      	add	r6, sp, #68	; 0x44
 800b84e:	9b01      	ldr	r3, [sp, #4]
 800b850:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b852:	6073      	str	r3, [r6, #4]
 800b854:	4418      	add	r0, r3
 800b856:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b858:	f8c6 8000 	str.w	r8, [r6]
 800b85c:	3301      	adds	r3, #1
 800b85e:	2b07      	cmp	r3, #7
 800b860:	9010      	str	r0, [sp, #64]	; 0x40
 800b862:	930f      	str	r3, [sp, #60]	; 0x3c
 800b864:	f300 811f 	bgt.w	800baa6 <_vfiprintf_r+0x816>
 800b868:	f106 0308 	add.w	r3, r6, #8
 800b86c:	f01a 0f04 	tst.w	sl, #4
 800b870:	f040 8121 	bne.w	800bab6 <_vfiprintf_r+0x826>
 800b874:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800b878:	9905      	ldr	r1, [sp, #20]
 800b87a:	428a      	cmp	r2, r1
 800b87c:	bfac      	ite	ge
 800b87e:	189b      	addge	r3, r3, r2
 800b880:	185b      	addlt	r3, r3, r1
 800b882:	9303      	str	r3, [sp, #12]
 800b884:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b886:	b13b      	cbz	r3, 800b898 <_vfiprintf_r+0x608>
 800b888:	4639      	mov	r1, r7
 800b88a:	4648      	mov	r0, r9
 800b88c:	aa0e      	add	r2, sp, #56	; 0x38
 800b88e:	f7ff fccc 	bl	800b22a <__sprint_r>
 800b892:	2800      	cmp	r0, #0
 800b894:	f040 812d 	bne.w	800baf2 <_vfiprintf_r+0x862>
 800b898:	2300      	movs	r3, #0
 800b89a:	ae11      	add	r6, sp, #68	; 0x44
 800b89c:	930f      	str	r3, [sp, #60]	; 0x3c
 800b89e:	e6c6      	b.n	800b62e <_vfiprintf_r+0x39e>
 800b8a0:	4640      	mov	r0, r8
 800b8a2:	f7f4 fcc1 	bl	8000228 <strlen>
 800b8a6:	9001      	str	r0, [sp, #4]
 800b8a8:	e737      	b.n	800b71a <_vfiprintf_r+0x48a>
 800b8aa:	f04a 0a10 	orr.w	sl, sl, #16
 800b8ae:	f01a 0320 	ands.w	r3, sl, #32
 800b8b2:	d008      	beq.n	800b8c6 <_vfiprintf_r+0x636>
 800b8b4:	3407      	adds	r4, #7
 800b8b6:	f024 0307 	bic.w	r3, r4, #7
 800b8ba:	469b      	mov	fp, r3
 800b8bc:	685d      	ldr	r5, [r3, #4]
 800b8be:	f85b 4b08 	ldr.w	r4, [fp], #8
 800b8c2:	2301      	movs	r3, #1
 800b8c4:	e6d9      	b.n	800b67a <_vfiprintf_r+0x3ea>
 800b8c6:	46a3      	mov	fp, r4
 800b8c8:	f01a 0510 	ands.w	r5, sl, #16
 800b8cc:	f85b 4b04 	ldr.w	r4, [fp], #4
 800b8d0:	d001      	beq.n	800b8d6 <_vfiprintf_r+0x646>
 800b8d2:	461d      	mov	r5, r3
 800b8d4:	e7f5      	b.n	800b8c2 <_vfiprintf_r+0x632>
 800b8d6:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 800b8da:	d001      	beq.n	800b8e0 <_vfiprintf_r+0x650>
 800b8dc:	b2a4      	uxth	r4, r4
 800b8de:	e7f0      	b.n	800b8c2 <_vfiprintf_r+0x632>
 800b8e0:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800b8e4:	d0ed      	beq.n	800b8c2 <_vfiprintf_r+0x632>
 800b8e6:	b2e4      	uxtb	r4, r4
 800b8e8:	e7f3      	b.n	800b8d2 <_vfiprintf_r+0x642>
 800b8ea:	4a47      	ldr	r2, [pc, #284]	; (800ba08 <_vfiprintf_r+0x778>)
 800b8ec:	e5c6      	b.n	800b47c <_vfiprintf_r+0x1ec>
 800b8ee:	46a3      	mov	fp, r4
 800b8f0:	f01a 0510 	ands.w	r5, sl, #16
 800b8f4:	f85b 4b04 	ldr.w	r4, [fp], #4
 800b8f8:	d001      	beq.n	800b8fe <_vfiprintf_r+0x66e>
 800b8fa:	4615      	mov	r5, r2
 800b8fc:	e5ca      	b.n	800b494 <_vfiprintf_r+0x204>
 800b8fe:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 800b902:	d001      	beq.n	800b908 <_vfiprintf_r+0x678>
 800b904:	b2a4      	uxth	r4, r4
 800b906:	e5c5      	b.n	800b494 <_vfiprintf_r+0x204>
 800b908:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800b90c:	f43f adc2 	beq.w	800b494 <_vfiprintf_r+0x204>
 800b910:	b2e4      	uxtb	r4, r4
 800b912:	e7f2      	b.n	800b8fa <_vfiprintf_r+0x66a>
 800b914:	2c0a      	cmp	r4, #10
 800b916:	f175 0300 	sbcs.w	r3, r5, #0
 800b91a:	d205      	bcs.n	800b928 <_vfiprintf_r+0x698>
 800b91c:	3430      	adds	r4, #48	; 0x30
 800b91e:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800b922:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800b926:	e137      	b.n	800bb98 <_vfiprintf_r+0x908>
 800b928:	f04f 0a00 	mov.w	sl, #0
 800b92c:	ab3a      	add	r3, sp, #232	; 0xe8
 800b92e:	930a      	str	r3, [sp, #40]	; 0x28
 800b930:	9b05      	ldr	r3, [sp, #20]
 800b932:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b936:	930b      	str	r3, [sp, #44]	; 0x2c
 800b938:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b93a:	220a      	movs	r2, #10
 800b93c:	4620      	mov	r0, r4
 800b93e:	4629      	mov	r1, r5
 800b940:	f103 38ff 	add.w	r8, r3, #4294967295
 800b944:	2300      	movs	r3, #0
 800b946:	f7f5 fc55 	bl	80011f4 <__aeabi_uldivmod>
 800b94a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b94c:	3230      	adds	r2, #48	; 0x30
 800b94e:	f803 2c01 	strb.w	r2, [r3, #-1]
 800b952:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b954:	f10a 0a01 	add.w	sl, sl, #1
 800b958:	b1d3      	cbz	r3, 800b990 <_vfiprintf_r+0x700>
 800b95a:	9b07      	ldr	r3, [sp, #28]
 800b95c:	781b      	ldrb	r3, [r3, #0]
 800b95e:	4553      	cmp	r3, sl
 800b960:	d116      	bne.n	800b990 <_vfiprintf_r+0x700>
 800b962:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800b966:	d013      	beq.n	800b990 <_vfiprintf_r+0x700>
 800b968:	2c0a      	cmp	r4, #10
 800b96a:	f175 0300 	sbcs.w	r3, r5, #0
 800b96e:	d30f      	bcc.n	800b990 <_vfiprintf_r+0x700>
 800b970:	9b08      	ldr	r3, [sp, #32]
 800b972:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b974:	eba8 0803 	sub.w	r8, r8, r3
 800b978:	461a      	mov	r2, r3
 800b97a:	4640      	mov	r0, r8
 800b97c:	f7fe fa61 	bl	8009e42 <strncpy>
 800b980:	9b07      	ldr	r3, [sp, #28]
 800b982:	785b      	ldrb	r3, [r3, #1]
 800b984:	b1a3      	cbz	r3, 800b9b0 <_vfiprintf_r+0x720>
 800b986:	f04f 0a00 	mov.w	sl, #0
 800b98a:	9b07      	ldr	r3, [sp, #28]
 800b98c:	3301      	adds	r3, #1
 800b98e:	9307      	str	r3, [sp, #28]
 800b990:	2300      	movs	r3, #0
 800b992:	220a      	movs	r2, #10
 800b994:	4620      	mov	r0, r4
 800b996:	4629      	mov	r1, r5
 800b998:	f7f5 fc2c 	bl	80011f4 <__aeabi_uldivmod>
 800b99c:	2c0a      	cmp	r4, #10
 800b99e:	f175 0300 	sbcs.w	r3, r5, #0
 800b9a2:	f0c0 80f9 	bcc.w	800bb98 <_vfiprintf_r+0x908>
 800b9a6:	4604      	mov	r4, r0
 800b9a8:	460d      	mov	r5, r1
 800b9aa:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800b9ae:	e7c3      	b.n	800b938 <_vfiprintf_r+0x6a8>
 800b9b0:	469a      	mov	sl, r3
 800b9b2:	e7ed      	b.n	800b990 <_vfiprintf_r+0x700>
 800b9b4:	9a06      	ldr	r2, [sp, #24]
 800b9b6:	f004 030f 	and.w	r3, r4, #15
 800b9ba:	5cd3      	ldrb	r3, [r2, r3]
 800b9bc:	0924      	lsrs	r4, r4, #4
 800b9be:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 800b9c2:	092d      	lsrs	r5, r5, #4
 800b9c4:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800b9c8:	ea54 0305 	orrs.w	r3, r4, r5
 800b9cc:	d1f2      	bne.n	800b9b4 <_vfiprintf_r+0x724>
 800b9ce:	e0e3      	b.n	800bb98 <_vfiprintf_r+0x908>
 800b9d0:	b933      	cbnz	r3, 800b9e0 <_vfiprintf_r+0x750>
 800b9d2:	f01a 0f01 	tst.w	sl, #1
 800b9d6:	d003      	beq.n	800b9e0 <_vfiprintf_r+0x750>
 800b9d8:	2330      	movs	r3, #48	; 0x30
 800b9da:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800b9de:	e7a0      	b.n	800b922 <_vfiprintf_r+0x692>
 800b9e0:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800b9e4:	e0d8      	b.n	800bb98 <_vfiprintf_r+0x908>
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	f000 80a4 	beq.w	800bb34 <_vfiprintf_r+0x8a4>
 800b9ec:	2100      	movs	r1, #0
 800b9ee:	46a3      	mov	fp, r4
 800b9f0:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800b9f4:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800b9f8:	e5db      	b.n	800b5b2 <_vfiprintf_r+0x322>
 800b9fa:	4605      	mov	r5, r0
 800b9fc:	e68d      	b.n	800b71a <_vfiprintf_r+0x48a>
 800b9fe:	bf00      	nop
 800ba00:	0800cb46 	.word	0x0800cb46
 800ba04:	0800cb56 	.word	0x0800cb56
 800ba08:	0800cb15 	.word	0x0800cb15
 800ba0c:	2010      	movs	r0, #16
 800ba0e:	2b07      	cmp	r3, #7
 800ba10:	4402      	add	r2, r0
 800ba12:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800ba16:	6070      	str	r0, [r6, #4]
 800ba18:	dd07      	ble.n	800ba2a <_vfiprintf_r+0x79a>
 800ba1a:	4639      	mov	r1, r7
 800ba1c:	4648      	mov	r0, r9
 800ba1e:	aa0e      	add	r2, sp, #56	; 0x38
 800ba20:	f7ff fc03 	bl	800b22a <__sprint_r>
 800ba24:	2800      	cmp	r0, #0
 800ba26:	d164      	bne.n	800baf2 <_vfiprintf_r+0x862>
 800ba28:	a911      	add	r1, sp, #68	; 0x44
 800ba2a:	460e      	mov	r6, r1
 800ba2c:	3c10      	subs	r4, #16
 800ba2e:	e68f      	b.n	800b750 <_vfiprintf_r+0x4c0>
 800ba30:	460e      	mov	r6, r1
 800ba32:	e6a8      	b.n	800b786 <_vfiprintf_r+0x4f6>
 800ba34:	4639      	mov	r1, r7
 800ba36:	4648      	mov	r0, r9
 800ba38:	aa0e      	add	r2, sp, #56	; 0x38
 800ba3a:	f7ff fbf6 	bl	800b22a <__sprint_r>
 800ba3e:	2800      	cmp	r0, #0
 800ba40:	d157      	bne.n	800baf2 <_vfiprintf_r+0x862>
 800ba42:	ae11      	add	r6, sp, #68	; 0x44
 800ba44:	e6b1      	b.n	800b7aa <_vfiprintf_r+0x51a>
 800ba46:	4639      	mov	r1, r7
 800ba48:	4648      	mov	r0, r9
 800ba4a:	aa0e      	add	r2, sp, #56	; 0x38
 800ba4c:	f7ff fbed 	bl	800b22a <__sprint_r>
 800ba50:	2800      	cmp	r0, #0
 800ba52:	d14e      	bne.n	800baf2 <_vfiprintf_r+0x862>
 800ba54:	ae11      	add	r6, sp, #68	; 0x44
 800ba56:	e6b8      	b.n	800b7ca <_vfiprintf_r+0x53a>
 800ba58:	2010      	movs	r0, #16
 800ba5a:	2b07      	cmp	r3, #7
 800ba5c:	4402      	add	r2, r0
 800ba5e:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800ba62:	6070      	str	r0, [r6, #4]
 800ba64:	dd07      	ble.n	800ba76 <_vfiprintf_r+0x7e6>
 800ba66:	4639      	mov	r1, r7
 800ba68:	4648      	mov	r0, r9
 800ba6a:	aa0e      	add	r2, sp, #56	; 0x38
 800ba6c:	f7ff fbdd 	bl	800b22a <__sprint_r>
 800ba70:	2800      	cmp	r0, #0
 800ba72:	d13e      	bne.n	800baf2 <_vfiprintf_r+0x862>
 800ba74:	a911      	add	r1, sp, #68	; 0x44
 800ba76:	460e      	mov	r6, r1
 800ba78:	3c10      	subs	r4, #16
 800ba7a:	e6ae      	b.n	800b7da <_vfiprintf_r+0x54a>
 800ba7c:	460e      	mov	r6, r1
 800ba7e:	e6c7      	b.n	800b810 <_vfiprintf_r+0x580>
 800ba80:	2010      	movs	r0, #16
 800ba82:	2b07      	cmp	r3, #7
 800ba84:	4401      	add	r1, r0
 800ba86:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800ba8a:	6070      	str	r0, [r6, #4]
 800ba8c:	dd06      	ble.n	800ba9c <_vfiprintf_r+0x80c>
 800ba8e:	4639      	mov	r1, r7
 800ba90:	4648      	mov	r0, r9
 800ba92:	aa0e      	add	r2, sp, #56	; 0x38
 800ba94:	f7ff fbc9 	bl	800b22a <__sprint_r>
 800ba98:	bb58      	cbnz	r0, 800baf2 <_vfiprintf_r+0x862>
 800ba9a:	aa11      	add	r2, sp, #68	; 0x44
 800ba9c:	4616      	mov	r6, r2
 800ba9e:	3c10      	subs	r4, #16
 800baa0:	e6bb      	b.n	800b81a <_vfiprintf_r+0x58a>
 800baa2:	4616      	mov	r6, r2
 800baa4:	e6d3      	b.n	800b84e <_vfiprintf_r+0x5be>
 800baa6:	4639      	mov	r1, r7
 800baa8:	4648      	mov	r0, r9
 800baaa:	aa0e      	add	r2, sp, #56	; 0x38
 800baac:	f7ff fbbd 	bl	800b22a <__sprint_r>
 800bab0:	b9f8      	cbnz	r0, 800baf2 <_vfiprintf_r+0x862>
 800bab2:	ab11      	add	r3, sp, #68	; 0x44
 800bab4:	e6da      	b.n	800b86c <_vfiprintf_r+0x5dc>
 800bab6:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800baba:	1a54      	subs	r4, r2, r1
 800babc:	2c00      	cmp	r4, #0
 800babe:	f77f aed9 	ble.w	800b874 <_vfiprintf_r+0x5e4>
 800bac2:	2610      	movs	r6, #16
 800bac4:	4d38      	ldr	r5, [pc, #224]	; (800bba8 <_vfiprintf_r+0x918>)
 800bac6:	2c10      	cmp	r4, #16
 800bac8:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800bacc:	601d      	str	r5, [r3, #0]
 800bace:	f102 0201 	add.w	r2, r2, #1
 800bad2:	dc1d      	bgt.n	800bb10 <_vfiprintf_r+0x880>
 800bad4:	605c      	str	r4, [r3, #4]
 800bad6:	2a07      	cmp	r2, #7
 800bad8:	440c      	add	r4, r1
 800bada:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800bade:	f77f aec9 	ble.w	800b874 <_vfiprintf_r+0x5e4>
 800bae2:	4639      	mov	r1, r7
 800bae4:	4648      	mov	r0, r9
 800bae6:	aa0e      	add	r2, sp, #56	; 0x38
 800bae8:	f7ff fb9f 	bl	800b22a <__sprint_r>
 800baec:	2800      	cmp	r0, #0
 800baee:	f43f aec1 	beq.w	800b874 <_vfiprintf_r+0x5e4>
 800baf2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800baf4:	07d9      	lsls	r1, r3, #31
 800baf6:	d405      	bmi.n	800bb04 <_vfiprintf_r+0x874>
 800baf8:	89bb      	ldrh	r3, [r7, #12]
 800bafa:	059a      	lsls	r2, r3, #22
 800bafc:	d402      	bmi.n	800bb04 <_vfiprintf_r+0x874>
 800bafe:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800bb00:	f7fd fb13 	bl	800912a <__retarget_lock_release_recursive>
 800bb04:	89bb      	ldrh	r3, [r7, #12]
 800bb06:	065b      	lsls	r3, r3, #25
 800bb08:	f57f abf3 	bpl.w	800b2f2 <_vfiprintf_r+0x62>
 800bb0c:	f7ff bbee 	b.w	800b2ec <_vfiprintf_r+0x5c>
 800bb10:	3110      	adds	r1, #16
 800bb12:	2a07      	cmp	r2, #7
 800bb14:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800bb18:	605e      	str	r6, [r3, #4]
 800bb1a:	dc02      	bgt.n	800bb22 <_vfiprintf_r+0x892>
 800bb1c:	3308      	adds	r3, #8
 800bb1e:	3c10      	subs	r4, #16
 800bb20:	e7d1      	b.n	800bac6 <_vfiprintf_r+0x836>
 800bb22:	4639      	mov	r1, r7
 800bb24:	4648      	mov	r0, r9
 800bb26:	aa0e      	add	r2, sp, #56	; 0x38
 800bb28:	f7ff fb7f 	bl	800b22a <__sprint_r>
 800bb2c:	2800      	cmp	r0, #0
 800bb2e:	d1e0      	bne.n	800baf2 <_vfiprintf_r+0x862>
 800bb30:	ab11      	add	r3, sp, #68	; 0x44
 800bb32:	e7f4      	b.n	800bb1e <_vfiprintf_r+0x88e>
 800bb34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bb36:	b913      	cbnz	r3, 800bb3e <_vfiprintf_r+0x8ae>
 800bb38:	2300      	movs	r3, #0
 800bb3a:	930f      	str	r3, [sp, #60]	; 0x3c
 800bb3c:	e7d9      	b.n	800baf2 <_vfiprintf_r+0x862>
 800bb3e:	4639      	mov	r1, r7
 800bb40:	4648      	mov	r0, r9
 800bb42:	aa0e      	add	r2, sp, #56	; 0x38
 800bb44:	f7ff fb71 	bl	800b22a <__sprint_r>
 800bb48:	2800      	cmp	r0, #0
 800bb4a:	d0f5      	beq.n	800bb38 <_vfiprintf_r+0x8a8>
 800bb4c:	e7d1      	b.n	800baf2 <_vfiprintf_r+0x862>
 800bb4e:	ea54 0205 	orrs.w	r2, r4, r5
 800bb52:	f8cd a014 	str.w	sl, [sp, #20]
 800bb56:	f43f ada2 	beq.w	800b69e <_vfiprintf_r+0x40e>
 800bb5a:	2b01      	cmp	r3, #1
 800bb5c:	f43f aeda 	beq.w	800b914 <_vfiprintf_r+0x684>
 800bb60:	2b02      	cmp	r3, #2
 800bb62:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800bb66:	f43f af25 	beq.w	800b9b4 <_vfiprintf_r+0x724>
 800bb6a:	f004 0307 	and.w	r3, r4, #7
 800bb6e:	08e4      	lsrs	r4, r4, #3
 800bb70:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 800bb74:	08ed      	lsrs	r5, r5, #3
 800bb76:	3330      	adds	r3, #48	; 0x30
 800bb78:	ea54 0105 	orrs.w	r1, r4, r5
 800bb7c:	4642      	mov	r2, r8
 800bb7e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800bb82:	d1f2      	bne.n	800bb6a <_vfiprintf_r+0x8da>
 800bb84:	9905      	ldr	r1, [sp, #20]
 800bb86:	07c8      	lsls	r0, r1, #31
 800bb88:	d506      	bpl.n	800bb98 <_vfiprintf_r+0x908>
 800bb8a:	2b30      	cmp	r3, #48	; 0x30
 800bb8c:	d004      	beq.n	800bb98 <_vfiprintf_r+0x908>
 800bb8e:	2330      	movs	r3, #48	; 0x30
 800bb90:	f808 3c01 	strb.w	r3, [r8, #-1]
 800bb94:	f1a2 0802 	sub.w	r8, r2, #2
 800bb98:	ab3a      	add	r3, sp, #232	; 0xe8
 800bb9a:	eba3 0308 	sub.w	r3, r3, r8
 800bb9e:	9d01      	ldr	r5, [sp, #4]
 800bba0:	f8dd a014 	ldr.w	sl, [sp, #20]
 800bba4:	9301      	str	r3, [sp, #4]
 800bba6:	e5b8      	b.n	800b71a <_vfiprintf_r+0x48a>
 800bba8:	0800cb46 	.word	0x0800cb46

0800bbac <__sbprintf>:
 800bbac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bbae:	461f      	mov	r7, r3
 800bbb0:	898b      	ldrh	r3, [r1, #12]
 800bbb2:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800bbb6:	f023 0302 	bic.w	r3, r3, #2
 800bbba:	f8ad 300c 	strh.w	r3, [sp, #12]
 800bbbe:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800bbc0:	4615      	mov	r5, r2
 800bbc2:	9319      	str	r3, [sp, #100]	; 0x64
 800bbc4:	89cb      	ldrh	r3, [r1, #14]
 800bbc6:	4606      	mov	r6, r0
 800bbc8:	f8ad 300e 	strh.w	r3, [sp, #14]
 800bbcc:	69cb      	ldr	r3, [r1, #28]
 800bbce:	a816      	add	r0, sp, #88	; 0x58
 800bbd0:	9307      	str	r3, [sp, #28]
 800bbd2:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800bbd4:	460c      	mov	r4, r1
 800bbd6:	9309      	str	r3, [sp, #36]	; 0x24
 800bbd8:	ab1a      	add	r3, sp, #104	; 0x68
 800bbda:	9300      	str	r3, [sp, #0]
 800bbdc:	9304      	str	r3, [sp, #16]
 800bbde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bbe2:	9302      	str	r3, [sp, #8]
 800bbe4:	9305      	str	r3, [sp, #20]
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	9306      	str	r3, [sp, #24]
 800bbea:	f7fd fa9b 	bl	8009124 <__retarget_lock_init_recursive>
 800bbee:	462a      	mov	r2, r5
 800bbf0:	463b      	mov	r3, r7
 800bbf2:	4669      	mov	r1, sp
 800bbf4:	4630      	mov	r0, r6
 800bbf6:	f7ff fb4b 	bl	800b290 <_vfiprintf_r>
 800bbfa:	1e05      	subs	r5, r0, #0
 800bbfc:	db07      	blt.n	800bc0e <__sbprintf+0x62>
 800bbfe:	4669      	mov	r1, sp
 800bc00:	4630      	mov	r0, r6
 800bc02:	f7fd f8af 	bl	8008d64 <_fflush_r>
 800bc06:	2800      	cmp	r0, #0
 800bc08:	bf18      	it	ne
 800bc0a:	f04f 35ff 	movne.w	r5, #4294967295
 800bc0e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800bc12:	9816      	ldr	r0, [sp, #88]	; 0x58
 800bc14:	065b      	lsls	r3, r3, #25
 800bc16:	bf42      	ittt	mi
 800bc18:	89a3      	ldrhmi	r3, [r4, #12]
 800bc1a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800bc1e:	81a3      	strhmi	r3, [r4, #12]
 800bc20:	f7fd fa81 	bl	8009126 <__retarget_lock_close_recursive>
 800bc24:	4628      	mov	r0, r5
 800bc26:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800bc2a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bc2c <_write_r>:
 800bc2c:	b538      	push	{r3, r4, r5, lr}
 800bc2e:	4604      	mov	r4, r0
 800bc30:	4608      	mov	r0, r1
 800bc32:	4611      	mov	r1, r2
 800bc34:	2200      	movs	r2, #0
 800bc36:	4d05      	ldr	r5, [pc, #20]	; (800bc4c <_write_r+0x20>)
 800bc38:	602a      	str	r2, [r5, #0]
 800bc3a:	461a      	mov	r2, r3
 800bc3c:	f7f7 fce8 	bl	8003610 <_write>
 800bc40:	1c43      	adds	r3, r0, #1
 800bc42:	d102      	bne.n	800bc4a <_write_r+0x1e>
 800bc44:	682b      	ldr	r3, [r5, #0]
 800bc46:	b103      	cbz	r3, 800bc4a <_write_r+0x1e>
 800bc48:	6023      	str	r3, [r4, #0]
 800bc4a:	bd38      	pop	{r3, r4, r5, pc}
 800bc4c:	2000644c 	.word	0x2000644c

0800bc50 <__register_exitproc>:
 800bc50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc54:	f8df a074 	ldr.w	sl, [pc, #116]	; 800bccc <__register_exitproc+0x7c>
 800bc58:	4606      	mov	r6, r0
 800bc5a:	f8da 0000 	ldr.w	r0, [sl]
 800bc5e:	4698      	mov	r8, r3
 800bc60:	460f      	mov	r7, r1
 800bc62:	4691      	mov	r9, r2
 800bc64:	f7fd fa60 	bl	8009128 <__retarget_lock_acquire_recursive>
 800bc68:	4b19      	ldr	r3, [pc, #100]	; (800bcd0 <__register_exitproc+0x80>)
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800bc70:	b91c      	cbnz	r4, 800bc7a <__register_exitproc+0x2a>
 800bc72:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800bc76:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800bc7a:	6865      	ldr	r5, [r4, #4]
 800bc7c:	f8da 0000 	ldr.w	r0, [sl]
 800bc80:	2d1f      	cmp	r5, #31
 800bc82:	dd05      	ble.n	800bc90 <__register_exitproc+0x40>
 800bc84:	f7fd fa51 	bl	800912a <__retarget_lock_release_recursive>
 800bc88:	f04f 30ff 	mov.w	r0, #4294967295
 800bc8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc90:	b19e      	cbz	r6, 800bcba <__register_exitproc+0x6a>
 800bc92:	2201      	movs	r2, #1
 800bc94:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800bc98:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800bc9c:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800bca0:	40aa      	lsls	r2, r5
 800bca2:	4313      	orrs	r3, r2
 800bca4:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800bca8:	2e02      	cmp	r6, #2
 800bcaa:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800bcae:	bf02      	ittt	eq
 800bcb0:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800bcb4:	4313      	orreq	r3, r2
 800bcb6:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 800bcba:	1c6b      	adds	r3, r5, #1
 800bcbc:	3502      	adds	r5, #2
 800bcbe:	6063      	str	r3, [r4, #4]
 800bcc0:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800bcc4:	f7fd fa31 	bl	800912a <__retarget_lock_release_recursive>
 800bcc8:	2000      	movs	r0, #0
 800bcca:	e7df      	b.n	800bc8c <__register_exitproc+0x3c>
 800bccc:	20000480 	.word	0x20000480
 800bcd0:	0800c918 	.word	0x0800c918

0800bcd4 <__assert_func>:
 800bcd4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bcd6:	4614      	mov	r4, r2
 800bcd8:	461a      	mov	r2, r3
 800bcda:	4b09      	ldr	r3, [pc, #36]	; (800bd00 <__assert_func+0x2c>)
 800bcdc:	4605      	mov	r5, r0
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	68d8      	ldr	r0, [r3, #12]
 800bce2:	b14c      	cbz	r4, 800bcf8 <__assert_func+0x24>
 800bce4:	4b07      	ldr	r3, [pc, #28]	; (800bd04 <__assert_func+0x30>)
 800bce6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bcea:	9100      	str	r1, [sp, #0]
 800bcec:	462b      	mov	r3, r5
 800bcee:	4906      	ldr	r1, [pc, #24]	; (800bd08 <__assert_func+0x34>)
 800bcf0:	f000 f8ac 	bl	800be4c <fiprintf>
 800bcf4:	f000 fd75 	bl	800c7e2 <abort>
 800bcf8:	4b04      	ldr	r3, [pc, #16]	; (800bd0c <__assert_func+0x38>)
 800bcfa:	461c      	mov	r4, r3
 800bcfc:	e7f3      	b.n	800bce6 <__assert_func+0x12>
 800bcfe:	bf00      	nop
 800bd00:	20000054 	.word	0x20000054
 800bd04:	0800cb66 	.word	0x0800cb66
 800bd08:	0800cb73 	.word	0x0800cb73
 800bd0c:	0800cba1 	.word	0x0800cba1

0800bd10 <_calloc_r>:
 800bd10:	b538      	push	{r3, r4, r5, lr}
 800bd12:	fba1 1502 	umull	r1, r5, r1, r2
 800bd16:	b92d      	cbnz	r5, 800bd24 <_calloc_r+0x14>
 800bd18:	f7fd fa74 	bl	8009204 <_malloc_r>
 800bd1c:	4604      	mov	r4, r0
 800bd1e:	b938      	cbnz	r0, 800bd30 <_calloc_r+0x20>
 800bd20:	4620      	mov	r0, r4
 800bd22:	bd38      	pop	{r3, r4, r5, pc}
 800bd24:	f7fc f89a 	bl	8007e5c <__errno>
 800bd28:	230c      	movs	r3, #12
 800bd2a:	2400      	movs	r4, #0
 800bd2c:	6003      	str	r3, [r0, #0]
 800bd2e:	e7f7      	b.n	800bd20 <_calloc_r+0x10>
 800bd30:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800bd34:	f022 0203 	bic.w	r2, r2, #3
 800bd38:	3a04      	subs	r2, #4
 800bd3a:	2a24      	cmp	r2, #36	; 0x24
 800bd3c:	d819      	bhi.n	800bd72 <_calloc_r+0x62>
 800bd3e:	2a13      	cmp	r2, #19
 800bd40:	d915      	bls.n	800bd6e <_calloc_r+0x5e>
 800bd42:	2a1b      	cmp	r2, #27
 800bd44:	e9c0 5500 	strd	r5, r5, [r0]
 800bd48:	d806      	bhi.n	800bd58 <_calloc_r+0x48>
 800bd4a:	f100 0308 	add.w	r3, r0, #8
 800bd4e:	2200      	movs	r2, #0
 800bd50:	e9c3 2200 	strd	r2, r2, [r3]
 800bd54:	609a      	str	r2, [r3, #8]
 800bd56:	e7e3      	b.n	800bd20 <_calloc_r+0x10>
 800bd58:	2a24      	cmp	r2, #36	; 0x24
 800bd5a:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800bd5e:	bf11      	iteee	ne
 800bd60:	f100 0310 	addne.w	r3, r0, #16
 800bd64:	6105      	streq	r5, [r0, #16]
 800bd66:	f100 0318 	addeq.w	r3, r0, #24
 800bd6a:	6145      	streq	r5, [r0, #20]
 800bd6c:	e7ef      	b.n	800bd4e <_calloc_r+0x3e>
 800bd6e:	4603      	mov	r3, r0
 800bd70:	e7ed      	b.n	800bd4e <_calloc_r+0x3e>
 800bd72:	4629      	mov	r1, r5
 800bd74:	f7fc f89c 	bl	8007eb0 <memset>
 800bd78:	e7d2      	b.n	800bd20 <_calloc_r+0x10>
	...

0800bd7c <_close_r>:
 800bd7c:	b538      	push	{r3, r4, r5, lr}
 800bd7e:	2300      	movs	r3, #0
 800bd80:	4d05      	ldr	r5, [pc, #20]	; (800bd98 <_close_r+0x1c>)
 800bd82:	4604      	mov	r4, r0
 800bd84:	4608      	mov	r0, r1
 800bd86:	602b      	str	r3, [r5, #0]
 800bd88:	f7f7 fc5e 	bl	8003648 <_close>
 800bd8c:	1c43      	adds	r3, r0, #1
 800bd8e:	d102      	bne.n	800bd96 <_close_r+0x1a>
 800bd90:	682b      	ldr	r3, [r5, #0]
 800bd92:	b103      	cbz	r3, 800bd96 <_close_r+0x1a>
 800bd94:	6023      	str	r3, [r4, #0]
 800bd96:	bd38      	pop	{r3, r4, r5, pc}
 800bd98:	2000644c 	.word	0x2000644c

0800bd9c <_fclose_r>:
 800bd9c:	b570      	push	{r4, r5, r6, lr}
 800bd9e:	4606      	mov	r6, r0
 800bda0:	460c      	mov	r4, r1
 800bda2:	b911      	cbnz	r1, 800bdaa <_fclose_r+0xe>
 800bda4:	2500      	movs	r5, #0
 800bda6:	4628      	mov	r0, r5
 800bda8:	bd70      	pop	{r4, r5, r6, pc}
 800bdaa:	b118      	cbz	r0, 800bdb4 <_fclose_r+0x18>
 800bdac:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800bdae:	b90b      	cbnz	r3, 800bdb4 <_fclose_r+0x18>
 800bdb0:	f7fd f844 	bl	8008e3c <__sinit>
 800bdb4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bdb6:	07d8      	lsls	r0, r3, #31
 800bdb8:	d405      	bmi.n	800bdc6 <_fclose_r+0x2a>
 800bdba:	89a3      	ldrh	r3, [r4, #12]
 800bdbc:	0599      	lsls	r1, r3, #22
 800bdbe:	d402      	bmi.n	800bdc6 <_fclose_r+0x2a>
 800bdc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bdc2:	f7fd f9b1 	bl	8009128 <__retarget_lock_acquire_recursive>
 800bdc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdca:	b93b      	cbnz	r3, 800bddc <_fclose_r+0x40>
 800bdcc:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800bdce:	f015 0501 	ands.w	r5, r5, #1
 800bdd2:	d1e7      	bne.n	800bda4 <_fclose_r+0x8>
 800bdd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bdd6:	f7fd f9a8 	bl	800912a <__retarget_lock_release_recursive>
 800bdda:	e7e4      	b.n	800bda6 <_fclose_r+0xa>
 800bddc:	4621      	mov	r1, r4
 800bdde:	4630      	mov	r0, r6
 800bde0:	f7fc ff36 	bl	8008c50 <__sflush_r>
 800bde4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800bde6:	4605      	mov	r5, r0
 800bde8:	b133      	cbz	r3, 800bdf8 <_fclose_r+0x5c>
 800bdea:	4630      	mov	r0, r6
 800bdec:	69e1      	ldr	r1, [r4, #28]
 800bdee:	4798      	blx	r3
 800bdf0:	2800      	cmp	r0, #0
 800bdf2:	bfb8      	it	lt
 800bdf4:	f04f 35ff 	movlt.w	r5, #4294967295
 800bdf8:	89a3      	ldrh	r3, [r4, #12]
 800bdfa:	061a      	lsls	r2, r3, #24
 800bdfc:	d503      	bpl.n	800be06 <_fclose_r+0x6a>
 800bdfe:	4630      	mov	r0, r6
 800be00:	6921      	ldr	r1, [r4, #16]
 800be02:	f7fd f8ab 	bl	8008f5c <_free_r>
 800be06:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800be08:	b141      	cbz	r1, 800be1c <_fclose_r+0x80>
 800be0a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800be0e:	4299      	cmp	r1, r3
 800be10:	d002      	beq.n	800be18 <_fclose_r+0x7c>
 800be12:	4630      	mov	r0, r6
 800be14:	f7fd f8a2 	bl	8008f5c <_free_r>
 800be18:	2300      	movs	r3, #0
 800be1a:	6323      	str	r3, [r4, #48]	; 0x30
 800be1c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800be1e:	b121      	cbz	r1, 800be2a <_fclose_r+0x8e>
 800be20:	4630      	mov	r0, r6
 800be22:	f7fd f89b 	bl	8008f5c <_free_r>
 800be26:	2300      	movs	r3, #0
 800be28:	6463      	str	r3, [r4, #68]	; 0x44
 800be2a:	f7fc ffef 	bl	8008e0c <__sfp_lock_acquire>
 800be2e:	2300      	movs	r3, #0
 800be30:	81a3      	strh	r3, [r4, #12]
 800be32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800be34:	07db      	lsls	r3, r3, #31
 800be36:	d402      	bmi.n	800be3e <_fclose_r+0xa2>
 800be38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800be3a:	f7fd f976 	bl	800912a <__retarget_lock_release_recursive>
 800be3e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800be40:	f7fd f971 	bl	8009126 <__retarget_lock_close_recursive>
 800be44:	f7fc ffe8 	bl	8008e18 <__sfp_lock_release>
 800be48:	e7ad      	b.n	800bda6 <_fclose_r+0xa>
	...

0800be4c <fiprintf>:
 800be4c:	b40e      	push	{r1, r2, r3}
 800be4e:	b503      	push	{r0, r1, lr}
 800be50:	4601      	mov	r1, r0
 800be52:	ab03      	add	r3, sp, #12
 800be54:	4805      	ldr	r0, [pc, #20]	; (800be6c <fiprintf+0x20>)
 800be56:	f853 2b04 	ldr.w	r2, [r3], #4
 800be5a:	6800      	ldr	r0, [r0, #0]
 800be5c:	9301      	str	r3, [sp, #4]
 800be5e:	f7ff fa17 	bl	800b290 <_vfiprintf_r>
 800be62:	b002      	add	sp, #8
 800be64:	f85d eb04 	ldr.w	lr, [sp], #4
 800be68:	b003      	add	sp, #12
 800be6a:	4770      	bx	lr
 800be6c:	20000054 	.word	0x20000054

0800be70 <__fputwc>:
 800be70:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800be74:	4680      	mov	r8, r0
 800be76:	460e      	mov	r6, r1
 800be78:	4615      	mov	r5, r2
 800be7a:	f000 f9cd 	bl	800c218 <__locale_mb_cur_max>
 800be7e:	2801      	cmp	r0, #1
 800be80:	4604      	mov	r4, r0
 800be82:	d11b      	bne.n	800bebc <__fputwc+0x4c>
 800be84:	1e73      	subs	r3, r6, #1
 800be86:	2bfe      	cmp	r3, #254	; 0xfe
 800be88:	d818      	bhi.n	800bebc <__fputwc+0x4c>
 800be8a:	f88d 6004 	strb.w	r6, [sp, #4]
 800be8e:	2700      	movs	r7, #0
 800be90:	f10d 0904 	add.w	r9, sp, #4
 800be94:	42a7      	cmp	r7, r4
 800be96:	d020      	beq.n	800beda <__fputwc+0x6a>
 800be98:	68ab      	ldr	r3, [r5, #8]
 800be9a:	f817 1009 	ldrb.w	r1, [r7, r9]
 800be9e:	3b01      	subs	r3, #1
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	60ab      	str	r3, [r5, #8]
 800bea4:	da04      	bge.n	800beb0 <__fputwc+0x40>
 800bea6:	69aa      	ldr	r2, [r5, #24]
 800bea8:	4293      	cmp	r3, r2
 800beaa:	db1a      	blt.n	800bee2 <__fputwc+0x72>
 800beac:	290a      	cmp	r1, #10
 800beae:	d018      	beq.n	800bee2 <__fputwc+0x72>
 800beb0:	682b      	ldr	r3, [r5, #0]
 800beb2:	1c5a      	adds	r2, r3, #1
 800beb4:	602a      	str	r2, [r5, #0]
 800beb6:	7019      	strb	r1, [r3, #0]
 800beb8:	3701      	adds	r7, #1
 800beba:	e7eb      	b.n	800be94 <__fputwc+0x24>
 800bebc:	4632      	mov	r2, r6
 800bebe:	4640      	mov	r0, r8
 800bec0:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800bec4:	a901      	add	r1, sp, #4
 800bec6:	f000 fc69 	bl	800c79c <_wcrtomb_r>
 800beca:	1c42      	adds	r2, r0, #1
 800becc:	4604      	mov	r4, r0
 800bece:	d1de      	bne.n	800be8e <__fputwc+0x1e>
 800bed0:	4606      	mov	r6, r0
 800bed2:	89ab      	ldrh	r3, [r5, #12]
 800bed4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bed8:	81ab      	strh	r3, [r5, #12]
 800beda:	4630      	mov	r0, r6
 800bedc:	b003      	add	sp, #12
 800bede:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bee2:	462a      	mov	r2, r5
 800bee4:	4640      	mov	r0, r8
 800bee6:	f000 fc10 	bl	800c70a <__swbuf_r>
 800beea:	1c43      	adds	r3, r0, #1
 800beec:	d1e4      	bne.n	800beb8 <__fputwc+0x48>
 800beee:	4606      	mov	r6, r0
 800bef0:	e7f3      	b.n	800beda <__fputwc+0x6a>

0800bef2 <_fputwc_r>:
 800bef2:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800bef4:	b570      	push	{r4, r5, r6, lr}
 800bef6:	07db      	lsls	r3, r3, #31
 800bef8:	4605      	mov	r5, r0
 800befa:	460e      	mov	r6, r1
 800befc:	4614      	mov	r4, r2
 800befe:	d405      	bmi.n	800bf0c <_fputwc_r+0x1a>
 800bf00:	8993      	ldrh	r3, [r2, #12]
 800bf02:	0598      	lsls	r0, r3, #22
 800bf04:	d402      	bmi.n	800bf0c <_fputwc_r+0x1a>
 800bf06:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800bf08:	f7fd f90e 	bl	8009128 <__retarget_lock_acquire_recursive>
 800bf0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf10:	0499      	lsls	r1, r3, #18
 800bf12:	d406      	bmi.n	800bf22 <_fputwc_r+0x30>
 800bf14:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800bf18:	81a3      	strh	r3, [r4, #12]
 800bf1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bf1c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800bf20:	6663      	str	r3, [r4, #100]	; 0x64
 800bf22:	4622      	mov	r2, r4
 800bf24:	4628      	mov	r0, r5
 800bf26:	4631      	mov	r1, r6
 800bf28:	f7ff ffa2 	bl	800be70 <__fputwc>
 800bf2c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bf2e:	4605      	mov	r5, r0
 800bf30:	07da      	lsls	r2, r3, #31
 800bf32:	d405      	bmi.n	800bf40 <_fputwc_r+0x4e>
 800bf34:	89a3      	ldrh	r3, [r4, #12]
 800bf36:	059b      	lsls	r3, r3, #22
 800bf38:	d402      	bmi.n	800bf40 <_fputwc_r+0x4e>
 800bf3a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf3c:	f7fd f8f5 	bl	800912a <__retarget_lock_release_recursive>
 800bf40:	4628      	mov	r0, r5
 800bf42:	bd70      	pop	{r4, r5, r6, pc}

0800bf44 <_fstat_r>:
 800bf44:	b538      	push	{r3, r4, r5, lr}
 800bf46:	2300      	movs	r3, #0
 800bf48:	4d06      	ldr	r5, [pc, #24]	; (800bf64 <_fstat_r+0x20>)
 800bf4a:	4604      	mov	r4, r0
 800bf4c:	4608      	mov	r0, r1
 800bf4e:	4611      	mov	r1, r2
 800bf50:	602b      	str	r3, [r5, #0]
 800bf52:	f7f7 fb84 	bl	800365e <_fstat>
 800bf56:	1c43      	adds	r3, r0, #1
 800bf58:	d102      	bne.n	800bf60 <_fstat_r+0x1c>
 800bf5a:	682b      	ldr	r3, [r5, #0]
 800bf5c:	b103      	cbz	r3, 800bf60 <_fstat_r+0x1c>
 800bf5e:	6023      	str	r3, [r4, #0]
 800bf60:	bd38      	pop	{r3, r4, r5, pc}
 800bf62:	bf00      	nop
 800bf64:	2000644c 	.word	0x2000644c

0800bf68 <__sfvwrite_r>:
 800bf68:	6893      	ldr	r3, [r2, #8]
 800bf6a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf6e:	4606      	mov	r6, r0
 800bf70:	460c      	mov	r4, r1
 800bf72:	4690      	mov	r8, r2
 800bf74:	b91b      	cbnz	r3, 800bf7e <__sfvwrite_r+0x16>
 800bf76:	2000      	movs	r0, #0
 800bf78:	b003      	add	sp, #12
 800bf7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf7e:	898b      	ldrh	r3, [r1, #12]
 800bf80:	0718      	lsls	r0, r3, #28
 800bf82:	d550      	bpl.n	800c026 <__sfvwrite_r+0xbe>
 800bf84:	690b      	ldr	r3, [r1, #16]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d04d      	beq.n	800c026 <__sfvwrite_r+0xbe>
 800bf8a:	89a3      	ldrh	r3, [r4, #12]
 800bf8c:	f8d8 7000 	ldr.w	r7, [r8]
 800bf90:	f013 0902 	ands.w	r9, r3, #2
 800bf94:	d16b      	bne.n	800c06e <__sfvwrite_r+0x106>
 800bf96:	f013 0301 	ands.w	r3, r3, #1
 800bf9a:	f000 809b 	beq.w	800c0d4 <__sfvwrite_r+0x16c>
 800bf9e:	4648      	mov	r0, r9
 800bfa0:	46ca      	mov	sl, r9
 800bfa2:	46cb      	mov	fp, r9
 800bfa4:	f1bb 0f00 	cmp.w	fp, #0
 800bfa8:	f000 8102 	beq.w	800c1b0 <__sfvwrite_r+0x248>
 800bfac:	b950      	cbnz	r0, 800bfc4 <__sfvwrite_r+0x5c>
 800bfae:	465a      	mov	r2, fp
 800bfb0:	210a      	movs	r1, #10
 800bfb2:	4650      	mov	r0, sl
 800bfb4:	f7fd fb62 	bl	800967c <memchr>
 800bfb8:	2800      	cmp	r0, #0
 800bfba:	f000 80fe 	beq.w	800c1ba <__sfvwrite_r+0x252>
 800bfbe:	3001      	adds	r0, #1
 800bfc0:	eba0 090a 	sub.w	r9, r0, sl
 800bfc4:	6820      	ldr	r0, [r4, #0]
 800bfc6:	6921      	ldr	r1, [r4, #16]
 800bfc8:	45d9      	cmp	r9, fp
 800bfca:	464a      	mov	r2, r9
 800bfcc:	bf28      	it	cs
 800bfce:	465a      	movcs	r2, fp
 800bfd0:	4288      	cmp	r0, r1
 800bfd2:	6963      	ldr	r3, [r4, #20]
 800bfd4:	f240 80f4 	bls.w	800c1c0 <__sfvwrite_r+0x258>
 800bfd8:	68a5      	ldr	r5, [r4, #8]
 800bfda:	441d      	add	r5, r3
 800bfdc:	42aa      	cmp	r2, r5
 800bfde:	f340 80ef 	ble.w	800c1c0 <__sfvwrite_r+0x258>
 800bfe2:	4651      	mov	r1, sl
 800bfe4:	462a      	mov	r2, r5
 800bfe6:	f000 f941 	bl	800c26c <memmove>
 800bfea:	6823      	ldr	r3, [r4, #0]
 800bfec:	4621      	mov	r1, r4
 800bfee:	442b      	add	r3, r5
 800bff0:	4630      	mov	r0, r6
 800bff2:	6023      	str	r3, [r4, #0]
 800bff4:	f7fc feb6 	bl	8008d64 <_fflush_r>
 800bff8:	2800      	cmp	r0, #0
 800bffa:	d166      	bne.n	800c0ca <__sfvwrite_r+0x162>
 800bffc:	ebb9 0905 	subs.w	r9, r9, r5
 800c000:	f040 80f6 	bne.w	800c1f0 <__sfvwrite_r+0x288>
 800c004:	4621      	mov	r1, r4
 800c006:	4630      	mov	r0, r6
 800c008:	f7fc feac 	bl	8008d64 <_fflush_r>
 800c00c:	2800      	cmp	r0, #0
 800c00e:	d15c      	bne.n	800c0ca <__sfvwrite_r+0x162>
 800c010:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800c014:	44aa      	add	sl, r5
 800c016:	ebab 0b05 	sub.w	fp, fp, r5
 800c01a:	1b55      	subs	r5, r2, r5
 800c01c:	f8c8 5008 	str.w	r5, [r8, #8]
 800c020:	2d00      	cmp	r5, #0
 800c022:	d1bf      	bne.n	800bfa4 <__sfvwrite_r+0x3c>
 800c024:	e7a7      	b.n	800bf76 <__sfvwrite_r+0xe>
 800c026:	4621      	mov	r1, r4
 800c028:	4630      	mov	r0, r6
 800c02a:	f7fb ff69 	bl	8007f00 <__swsetup_r>
 800c02e:	2800      	cmp	r0, #0
 800c030:	d0ab      	beq.n	800bf8a <__sfvwrite_r+0x22>
 800c032:	f04f 30ff 	mov.w	r0, #4294967295
 800c036:	e79f      	b.n	800bf78 <__sfvwrite_r+0x10>
 800c038:	e9d7 b500 	ldrd	fp, r5, [r7]
 800c03c:	3708      	adds	r7, #8
 800c03e:	2d00      	cmp	r5, #0
 800c040:	d0fa      	beq.n	800c038 <__sfvwrite_r+0xd0>
 800c042:	4555      	cmp	r5, sl
 800c044:	462b      	mov	r3, r5
 800c046:	465a      	mov	r2, fp
 800c048:	bf28      	it	cs
 800c04a:	4653      	movcs	r3, sl
 800c04c:	4630      	mov	r0, r6
 800c04e:	69e1      	ldr	r1, [r4, #28]
 800c050:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800c054:	47e0      	blx	ip
 800c056:	2800      	cmp	r0, #0
 800c058:	dd37      	ble.n	800c0ca <__sfvwrite_r+0x162>
 800c05a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c05e:	4483      	add	fp, r0
 800c060:	1a2d      	subs	r5, r5, r0
 800c062:	1a18      	subs	r0, r3, r0
 800c064:	f8c8 0008 	str.w	r0, [r8, #8]
 800c068:	2800      	cmp	r0, #0
 800c06a:	d1e8      	bne.n	800c03e <__sfvwrite_r+0xd6>
 800c06c:	e783      	b.n	800bf76 <__sfvwrite_r+0xe>
 800c06e:	f04f 0b00 	mov.w	fp, #0
 800c072:	f8df a180 	ldr.w	sl, [pc, #384]	; 800c1f4 <__sfvwrite_r+0x28c>
 800c076:	465d      	mov	r5, fp
 800c078:	e7e1      	b.n	800c03e <__sfvwrite_r+0xd6>
 800c07a:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800c07e:	3708      	adds	r7, #8
 800c080:	f1ba 0f00 	cmp.w	sl, #0
 800c084:	d0f9      	beq.n	800c07a <__sfvwrite_r+0x112>
 800c086:	89a3      	ldrh	r3, [r4, #12]
 800c088:	6820      	ldr	r0, [r4, #0]
 800c08a:	0599      	lsls	r1, r3, #22
 800c08c:	68a2      	ldr	r2, [r4, #8]
 800c08e:	d563      	bpl.n	800c158 <__sfvwrite_r+0x1f0>
 800c090:	4552      	cmp	r2, sl
 800c092:	d836      	bhi.n	800c102 <__sfvwrite_r+0x19a>
 800c094:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800c098:	d033      	beq.n	800c102 <__sfvwrite_r+0x19a>
 800c09a:	6921      	ldr	r1, [r4, #16]
 800c09c:	6965      	ldr	r5, [r4, #20]
 800c09e:	eba0 0b01 	sub.w	fp, r0, r1
 800c0a2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c0a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c0aa:	f10b 0201 	add.w	r2, fp, #1
 800c0ae:	106d      	asrs	r5, r5, #1
 800c0b0:	4452      	add	r2, sl
 800c0b2:	4295      	cmp	r5, r2
 800c0b4:	bf38      	it	cc
 800c0b6:	4615      	movcc	r5, r2
 800c0b8:	055b      	lsls	r3, r3, #21
 800c0ba:	d53d      	bpl.n	800c138 <__sfvwrite_r+0x1d0>
 800c0bc:	4629      	mov	r1, r5
 800c0be:	4630      	mov	r0, r6
 800c0c0:	f7fd f8a0 	bl	8009204 <_malloc_r>
 800c0c4:	b948      	cbnz	r0, 800c0da <__sfvwrite_r+0x172>
 800c0c6:	230c      	movs	r3, #12
 800c0c8:	6033      	str	r3, [r6, #0]
 800c0ca:	89a3      	ldrh	r3, [r4, #12]
 800c0cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c0d0:	81a3      	strh	r3, [r4, #12]
 800c0d2:	e7ae      	b.n	800c032 <__sfvwrite_r+0xca>
 800c0d4:	4699      	mov	r9, r3
 800c0d6:	469a      	mov	sl, r3
 800c0d8:	e7d2      	b.n	800c080 <__sfvwrite_r+0x118>
 800c0da:	465a      	mov	r2, fp
 800c0dc:	6921      	ldr	r1, [r4, #16]
 800c0de:	9001      	str	r0, [sp, #4]
 800c0e0:	f7fd fada 	bl	8009698 <memcpy>
 800c0e4:	89a2      	ldrh	r2, [r4, #12]
 800c0e6:	9b01      	ldr	r3, [sp, #4]
 800c0e8:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800c0ec:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c0f0:	81a2      	strh	r2, [r4, #12]
 800c0f2:	4652      	mov	r2, sl
 800c0f4:	6123      	str	r3, [r4, #16]
 800c0f6:	6165      	str	r5, [r4, #20]
 800c0f8:	445b      	add	r3, fp
 800c0fa:	eba5 050b 	sub.w	r5, r5, fp
 800c0fe:	6023      	str	r3, [r4, #0]
 800c100:	60a5      	str	r5, [r4, #8]
 800c102:	4552      	cmp	r2, sl
 800c104:	bf28      	it	cs
 800c106:	4652      	movcs	r2, sl
 800c108:	4655      	mov	r5, sl
 800c10a:	4649      	mov	r1, r9
 800c10c:	6820      	ldr	r0, [r4, #0]
 800c10e:	9201      	str	r2, [sp, #4]
 800c110:	f000 f8ac 	bl	800c26c <memmove>
 800c114:	68a3      	ldr	r3, [r4, #8]
 800c116:	9a01      	ldr	r2, [sp, #4]
 800c118:	1a9b      	subs	r3, r3, r2
 800c11a:	60a3      	str	r3, [r4, #8]
 800c11c:	6823      	ldr	r3, [r4, #0]
 800c11e:	441a      	add	r2, r3
 800c120:	6022      	str	r2, [r4, #0]
 800c122:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800c126:	44a9      	add	r9, r5
 800c128:	ebaa 0a05 	sub.w	sl, sl, r5
 800c12c:	1b45      	subs	r5, r0, r5
 800c12e:	f8c8 5008 	str.w	r5, [r8, #8]
 800c132:	2d00      	cmp	r5, #0
 800c134:	d1a4      	bne.n	800c080 <__sfvwrite_r+0x118>
 800c136:	e71e      	b.n	800bf76 <__sfvwrite_r+0xe>
 800c138:	462a      	mov	r2, r5
 800c13a:	4630      	mov	r0, r6
 800c13c:	f000 f8c2 	bl	800c2c4 <_realloc_r>
 800c140:	4603      	mov	r3, r0
 800c142:	2800      	cmp	r0, #0
 800c144:	d1d5      	bne.n	800c0f2 <__sfvwrite_r+0x18a>
 800c146:	4630      	mov	r0, r6
 800c148:	6921      	ldr	r1, [r4, #16]
 800c14a:	f7fc ff07 	bl	8008f5c <_free_r>
 800c14e:	89a3      	ldrh	r3, [r4, #12]
 800c150:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c154:	81a3      	strh	r3, [r4, #12]
 800c156:	e7b6      	b.n	800c0c6 <__sfvwrite_r+0x15e>
 800c158:	6923      	ldr	r3, [r4, #16]
 800c15a:	4283      	cmp	r3, r0
 800c15c:	d302      	bcc.n	800c164 <__sfvwrite_r+0x1fc>
 800c15e:	6961      	ldr	r1, [r4, #20]
 800c160:	4551      	cmp	r1, sl
 800c162:	d915      	bls.n	800c190 <__sfvwrite_r+0x228>
 800c164:	4552      	cmp	r2, sl
 800c166:	bf28      	it	cs
 800c168:	4652      	movcs	r2, sl
 800c16a:	4615      	mov	r5, r2
 800c16c:	4649      	mov	r1, r9
 800c16e:	f000 f87d 	bl	800c26c <memmove>
 800c172:	68a3      	ldr	r3, [r4, #8]
 800c174:	6822      	ldr	r2, [r4, #0]
 800c176:	1b5b      	subs	r3, r3, r5
 800c178:	442a      	add	r2, r5
 800c17a:	60a3      	str	r3, [r4, #8]
 800c17c:	6022      	str	r2, [r4, #0]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d1cf      	bne.n	800c122 <__sfvwrite_r+0x1ba>
 800c182:	4621      	mov	r1, r4
 800c184:	4630      	mov	r0, r6
 800c186:	f7fc fded 	bl	8008d64 <_fflush_r>
 800c18a:	2800      	cmp	r0, #0
 800c18c:	d0c9      	beq.n	800c122 <__sfvwrite_r+0x1ba>
 800c18e:	e79c      	b.n	800c0ca <__sfvwrite_r+0x162>
 800c190:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800c194:	459a      	cmp	sl, r3
 800c196:	bf38      	it	cc
 800c198:	4653      	movcc	r3, sl
 800c19a:	fb93 f3f1 	sdiv	r3, r3, r1
 800c19e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c1a0:	434b      	muls	r3, r1
 800c1a2:	464a      	mov	r2, r9
 800c1a4:	4630      	mov	r0, r6
 800c1a6:	69e1      	ldr	r1, [r4, #28]
 800c1a8:	47a8      	blx	r5
 800c1aa:	1e05      	subs	r5, r0, #0
 800c1ac:	dcb9      	bgt.n	800c122 <__sfvwrite_r+0x1ba>
 800c1ae:	e78c      	b.n	800c0ca <__sfvwrite_r+0x162>
 800c1b0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c1b4:	2000      	movs	r0, #0
 800c1b6:	3708      	adds	r7, #8
 800c1b8:	e6f4      	b.n	800bfa4 <__sfvwrite_r+0x3c>
 800c1ba:	f10b 0901 	add.w	r9, fp, #1
 800c1be:	e701      	b.n	800bfc4 <__sfvwrite_r+0x5c>
 800c1c0:	4293      	cmp	r3, r2
 800c1c2:	dc08      	bgt.n	800c1d6 <__sfvwrite_r+0x26e>
 800c1c4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c1c6:	4652      	mov	r2, sl
 800c1c8:	4630      	mov	r0, r6
 800c1ca:	69e1      	ldr	r1, [r4, #28]
 800c1cc:	47a8      	blx	r5
 800c1ce:	1e05      	subs	r5, r0, #0
 800c1d0:	f73f af14 	bgt.w	800bffc <__sfvwrite_r+0x94>
 800c1d4:	e779      	b.n	800c0ca <__sfvwrite_r+0x162>
 800c1d6:	4651      	mov	r1, sl
 800c1d8:	9201      	str	r2, [sp, #4]
 800c1da:	f000 f847 	bl	800c26c <memmove>
 800c1de:	9a01      	ldr	r2, [sp, #4]
 800c1e0:	68a3      	ldr	r3, [r4, #8]
 800c1e2:	4615      	mov	r5, r2
 800c1e4:	1a9b      	subs	r3, r3, r2
 800c1e6:	60a3      	str	r3, [r4, #8]
 800c1e8:	6823      	ldr	r3, [r4, #0]
 800c1ea:	4413      	add	r3, r2
 800c1ec:	6023      	str	r3, [r4, #0]
 800c1ee:	e705      	b.n	800bffc <__sfvwrite_r+0x94>
 800c1f0:	2001      	movs	r0, #1
 800c1f2:	e70d      	b.n	800c010 <__sfvwrite_r+0xa8>
 800c1f4:	7ffffc00 	.word	0x7ffffc00

0800c1f8 <_isatty_r>:
 800c1f8:	b538      	push	{r3, r4, r5, lr}
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	4d05      	ldr	r5, [pc, #20]	; (800c214 <_isatty_r+0x1c>)
 800c1fe:	4604      	mov	r4, r0
 800c200:	4608      	mov	r0, r1
 800c202:	602b      	str	r3, [r5, #0]
 800c204:	f7f7 fa3a 	bl	800367c <_isatty>
 800c208:	1c43      	adds	r3, r0, #1
 800c20a:	d102      	bne.n	800c212 <_isatty_r+0x1a>
 800c20c:	682b      	ldr	r3, [r5, #0]
 800c20e:	b103      	cbz	r3, 800c212 <_isatty_r+0x1a>
 800c210:	6023      	str	r3, [r4, #0]
 800c212:	bd38      	pop	{r3, r4, r5, pc}
 800c214:	2000644c 	.word	0x2000644c

0800c218 <__locale_mb_cur_max>:
 800c218:	4b01      	ldr	r3, [pc, #4]	; (800c220 <__locale_mb_cur_max+0x8>)
 800c21a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800c21e:	4770      	bx	lr
 800c220:	20000894 	.word	0x20000894

0800c224 <_lseek_r>:
 800c224:	b538      	push	{r3, r4, r5, lr}
 800c226:	4604      	mov	r4, r0
 800c228:	4608      	mov	r0, r1
 800c22a:	4611      	mov	r1, r2
 800c22c:	2200      	movs	r2, #0
 800c22e:	4d05      	ldr	r5, [pc, #20]	; (800c244 <_lseek_r+0x20>)
 800c230:	602a      	str	r2, [r5, #0]
 800c232:	461a      	mov	r2, r3
 800c234:	f7f7 fa2c 	bl	8003690 <_lseek>
 800c238:	1c43      	adds	r3, r0, #1
 800c23a:	d102      	bne.n	800c242 <_lseek_r+0x1e>
 800c23c:	682b      	ldr	r3, [r5, #0]
 800c23e:	b103      	cbz	r3, 800c242 <_lseek_r+0x1e>
 800c240:	6023      	str	r3, [r4, #0]
 800c242:	bd38      	pop	{r3, r4, r5, pc}
 800c244:	2000644c 	.word	0x2000644c

0800c248 <__ascii_mbtowc>:
 800c248:	b082      	sub	sp, #8
 800c24a:	b901      	cbnz	r1, 800c24e <__ascii_mbtowc+0x6>
 800c24c:	a901      	add	r1, sp, #4
 800c24e:	b142      	cbz	r2, 800c262 <__ascii_mbtowc+0x1a>
 800c250:	b14b      	cbz	r3, 800c266 <__ascii_mbtowc+0x1e>
 800c252:	7813      	ldrb	r3, [r2, #0]
 800c254:	600b      	str	r3, [r1, #0]
 800c256:	7812      	ldrb	r2, [r2, #0]
 800c258:	1e10      	subs	r0, r2, #0
 800c25a:	bf18      	it	ne
 800c25c:	2001      	movne	r0, #1
 800c25e:	b002      	add	sp, #8
 800c260:	4770      	bx	lr
 800c262:	4610      	mov	r0, r2
 800c264:	e7fb      	b.n	800c25e <__ascii_mbtowc+0x16>
 800c266:	f06f 0001 	mvn.w	r0, #1
 800c26a:	e7f8      	b.n	800c25e <__ascii_mbtowc+0x16>

0800c26c <memmove>:
 800c26c:	4288      	cmp	r0, r1
 800c26e:	b510      	push	{r4, lr}
 800c270:	eb01 0402 	add.w	r4, r1, r2
 800c274:	d902      	bls.n	800c27c <memmove+0x10>
 800c276:	4284      	cmp	r4, r0
 800c278:	4623      	mov	r3, r4
 800c27a:	d807      	bhi.n	800c28c <memmove+0x20>
 800c27c:	1e43      	subs	r3, r0, #1
 800c27e:	42a1      	cmp	r1, r4
 800c280:	d008      	beq.n	800c294 <memmove+0x28>
 800c282:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c286:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c28a:	e7f8      	b.n	800c27e <memmove+0x12>
 800c28c:	4601      	mov	r1, r0
 800c28e:	4402      	add	r2, r0
 800c290:	428a      	cmp	r2, r1
 800c292:	d100      	bne.n	800c296 <memmove+0x2a>
 800c294:	bd10      	pop	{r4, pc}
 800c296:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c29a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c29e:	e7f7      	b.n	800c290 <memmove+0x24>

0800c2a0 <_read_r>:
 800c2a0:	b538      	push	{r3, r4, r5, lr}
 800c2a2:	4604      	mov	r4, r0
 800c2a4:	4608      	mov	r0, r1
 800c2a6:	4611      	mov	r1, r2
 800c2a8:	2200      	movs	r2, #0
 800c2aa:	4d05      	ldr	r5, [pc, #20]	; (800c2c0 <_read_r+0x20>)
 800c2ac:	602a      	str	r2, [r5, #0]
 800c2ae:	461a      	mov	r2, r3
 800c2b0:	f7f7 f991 	bl	80035d6 <_read>
 800c2b4:	1c43      	adds	r3, r0, #1
 800c2b6:	d102      	bne.n	800c2be <_read_r+0x1e>
 800c2b8:	682b      	ldr	r3, [r5, #0]
 800c2ba:	b103      	cbz	r3, 800c2be <_read_r+0x1e>
 800c2bc:	6023      	str	r3, [r4, #0]
 800c2be:	bd38      	pop	{r3, r4, r5, pc}
 800c2c0:	2000644c 	.word	0x2000644c

0800c2c4 <_realloc_r>:
 800c2c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2c8:	460c      	mov	r4, r1
 800c2ca:	4681      	mov	r9, r0
 800c2cc:	4611      	mov	r1, r2
 800c2ce:	b924      	cbnz	r4, 800c2da <_realloc_r+0x16>
 800c2d0:	b003      	add	sp, #12
 800c2d2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2d6:	f7fc bf95 	b.w	8009204 <_malloc_r>
 800c2da:	9201      	str	r2, [sp, #4]
 800c2dc:	f7fd f9ea 	bl	80096b4 <__malloc_lock>
 800c2e0:	9901      	ldr	r1, [sp, #4]
 800c2e2:	f101 080b 	add.w	r8, r1, #11
 800c2e6:	f1b8 0f16 	cmp.w	r8, #22
 800c2ea:	d90b      	bls.n	800c304 <_realloc_r+0x40>
 800c2ec:	f038 0807 	bics.w	r8, r8, #7
 800c2f0:	d50a      	bpl.n	800c308 <_realloc_r+0x44>
 800c2f2:	230c      	movs	r3, #12
 800c2f4:	f04f 0b00 	mov.w	fp, #0
 800c2f8:	f8c9 3000 	str.w	r3, [r9]
 800c2fc:	4658      	mov	r0, fp
 800c2fe:	b003      	add	sp, #12
 800c300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c304:	f04f 0810 	mov.w	r8, #16
 800c308:	4588      	cmp	r8, r1
 800c30a:	d3f2      	bcc.n	800c2f2 <_realloc_r+0x2e>
 800c30c:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800c310:	f1a4 0a08 	sub.w	sl, r4, #8
 800c314:	f025 0603 	bic.w	r6, r5, #3
 800c318:	45b0      	cmp	r8, r6
 800c31a:	f340 8171 	ble.w	800c600 <_realloc_r+0x33c>
 800c31e:	4a9c      	ldr	r2, [pc, #624]	; (800c590 <_realloc_r+0x2cc>)
 800c320:	eb0a 0306 	add.w	r3, sl, r6
 800c324:	f8d2 c008 	ldr.w	ip, [r2, #8]
 800c328:	685a      	ldr	r2, [r3, #4]
 800c32a:	459c      	cmp	ip, r3
 800c32c:	d005      	beq.n	800c33a <_realloc_r+0x76>
 800c32e:	f022 0001 	bic.w	r0, r2, #1
 800c332:	4418      	add	r0, r3
 800c334:	6840      	ldr	r0, [r0, #4]
 800c336:	07c7      	lsls	r7, r0, #31
 800c338:	d427      	bmi.n	800c38a <_realloc_r+0xc6>
 800c33a:	f022 0203 	bic.w	r2, r2, #3
 800c33e:	459c      	cmp	ip, r3
 800c340:	eb06 0702 	add.w	r7, r6, r2
 800c344:	d119      	bne.n	800c37a <_realloc_r+0xb6>
 800c346:	f108 0010 	add.w	r0, r8, #16
 800c34a:	42b8      	cmp	r0, r7
 800c34c:	dc1f      	bgt.n	800c38e <_realloc_r+0xca>
 800c34e:	4a90      	ldr	r2, [pc, #576]	; (800c590 <_realloc_r+0x2cc>)
 800c350:	eba7 0708 	sub.w	r7, r7, r8
 800c354:	eb0a 0308 	add.w	r3, sl, r8
 800c358:	f047 0701 	orr.w	r7, r7, #1
 800c35c:	6093      	str	r3, [r2, #8]
 800c35e:	605f      	str	r7, [r3, #4]
 800c360:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c364:	4648      	mov	r0, r9
 800c366:	f003 0301 	and.w	r3, r3, #1
 800c36a:	ea43 0308 	orr.w	r3, r3, r8
 800c36e:	f844 3c04 	str.w	r3, [r4, #-4]
 800c372:	f7fd f9a5 	bl	80096c0 <__malloc_unlock>
 800c376:	46a3      	mov	fp, r4
 800c378:	e7c0      	b.n	800c2fc <_realloc_r+0x38>
 800c37a:	45b8      	cmp	r8, r7
 800c37c:	dc07      	bgt.n	800c38e <_realloc_r+0xca>
 800c37e:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800c382:	60da      	str	r2, [r3, #12]
 800c384:	6093      	str	r3, [r2, #8]
 800c386:	4655      	mov	r5, sl
 800c388:	e080      	b.n	800c48c <_realloc_r+0x1c8>
 800c38a:	2200      	movs	r2, #0
 800c38c:	4613      	mov	r3, r2
 800c38e:	07e8      	lsls	r0, r5, #31
 800c390:	f100 80e8 	bmi.w	800c564 <_realloc_r+0x2a0>
 800c394:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800c398:	ebaa 0505 	sub.w	r5, sl, r5
 800c39c:	6868      	ldr	r0, [r5, #4]
 800c39e:	f020 0003 	bic.w	r0, r0, #3
 800c3a2:	eb00 0b06 	add.w	fp, r0, r6
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	f000 80a7 	beq.w	800c4fa <_realloc_r+0x236>
 800c3ac:	459c      	cmp	ip, r3
 800c3ae:	eb02 070b 	add.w	r7, r2, fp
 800c3b2:	d14b      	bne.n	800c44c <_realloc_r+0x188>
 800c3b4:	f108 0310 	add.w	r3, r8, #16
 800c3b8:	42bb      	cmp	r3, r7
 800c3ba:	f300 809e 	bgt.w	800c4fa <_realloc_r+0x236>
 800c3be:	46ab      	mov	fp, r5
 800c3c0:	68eb      	ldr	r3, [r5, #12]
 800c3c2:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800c3c6:	60d3      	str	r3, [r2, #12]
 800c3c8:	609a      	str	r2, [r3, #8]
 800c3ca:	1f32      	subs	r2, r6, #4
 800c3cc:	2a24      	cmp	r2, #36	; 0x24
 800c3ce:	d838      	bhi.n	800c442 <_realloc_r+0x17e>
 800c3d0:	2a13      	cmp	r2, #19
 800c3d2:	d934      	bls.n	800c43e <_realloc_r+0x17a>
 800c3d4:	6823      	ldr	r3, [r4, #0]
 800c3d6:	2a1b      	cmp	r2, #27
 800c3d8:	60ab      	str	r3, [r5, #8]
 800c3da:	6863      	ldr	r3, [r4, #4]
 800c3dc:	60eb      	str	r3, [r5, #12]
 800c3de:	d81b      	bhi.n	800c418 <_realloc_r+0x154>
 800c3e0:	3408      	adds	r4, #8
 800c3e2:	f105 0310 	add.w	r3, r5, #16
 800c3e6:	6822      	ldr	r2, [r4, #0]
 800c3e8:	601a      	str	r2, [r3, #0]
 800c3ea:	6862      	ldr	r2, [r4, #4]
 800c3ec:	605a      	str	r2, [r3, #4]
 800c3ee:	68a2      	ldr	r2, [r4, #8]
 800c3f0:	609a      	str	r2, [r3, #8]
 800c3f2:	4a67      	ldr	r2, [pc, #412]	; (800c590 <_realloc_r+0x2cc>)
 800c3f4:	eba7 0708 	sub.w	r7, r7, r8
 800c3f8:	eb05 0308 	add.w	r3, r5, r8
 800c3fc:	f047 0701 	orr.w	r7, r7, #1
 800c400:	6093      	str	r3, [r2, #8]
 800c402:	605f      	str	r7, [r3, #4]
 800c404:	686b      	ldr	r3, [r5, #4]
 800c406:	f003 0301 	and.w	r3, r3, #1
 800c40a:	ea43 0308 	orr.w	r3, r3, r8
 800c40e:	606b      	str	r3, [r5, #4]
 800c410:	4648      	mov	r0, r9
 800c412:	f7fd f955 	bl	80096c0 <__malloc_unlock>
 800c416:	e771      	b.n	800c2fc <_realloc_r+0x38>
 800c418:	68a3      	ldr	r3, [r4, #8]
 800c41a:	2a24      	cmp	r2, #36	; 0x24
 800c41c:	612b      	str	r3, [r5, #16]
 800c41e:	68e3      	ldr	r3, [r4, #12]
 800c420:	bf18      	it	ne
 800c422:	3410      	addne	r4, #16
 800c424:	616b      	str	r3, [r5, #20]
 800c426:	bf09      	itett	eq
 800c428:	6923      	ldreq	r3, [r4, #16]
 800c42a:	f105 0318 	addne.w	r3, r5, #24
 800c42e:	61ab      	streq	r3, [r5, #24]
 800c430:	6962      	ldreq	r2, [r4, #20]
 800c432:	bf02      	ittt	eq
 800c434:	f105 0320 	addeq.w	r3, r5, #32
 800c438:	61ea      	streq	r2, [r5, #28]
 800c43a:	3418      	addeq	r4, #24
 800c43c:	e7d3      	b.n	800c3e6 <_realloc_r+0x122>
 800c43e:	465b      	mov	r3, fp
 800c440:	e7d1      	b.n	800c3e6 <_realloc_r+0x122>
 800c442:	4621      	mov	r1, r4
 800c444:	4658      	mov	r0, fp
 800c446:	f7ff ff11 	bl	800c26c <memmove>
 800c44a:	e7d2      	b.n	800c3f2 <_realloc_r+0x12e>
 800c44c:	45b8      	cmp	r8, r7
 800c44e:	dc54      	bgt.n	800c4fa <_realloc_r+0x236>
 800c450:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800c454:	4628      	mov	r0, r5
 800c456:	60da      	str	r2, [r3, #12]
 800c458:	6093      	str	r3, [r2, #8]
 800c45a:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c45e:	68eb      	ldr	r3, [r5, #12]
 800c460:	60d3      	str	r3, [r2, #12]
 800c462:	609a      	str	r2, [r3, #8]
 800c464:	1f32      	subs	r2, r6, #4
 800c466:	2a24      	cmp	r2, #36	; 0x24
 800c468:	d843      	bhi.n	800c4f2 <_realloc_r+0x22e>
 800c46a:	2a13      	cmp	r2, #19
 800c46c:	d908      	bls.n	800c480 <_realloc_r+0x1bc>
 800c46e:	6823      	ldr	r3, [r4, #0]
 800c470:	2a1b      	cmp	r2, #27
 800c472:	60ab      	str	r3, [r5, #8]
 800c474:	6863      	ldr	r3, [r4, #4]
 800c476:	60eb      	str	r3, [r5, #12]
 800c478:	d828      	bhi.n	800c4cc <_realloc_r+0x208>
 800c47a:	3408      	adds	r4, #8
 800c47c:	f105 0010 	add.w	r0, r5, #16
 800c480:	6823      	ldr	r3, [r4, #0]
 800c482:	6003      	str	r3, [r0, #0]
 800c484:	6863      	ldr	r3, [r4, #4]
 800c486:	6043      	str	r3, [r0, #4]
 800c488:	68a3      	ldr	r3, [r4, #8]
 800c48a:	6083      	str	r3, [r0, #8]
 800c48c:	686b      	ldr	r3, [r5, #4]
 800c48e:	eba7 0008 	sub.w	r0, r7, r8
 800c492:	280f      	cmp	r0, #15
 800c494:	f003 0301 	and.w	r3, r3, #1
 800c498:	eb05 0207 	add.w	r2, r5, r7
 800c49c:	f240 80b2 	bls.w	800c604 <_realloc_r+0x340>
 800c4a0:	eb05 0108 	add.w	r1, r5, r8
 800c4a4:	ea48 0303 	orr.w	r3, r8, r3
 800c4a8:	f040 0001 	orr.w	r0, r0, #1
 800c4ac:	606b      	str	r3, [r5, #4]
 800c4ae:	6048      	str	r0, [r1, #4]
 800c4b0:	6853      	ldr	r3, [r2, #4]
 800c4b2:	4648      	mov	r0, r9
 800c4b4:	f043 0301 	orr.w	r3, r3, #1
 800c4b8:	6053      	str	r3, [r2, #4]
 800c4ba:	3108      	adds	r1, #8
 800c4bc:	f7fc fd4e 	bl	8008f5c <_free_r>
 800c4c0:	4648      	mov	r0, r9
 800c4c2:	f7fd f8fd 	bl	80096c0 <__malloc_unlock>
 800c4c6:	f105 0b08 	add.w	fp, r5, #8
 800c4ca:	e717      	b.n	800c2fc <_realloc_r+0x38>
 800c4cc:	68a3      	ldr	r3, [r4, #8]
 800c4ce:	2a24      	cmp	r2, #36	; 0x24
 800c4d0:	612b      	str	r3, [r5, #16]
 800c4d2:	68e3      	ldr	r3, [r4, #12]
 800c4d4:	bf18      	it	ne
 800c4d6:	f105 0018 	addne.w	r0, r5, #24
 800c4da:	616b      	str	r3, [r5, #20]
 800c4dc:	bf09      	itett	eq
 800c4de:	6923      	ldreq	r3, [r4, #16]
 800c4e0:	3410      	addne	r4, #16
 800c4e2:	61ab      	streq	r3, [r5, #24]
 800c4e4:	6963      	ldreq	r3, [r4, #20]
 800c4e6:	bf02      	ittt	eq
 800c4e8:	f105 0020 	addeq.w	r0, r5, #32
 800c4ec:	61eb      	streq	r3, [r5, #28]
 800c4ee:	3418      	addeq	r4, #24
 800c4f0:	e7c6      	b.n	800c480 <_realloc_r+0x1bc>
 800c4f2:	4621      	mov	r1, r4
 800c4f4:	f7ff feba 	bl	800c26c <memmove>
 800c4f8:	e7c8      	b.n	800c48c <_realloc_r+0x1c8>
 800c4fa:	45d8      	cmp	r8, fp
 800c4fc:	dc32      	bgt.n	800c564 <_realloc_r+0x2a0>
 800c4fe:	4628      	mov	r0, r5
 800c500:	68eb      	ldr	r3, [r5, #12]
 800c502:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c506:	60d3      	str	r3, [r2, #12]
 800c508:	609a      	str	r2, [r3, #8]
 800c50a:	1f32      	subs	r2, r6, #4
 800c50c:	2a24      	cmp	r2, #36	; 0x24
 800c50e:	d825      	bhi.n	800c55c <_realloc_r+0x298>
 800c510:	2a13      	cmp	r2, #19
 800c512:	d908      	bls.n	800c526 <_realloc_r+0x262>
 800c514:	6823      	ldr	r3, [r4, #0]
 800c516:	2a1b      	cmp	r2, #27
 800c518:	60ab      	str	r3, [r5, #8]
 800c51a:	6863      	ldr	r3, [r4, #4]
 800c51c:	60eb      	str	r3, [r5, #12]
 800c51e:	d80a      	bhi.n	800c536 <_realloc_r+0x272>
 800c520:	3408      	adds	r4, #8
 800c522:	f105 0010 	add.w	r0, r5, #16
 800c526:	6823      	ldr	r3, [r4, #0]
 800c528:	6003      	str	r3, [r0, #0]
 800c52a:	6863      	ldr	r3, [r4, #4]
 800c52c:	6043      	str	r3, [r0, #4]
 800c52e:	68a3      	ldr	r3, [r4, #8]
 800c530:	6083      	str	r3, [r0, #8]
 800c532:	465f      	mov	r7, fp
 800c534:	e7aa      	b.n	800c48c <_realloc_r+0x1c8>
 800c536:	68a3      	ldr	r3, [r4, #8]
 800c538:	2a24      	cmp	r2, #36	; 0x24
 800c53a:	612b      	str	r3, [r5, #16]
 800c53c:	68e3      	ldr	r3, [r4, #12]
 800c53e:	bf18      	it	ne
 800c540:	f105 0018 	addne.w	r0, r5, #24
 800c544:	616b      	str	r3, [r5, #20]
 800c546:	bf09      	itett	eq
 800c548:	6923      	ldreq	r3, [r4, #16]
 800c54a:	3410      	addne	r4, #16
 800c54c:	61ab      	streq	r3, [r5, #24]
 800c54e:	6963      	ldreq	r3, [r4, #20]
 800c550:	bf02      	ittt	eq
 800c552:	f105 0020 	addeq.w	r0, r5, #32
 800c556:	61eb      	streq	r3, [r5, #28]
 800c558:	3418      	addeq	r4, #24
 800c55a:	e7e4      	b.n	800c526 <_realloc_r+0x262>
 800c55c:	4621      	mov	r1, r4
 800c55e:	f7ff fe85 	bl	800c26c <memmove>
 800c562:	e7e6      	b.n	800c532 <_realloc_r+0x26e>
 800c564:	4648      	mov	r0, r9
 800c566:	f7fc fe4d 	bl	8009204 <_malloc_r>
 800c56a:	4683      	mov	fp, r0
 800c56c:	2800      	cmp	r0, #0
 800c56e:	f43f af4f 	beq.w	800c410 <_realloc_r+0x14c>
 800c572:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c576:	f1a0 0208 	sub.w	r2, r0, #8
 800c57a:	f023 0301 	bic.w	r3, r3, #1
 800c57e:	4453      	add	r3, sl
 800c580:	4293      	cmp	r3, r2
 800c582:	d107      	bne.n	800c594 <_realloc_r+0x2d0>
 800c584:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800c588:	f027 0703 	bic.w	r7, r7, #3
 800c58c:	4437      	add	r7, r6
 800c58e:	e6fa      	b.n	800c386 <_realloc_r+0xc2>
 800c590:	20000484 	.word	0x20000484
 800c594:	1f32      	subs	r2, r6, #4
 800c596:	2a24      	cmp	r2, #36	; 0x24
 800c598:	d82e      	bhi.n	800c5f8 <_realloc_r+0x334>
 800c59a:	2a13      	cmp	r2, #19
 800c59c:	d929      	bls.n	800c5f2 <_realloc_r+0x32e>
 800c59e:	6823      	ldr	r3, [r4, #0]
 800c5a0:	2a1b      	cmp	r2, #27
 800c5a2:	6003      	str	r3, [r0, #0]
 800c5a4:	6863      	ldr	r3, [r4, #4]
 800c5a6:	6043      	str	r3, [r0, #4]
 800c5a8:	d80e      	bhi.n	800c5c8 <_realloc_r+0x304>
 800c5aa:	f104 0208 	add.w	r2, r4, #8
 800c5ae:	f100 0308 	add.w	r3, r0, #8
 800c5b2:	6811      	ldr	r1, [r2, #0]
 800c5b4:	6019      	str	r1, [r3, #0]
 800c5b6:	6851      	ldr	r1, [r2, #4]
 800c5b8:	6059      	str	r1, [r3, #4]
 800c5ba:	6892      	ldr	r2, [r2, #8]
 800c5bc:	609a      	str	r2, [r3, #8]
 800c5be:	4621      	mov	r1, r4
 800c5c0:	4648      	mov	r0, r9
 800c5c2:	f7fc fccb 	bl	8008f5c <_free_r>
 800c5c6:	e723      	b.n	800c410 <_realloc_r+0x14c>
 800c5c8:	68a3      	ldr	r3, [r4, #8]
 800c5ca:	2a24      	cmp	r2, #36	; 0x24
 800c5cc:	6083      	str	r3, [r0, #8]
 800c5ce:	68e3      	ldr	r3, [r4, #12]
 800c5d0:	bf18      	it	ne
 800c5d2:	f104 0210 	addne.w	r2, r4, #16
 800c5d6:	60c3      	str	r3, [r0, #12]
 800c5d8:	bf09      	itett	eq
 800c5da:	6923      	ldreq	r3, [r4, #16]
 800c5dc:	f100 0310 	addne.w	r3, r0, #16
 800c5e0:	6103      	streq	r3, [r0, #16]
 800c5e2:	6961      	ldreq	r1, [r4, #20]
 800c5e4:	bf02      	ittt	eq
 800c5e6:	f104 0218 	addeq.w	r2, r4, #24
 800c5ea:	f100 0318 	addeq.w	r3, r0, #24
 800c5ee:	6141      	streq	r1, [r0, #20]
 800c5f0:	e7df      	b.n	800c5b2 <_realloc_r+0x2ee>
 800c5f2:	4603      	mov	r3, r0
 800c5f4:	4622      	mov	r2, r4
 800c5f6:	e7dc      	b.n	800c5b2 <_realloc_r+0x2ee>
 800c5f8:	4621      	mov	r1, r4
 800c5fa:	f7ff fe37 	bl	800c26c <memmove>
 800c5fe:	e7de      	b.n	800c5be <_realloc_r+0x2fa>
 800c600:	4637      	mov	r7, r6
 800c602:	e6c0      	b.n	800c386 <_realloc_r+0xc2>
 800c604:	431f      	orrs	r7, r3
 800c606:	606f      	str	r7, [r5, #4]
 800c608:	6853      	ldr	r3, [r2, #4]
 800c60a:	f043 0301 	orr.w	r3, r3, #1
 800c60e:	6053      	str	r3, [r2, #4]
 800c610:	e756      	b.n	800c4c0 <_realloc_r+0x1fc>
 800c612:	bf00      	nop

0800c614 <__ssprint_r>:
 800c614:	6893      	ldr	r3, [r2, #8]
 800c616:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c61a:	4680      	mov	r8, r0
 800c61c:	460c      	mov	r4, r1
 800c61e:	4617      	mov	r7, r2
 800c620:	2b00      	cmp	r3, #0
 800c622:	d061      	beq.n	800c6e8 <__ssprint_r+0xd4>
 800c624:	2300      	movs	r3, #0
 800c626:	469b      	mov	fp, r3
 800c628:	f8d2 a000 	ldr.w	sl, [r2]
 800c62c:	9301      	str	r3, [sp, #4]
 800c62e:	f1bb 0f00 	cmp.w	fp, #0
 800c632:	d02b      	beq.n	800c68c <__ssprint_r+0x78>
 800c634:	68a6      	ldr	r6, [r4, #8]
 800c636:	455e      	cmp	r6, fp
 800c638:	d844      	bhi.n	800c6c4 <__ssprint_r+0xb0>
 800c63a:	89a2      	ldrh	r2, [r4, #12]
 800c63c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c640:	d03e      	beq.n	800c6c0 <__ssprint_r+0xac>
 800c642:	6820      	ldr	r0, [r4, #0]
 800c644:	6921      	ldr	r1, [r4, #16]
 800c646:	6965      	ldr	r5, [r4, #20]
 800c648:	eba0 0901 	sub.w	r9, r0, r1
 800c64c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c650:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c654:	f109 0001 	add.w	r0, r9, #1
 800c658:	106d      	asrs	r5, r5, #1
 800c65a:	4458      	add	r0, fp
 800c65c:	4285      	cmp	r5, r0
 800c65e:	bf38      	it	cc
 800c660:	4605      	movcc	r5, r0
 800c662:	0553      	lsls	r3, r2, #21
 800c664:	d545      	bpl.n	800c6f2 <__ssprint_r+0xde>
 800c666:	4629      	mov	r1, r5
 800c668:	4640      	mov	r0, r8
 800c66a:	f7fc fdcb 	bl	8009204 <_malloc_r>
 800c66e:	4606      	mov	r6, r0
 800c670:	b9a0      	cbnz	r0, 800c69c <__ssprint_r+0x88>
 800c672:	230c      	movs	r3, #12
 800c674:	f8c8 3000 	str.w	r3, [r8]
 800c678:	89a3      	ldrh	r3, [r4, #12]
 800c67a:	f04f 30ff 	mov.w	r0, #4294967295
 800c67e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c682:	81a3      	strh	r3, [r4, #12]
 800c684:	2300      	movs	r3, #0
 800c686:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800c68a:	e02f      	b.n	800c6ec <__ssprint_r+0xd8>
 800c68c:	f8da 3000 	ldr.w	r3, [sl]
 800c690:	f8da b004 	ldr.w	fp, [sl, #4]
 800c694:	9301      	str	r3, [sp, #4]
 800c696:	f10a 0a08 	add.w	sl, sl, #8
 800c69a:	e7c8      	b.n	800c62e <__ssprint_r+0x1a>
 800c69c:	464a      	mov	r2, r9
 800c69e:	6921      	ldr	r1, [r4, #16]
 800c6a0:	f7fc fffa 	bl	8009698 <memcpy>
 800c6a4:	89a2      	ldrh	r2, [r4, #12]
 800c6a6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800c6aa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c6ae:	81a2      	strh	r2, [r4, #12]
 800c6b0:	6126      	str	r6, [r4, #16]
 800c6b2:	444e      	add	r6, r9
 800c6b4:	6026      	str	r6, [r4, #0]
 800c6b6:	465e      	mov	r6, fp
 800c6b8:	6165      	str	r5, [r4, #20]
 800c6ba:	eba5 0509 	sub.w	r5, r5, r9
 800c6be:	60a5      	str	r5, [r4, #8]
 800c6c0:	455e      	cmp	r6, fp
 800c6c2:	d900      	bls.n	800c6c6 <__ssprint_r+0xb2>
 800c6c4:	465e      	mov	r6, fp
 800c6c6:	4632      	mov	r2, r6
 800c6c8:	9901      	ldr	r1, [sp, #4]
 800c6ca:	6820      	ldr	r0, [r4, #0]
 800c6cc:	f7ff fdce 	bl	800c26c <memmove>
 800c6d0:	68a2      	ldr	r2, [r4, #8]
 800c6d2:	1b92      	subs	r2, r2, r6
 800c6d4:	60a2      	str	r2, [r4, #8]
 800c6d6:	6822      	ldr	r2, [r4, #0]
 800c6d8:	4432      	add	r2, r6
 800c6da:	6022      	str	r2, [r4, #0]
 800c6dc:	68ba      	ldr	r2, [r7, #8]
 800c6de:	eba2 030b 	sub.w	r3, r2, fp
 800c6e2:	60bb      	str	r3, [r7, #8]
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d1d1      	bne.n	800c68c <__ssprint_r+0x78>
 800c6e8:	2000      	movs	r0, #0
 800c6ea:	6078      	str	r0, [r7, #4]
 800c6ec:	b003      	add	sp, #12
 800c6ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6f2:	462a      	mov	r2, r5
 800c6f4:	4640      	mov	r0, r8
 800c6f6:	f7ff fde5 	bl	800c2c4 <_realloc_r>
 800c6fa:	4606      	mov	r6, r0
 800c6fc:	2800      	cmp	r0, #0
 800c6fe:	d1d7      	bne.n	800c6b0 <__ssprint_r+0x9c>
 800c700:	4640      	mov	r0, r8
 800c702:	6921      	ldr	r1, [r4, #16]
 800c704:	f7fc fc2a 	bl	8008f5c <_free_r>
 800c708:	e7b3      	b.n	800c672 <__ssprint_r+0x5e>

0800c70a <__swbuf_r>:
 800c70a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c70c:	460e      	mov	r6, r1
 800c70e:	4614      	mov	r4, r2
 800c710:	4605      	mov	r5, r0
 800c712:	b118      	cbz	r0, 800c71c <__swbuf_r+0x12>
 800c714:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c716:	b90b      	cbnz	r3, 800c71c <__swbuf_r+0x12>
 800c718:	f7fc fb90 	bl	8008e3c <__sinit>
 800c71c:	69a3      	ldr	r3, [r4, #24]
 800c71e:	60a3      	str	r3, [r4, #8]
 800c720:	89a3      	ldrh	r3, [r4, #12]
 800c722:	0719      	lsls	r1, r3, #28
 800c724:	d529      	bpl.n	800c77a <__swbuf_r+0x70>
 800c726:	6923      	ldr	r3, [r4, #16]
 800c728:	b33b      	cbz	r3, 800c77a <__swbuf_r+0x70>
 800c72a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c72e:	b2f6      	uxtb	r6, r6
 800c730:	049a      	lsls	r2, r3, #18
 800c732:	4637      	mov	r7, r6
 800c734:	d52a      	bpl.n	800c78c <__swbuf_r+0x82>
 800c736:	6823      	ldr	r3, [r4, #0]
 800c738:	6920      	ldr	r0, [r4, #16]
 800c73a:	1a18      	subs	r0, r3, r0
 800c73c:	6963      	ldr	r3, [r4, #20]
 800c73e:	4283      	cmp	r3, r0
 800c740:	dc04      	bgt.n	800c74c <__swbuf_r+0x42>
 800c742:	4621      	mov	r1, r4
 800c744:	4628      	mov	r0, r5
 800c746:	f7fc fb0d 	bl	8008d64 <_fflush_r>
 800c74a:	b9e0      	cbnz	r0, 800c786 <__swbuf_r+0x7c>
 800c74c:	68a3      	ldr	r3, [r4, #8]
 800c74e:	3b01      	subs	r3, #1
 800c750:	60a3      	str	r3, [r4, #8]
 800c752:	6823      	ldr	r3, [r4, #0]
 800c754:	1c5a      	adds	r2, r3, #1
 800c756:	6022      	str	r2, [r4, #0]
 800c758:	701e      	strb	r6, [r3, #0]
 800c75a:	6962      	ldr	r2, [r4, #20]
 800c75c:	1c43      	adds	r3, r0, #1
 800c75e:	429a      	cmp	r2, r3
 800c760:	d004      	beq.n	800c76c <__swbuf_r+0x62>
 800c762:	89a3      	ldrh	r3, [r4, #12]
 800c764:	07db      	lsls	r3, r3, #31
 800c766:	d506      	bpl.n	800c776 <__swbuf_r+0x6c>
 800c768:	2e0a      	cmp	r6, #10
 800c76a:	d104      	bne.n	800c776 <__swbuf_r+0x6c>
 800c76c:	4621      	mov	r1, r4
 800c76e:	4628      	mov	r0, r5
 800c770:	f7fc faf8 	bl	8008d64 <_fflush_r>
 800c774:	b938      	cbnz	r0, 800c786 <__swbuf_r+0x7c>
 800c776:	4638      	mov	r0, r7
 800c778:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c77a:	4621      	mov	r1, r4
 800c77c:	4628      	mov	r0, r5
 800c77e:	f7fb fbbf 	bl	8007f00 <__swsetup_r>
 800c782:	2800      	cmp	r0, #0
 800c784:	d0d1      	beq.n	800c72a <__swbuf_r+0x20>
 800c786:	f04f 37ff 	mov.w	r7, #4294967295
 800c78a:	e7f4      	b.n	800c776 <__swbuf_r+0x6c>
 800c78c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c790:	81a3      	strh	r3, [r4, #12]
 800c792:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c794:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c798:	6663      	str	r3, [r4, #100]	; 0x64
 800c79a:	e7cc      	b.n	800c736 <__swbuf_r+0x2c>

0800c79c <_wcrtomb_r>:
 800c79c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c79e:	4c09      	ldr	r4, [pc, #36]	; (800c7c4 <_wcrtomb_r+0x28>)
 800c7a0:	4605      	mov	r5, r0
 800c7a2:	461e      	mov	r6, r3
 800c7a4:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800c7a8:	b085      	sub	sp, #20
 800c7aa:	b909      	cbnz	r1, 800c7b0 <_wcrtomb_r+0x14>
 800c7ac:	460a      	mov	r2, r1
 800c7ae:	a901      	add	r1, sp, #4
 800c7b0:	47b8      	blx	r7
 800c7b2:	1c43      	adds	r3, r0, #1
 800c7b4:	bf01      	itttt	eq
 800c7b6:	2300      	moveq	r3, #0
 800c7b8:	6033      	streq	r3, [r6, #0]
 800c7ba:	238a      	moveq	r3, #138	; 0x8a
 800c7bc:	602b      	streq	r3, [r5, #0]
 800c7be:	b005      	add	sp, #20
 800c7c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7c2:	bf00      	nop
 800c7c4:	20000894 	.word	0x20000894

0800c7c8 <__ascii_wctomb>:
 800c7c8:	4603      	mov	r3, r0
 800c7ca:	4608      	mov	r0, r1
 800c7cc:	b141      	cbz	r1, 800c7e0 <__ascii_wctomb+0x18>
 800c7ce:	2aff      	cmp	r2, #255	; 0xff
 800c7d0:	d904      	bls.n	800c7dc <__ascii_wctomb+0x14>
 800c7d2:	228a      	movs	r2, #138	; 0x8a
 800c7d4:	f04f 30ff 	mov.w	r0, #4294967295
 800c7d8:	601a      	str	r2, [r3, #0]
 800c7da:	4770      	bx	lr
 800c7dc:	2001      	movs	r0, #1
 800c7de:	700a      	strb	r2, [r1, #0]
 800c7e0:	4770      	bx	lr

0800c7e2 <abort>:
 800c7e2:	2006      	movs	r0, #6
 800c7e4:	b508      	push	{r3, lr}
 800c7e6:	f000 f82d 	bl	800c844 <raise>
 800c7ea:	2001      	movs	r0, #1
 800c7ec:	f7f6 fee9 	bl	80035c2 <_exit>

0800c7f0 <_raise_r>:
 800c7f0:	291f      	cmp	r1, #31
 800c7f2:	b538      	push	{r3, r4, r5, lr}
 800c7f4:	4604      	mov	r4, r0
 800c7f6:	460d      	mov	r5, r1
 800c7f8:	d904      	bls.n	800c804 <_raise_r+0x14>
 800c7fa:	2316      	movs	r3, #22
 800c7fc:	6003      	str	r3, [r0, #0]
 800c7fe:	f04f 30ff 	mov.w	r0, #4294967295
 800c802:	bd38      	pop	{r3, r4, r5, pc}
 800c804:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800c808:	b112      	cbz	r2, 800c810 <_raise_r+0x20>
 800c80a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c80e:	b94b      	cbnz	r3, 800c824 <_raise_r+0x34>
 800c810:	4620      	mov	r0, r4
 800c812:	f000 f831 	bl	800c878 <_getpid_r>
 800c816:	462a      	mov	r2, r5
 800c818:	4601      	mov	r1, r0
 800c81a:	4620      	mov	r0, r4
 800c81c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c820:	f000 b818 	b.w	800c854 <_kill_r>
 800c824:	2b01      	cmp	r3, #1
 800c826:	d00a      	beq.n	800c83e <_raise_r+0x4e>
 800c828:	1c59      	adds	r1, r3, #1
 800c82a:	d103      	bne.n	800c834 <_raise_r+0x44>
 800c82c:	2316      	movs	r3, #22
 800c82e:	6003      	str	r3, [r0, #0]
 800c830:	2001      	movs	r0, #1
 800c832:	e7e6      	b.n	800c802 <_raise_r+0x12>
 800c834:	2400      	movs	r4, #0
 800c836:	4628      	mov	r0, r5
 800c838:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c83c:	4798      	blx	r3
 800c83e:	2000      	movs	r0, #0
 800c840:	e7df      	b.n	800c802 <_raise_r+0x12>
	...

0800c844 <raise>:
 800c844:	4b02      	ldr	r3, [pc, #8]	; (800c850 <raise+0xc>)
 800c846:	4601      	mov	r1, r0
 800c848:	6818      	ldr	r0, [r3, #0]
 800c84a:	f7ff bfd1 	b.w	800c7f0 <_raise_r>
 800c84e:	bf00      	nop
 800c850:	20000054 	.word	0x20000054

0800c854 <_kill_r>:
 800c854:	b538      	push	{r3, r4, r5, lr}
 800c856:	2300      	movs	r3, #0
 800c858:	4d06      	ldr	r5, [pc, #24]	; (800c874 <_kill_r+0x20>)
 800c85a:	4604      	mov	r4, r0
 800c85c:	4608      	mov	r0, r1
 800c85e:	4611      	mov	r1, r2
 800c860:	602b      	str	r3, [r5, #0]
 800c862:	f7f6 fe9e 	bl	80035a2 <_kill>
 800c866:	1c43      	adds	r3, r0, #1
 800c868:	d102      	bne.n	800c870 <_kill_r+0x1c>
 800c86a:	682b      	ldr	r3, [r5, #0]
 800c86c:	b103      	cbz	r3, 800c870 <_kill_r+0x1c>
 800c86e:	6023      	str	r3, [r4, #0]
 800c870:	bd38      	pop	{r3, r4, r5, pc}
 800c872:	bf00      	nop
 800c874:	2000644c 	.word	0x2000644c

0800c878 <_getpid_r>:
 800c878:	f7f6 be8c 	b.w	8003594 <_getpid>

0800c87c <_init>:
 800c87c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c87e:	bf00      	nop
 800c880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c882:	bc08      	pop	{r3}
 800c884:	469e      	mov	lr, r3
 800c886:	4770      	bx	lr

0800c888 <_fini>:
 800c888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c88a:	bf00      	nop
 800c88c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c88e:	bc08      	pop	{r3}
 800c890:	469e      	mov	lr, r3
 800c892:	4770      	bx	lr
