Timing Violation Report Max Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Sat Mar 14 14:39:40 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.736
  Slack (ns):              2.135
  Arrival (ns):           10.014
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 2
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.728
  Slack (ns):              2.154
  Arrival (ns):            9.995
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 3
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.681
  Slack (ns):              2.207
  Arrival (ns):            9.942
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 4
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.740
  Slack (ns):              2.219
  Arrival (ns):           10.018
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 5
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.659
  Slack (ns):              2.222
  Arrival (ns):            9.927
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[6]:EN
  Delay (ns):              3.615
  Slack (ns):              2.224
  Arrival (ns):           10.565
  Required (ns):          12.789
  Operating Conditions: slow_lv_ht

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[6]:EN
  Delay (ns):              3.612
  Slack (ns):              2.227
  Arrival (ns):           10.562
  Required (ns):          12.789
  Operating Conditions: slow_lv_ht

Path 8
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.726
  Slack (ns):              2.232
  Arrival (ns):           10.004
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 9
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              6.721
  Slack (ns):              2.234
  Arrival (ns):            9.999
  Required (ns):          12.233
  Operating Conditions: slow_lv_lt

Path 10
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.732
  Slack (ns):              2.238
  Arrival (ns):            9.999
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 11
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.625
  Slack (ns):              2.246
  Arrival (ns):            9.903
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 12
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.700
  Slack (ns):              2.246
  Arrival (ns):            9.978
  Required (ns):          12.224
  Operating Conditions: slow_lv_lt

Path 13
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[16]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.634
  Slack (ns):              2.248
  Arrival (ns):            9.901
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 14
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.718
  Slack (ns):              2.251
  Arrival (ns):            9.985
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 15
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[13]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.630
  Slack (ns):              2.252
  Arrival (ns):            9.897
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 16
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              6.713
  Slack (ns):              2.253
  Arrival (ns):            9.980
  Required (ns):          12.233
  Operating Conditions: slow_lv_lt

Path 17
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.618
  Slack (ns):              2.253
  Arrival (ns):            9.896
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 18
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.702
  Slack (ns):              2.254
  Arrival (ns):            9.980
  Required (ns):          12.234
  Operating Conditions: slow_lv_lt

Path 19
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.610
  Slack (ns):              2.261
  Arrival (ns):            9.888
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 20
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.610
  Slack (ns):              2.262
  Arrival (ns):            9.887
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[6]:EN
  Delay (ns):              3.575
  Slack (ns):              2.264
  Arrival (ns):           10.525
  Required (ns):          12.789
  Operating Conditions: slow_lv_ht

Path 22
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[65]:D
  Delay (ns):              6.694
  Slack (ns):              2.265
  Arrival (ns):            9.972
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 23
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.692
  Slack (ns):              2.265
  Arrival (ns):            9.959
  Required (ns):          12.224
  Operating Conditions: slow_lv_lt

Path 24
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[52]:D
  Delay (ns):              6.686
  Slack (ns):              2.267
  Arrival (ns):            9.964
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 25
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              6.691
  Slack (ns):              2.268
  Arrival (ns):            9.969
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 26
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.613
  Slack (ns):              2.268
  Arrival (ns):            9.881
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 27
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.694
  Slack (ns):              2.273
  Arrival (ns):            9.961
  Required (ns):          12.234
  Operating Conditions: slow_lv_lt

Path 28
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.602
  Slack (ns):              2.274
  Arrival (ns):            9.875
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 29
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[58]:D
  Delay (ns):              6.680
  Slack (ns):              2.276
  Arrival (ns):            9.958
  Required (ns):          12.234
  Operating Conditions: slow_lv_lt

Path 30
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[54]:D
  Delay (ns):              6.672
  Slack (ns):              2.283
  Arrival (ns):            9.950
  Required (ns):          12.233
  Operating Conditions: slow_lv_lt

Path 31
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[65]:D
  Delay (ns):              6.686
  Slack (ns):              2.284
  Arrival (ns):            9.953
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 32
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[11]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.590
  Slack (ns):              2.285
  Arrival (ns):            9.864
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 33
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[52]:D
  Delay (ns):              6.678
  Slack (ns):              2.286
  Arrival (ns):            9.945
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 34
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              6.683
  Slack (ns):              2.287
  Arrival (ns):            9.950
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 35
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.685
  Slack (ns):              2.291
  Arrival (ns):            9.946
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 36
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[7]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.588
  Slack (ns):              2.294
  Arrival (ns):            9.855
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 37
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[58]:D
  Delay (ns):              6.672
  Slack (ns):              2.295
  Arrival (ns):            9.939
  Required (ns):          12.234
  Operating Conditions: slow_lv_lt

Path 38
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[54]:D
  Delay (ns):              6.664
  Slack (ns):              2.302
  Arrival (ns):            9.931
  Required (ns):          12.233
  Operating Conditions: slow_lv_lt

Path 39
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[57]:D
  Delay (ns):              6.653
  Slack (ns):              2.302
  Arrival (ns):            9.931
  Required (ns):          12.233
  Operating Conditions: slow_lv_lt

Path 40
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.567
  Slack (ns):              2.304
  Arrival (ns):            9.845
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 41
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.671
  Slack (ns):              2.304
  Arrival (ns):            9.932
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 42
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.663
  Slack (ns):              2.306
  Arrival (ns):            9.931
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 43
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              6.666
  Slack (ns):              2.306
  Arrival (ns):            9.927
  Required (ns):          12.233
  Operating Conditions: slow_lv_lt

Path 44
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[7]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.574
  Slack (ns):              2.307
  Arrival (ns):            9.842
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 45
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.572
  Slack (ns):              2.316
  Arrival (ns):            9.833
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 46
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.645
  Slack (ns):              2.318
  Arrival (ns):            9.906
  Required (ns):          12.224
  Operating Conditions: slow_lv_lt

Path 47
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.649
  Slack (ns):              2.319
  Arrival (ns):            9.917
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 48
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[55]:D
  Delay (ns):              6.637
  Slack (ns):              2.321
  Arrival (ns):            9.915
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 49
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              6.644
  Slack (ns):              2.321
  Arrival (ns):            9.912
  Required (ns):          12.233
  Operating Conditions: slow_lv_lt

Path 50
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[57]:D
  Delay (ns):              6.645
  Slack (ns):              2.321
  Arrival (ns):            9.912
  Required (ns):          12.233
  Operating Conditions: slow_lv_lt

Path 51
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.547
  Slack (ns):              2.324
  Arrival (ns):            9.825
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 52
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.553
  Slack (ns):              2.324
  Arrival (ns):            9.825
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 53
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.647
  Slack (ns):              2.326
  Arrival (ns):            9.908
  Required (ns):          12.234
  Operating Conditions: slow_lv_lt

Path 54
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.629
  Slack (ns):              2.330
  Arrival (ns):            9.907
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 55
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[16]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.638
  Slack (ns):              2.332
  Arrival (ns):            9.905
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 56
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.623
  Slack (ns):              2.333
  Arrival (ns):            9.891
  Required (ns):          12.224
  Operating Conditions: slow_lv_lt

Path 57
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[13]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.634
  Slack (ns):              2.336
  Arrival (ns):            9.901
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 58
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[49]:D
  Delay (ns):              6.617
  Slack (ns):              2.336
  Arrival (ns):            9.895
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 59
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.539
  Slack (ns):              2.337
  Arrival (ns):            9.811
  Required (ns):          12.148
  Operating Conditions: slow_lv_lt

Path 60
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.534
  Slack (ns):              2.337
  Arrival (ns):            9.812
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 61
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.622
  Slack (ns):              2.337
  Arrival (ns):            9.900
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 62
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[65]:D
  Delay (ns):              6.639
  Slack (ns):              2.337
  Arrival (ns):            9.900
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 63
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              6.534
  Slack (ns):              2.339
  Arrival (ns):            9.806
  Required (ns):          12.145
  Operating Conditions: slow_lv_lt

Path 64
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[52]:D
  Delay (ns):              6.631
  Slack (ns):              2.339
  Arrival (ns):            9.892
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 65
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              6.636
  Slack (ns):              2.340
  Arrival (ns):            9.897
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 66
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[55]:D
  Delay (ns):              6.629
  Slack (ns):              2.340
  Arrival (ns):            9.896
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 67
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.625
  Slack (ns):              2.341
  Arrival (ns):            9.893
  Required (ns):          12.234
  Operating Conditions: slow_lv_lt

Path 68
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.534
  Slack (ns):              2.343
  Arrival (ns):            9.806
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 69
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.615
  Slack (ns):              2.343
  Arrival (ns):            9.893
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 70
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[16]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.624
  Slack (ns):              2.345
  Arrival (ns):            9.891
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 71
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.614
  Slack (ns):              2.345
  Arrival (ns):            9.892
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 72
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.537
  Slack (ns):              2.345
  Arrival (ns):            9.804
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/mr_reload_sm[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.629
  Slack (ns):              2.345
  Arrival (ns):           10.585
  Required (ns):          12.930
  Operating Conditions: slow_lv_ht

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mpr_mode_cs[6]:EN
  Delay (ns):              3.495
  Slack (ns):              2.345
  Arrival (ns):           10.444
  Required (ns):          12.789
  Operating Conditions: slow_lv_ht

Path 75
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              6.610
  Slack (ns):              2.345
  Arrival (ns):            9.888
  Required (ns):          12.233
  Operating Conditions: slow_lv_lt

Path 76
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.614
  Slack (ns):              2.346
  Arrival (ns):            9.891
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/mr_reload_sm[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[3]:D
  Delay (ns):              3.629
  Slack (ns):              2.346
  Arrival (ns):           10.585
  Required (ns):          12.931
  Operating Conditions: slow_lv_ht

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/mr_reload_sm[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.629
  Slack (ns):              2.346
  Arrival (ns):           10.585
  Required (ns):          12.931
  Operating Conditions: slow_lv_ht

Path 79
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[16]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              6.619
  Slack (ns):              2.347
  Arrival (ns):            9.886
  Required (ns):          12.233
  Operating Conditions: slow_lv_lt

Path 80
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[58]:D
  Delay (ns):              6.625
  Slack (ns):              2.348
  Arrival (ns):            9.886
  Required (ns):          12.234
  Operating Conditions: slow_lv_lt

Path 81
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[13]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.620
  Slack (ns):              2.349
  Arrival (ns):            9.887
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 82
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.608
  Slack (ns):              2.350
  Arrival (ns):            9.886
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 83
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.513
  Slack (ns):              2.351
  Arrival (ns):            9.785
  Required (ns):          12.136
  Operating Conditions: slow_lv_lt

Path 84
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[13]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              6.615
  Slack (ns):              2.351
  Arrival (ns):            9.882
  Required (ns):          12.233
  Operating Conditions: slow_lv_lt

Path 85
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[65]:D
  Delay (ns):              6.617
  Slack (ns):              2.352
  Arrival (ns):            9.885
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 86
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.617
  Slack (ns):              2.352
  Arrival (ns):            9.885
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 87
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.525
  Slack (ns):              2.352
  Arrival (ns):            9.797
  Required (ns):          12.149
  Operating Conditions: slow_lv_lt

Path 88
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              6.603
  Slack (ns):              2.352
  Arrival (ns):            9.881
  Required (ns):          12.233
  Operating Conditions: slow_lv_lt

Path 89
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[52]:D
  Delay (ns):              6.609
  Slack (ns):              2.354
  Arrival (ns):            9.877
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 90
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[54]:D
  Delay (ns):              6.617
  Slack (ns):              2.355
  Arrival (ns):            9.878
  Required (ns):          12.233
  Operating Conditions: slow_lv_lt

Path 91
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[49]:D
  Delay (ns):              6.609
  Slack (ns):              2.355
  Arrival (ns):            9.876
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 92
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              6.614
  Slack (ns):              2.355
  Arrival (ns):            9.882
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 93
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.520
  Slack (ns):              2.356
  Arrival (ns):            9.792
  Required (ns):          12.148
  Operating Conditions: slow_lv_lt

Path 94
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.589
  Slack (ns):              2.357
  Arrival (ns):            9.867
  Required (ns):          12.224
  Operating Conditions: slow_lv_lt

Path 95
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              6.515
  Slack (ns):              2.358
  Arrival (ns):            9.787
  Required (ns):          12.145
  Operating Conditions: slow_lv_lt

Path 96
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.600
  Slack (ns):              2.358
  Arrival (ns):            9.878
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 97
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.606
  Slack (ns):              2.358
  Arrival (ns):            9.879
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 98
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[16]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.598
  Slack (ns):              2.359
  Arrival (ns):            9.865
  Required (ns):          12.224
  Operating Conditions: slow_lv_lt

Path 99
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.515
  Slack (ns):              2.359
  Arrival (ns):            9.787
  Required (ns):          12.146
  Operating Conditions: slow_lv_lt

Path 100
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.600
  Slack (ns):              2.359
  Arrival (ns):            9.877
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

