#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* UART_SABERTOOTH_IntClock */
#define UART_SABERTOOTH_IntClock__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define UART_SABERTOOTH_IntClock__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define UART_SABERTOOTH_IntClock__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define UART_SABERTOOTH_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_SABERTOOTH_IntClock__INDEX 0x05u
#define UART_SABERTOOTH_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_SABERTOOTH_IntClock__PM_ACT_MSK 0x20u
#define UART_SABERTOOTH_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_SABERTOOTH_IntClock__PM_STBY_MSK 0x20u

/* ADC_DelSig_1_Ext_CP_Clk */
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* UART_SABERTOOTH_BUART */
#define UART_SABERTOOTH_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define UART_SABERTOOTH_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define UART_SABERTOOTH_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define UART_SABERTOOTH_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define UART_SABERTOOTH_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_SABERTOOTH_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define UART_SABERTOOTH_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define UART_SABERTOOTH_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define UART_SABERTOOTH_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB12_A0
#define UART_SABERTOOTH_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB12_A1
#define UART_SABERTOOTH_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define UART_SABERTOOTH_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB12_D0
#define UART_SABERTOOTH_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB12_D1
#define UART_SABERTOOTH_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_SABERTOOTH_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define UART_SABERTOOTH_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB12_F0
#define UART_SABERTOOTH_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB12_F1
#define UART_SABERTOOTH_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_SABERTOOTH_BUART_sTX_TxSts__0__POS 0
#define UART_SABERTOOTH_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_SABERTOOTH_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define UART_SABERTOOTH_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_SABERTOOTH_BUART_sTX_TxSts__1__POS 1
#define UART_SABERTOOTH_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_SABERTOOTH_BUART_sTX_TxSts__2__POS 2
#define UART_SABERTOOTH_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_SABERTOOTH_BUART_sTX_TxSts__3__POS 3
#define UART_SABERTOOTH_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_SABERTOOTH_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB11_MSK
#define UART_SABERTOOTH_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_SABERTOOTH_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB11_ST
#define UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB04_A0
#define UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB04_A1
#define UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB04_D0
#define UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB04_D1
#define UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB04_F0
#define UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB04_F1
#define UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL

/* ADC_DelSig_1_theACLK */
#define ADC_DelSig_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_1_theACLK__INDEX 0x00u
#define ADC_DelSig_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_1_theACLK__PM_STBY_MSK 0x01u

/* ArmRetracted_switch */
#define ArmRetracted_switch__0__MASK 0x01u
#define ArmRetracted_switch__0__PC CYREG_PRT0_PC0
#define ArmRetracted_switch__0__PORT 0u
#define ArmRetracted_switch__0__SHIFT 0
#define ArmRetracted_switch__AG CYREG_PRT0_AG
#define ArmRetracted_switch__AMUX CYREG_PRT0_AMUX
#define ArmRetracted_switch__BIE CYREG_PRT0_BIE
#define ArmRetracted_switch__BIT_MASK CYREG_PRT0_BIT_MASK
#define ArmRetracted_switch__BYP CYREG_PRT0_BYP
#define ArmRetracted_switch__CTL CYREG_PRT0_CTL
#define ArmRetracted_switch__DM0 CYREG_PRT0_DM0
#define ArmRetracted_switch__DM1 CYREG_PRT0_DM1
#define ArmRetracted_switch__DM2 CYREG_PRT0_DM2
#define ArmRetracted_switch__DR CYREG_PRT0_DR
#define ArmRetracted_switch__INP_DIS CYREG_PRT0_INP_DIS
#define ArmRetracted_switch__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ArmRetracted_switch__LCD_EN CYREG_PRT0_LCD_EN
#define ArmRetracted_switch__MASK 0x01u
#define ArmRetracted_switch__PORT 0u
#define ArmRetracted_switch__PRT CYREG_PRT0_PRT
#define ArmRetracted_switch__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ArmRetracted_switch__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ArmRetracted_switch__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ArmRetracted_switch__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ArmRetracted_switch__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ArmRetracted_switch__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ArmRetracted_switch__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ArmRetracted_switch__PS CYREG_PRT0_PS
#define ArmRetracted_switch__SHIFT 0
#define ArmRetracted_switch__SLW CYREG_PRT0_SLW

/* UART_RBTQ1_IntClock */
#define UART_RBTQ1_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_RBTQ1_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_RBTQ1_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_RBTQ1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_RBTQ1_IntClock__INDEX 0x02u
#define UART_RBTQ1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_RBTQ1_IntClock__PM_ACT_MSK 0x04u
#define UART_RBTQ1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_RBTQ1_IntClock__PM_STBY_MSK 0x04u

/* UART_RBTQ2_IntClock */
#define UART_RBTQ2_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define UART_RBTQ2_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define UART_RBTQ2_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define UART_RBTQ2_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_RBTQ2_IntClock__INDEX 0x03u
#define UART_RBTQ2_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_RBTQ2_IntClock__PM_ACT_MSK 0x08u
#define UART_RBTQ2_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_RBTQ2_IntClock__PM_STBY_MSK 0x08u

/* ArmExtended_switch */
#define ArmExtended_switch__0__MASK 0x02u
#define ArmExtended_switch__0__PC CYREG_PRT0_PC1
#define ArmExtended_switch__0__PORT 0u
#define ArmExtended_switch__0__SHIFT 1
#define ArmExtended_switch__AG CYREG_PRT0_AG
#define ArmExtended_switch__AMUX CYREG_PRT0_AMUX
#define ArmExtended_switch__BIE CYREG_PRT0_BIE
#define ArmExtended_switch__BIT_MASK CYREG_PRT0_BIT_MASK
#define ArmExtended_switch__BYP CYREG_PRT0_BYP
#define ArmExtended_switch__CTL CYREG_PRT0_CTL
#define ArmExtended_switch__DM0 CYREG_PRT0_DM0
#define ArmExtended_switch__DM1 CYREG_PRT0_DM1
#define ArmExtended_switch__DM2 CYREG_PRT0_DM2
#define ArmExtended_switch__DR CYREG_PRT0_DR
#define ArmExtended_switch__INP_DIS CYREG_PRT0_INP_DIS
#define ArmExtended_switch__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ArmExtended_switch__LCD_EN CYREG_PRT0_LCD_EN
#define ArmExtended_switch__MASK 0x02u
#define ArmExtended_switch__PORT 0u
#define ArmExtended_switch__PRT CYREG_PRT0_PRT
#define ArmExtended_switch__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ArmExtended_switch__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ArmExtended_switch__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ArmExtended_switch__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ArmExtended_switch__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ArmExtended_switch__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ArmExtended_switch__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ArmExtended_switch__PS CYREG_PRT0_PS
#define ArmExtended_switch__SHIFT 1
#define ArmExtended_switch__SLW CYREG_PRT0_SLW

/* ADC_DelSig_1_DSM4 */
#define ADC_DelSig_1_DSM4__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM4__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM4__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM4__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM4__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM4__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM4__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM4__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM4__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM4__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM4__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM4__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM4__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM4__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM4__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM4__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM4__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM4__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM4__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM4__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM4__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM4__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM4__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM4__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM4__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM4__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM4__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM4__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM4__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM4__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM4__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM4__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM4__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM4__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM4__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM4__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM4__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM4__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM4__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM4__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM4__TST1 CYREG_DSM0_TST1

/* ADC_DelSig_1_DEC */
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_1_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_1_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_1_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_1_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_1_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_1_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_1_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_IRQ */
#define ADC_DelSig_1_IRQ__ES2_PATCH 0u
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_INTC_CLR_EN3
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_INTC_CLR_PD3
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_INTC_PRIOR29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_INTC_SET_EN3
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_INTC_SET_PD3
#define ADC_DelSig_1_IRQ__INTC_VECT (CYREG_INTC_VECT_MBASE+0x3Au)

/* Timer_1_TimerUDB */
#define Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB12_MSK
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB12_ST
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define Timer_1_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define Timer_1_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B0_UDB08_A0
#define Timer_1_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B0_UDB08_A1
#define Timer_1_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define Timer_1_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B0_UDB08_D0
#define Timer_1_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B0_UDB08_D1
#define Timer_1_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define Timer_1_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B0_UDB08_F0
#define Timer_1_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B0_UDB08_F1
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define Timer_1_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define Timer_1_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B0_UDB09_A0
#define Timer_1_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B0_UDB09_A1
#define Timer_1_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define Timer_1_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B0_UDB09_D0
#define Timer_1_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B0_UDB09_D1
#define Timer_1_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define Timer_1_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B0_UDB09_F0
#define Timer_1_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B0_UDB09_F1
#define Timer_1_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define Timer_1_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define Timer_1_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B0_UDB10_A0
#define Timer_1_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B0_UDB10_A1
#define Timer_1_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define Timer_1_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B0_UDB10_D0
#define Timer_1_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B0_UDB10_D1
#define Timer_1_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define Timer_1_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B0_UDB10_F0
#define Timer_1_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B0_UDB10_F1
#define Timer_1_TimerUDB_sT32_timerdp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define Timer_1_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define Timer_1_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B0_UDB11_A0
#define Timer_1_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B0_UDB11_A1
#define Timer_1_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define Timer_1_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B0_UDB11_D0
#define Timer_1_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B0_UDB11_D1
#define Timer_1_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Timer_1_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define Timer_1_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B0_UDB11_F0
#define Timer_1_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B0_UDB11_F1

/* UART_RBTQ1_BUART */
#define UART_RBTQ1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_RBTQ1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define UART_RBTQ1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define UART_RBTQ1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_RBTQ1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_RBTQ1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_RBTQ1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define UART_RBTQ1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define UART_RBTQ1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define UART_RBTQ1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_RBTQ1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define UART_RBTQ1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define UART_RBTQ1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define UART_RBTQ1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define UART_RBTQ1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define UART_RBTQ1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define UART_RBTQ1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define UART_RBTQ1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define UART_RBTQ1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_RBTQ1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define UART_RBTQ1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define UART_RBTQ1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define UART_RBTQ1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define UART_RBTQ1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_RBTQ1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define UART_RBTQ1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_RBTQ1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define UART_RBTQ1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define UART_RBTQ1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define UART_RBTQ1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define UART_RBTQ1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_RBTQ1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define UART_RBTQ1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define UART_RBTQ1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define UART_RBTQ1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB03_A0
#define UART_RBTQ1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB03_A1
#define UART_RBTQ1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define UART_RBTQ1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB03_D0
#define UART_RBTQ1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB03_D1
#define UART_RBTQ1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_RBTQ1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define UART_RBTQ1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB03_F0
#define UART_RBTQ1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB03_F1
#define UART_RBTQ1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_RBTQ1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_RBTQ1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_RBTQ1_BUART_sRX_RxSts__3__POS 3
#define UART_RBTQ1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_RBTQ1_BUART_sRX_RxSts__4__POS 4
#define UART_RBTQ1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_RBTQ1_BUART_sRX_RxSts__5__POS 5
#define UART_RBTQ1_BUART_sRX_RxSts__MASK 0x38u
#define UART_RBTQ1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB07_MSK
#define UART_RBTQ1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_RBTQ1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB07_ST
#define UART_RBTQ1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define UART_RBTQ1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define UART_RBTQ1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define UART_RBTQ1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define UART_RBTQ1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_RBTQ1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define UART_RBTQ1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define UART_RBTQ1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define UART_RBTQ1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB00_A0
#define UART_RBTQ1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB00_A1
#define UART_RBTQ1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define UART_RBTQ1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB00_D0
#define UART_RBTQ1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB00_D1
#define UART_RBTQ1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_RBTQ1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define UART_RBTQ1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB00_F0
#define UART_RBTQ1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB00_F1
#define UART_RBTQ1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_RBTQ1_BUART_sTX_TxSts__0__POS 0
#define UART_RBTQ1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_RBTQ1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define UART_RBTQ1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_RBTQ1_BUART_sTX_TxSts__1__POS 1
#define UART_RBTQ1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_RBTQ1_BUART_sTX_TxSts__2__POS 2
#define UART_RBTQ1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_RBTQ1_BUART_sTX_TxSts__3__POS 3
#define UART_RBTQ1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_RBTQ1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB00_MSK
#define UART_RBTQ1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_RBTQ1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB00_ST
#define UART_RBTQ1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_RBTQ1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB15_A0
#define UART_RBTQ1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB15_A1
#define UART_RBTQ1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_RBTQ1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB15_D0
#define UART_RBTQ1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB15_D1
#define UART_RBTQ1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_RBTQ1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_RBTQ1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB15_F0
#define UART_RBTQ1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB15_F1

/* UART_RBTQ2_BUART */
#define UART_RBTQ2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_RBTQ2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define UART_RBTQ2_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB04_MSK
#define UART_RBTQ2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_RBTQ2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_RBTQ2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_RBTQ2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define UART_RBTQ2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define UART_RBTQ2_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB04_ST
#define UART_RBTQ2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_RBTQ2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define UART_RBTQ2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define UART_RBTQ2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define UART_RBTQ2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define UART_RBTQ2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define UART_RBTQ2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define UART_RBTQ2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define UART_RBTQ2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define UART_RBTQ2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_RBTQ2_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB04_CTL
#define UART_RBTQ2_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define UART_RBTQ2_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB04_CTL
#define UART_RBTQ2_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define UART_RBTQ2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_RBTQ2_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB04_MSK
#define UART_RBTQ2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_RBTQ2_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define UART_RBTQ2_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define UART_RBTQ2_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define UART_RBTQ2_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define UART_RBTQ2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_RBTQ2_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define UART_RBTQ2_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define UART_RBTQ2_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define UART_RBTQ2_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB05_A0
#define UART_RBTQ2_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB05_A1
#define UART_RBTQ2_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define UART_RBTQ2_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB05_D0
#define UART_RBTQ2_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB05_D1
#define UART_RBTQ2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_RBTQ2_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define UART_RBTQ2_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB05_F0
#define UART_RBTQ2_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB05_F1
#define UART_RBTQ2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_RBTQ2_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define UART_RBTQ2_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_RBTQ2_BUART_sRX_RxSts__3__POS 3
#define UART_RBTQ2_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_RBTQ2_BUART_sRX_RxSts__4__POS 4
#define UART_RBTQ2_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_RBTQ2_BUART_sRX_RxSts__5__POS 5
#define UART_RBTQ2_BUART_sRX_RxSts__MASK 0x38u
#define UART_RBTQ2_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB05_MSK
#define UART_RBTQ2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_RBTQ2_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB05_ST
#define UART_RBTQ2_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define UART_RBTQ2_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define UART_RBTQ2_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define UART_RBTQ2_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define UART_RBTQ2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_RBTQ2_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define UART_RBTQ2_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define UART_RBTQ2_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define UART_RBTQ2_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB14_A0
#define UART_RBTQ2_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB14_A1
#define UART_RBTQ2_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define UART_RBTQ2_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB14_D0
#define UART_RBTQ2_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB14_D1
#define UART_RBTQ2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_RBTQ2_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define UART_RBTQ2_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB14_F0
#define UART_RBTQ2_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB14_F1
#define UART_RBTQ2_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_RBTQ2_BUART_sTX_TxSts__0__POS 0
#define UART_RBTQ2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_RBTQ2_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define UART_RBTQ2_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_RBTQ2_BUART_sTX_TxSts__1__POS 1
#define UART_RBTQ2_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_RBTQ2_BUART_sTX_TxSts__2__POS 2
#define UART_RBTQ2_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_RBTQ2_BUART_sTX_TxSts__3__POS 3
#define UART_RBTQ2_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_RBTQ2_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB14_MSK
#define UART_RBTQ2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_RBTQ2_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB14_ST
#define UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB13_A0
#define UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB13_A1
#define UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB13_D0
#define UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB13_D1
#define UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB13_F0
#define UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB13_F1

/* ArmRetractedInt */
#define ArmRetractedInt__ES2_PATCH 0u
#define ArmRetractedInt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define ArmRetractedInt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define ArmRetractedInt__INTC_MASK 0x02u
#define ArmRetractedInt__INTC_NUMBER 1u
#define ArmRetractedInt__INTC_PRIOR_NUM 7u
#define ArmRetractedInt__INTC_PRIOR_REG CYREG_INTC_PRIOR1
#define ArmRetractedInt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define ArmRetractedInt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define ArmRetractedInt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x02u)

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x04u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x10u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x10u

/* ArmExtendedInt */
#define ArmExtendedInt__ES2_PATCH 0u
#define ArmExtendedInt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define ArmExtendedInt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define ArmExtendedInt__INTC_MASK 0x01u
#define ArmExtendedInt__INTC_NUMBER 0u
#define ArmExtendedInt__INTC_PRIOR_NUM 7u
#define ArmExtendedInt__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define ArmExtendedInt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define ArmExtendedInt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define ArmExtendedInt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00u)

/* RC_ReceiverBus */
#define RC_ReceiverBus__0__AG CYREG_PRT2_AG
#define RC_ReceiverBus__0__AMUX CYREG_PRT2_AMUX
#define RC_ReceiverBus__0__BIE CYREG_PRT2_BIE
#define RC_ReceiverBus__0__BIT_MASK CYREG_PRT2_BIT_MASK
#define RC_ReceiverBus__0__BYP CYREG_PRT2_BYP
#define RC_ReceiverBus__0__CTL CYREG_PRT2_CTL
#define RC_ReceiverBus__0__DM0 CYREG_PRT2_DM0
#define RC_ReceiverBus__0__DM1 CYREG_PRT2_DM1
#define RC_ReceiverBus__0__DM2 CYREG_PRT2_DM2
#define RC_ReceiverBus__0__DR CYREG_PRT2_DR
#define RC_ReceiverBus__0__INP_DIS CYREG_PRT2_INP_DIS
#define RC_ReceiverBus__0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RC_ReceiverBus__0__LCD_EN CYREG_PRT2_LCD_EN
#define RC_ReceiverBus__0__MASK 0x20u
#define RC_ReceiverBus__0__PC CYREG_PRT2_PC5
#define RC_ReceiverBus__0__PORT 2u
#define RC_ReceiverBus__0__PRT CYREG_PRT2_PRT
#define RC_ReceiverBus__0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RC_ReceiverBus__0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RC_ReceiverBus__0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RC_ReceiverBus__0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RC_ReceiverBus__0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RC_ReceiverBus__0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RC_ReceiverBus__0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RC_ReceiverBus__0__PS CYREG_PRT2_PS
#define RC_ReceiverBus__0__SHIFT 5
#define RC_ReceiverBus__0__SLW CYREG_PRT2_SLW
#define RC_ReceiverBus__1__AG CYREG_PRT2_AG
#define RC_ReceiverBus__1__AMUX CYREG_PRT2_AMUX
#define RC_ReceiverBus__1__BIE CYREG_PRT2_BIE
#define RC_ReceiverBus__1__BIT_MASK CYREG_PRT2_BIT_MASK
#define RC_ReceiverBus__1__BYP CYREG_PRT2_BYP
#define RC_ReceiverBus__1__CTL CYREG_PRT2_CTL
#define RC_ReceiverBus__1__DM0 CYREG_PRT2_DM0
#define RC_ReceiverBus__1__DM1 CYREG_PRT2_DM1
#define RC_ReceiverBus__1__DM2 CYREG_PRT2_DM2
#define RC_ReceiverBus__1__DR CYREG_PRT2_DR
#define RC_ReceiverBus__1__INP_DIS CYREG_PRT2_INP_DIS
#define RC_ReceiverBus__1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RC_ReceiverBus__1__LCD_EN CYREG_PRT2_LCD_EN
#define RC_ReceiverBus__1__MASK 0x40u
#define RC_ReceiverBus__1__PC CYREG_PRT2_PC6
#define RC_ReceiverBus__1__PORT 2u
#define RC_ReceiverBus__1__PRT CYREG_PRT2_PRT
#define RC_ReceiverBus__1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RC_ReceiverBus__1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RC_ReceiverBus__1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RC_ReceiverBus__1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RC_ReceiverBus__1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RC_ReceiverBus__1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RC_ReceiverBus__1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RC_ReceiverBus__1__PS CYREG_PRT2_PS
#define RC_ReceiverBus__1__SHIFT 6
#define RC_ReceiverBus__1__SLW CYREG_PRT2_SLW
#define RC_ReceiverBus__2__AG CYREG_PRT2_AG
#define RC_ReceiverBus__2__AMUX CYREG_PRT2_AMUX
#define RC_ReceiverBus__2__BIE CYREG_PRT2_BIE
#define RC_ReceiverBus__2__BIT_MASK CYREG_PRT2_BIT_MASK
#define RC_ReceiverBus__2__BYP CYREG_PRT2_BYP
#define RC_ReceiverBus__2__CTL CYREG_PRT2_CTL
#define RC_ReceiverBus__2__DM0 CYREG_PRT2_DM0
#define RC_ReceiverBus__2__DM1 CYREG_PRT2_DM1
#define RC_ReceiverBus__2__DM2 CYREG_PRT2_DM2
#define RC_ReceiverBus__2__DR CYREG_PRT2_DR
#define RC_ReceiverBus__2__INP_DIS CYREG_PRT2_INP_DIS
#define RC_ReceiverBus__2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RC_ReceiverBus__2__LCD_EN CYREG_PRT2_LCD_EN
#define RC_ReceiverBus__2__MASK 0x80u
#define RC_ReceiverBus__2__PC CYREG_PRT2_PC7
#define RC_ReceiverBus__2__PORT 2u
#define RC_ReceiverBus__2__PRT CYREG_PRT2_PRT
#define RC_ReceiverBus__2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RC_ReceiverBus__2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RC_ReceiverBus__2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RC_ReceiverBus__2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RC_ReceiverBus__2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RC_ReceiverBus__2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RC_ReceiverBus__2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RC_ReceiverBus__2__PS CYREG_PRT2_PS
#define RC_ReceiverBus__2__SHIFT 7
#define RC_ReceiverBus__2__SLW CYREG_PRT2_SLW
#define RC_ReceiverBus__3__AG CYREG_PRT6_AG
#define RC_ReceiverBus__3__AMUX CYREG_PRT6_AMUX
#define RC_ReceiverBus__3__BIE CYREG_PRT6_BIE
#define RC_ReceiverBus__3__BIT_MASK CYREG_PRT6_BIT_MASK
#define RC_ReceiverBus__3__BYP CYREG_PRT6_BYP
#define RC_ReceiverBus__3__CTL CYREG_PRT6_CTL
#define RC_ReceiverBus__3__DM0 CYREG_PRT6_DM0
#define RC_ReceiverBus__3__DM1 CYREG_PRT6_DM1
#define RC_ReceiverBus__3__DM2 CYREG_PRT6_DM2
#define RC_ReceiverBus__3__DR CYREG_PRT6_DR
#define RC_ReceiverBus__3__INP_DIS CYREG_PRT6_INP_DIS
#define RC_ReceiverBus__3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define RC_ReceiverBus__3__LCD_EN CYREG_PRT6_LCD_EN
#define RC_ReceiverBus__3__MASK 0x10u
#define RC_ReceiverBus__3__PC CYREG_PRT6_PC4
#define RC_ReceiverBus__3__PORT 6u
#define RC_ReceiverBus__3__PRT CYREG_PRT6_PRT
#define RC_ReceiverBus__3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define RC_ReceiverBus__3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define RC_ReceiverBus__3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define RC_ReceiverBus__3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define RC_ReceiverBus__3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define RC_ReceiverBus__3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define RC_ReceiverBus__3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define RC_ReceiverBus__3__PS CYREG_PRT6_PS
#define RC_ReceiverBus__3__SHIFT 4
#define RC_ReceiverBus__3__SLW CYREG_PRT6_SLW
#define RC_ReceiverBus__4__AG CYREG_PRT6_AG
#define RC_ReceiverBus__4__AMUX CYREG_PRT6_AMUX
#define RC_ReceiverBus__4__BIE CYREG_PRT6_BIE
#define RC_ReceiverBus__4__BIT_MASK CYREG_PRT6_BIT_MASK
#define RC_ReceiverBus__4__BYP CYREG_PRT6_BYP
#define RC_ReceiverBus__4__CTL CYREG_PRT6_CTL
#define RC_ReceiverBus__4__DM0 CYREG_PRT6_DM0
#define RC_ReceiverBus__4__DM1 CYREG_PRT6_DM1
#define RC_ReceiverBus__4__DM2 CYREG_PRT6_DM2
#define RC_ReceiverBus__4__DR CYREG_PRT6_DR
#define RC_ReceiverBus__4__INP_DIS CYREG_PRT6_INP_DIS
#define RC_ReceiverBus__4__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define RC_ReceiverBus__4__LCD_EN CYREG_PRT6_LCD_EN
#define RC_ReceiverBus__4__MASK 0x20u
#define RC_ReceiverBus__4__PC CYREG_PRT6_PC5
#define RC_ReceiverBus__4__PORT 6u
#define RC_ReceiverBus__4__PRT CYREG_PRT6_PRT
#define RC_ReceiverBus__4__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define RC_ReceiverBus__4__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define RC_ReceiverBus__4__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define RC_ReceiverBus__4__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define RC_ReceiverBus__4__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define RC_ReceiverBus__4__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define RC_ReceiverBus__4__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define RC_ReceiverBus__4__PS CYREG_PRT6_PS
#define RC_ReceiverBus__4__SHIFT 5
#define RC_ReceiverBus__4__SLW CYREG_PRT6_SLW
#define RC_ReceiverBus__5__AG CYREG_PRT6_AG
#define RC_ReceiverBus__5__AMUX CYREG_PRT6_AMUX
#define RC_ReceiverBus__5__BIE CYREG_PRT6_BIE
#define RC_ReceiverBus__5__BIT_MASK CYREG_PRT6_BIT_MASK
#define RC_ReceiverBus__5__BYP CYREG_PRT6_BYP
#define RC_ReceiverBus__5__CTL CYREG_PRT6_CTL
#define RC_ReceiverBus__5__DM0 CYREG_PRT6_DM0
#define RC_ReceiverBus__5__DM1 CYREG_PRT6_DM1
#define RC_ReceiverBus__5__DM2 CYREG_PRT6_DM2
#define RC_ReceiverBus__5__DR CYREG_PRT6_DR
#define RC_ReceiverBus__5__INP_DIS CYREG_PRT6_INP_DIS
#define RC_ReceiverBus__5__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define RC_ReceiverBus__5__LCD_EN CYREG_PRT6_LCD_EN
#define RC_ReceiverBus__5__MASK 0x40u
#define RC_ReceiverBus__5__PC CYREG_PRT6_PC6
#define RC_ReceiverBus__5__PORT 6u
#define RC_ReceiverBus__5__PRT CYREG_PRT6_PRT
#define RC_ReceiverBus__5__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define RC_ReceiverBus__5__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define RC_ReceiverBus__5__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define RC_ReceiverBus__5__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define RC_ReceiverBus__5__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define RC_ReceiverBus__5__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define RC_ReceiverBus__5__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define RC_ReceiverBus__5__PS CYREG_PRT6_PS
#define RC_ReceiverBus__5__SHIFT 6
#define RC_ReceiverBus__5__SLW CYREG_PRT6_SLW
#define RC_ReceiverBus__6__AG CYREG_PRT6_AG
#define RC_ReceiverBus__6__AMUX CYREG_PRT6_AMUX
#define RC_ReceiverBus__6__BIE CYREG_PRT6_BIE
#define RC_ReceiverBus__6__BIT_MASK CYREG_PRT6_BIT_MASK
#define RC_ReceiverBus__6__BYP CYREG_PRT6_BYP
#define RC_ReceiverBus__6__CTL CYREG_PRT6_CTL
#define RC_ReceiverBus__6__DM0 CYREG_PRT6_DM0
#define RC_ReceiverBus__6__DM1 CYREG_PRT6_DM1
#define RC_ReceiverBus__6__DM2 CYREG_PRT6_DM2
#define RC_ReceiverBus__6__DR CYREG_PRT6_DR
#define RC_ReceiverBus__6__INP_DIS CYREG_PRT6_INP_DIS
#define RC_ReceiverBus__6__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define RC_ReceiverBus__6__LCD_EN CYREG_PRT6_LCD_EN
#define RC_ReceiverBus__6__MASK 0x80u
#define RC_ReceiverBus__6__PC CYREG_PRT6_PC7
#define RC_ReceiverBus__6__PORT 6u
#define RC_ReceiverBus__6__PRT CYREG_PRT6_PRT
#define RC_ReceiverBus__6__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define RC_ReceiverBus__6__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define RC_ReceiverBus__6__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define RC_ReceiverBus__6__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define RC_ReceiverBus__6__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define RC_ReceiverBus__6__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define RC_ReceiverBus__6__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define RC_ReceiverBus__6__PS CYREG_PRT6_PS
#define RC_ReceiverBus__6__SHIFT 7
#define RC_ReceiverBus__6__SLW CYREG_PRT6_SLW

/* buzzerControl */
#define buzzerControl_Sync_ctrl_reg__0__MASK 0x01u
#define buzzerControl_Sync_ctrl_reg__0__POS 0
#define buzzerControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define buzzerControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define buzzerControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define buzzerControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define buzzerControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define buzzerControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define buzzerControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define buzzerControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define buzzerControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define buzzerControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define buzzerControl_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB09_CTL
#define buzzerControl_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define buzzerControl_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB09_CTL
#define buzzerControl_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define buzzerControl_Sync_ctrl_reg__MASK 0x01u
#define buzzerControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define buzzerControl_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB09_MSK
#define buzzerControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL

/* Comp_1_ctComp */
#define Comp_1_ctComp__CLK CYREG_CMP1_CLK
#define Comp_1_ctComp__CMP_MASK 0x02u
#define Comp_1_ctComp__CMP_NUMBER 1u
#define Comp_1_ctComp__CR CYREG_CMP1_CR
#define Comp_1_ctComp__LUT__CR CYREG_LUT1_CR
#define Comp_1_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_1_ctComp__LUT__MSK_MASK 0x02u
#define Comp_1_ctComp__LUT__MSK_SHIFT 1
#define Comp_1_ctComp__LUT__MX CYREG_LUT1_MX
#define Comp_1_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_1_ctComp__LUT__SR_MASK 0x02u
#define Comp_1_ctComp__LUT__SR_SHIFT 1
#define Comp_1_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_1_ctComp__PM_ACT_MSK 0x02u
#define Comp_1_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_1_ctComp__PM_STBY_MSK 0x02u
#define Comp_1_ctComp__SW0 CYREG_CMP1_SW0
#define Comp_1_ctComp__SW2 CYREG_CMP1_SW2
#define Comp_1_ctComp__SW3 CYREG_CMP1_SW3
#define Comp_1_ctComp__SW4 CYREG_CMP1_SW4
#define Comp_1_ctComp__SW6 CYREG_CMP1_SW6
#define Comp_1_ctComp__TR0 CYREG_CMP1_TR0
#define Comp_1_ctComp__TR1 CYREG_CMP1_TR1
#define Comp_1_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP1_TR0
#define Comp_1_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
#define Comp_1_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP1_TR1
#define Comp_1_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
#define Comp_1_ctComp__WRK CYREG_CMP_WRK
#define Comp_1_ctComp__WRK_MASK 0x02u
#define Comp_1_ctComp__WRK_SHIFT 1

/* Tx_Sabertooth */
#define Tx_Sabertooth__0__MASK 0x20u
#define Tx_Sabertooth__0__PC CYREG_PRT3_PC5
#define Tx_Sabertooth__0__PORT 3u
#define Tx_Sabertooth__0__SHIFT 5
#define Tx_Sabertooth__AG CYREG_PRT3_AG
#define Tx_Sabertooth__AMUX CYREG_PRT3_AMUX
#define Tx_Sabertooth__BIE CYREG_PRT3_BIE
#define Tx_Sabertooth__BIT_MASK CYREG_PRT3_BIT_MASK
#define Tx_Sabertooth__BYP CYREG_PRT3_BYP
#define Tx_Sabertooth__CTL CYREG_PRT3_CTL
#define Tx_Sabertooth__DM0 CYREG_PRT3_DM0
#define Tx_Sabertooth__DM1 CYREG_PRT3_DM1
#define Tx_Sabertooth__DM2 CYREG_PRT3_DM2
#define Tx_Sabertooth__DR CYREG_PRT3_DR
#define Tx_Sabertooth__INP_DIS CYREG_PRT3_INP_DIS
#define Tx_Sabertooth__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Tx_Sabertooth__LCD_EN CYREG_PRT3_LCD_EN
#define Tx_Sabertooth__MASK 0x20u
#define Tx_Sabertooth__PORT 3u
#define Tx_Sabertooth__PRT CYREG_PRT3_PRT
#define Tx_Sabertooth__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Tx_Sabertooth__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Tx_Sabertooth__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Tx_Sabertooth__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Tx_Sabertooth__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Tx_Sabertooth__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Tx_Sabertooth__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Tx_Sabertooth__PS CYREG_PRT3_PS
#define Tx_Sabertooth__SHIFT 5
#define Tx_Sabertooth__SLW CYREG_PRT3_SLW

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB01_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB01_ST
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB01_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB01_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB01_MSK
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB02_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB02_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB02_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB02_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB02_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB02_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB06_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB06_ST
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB08_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB08_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB06_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB06_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB06_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB06_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB06_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB06_F1

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x01u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x02u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x02u

/* BATT_LOGIC */
#define BATT_LOGIC__0__MASK 0x01u
#define BATT_LOGIC__0__PC CYREG_PRT3_PC0
#define BATT_LOGIC__0__PORT 3u
#define BATT_LOGIC__0__SHIFT 0
#define BATT_LOGIC__AG CYREG_PRT3_AG
#define BATT_LOGIC__AMUX CYREG_PRT3_AMUX
#define BATT_LOGIC__BIE CYREG_PRT3_BIE
#define BATT_LOGIC__BIT_MASK CYREG_PRT3_BIT_MASK
#define BATT_LOGIC__BYP CYREG_PRT3_BYP
#define BATT_LOGIC__CTL CYREG_PRT3_CTL
#define BATT_LOGIC__DM0 CYREG_PRT3_DM0
#define BATT_LOGIC__DM1 CYREG_PRT3_DM1
#define BATT_LOGIC__DM2 CYREG_PRT3_DM2
#define BATT_LOGIC__DR CYREG_PRT3_DR
#define BATT_LOGIC__INP_DIS CYREG_PRT3_INP_DIS
#define BATT_LOGIC__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define BATT_LOGIC__LCD_EN CYREG_PRT3_LCD_EN
#define BATT_LOGIC__MASK 0x01u
#define BATT_LOGIC__PORT 3u
#define BATT_LOGIC__PRT CYREG_PRT3_PRT
#define BATT_LOGIC__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define BATT_LOGIC__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define BATT_LOGIC__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define BATT_LOGIC__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define BATT_LOGIC__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define BATT_LOGIC__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define BATT_LOGIC__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define BATT_LOGIC__PS CYREG_PRT3_PS
#define BATT_LOGIC__SHIFT 0
#define BATT_LOGIC__SLW CYREG_PRT3_SLW

/* BATT_MOTOR */
#define BATT_MOTOR__0__MASK 0x02u
#define BATT_MOTOR__0__PC CYREG_PRT3_PC1
#define BATT_MOTOR__0__PORT 3u
#define BATT_MOTOR__0__SHIFT 1
#define BATT_MOTOR__AG CYREG_PRT3_AG
#define BATT_MOTOR__AMUX CYREG_PRT3_AMUX
#define BATT_MOTOR__BIE CYREG_PRT3_BIE
#define BATT_MOTOR__BIT_MASK CYREG_PRT3_BIT_MASK
#define BATT_MOTOR__BYP CYREG_PRT3_BYP
#define BATT_MOTOR__CTL CYREG_PRT3_CTL
#define BATT_MOTOR__DM0 CYREG_PRT3_DM0
#define BATT_MOTOR__DM1 CYREG_PRT3_DM1
#define BATT_MOTOR__DM2 CYREG_PRT3_DM2
#define BATT_MOTOR__DR CYREG_PRT3_DR
#define BATT_MOTOR__INP_DIS CYREG_PRT3_INP_DIS
#define BATT_MOTOR__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define BATT_MOTOR__LCD_EN CYREG_PRT3_LCD_EN
#define BATT_MOTOR__MASK 0x02u
#define BATT_MOTOR__PORT 3u
#define BATT_MOTOR__PRT CYREG_PRT3_PRT
#define BATT_MOTOR__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define BATT_MOTOR__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define BATT_MOTOR__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define BATT_MOTOR__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define BATT_MOTOR__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define BATT_MOTOR__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define BATT_MOTOR__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define BATT_MOTOR__PS CYREG_PRT3_PS
#define BATT_MOTOR__SHIFT 1
#define BATT_MOTOR__SLW CYREG_PRT3_SLW

/* LaunchSol */
#define LaunchSol__0__MASK 0x08u
#define LaunchSol__0__PC CYREG_PRT4_PC3
#define LaunchSol__0__PORT 4u
#define LaunchSol__0__SHIFT 3
#define LaunchSol__AG CYREG_PRT4_AG
#define LaunchSol__AMUX CYREG_PRT4_AMUX
#define LaunchSol__BIE CYREG_PRT4_BIE
#define LaunchSol__BIT_MASK CYREG_PRT4_BIT_MASK
#define LaunchSol__BYP CYREG_PRT4_BYP
#define LaunchSol__CTL CYREG_PRT4_CTL
#define LaunchSol__DM0 CYREG_PRT4_DM0
#define LaunchSol__DM1 CYREG_PRT4_DM1
#define LaunchSol__DM2 CYREG_PRT4_DM2
#define LaunchSol__DR CYREG_PRT4_DR
#define LaunchSol__INP_DIS CYREG_PRT4_INP_DIS
#define LaunchSol__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LaunchSol__LCD_EN CYREG_PRT4_LCD_EN
#define LaunchSol__MASK 0x08u
#define LaunchSol__PORT 4u
#define LaunchSol__PRT CYREG_PRT4_PRT
#define LaunchSol__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LaunchSol__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LaunchSol__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LaunchSol__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LaunchSol__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LaunchSol__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LaunchSol__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LaunchSol__PS CYREG_PRT4_PS
#define LaunchSol__SHIFT 3
#define LaunchSol__SLW CYREG_PRT4_SLW

/* nerf_fire */
#define nerf_fire__0__MASK 0x80u
#define nerf_fire__0__PC CYREG_PRT0_PC7
#define nerf_fire__0__PORT 0u
#define nerf_fire__0__SHIFT 7
#define nerf_fire__AG CYREG_PRT0_AG
#define nerf_fire__AMUX CYREG_PRT0_AMUX
#define nerf_fire__BIE CYREG_PRT0_BIE
#define nerf_fire__BIT_MASK CYREG_PRT0_BIT_MASK
#define nerf_fire__BYP CYREG_PRT0_BYP
#define nerf_fire__CTL CYREG_PRT0_CTL
#define nerf_fire__DM0 CYREG_PRT0_DM0
#define nerf_fire__DM1 CYREG_PRT0_DM1
#define nerf_fire__DM2 CYREG_PRT0_DM2
#define nerf_fire__DR CYREG_PRT0_DR
#define nerf_fire__INP_DIS CYREG_PRT0_INP_DIS
#define nerf_fire__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define nerf_fire__LCD_EN CYREG_PRT0_LCD_EN
#define nerf_fire__MASK 0x80u
#define nerf_fire__PORT 0u
#define nerf_fire__PRT CYREG_PRT0_PRT
#define nerf_fire__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define nerf_fire__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define nerf_fire__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define nerf_fire__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define nerf_fire__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define nerf_fire__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define nerf_fire__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define nerf_fire__PS CYREG_PRT0_PS
#define nerf_fire__SHIFT 7
#define nerf_fire__SLW CYREG_PRT0_SLW

/* nerf_reed */
#define nerf_reed__0__MASK 0x20u
#define nerf_reed__0__PC CYREG_PRT5_PC5
#define nerf_reed__0__PORT 5u
#define nerf_reed__0__SHIFT 5
#define nerf_reed__AG CYREG_PRT5_AG
#define nerf_reed__AMUX CYREG_PRT5_AMUX
#define nerf_reed__BIE CYREG_PRT5_BIE
#define nerf_reed__BIT_MASK CYREG_PRT5_BIT_MASK
#define nerf_reed__BYP CYREG_PRT5_BYP
#define nerf_reed__CTL CYREG_PRT5_CTL
#define nerf_reed__DM0 CYREG_PRT5_DM0
#define nerf_reed__DM1 CYREG_PRT5_DM1
#define nerf_reed__DM2 CYREG_PRT5_DM2
#define nerf_reed__DR CYREG_PRT5_DR
#define nerf_reed__INP_DIS CYREG_PRT5_INP_DIS
#define nerf_reed__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define nerf_reed__LCD_EN CYREG_PRT5_LCD_EN
#define nerf_reed__MASK 0x20u
#define nerf_reed__PORT 5u
#define nerf_reed__PRT CYREG_PRT5_PRT
#define nerf_reed__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define nerf_reed__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define nerf_reed__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define nerf_reed__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define nerf_reed__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define nerf_reed__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define nerf_reed__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define nerf_reed__PS CYREG_PRT5_PS
#define nerf_reed__SHIFT 5
#define nerf_reed__SLW CYREG_PRT5_SLW

/* Reset_Ref */
#define Reset_Ref__0__MASK 0x40u
#define Reset_Ref__0__PC CYREG_PRT5_PC6
#define Reset_Ref__0__PORT 5u
#define Reset_Ref__0__SHIFT 6
#define Reset_Ref__AG CYREG_PRT5_AG
#define Reset_Ref__AMUX CYREG_PRT5_AMUX
#define Reset_Ref__BIE CYREG_PRT5_BIE
#define Reset_Ref__BIT_MASK CYREG_PRT5_BIT_MASK
#define Reset_Ref__BYP CYREG_PRT5_BYP
#define Reset_Ref__CTL CYREG_PRT5_CTL
#define Reset_Ref__DM0 CYREG_PRT5_DM0
#define Reset_Ref__DM1 CYREG_PRT5_DM1
#define Reset_Ref__DM2 CYREG_PRT5_DM2
#define Reset_Ref__DR CYREG_PRT5_DR
#define Reset_Ref__INP_DIS CYREG_PRT5_INP_DIS
#define Reset_Ref__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Reset_Ref__LCD_EN CYREG_PRT5_LCD_EN
#define Reset_Ref__MASK 0x40u
#define Reset_Ref__PORT 5u
#define Reset_Ref__PRT CYREG_PRT5_PRT
#define Reset_Ref__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Reset_Ref__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Reset_Ref__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Reset_Ref__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Reset_Ref__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Reset_Ref__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Reset_Ref__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Reset_Ref__PS CYREG_PRT5_PS
#define Reset_Ref__SHIFT 6
#define Reset_Ref__SLW CYREG_PRT5_SLW

/* Actuator */
#define Actuator__0__MASK 0x10u
#define Actuator__0__PC CYREG_PRT3_PC4
#define Actuator__0__PORT 3u
#define Actuator__0__SHIFT 4
#define Actuator__AG CYREG_PRT3_AG
#define Actuator__AMUX CYREG_PRT3_AMUX
#define Actuator__BIE CYREG_PRT3_BIE
#define Actuator__BIT_MASK CYREG_PRT3_BIT_MASK
#define Actuator__BYP CYREG_PRT3_BYP
#define Actuator__CTL CYREG_PRT3_CTL
#define Actuator__DM0 CYREG_PRT3_DM0
#define Actuator__DM1 CYREG_PRT3_DM1
#define Actuator__DM2 CYREG_PRT3_DM2
#define Actuator__DR CYREG_PRT3_DR
#define Actuator__INP_DIS CYREG_PRT3_INP_DIS
#define Actuator__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Actuator__LCD_EN CYREG_PRT3_LCD_EN
#define Actuator__MASK 0x10u
#define Actuator__PORT 3u
#define Actuator__PRT CYREG_PRT3_PRT
#define Actuator__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Actuator__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Actuator__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Actuator__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Actuator__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Actuator__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Actuator__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Actuator__PS CYREG_PRT3_PS
#define Actuator__SHIFT 4
#define Actuator__SLW CYREG_PRT3_SLW

/* external */
#define external__0__MASK 0x04u
#define external__0__PC CYREG_PRT0_PC2
#define external__0__PORT 0u
#define external__0__SHIFT 2
#define external__AG CYREG_PRT0_AG
#define external__AMUX CYREG_PRT0_AMUX
#define external__BIE CYREG_PRT0_BIE
#define external__BIT_MASK CYREG_PRT0_BIT_MASK
#define external__BYP CYREG_PRT0_BYP
#define external__CTL CYREG_PRT0_CTL
#define external__DM0 CYREG_PRT0_DM0
#define external__DM1 CYREG_PRT0_DM1
#define external__DM2 CYREG_PRT0_DM2
#define external__DR CYREG_PRT0_DR
#define external__INP_DIS CYREG_PRT0_INP_DIS
#define external__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define external__LCD_EN CYREG_PRT0_LCD_EN
#define external__MASK 0x04u
#define external__PORT 0u
#define external__PRT CYREG_PRT0_PRT
#define external__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define external__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define external__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define external__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define external__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define external__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define external__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define external__PS CYREG_PRT0_PS
#define external__SHIFT 2
#define external__SLW CYREG_PRT0_SLW

/* isr_RC1N */
#define isr_RC1N__ES2_PATCH 0u
#define isr_RC1N__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isr_RC1N__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isr_RC1N__INTC_MASK 0x04u
#define isr_RC1N__INTC_NUMBER 2u
#define isr_RC1N__INTC_PRIOR_NUM 6u
#define isr_RC1N__INTC_PRIOR_REG CYREG_INTC_PRIOR2
#define isr_RC1N__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isr_RC1N__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isr_RC1N__INTC_VECT (CYREG_INTC_VECT_MBASE+0x04u)

/* isr_RC1P */
#define isr_RC1P__ES2_PATCH 0u
#define isr_RC1P__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isr_RC1P__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isr_RC1P__INTC_MASK 0x08u
#define isr_RC1P__INTC_NUMBER 3u
#define isr_RC1P__INTC_PRIOR_NUM 5u
#define isr_RC1P__INTC_PRIOR_REG CYREG_INTC_PRIOR3
#define isr_RC1P__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isr_RC1P__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isr_RC1P__INTC_VECT (CYREG_INTC_VECT_MBASE+0x06u)

/* isr_RC2N */
#define isr_RC2N__ES2_PATCH 0u
#define isr_RC2N__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isr_RC2N__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isr_RC2N__INTC_MASK 0x10u
#define isr_RC2N__INTC_NUMBER 4u
#define isr_RC2N__INTC_PRIOR_NUM 6u
#define isr_RC2N__INTC_PRIOR_REG CYREG_INTC_PRIOR4
#define isr_RC2N__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isr_RC2N__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isr_RC2N__INTC_VECT (CYREG_INTC_VECT_MBASE+0x08u)

/* isr_RC2P */
#define isr_RC2P__ES2_PATCH 0u
#define isr_RC2P__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isr_RC2P__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isr_RC2P__INTC_MASK 0x20u
#define isr_RC2P__INTC_NUMBER 5u
#define isr_RC2P__INTC_PRIOR_NUM 5u
#define isr_RC2P__INTC_PRIOR_REG CYREG_INTC_PRIOR5
#define isr_RC2P__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isr_RC2P__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isr_RC2P__INTC_VECT (CYREG_INTC_VECT_MBASE+0x0Au)

/* isr_RC3N */
#define isr_RC3N__ES2_PATCH 0u
#define isr_RC3N__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isr_RC3N__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isr_RC3N__INTC_MASK 0x40u
#define isr_RC3N__INTC_NUMBER 6u
#define isr_RC3N__INTC_PRIOR_NUM 6u
#define isr_RC3N__INTC_PRIOR_REG CYREG_INTC_PRIOR6
#define isr_RC3N__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isr_RC3N__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isr_RC3N__INTC_VECT (CYREG_INTC_VECT_MBASE+0x0Cu)

/* isr_RC3P */
#define isr_RC3P__ES2_PATCH 0u
#define isr_RC3P__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isr_RC3P__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isr_RC3P__INTC_MASK 0x80u
#define isr_RC3P__INTC_NUMBER 7u
#define isr_RC3P__INTC_PRIOR_NUM 5u
#define isr_RC3P__INTC_PRIOR_REG CYREG_INTC_PRIOR7
#define isr_RC3P__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isr_RC3P__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isr_RC3P__INTC_VECT (CYREG_INTC_VECT_MBASE+0x0Eu)

/* isr_RC4N */
#define isr_RC4N__ES2_PATCH 0u
#define isr_RC4N__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define isr_RC4N__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define isr_RC4N__INTC_MASK 0x01u
#define isr_RC4N__INTC_NUMBER 8u
#define isr_RC4N__INTC_PRIOR_NUM 6u
#define isr_RC4N__INTC_PRIOR_REG CYREG_INTC_PRIOR8
#define isr_RC4N__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define isr_RC4N__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define isr_RC4N__INTC_VECT (CYREG_INTC_VECT_MBASE+0x10u)

/* isr_RC4P */
#define isr_RC4P__ES2_PATCH 0u
#define isr_RC4P__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define isr_RC4P__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define isr_RC4P__INTC_MASK 0x02u
#define isr_RC4P__INTC_NUMBER 9u
#define isr_RC4P__INTC_PRIOR_NUM 5u
#define isr_RC4P__INTC_PRIOR_REG CYREG_INTC_PRIOR9
#define isr_RC4P__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define isr_RC4P__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define isr_RC4P__INTC_VECT (CYREG_INTC_VECT_MBASE+0x12u)

/* isr_RC5N */
#define isr_RC5N__ES2_PATCH 0u
#define isr_RC5N__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define isr_RC5N__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define isr_RC5N__INTC_MASK 0x04u
#define isr_RC5N__INTC_NUMBER 10u
#define isr_RC5N__INTC_PRIOR_NUM 6u
#define isr_RC5N__INTC_PRIOR_REG CYREG_INTC_PRIOR10
#define isr_RC5N__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define isr_RC5N__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define isr_RC5N__INTC_VECT (CYREG_INTC_VECT_MBASE+0x14u)

/* isr_RC5P */
#define isr_RC5P__ES2_PATCH 0u
#define isr_RC5P__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define isr_RC5P__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define isr_RC5P__INTC_MASK 0x08u
#define isr_RC5P__INTC_NUMBER 11u
#define isr_RC5P__INTC_PRIOR_NUM 5u
#define isr_RC5P__INTC_PRIOR_REG CYREG_INTC_PRIOR11
#define isr_RC5P__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define isr_RC5P__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define isr_RC5P__INTC_VECT (CYREG_INTC_VECT_MBASE+0x16u)

/* isr_RC6N */
#define isr_RC6N__ES2_PATCH 0u
#define isr_RC6N__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define isr_RC6N__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define isr_RC6N__INTC_MASK 0x10u
#define isr_RC6N__INTC_NUMBER 12u
#define isr_RC6N__INTC_PRIOR_NUM 6u
#define isr_RC6N__INTC_PRIOR_REG CYREG_INTC_PRIOR12
#define isr_RC6N__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define isr_RC6N__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define isr_RC6N__INTC_VECT (CYREG_INTC_VECT_MBASE+0x18u)

/* isr_RC6P */
#define isr_RC6P__ES2_PATCH 0u
#define isr_RC6P__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define isr_RC6P__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define isr_RC6P__INTC_MASK 0x20u
#define isr_RC6P__INTC_NUMBER 13u
#define isr_RC6P__INTC_PRIOR_NUM 5u
#define isr_RC6P__INTC_PRIOR_REG CYREG_INTC_PRIOR13
#define isr_RC6P__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define isr_RC6P__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define isr_RC6P__INTC_VECT (CYREG_INTC_VECT_MBASE+0x1Au)

/* isr_RC7N */
#define isr_RC7N__ES2_PATCH 0u
#define isr_RC7N__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define isr_RC7N__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define isr_RC7N__INTC_MASK 0x40u
#define isr_RC7N__INTC_NUMBER 14u
#define isr_RC7N__INTC_PRIOR_NUM 6u
#define isr_RC7N__INTC_PRIOR_REG CYREG_INTC_PRIOR14
#define isr_RC7N__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define isr_RC7N__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define isr_RC7N__INTC_VECT (CYREG_INTC_VECT_MBASE+0x1Cu)

/* isr_RC7P */
#define isr_RC7P__ES2_PATCH 0u
#define isr_RC7P__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define isr_RC7P__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define isr_RC7P__INTC_MASK 0x80u
#define isr_RC7P__INTC_NUMBER 15u
#define isr_RC7P__INTC_PRIOR_NUM 5u
#define isr_RC7P__INTC_PRIOR_REG CYREG_INTC_PRIOR15
#define isr_RC7P__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define isr_RC7P__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define isr_RC7P__INTC_VECT (CYREG_INTC_VECT_MBASE+0x1Eu)

/* nerf_int */
#define nerf_int__ES2_PATCH 0u
#define nerf_int__INTC_CLR_EN_REG CYREG_INTC_CLR_EN2
#define nerf_int__INTC_CLR_PD_REG CYREG_INTC_CLR_PD2
#define nerf_int__INTC_MASK 0x02u
#define nerf_int__INTC_NUMBER 17u
#define nerf_int__INTC_PRIOR_NUM 7u
#define nerf_int__INTC_PRIOR_REG CYREG_INTC_PRIOR17
#define nerf_int__INTC_SET_EN_REG CYREG_INTC_SET_EN2
#define nerf_int__INTC_SET_PD_REG CYREG_INTC_SET_PD2
#define nerf_int__INTC_VECT (CYREG_INTC_VECT_MBASE+0x22u)

/* Rx_RBTQ1 */
#define Rx_RBTQ1__0__MASK 0x02u
#define Rx_RBTQ1__0__PC CYREG_PRT4_PC1
#define Rx_RBTQ1__0__PORT 4u
#define Rx_RBTQ1__0__SHIFT 1
#define Rx_RBTQ1__AG CYREG_PRT4_AG
#define Rx_RBTQ1__AMUX CYREG_PRT4_AMUX
#define Rx_RBTQ1__BIE CYREG_PRT4_BIE
#define Rx_RBTQ1__BIT_MASK CYREG_PRT4_BIT_MASK
#define Rx_RBTQ1__BYP CYREG_PRT4_BYP
#define Rx_RBTQ1__CTL CYREG_PRT4_CTL
#define Rx_RBTQ1__DM0 CYREG_PRT4_DM0
#define Rx_RBTQ1__DM1 CYREG_PRT4_DM1
#define Rx_RBTQ1__DM2 CYREG_PRT4_DM2
#define Rx_RBTQ1__DR CYREG_PRT4_DR
#define Rx_RBTQ1__INP_DIS CYREG_PRT4_INP_DIS
#define Rx_RBTQ1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Rx_RBTQ1__LCD_EN CYREG_PRT4_LCD_EN
#define Rx_RBTQ1__MASK 0x02u
#define Rx_RBTQ1__PORT 4u
#define Rx_RBTQ1__PRT CYREG_PRT4_PRT
#define Rx_RBTQ1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Rx_RBTQ1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Rx_RBTQ1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Rx_RBTQ1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Rx_RBTQ1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Rx_RBTQ1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Rx_RBTQ1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Rx_RBTQ1__PS CYREG_PRT4_PS
#define Rx_RBTQ1__SHIFT 1
#define Rx_RBTQ1__SLW CYREG_PRT4_SLW

/* Rx_RBTQ2 */
#define Rx_RBTQ2__0__MASK 0x80u
#define Rx_RBTQ2__0__PC CYREG_PRT3_PC7
#define Rx_RBTQ2__0__PORT 3u
#define Rx_RBTQ2__0__SHIFT 7
#define Rx_RBTQ2__AG CYREG_PRT3_AG
#define Rx_RBTQ2__AMUX CYREG_PRT3_AMUX
#define Rx_RBTQ2__BIE CYREG_PRT3_BIE
#define Rx_RBTQ2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rx_RBTQ2__BYP CYREG_PRT3_BYP
#define Rx_RBTQ2__CTL CYREG_PRT3_CTL
#define Rx_RBTQ2__DM0 CYREG_PRT3_DM0
#define Rx_RBTQ2__DM1 CYREG_PRT3_DM1
#define Rx_RBTQ2__DM2 CYREG_PRT3_DM2
#define Rx_RBTQ2__DR CYREG_PRT3_DR
#define Rx_RBTQ2__INP_DIS CYREG_PRT3_INP_DIS
#define Rx_RBTQ2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rx_RBTQ2__LCD_EN CYREG_PRT3_LCD_EN
#define Rx_RBTQ2__MASK 0x80u
#define Rx_RBTQ2__PORT 3u
#define Rx_RBTQ2__PRT CYREG_PRT3_PRT
#define Rx_RBTQ2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rx_RBTQ2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rx_RBTQ2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rx_RBTQ2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rx_RBTQ2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rx_RBTQ2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rx_RBTQ2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rx_RBTQ2__PS CYREG_PRT3_PS
#define Rx_RBTQ2__SHIFT 7
#define Rx_RBTQ2__SLW CYREG_PRT3_SLW

/* status_1 */
#define status_1__0__MASK 0x20u
#define status_1__0__PC CYREG_PRT1_PC5
#define status_1__0__PORT 1u
#define status_1__0__SHIFT 5
#define status_1__AG CYREG_PRT1_AG
#define status_1__AMUX CYREG_PRT1_AMUX
#define status_1__BIE CYREG_PRT1_BIE
#define status_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define status_1__BYP CYREG_PRT1_BYP
#define status_1__CTL CYREG_PRT1_CTL
#define status_1__DM0 CYREG_PRT1_DM0
#define status_1__DM1 CYREG_PRT1_DM1
#define status_1__DM2 CYREG_PRT1_DM2
#define status_1__DR CYREG_PRT1_DR
#define status_1__INP_DIS CYREG_PRT1_INP_DIS
#define status_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define status_1__LCD_EN CYREG_PRT1_LCD_EN
#define status_1__MASK 0x20u
#define status_1__PORT 1u
#define status_1__PRT CYREG_PRT1_PRT
#define status_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define status_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define status_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define status_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define status_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define status_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define status_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define status_1__PS CYREG_PRT1_PS
#define status_1__SHIFT 5
#define status_1__SLW CYREG_PRT1_SLW

/* status_2 */
#define status_2__0__MASK 0x10u
#define status_2__0__PC CYREG_PRT1_PC4
#define status_2__0__PORT 1u
#define status_2__0__SHIFT 4
#define status_2__AG CYREG_PRT1_AG
#define status_2__AMUX CYREG_PRT1_AMUX
#define status_2__BIE CYREG_PRT1_BIE
#define status_2__BIT_MASK CYREG_PRT1_BIT_MASK
#define status_2__BYP CYREG_PRT1_BYP
#define status_2__CTL CYREG_PRT1_CTL
#define status_2__DM0 CYREG_PRT1_DM0
#define status_2__DM1 CYREG_PRT1_DM1
#define status_2__DM2 CYREG_PRT1_DM2
#define status_2__DR CYREG_PRT1_DR
#define status_2__INP_DIS CYREG_PRT1_INP_DIS
#define status_2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define status_2__LCD_EN CYREG_PRT1_LCD_EN
#define status_2__MASK 0x10u
#define status_2__PORT 1u
#define status_2__PRT CYREG_PRT1_PRT
#define status_2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define status_2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define status_2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define status_2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define status_2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define status_2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define status_2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define status_2__PS CYREG_PRT1_PS
#define status_2__SHIFT 4
#define status_2__SLW CYREG_PRT1_SLW

/* Tx_RBTQ1 */
#define Tx_RBTQ1__0__MASK 0x01u
#define Tx_RBTQ1__0__PC CYREG_PRT4_PC0
#define Tx_RBTQ1__0__PORT 4u
#define Tx_RBTQ1__0__SHIFT 0
#define Tx_RBTQ1__AG CYREG_PRT4_AG
#define Tx_RBTQ1__AMUX CYREG_PRT4_AMUX
#define Tx_RBTQ1__BIE CYREG_PRT4_BIE
#define Tx_RBTQ1__BIT_MASK CYREG_PRT4_BIT_MASK
#define Tx_RBTQ1__BYP CYREG_PRT4_BYP
#define Tx_RBTQ1__CTL CYREG_PRT4_CTL
#define Tx_RBTQ1__DM0 CYREG_PRT4_DM0
#define Tx_RBTQ1__DM1 CYREG_PRT4_DM1
#define Tx_RBTQ1__DM2 CYREG_PRT4_DM2
#define Tx_RBTQ1__DR CYREG_PRT4_DR
#define Tx_RBTQ1__INP_DIS CYREG_PRT4_INP_DIS
#define Tx_RBTQ1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Tx_RBTQ1__LCD_EN CYREG_PRT4_LCD_EN
#define Tx_RBTQ1__MASK 0x01u
#define Tx_RBTQ1__PORT 4u
#define Tx_RBTQ1__PRT CYREG_PRT4_PRT
#define Tx_RBTQ1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Tx_RBTQ1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Tx_RBTQ1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Tx_RBTQ1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Tx_RBTQ1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Tx_RBTQ1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Tx_RBTQ1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Tx_RBTQ1__PS CYREG_PRT4_PS
#define Tx_RBTQ1__SHIFT 0
#define Tx_RBTQ1__SLW CYREG_PRT4_SLW

/* Tx_RBTQ2 */
#define Tx_RBTQ2__0__MASK 0x40u
#define Tx_RBTQ2__0__PC CYREG_PRT3_PC6
#define Tx_RBTQ2__0__PORT 3u
#define Tx_RBTQ2__0__SHIFT 6
#define Tx_RBTQ2__AG CYREG_PRT3_AG
#define Tx_RBTQ2__AMUX CYREG_PRT3_AMUX
#define Tx_RBTQ2__BIE CYREG_PRT3_BIE
#define Tx_RBTQ2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Tx_RBTQ2__BYP CYREG_PRT3_BYP
#define Tx_RBTQ2__CTL CYREG_PRT3_CTL
#define Tx_RBTQ2__DM0 CYREG_PRT3_DM0
#define Tx_RBTQ2__DM1 CYREG_PRT3_DM1
#define Tx_RBTQ2__DM2 CYREG_PRT3_DM2
#define Tx_RBTQ2__DR CYREG_PRT3_DR
#define Tx_RBTQ2__INP_DIS CYREG_PRT3_INP_DIS
#define Tx_RBTQ2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Tx_RBTQ2__LCD_EN CYREG_PRT3_LCD_EN
#define Tx_RBTQ2__MASK 0x40u
#define Tx_RBTQ2__PORT 3u
#define Tx_RBTQ2__PRT CYREG_PRT3_PRT
#define Tx_RBTQ2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Tx_RBTQ2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Tx_RBTQ2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Tx_RBTQ2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Tx_RBTQ2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Tx_RBTQ2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Tx_RBTQ2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Tx_RBTQ2__PS CYREG_PRT3_PS
#define Tx_RBTQ2__SHIFT 6
#define Tx_RBTQ2__SLW CYREG_PRT3_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x06u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x40u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x40u

/* buzzer */
#define buzzer__0__MASK 0x10u
#define buzzer__0__PC CYREG_PRT5_PC4
#define buzzer__0__PORT 5u
#define buzzer__0__SHIFT 4
#define buzzer__AG CYREG_PRT5_AG
#define buzzer__AMUX CYREG_PRT5_AMUX
#define buzzer__BIE CYREG_PRT5_BIE
#define buzzer__BIT_MASK CYREG_PRT5_BIT_MASK
#define buzzer__BYP CYREG_PRT5_BYP
#define buzzer__CTL CYREG_PRT5_CTL
#define buzzer__DM0 CYREG_PRT5_DM0
#define buzzer__DM1 CYREG_PRT5_DM1
#define buzzer__DM2 CYREG_PRT5_DM2
#define buzzer__DR CYREG_PRT5_DR
#define buzzer__INP_DIS CYREG_PRT5_INP_DIS
#define buzzer__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define buzzer__LCD_EN CYREG_PRT5_LCD_EN
#define buzzer__MASK 0x10u
#define buzzer__PORT 5u
#define buzzer__PRT CYREG_PRT5_PRT
#define buzzer__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define buzzer__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define buzzer__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define buzzer__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define buzzer__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define buzzer__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define buzzer__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define buzzer__PS CYREG_PRT5_PS
#define buzzer__SHIFT 4
#define buzzer__SLW CYREG_PRT5_SLW

/* isr_Rx */
#define isr_Rx__ES2_PATCH 0u
#define isr_Rx__INTC_CLR_EN_REG CYREG_INTC_CLR_EN2
#define isr_Rx__INTC_CLR_PD_REG CYREG_INTC_CLR_PD2
#define isr_Rx__INTC_MASK 0x01u
#define isr_Rx__INTC_NUMBER 16u
#define isr_Rx__INTC_PRIOR_NUM 7u
#define isr_Rx__INTC_PRIOR_REG CYREG_INTC_PRIOR16
#define isr_Rx__INTC_SET_EN_REG CYREG_INTC_SET_EN2
#define isr_Rx__INTC_SET_PD_REG CYREG_INTC_SET_PD2
#define isr_Rx__INTC_VECT (CYREG_INTC_VECT_MBASE+0x20u)

/* strobe */
#define strobe__0__MASK 0x40u
#define strobe__0__PC CYREG_PRT0_PC6
#define strobe__0__PORT 0u
#define strobe__0__SHIFT 6
#define strobe__AG CYREG_PRT0_AG
#define strobe__AMUX CYREG_PRT0_AMUX
#define strobe__BIE CYREG_PRT0_BIE
#define strobe__BIT_MASK CYREG_PRT0_BIT_MASK
#define strobe__BYP CYREG_PRT0_BYP
#define strobe__CTL CYREG_PRT0_CTL
#define strobe__DM0 CYREG_PRT0_DM0
#define strobe__DM1 CYREG_PRT0_DM1
#define strobe__DM2 CYREG_PRT0_DM2
#define strobe__DR CYREG_PRT0_DR
#define strobe__INP_DIS CYREG_PRT0_INP_DIS
#define strobe__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define strobe__LCD_EN CYREG_PRT0_LCD_EN
#define strobe__MASK 0x40u
#define strobe__PORT 0u
#define strobe__PRT CYREG_PRT0_PRT
#define strobe__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define strobe__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define strobe__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define strobe__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define strobe__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define strobe__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define strobe__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define strobe__PS CYREG_PRT0_PS
#define strobe__SHIFT 6
#define strobe__SLW CYREG_PRT0_SLW

/* Reset */
#define Reset__0__MASK 0x80u
#define Reset__0__PC CYREG_PRT5_PC7
#define Reset__0__PORT 5u
#define Reset__0__SHIFT 7
#define Reset__AG CYREG_PRT5_AG
#define Reset__AMUX CYREG_PRT5_AMUX
#define Reset__BIE CYREG_PRT5_BIE
#define Reset__BIT_MASK CYREG_PRT5_BIT_MASK
#define Reset__BYP CYREG_PRT5_BYP
#define Reset__CTL CYREG_PRT5_CTL
#define Reset__DM0 CYREG_PRT5_DM0
#define Reset__DM1 CYREG_PRT5_DM1
#define Reset__DM2 CYREG_PRT5_DM2
#define Reset__DR CYREG_PRT5_DR
#define Reset__INP_DIS CYREG_PRT5_INP_DIS
#define Reset__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Reset__LCD_EN CYREG_PRT5_LCD_EN
#define Reset__MASK 0x80u
#define Reset__PORT 5u
#define Reset__PRT CYREG_PRT5_PRT
#define Reset__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Reset__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Reset__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Reset__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Reset__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Reset__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Reset__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Reset__PS CYREG_PRT5_PS
#define Reset__SHIFT 7
#define Reset__SLW CYREG_PRT5_SLW

/* pump */
#define pump__0__MASK 0x08u
#define pump__0__PC CYREG_PRT0_PC3
#define pump__0__PORT 0u
#define pump__0__SHIFT 3
#define pump__AG CYREG_PRT0_AG
#define pump__AMUX CYREG_PRT0_AMUX
#define pump__BIE CYREG_PRT0_BIE
#define pump__BIT_MASK CYREG_PRT0_BIT_MASK
#define pump__BYP CYREG_PRT0_BYP
#define pump__CTL CYREG_PRT0_CTL
#define pump__DM0 CYREG_PRT0_DM0
#define pump__DM1 CYREG_PRT0_DM1
#define pump__DM2 CYREG_PRT0_DM2
#define pump__DR CYREG_PRT0_DR
#define pump__INP_DIS CYREG_PRT0_INP_DIS
#define pump__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define pump__LCD_EN CYREG_PRT0_LCD_EN
#define pump__MASK 0x08u
#define pump__PORT 0u
#define pump__PRT CYREG_PRT0_PRT
#define pump__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define pump__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define pump__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define pump__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define pump__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define pump__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define pump__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define pump__PS CYREG_PRT0_PS
#define pump__SHIFT 3
#define pump__SLW CYREG_PRT0_SLW

/* Rx_1 */
#define Rx_1__0__MASK 0x10u
#define Rx_1__0__PC CYREG_PRT0_PC4
#define Rx_1__0__PORT 0u
#define Rx_1__0__SHIFT 4
#define Rx_1__AG CYREG_PRT0_AG
#define Rx_1__AMUX CYREG_PRT0_AMUX
#define Rx_1__BIE CYREG_PRT0_BIE
#define Rx_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Rx_1__BYP CYREG_PRT0_BYP
#define Rx_1__CTL CYREG_PRT0_CTL
#define Rx_1__DM0 CYREG_PRT0_DM0
#define Rx_1__DM1 CYREG_PRT0_DM1
#define Rx_1__DM2 CYREG_PRT0_DM2
#define Rx_1__DR CYREG_PRT0_DR
#define Rx_1__INP_DIS CYREG_PRT0_INP_DIS
#define Rx_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT0_LCD_EN
#define Rx_1__MASK 0x10u
#define Rx_1__PORT 0u
#define Rx_1__PRT CYREG_PRT0_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Rx_1__PS CYREG_PRT0_PS
#define Rx_1__SHIFT 4
#define Rx_1__SLW CYREG_PRT0_SLW

/* Tx_1 */
#define Tx_1__0__MASK 0x20u
#define Tx_1__0__PC CYREG_PRT0_PC5
#define Tx_1__0__PORT 0u
#define Tx_1__0__SHIFT 5
#define Tx_1__AG CYREG_PRT0_AG
#define Tx_1__AMUX CYREG_PRT0_AMUX
#define Tx_1__BIE CYREG_PRT0_BIE
#define Tx_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Tx_1__BYP CYREG_PRT0_BYP
#define Tx_1__CTL CYREG_PRT0_CTL
#define Tx_1__DM0 CYREG_PRT0_DM0
#define Tx_1__DM1 CYREG_PRT0_DM1
#define Tx_1__DM2 CYREG_PRT0_DM2
#define Tx_1__DR CYREG_PRT0_DR
#define Tx_1__INP_DIS CYREG_PRT0_INP_DIS
#define Tx_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT0_LCD_EN
#define Tx_1__MASK 0x20u
#define Tx_1__PORT 0u
#define Tx_1__PRT CYREG_PRT0_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Tx_1__PS CYREG_PRT0_PS
#define Tx_1__SHIFT 5
#define Tx_1__SLW CYREG_PRT0_SLW

/* VIN */
#define VIN__0__MASK 0x80u
#define VIN__0__PC CYREG_PRT1_PC7
#define VIN__0__PORT 1u
#define VIN__0__SHIFT 7
#define VIN__AG CYREG_PRT1_AG
#define VIN__AMUX CYREG_PRT1_AMUX
#define VIN__BIE CYREG_PRT1_BIE
#define VIN__BIT_MASK CYREG_PRT1_BIT_MASK
#define VIN__BYP CYREG_PRT1_BYP
#define VIN__CTL CYREG_PRT1_CTL
#define VIN__DM0 CYREG_PRT1_DM0
#define VIN__DM1 CYREG_PRT1_DM1
#define VIN__DM2 CYREG_PRT1_DM2
#define VIN__DR CYREG_PRT1_DR
#define VIN__INP_DIS CYREG_PRT1_INP_DIS
#define VIN__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define VIN__LCD_EN CYREG_PRT1_LCD_EN
#define VIN__MASK 0x80u
#define VIN__PORT 1u
#define VIN__PRT CYREG_PRT1_PRT
#define VIN__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define VIN__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define VIN__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define VIN__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define VIN__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define VIN__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define VIN__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define VIN__PS CYREG_PRT1_PS
#define VIN__SHIFT 7
#define VIN__SLW CYREG_PRT1_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E028069u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0003FFFFu
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
