  **** HLS Build v2025.2 6295257
INFO: [HLS 200-2005] Using work_dir C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=pipeline.cpp' from hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/pipeline.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=pointpillars_cnn' from hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcku025-ffva1156-2-e' from hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcku025-ffva1156-2-e'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=syn' from hls_config.cfg(9)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 6.154 seconds; current allocated memory: 137.633 MB.
INFO: [HLS 200-2191] C-Synthesis will use clang-16 as the compiler
INFO: [HLS 200-10] Analyzing design file 'pipeline.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.523 seconds; current allocated memory: 140.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 8,893 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,704 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,243 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,198 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,104 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,751 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,410 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,410 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,410 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,113 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,111 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,100 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,835 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,295 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,711 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,674 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'detection_head(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][64], BBox3D*, int&)' into 'pointpillars_cnn(PointXYZI*, int, BBox3D*, int&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (pipeline.cpp:235:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_4' is marked as complete unroll implied by the pipeline pragma (pipeline.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_5' is marked as complete unroll implied by the pipeline pragma (pipeline.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_6' is marked as complete unroll implied by the pipeline pragma (pipeline.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (pipeline.cpp:60:34) in function 'conv2d' completely with a factor of 4 (pipeline.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_5' (pipeline.cpp:61:38) in function 'conv2d' completely with a factor of 3 (pipeline.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_6' (pipeline.cpp:62:42) in function 'conv2d' completely with a factor of 3 (pipeline.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'pointpillars_cnn(PointXYZI*, int, BBox3D*, int&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (pipeline.cpp:150:0)
INFO: [HLS 214-178] Inlining function 'conv2d_2(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][64], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'pointpillars_cnn(PointXYZI*, int, BBox3D*, int&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (pipeline.cpp:150:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat2': Complete partitioning on dimension 1. (pipeline.cpp:225:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1': Complete partitioning on dimension 1. (pipeline.cpp:224:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E10pseudo_img': Complete partitioning on dimension 1. (pipeline.cpp:200:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E7pillars.count': Complete partitioning on dimension 2. (pipeline.cpp:165:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E7pillars.i_sum': Complete partitioning on dimension 2. (pipeline.cpp:165:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E7pillars.z_sum': Complete partitioning on dimension 2. (pipeline.cpp:165:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E7pillars.y_sum': Complete partitioning on dimension 2. (pipeline.cpp:165:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E7pillars.x_sum': Complete partitioning on dimension 2. (pipeline.cpp:165:0)
INFO: [HLS 214-248] Applying array_partition to 'w1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (pipeline.cpp:150:0)
INFO: [HLS 214-248] Applying array_partition to 'w2': Complete partitioning on dimension 1. (pipeline.cpp:150:0)
INFO: [HLS 214-437] Disabling loop flattening for loop 'VITIS_LOOP_54_1'. (pipeline.cpp:54:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'pointpillars_cnn(PointXYZI*, int, BBox3D*, int&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)::pseudo_img' due to pipeline pragma (pipeline.cpp:57:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'pointpillars_cnn(PointXYZI*, int, BBox3D*, int&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)::pseudo_img' due to pipeline pragma (pipeline.cpp:57:1)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E10pseudo_img_3': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E10pseudo_img_2': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E10pseudo_img_1': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E10pseudo_img_0': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_0_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_1_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_2_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_3_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_4_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_5_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_6_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_7_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_8_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_9_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_10_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_11_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_12_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_13_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_14_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_15_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_0_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_1_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_2_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_3_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_4_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_5_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_6_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_7_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_8_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_9_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_10_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_11_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_12_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_13_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_14_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_15_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_0_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_1_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_2_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_3_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_4_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_5_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_6_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_7_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_8_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_9_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_10_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_11_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_12_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_13_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_14_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_15_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_0_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_1_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_2_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_3_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_4_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_5_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_6_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_7_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_8_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_9_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_10_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_11_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_12_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_13_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_14_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_15_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_9'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_10'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_11'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_12'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_13'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_14'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_15'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_16'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_17'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_18'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_19'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_20'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_21'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_22'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_23'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_24'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_25'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_26'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_27'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_28'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_29'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_30'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_31'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 36.123 seconds; current allocated memory: 158.891 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 158.891 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.958 seconds; current allocated memory: 180.191 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.493 seconds; current allocated memory: 188.926 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pipeline.cpp:207:34) to (pipeline.cpp:208:37) in function 'pointpillars_cnn'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pipeline.cpp:209:53) to (pipeline.cpp:209:37) in function 'pointpillars_cnn'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pipeline.cpp:210:53) to (pipeline.cpp:210:37) in function 'pointpillars_cnn'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pipeline.cpp:211:53) to (pipeline.cpp:211:37) in function 'pointpillars_cnn'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pipeline.cpp:120:1) to (pipeline.cpp:123:29) in function 'pointpillars_cnn'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pipeline.cpp:124:40) to (pipeline.cpp:136:13) in function 'pointpillars_cnn'... converting 13 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.206 seconds; current allocated memory: 222.188 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_169_1'(pipeline.cpp:169:23) and 'VITIS_LOOP_170_2'(pipeline.cpp:170:27) in function 'pointpillars_cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_203_4'(pipeline.cpp:203:23) and 'VITIS_LOOP_204_5'(pipeline.cpp:204:27) in function 'pointpillars_cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_93_5'(pipeline.cpp:93:38) and 'VITIS_LOOP_94_6'(pipeline.cpp:94:42) in function 'pointpillars_cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) and 'VITIS_LOOP_93_5'(pipeline.cpp:93:38) in function 'pointpillars_cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_1'(pipeline.cpp:118:23) and 'VITIS_LOOP_119_2'(pipeline.cpp:119:27) in function 'pointpillars_cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_55_2'(pipeline.cpp:55:26) and 'VITIS_LOOP_56_3'(pipeline.cpp:56:30) in function 'conv2d' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_169_1' (pipeline.cpp:169:23) in function 'pointpillars_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_203_4' (pipeline.cpp:203:23) in function 'pointpillars_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_93_5' (pipeline.cpp:93:38) in function 'pointpillars_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_4' (pipeline.cpp:92:34) in function 'pointpillars_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_1' (pipeline.cpp:118:23) in function 'pointpillars_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_2' (pipeline.cpp:55:26) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.534 seconds; current allocated memory: 313.840 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pointpillars_cnn' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointpillars_cnn_Pipeline_VITIS_LOOP_169_1_VITIS_LOOP_170_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1_VITIS_LOOP_170_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_169_1_VITIS_LOOP_170_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.856 seconds; current allocated memory: 334.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 335.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointpillars_cnn_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
WARNING: [HLS 200-448] Lower bound of II is 4 due to multiple bus read operation ('gmem_addr_read', pipeline.cpp:182) on port 'gmem' (pipeline.cpp:182), bus read operation ('gmem_addr_1_read', pipeline.cpp:182) on port 'gmem' (pipeline.cpp:182), bus read operation ('gmem_addr_2_read', pipeline.cpp:191) on port 'gmem' (pipeline.cpp:191), bus read operation ('gmem_addr_3_read', pipeline.cpp:191) on port 'gmem' (pipeline.cpp:191) accessing 'gmem' m_axi read
WARNING: [HLS 200-886] Cannot meet target clock period in 'fadd' operation 32 bit ('add2', pipeline.cpp:191) (combination delay: 52.720 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_180_3''.
Resolution: For help on HLS 200-886 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-886.html
WARNING: [HLS 200-886] Cannot meet target clock period in 'fadd' operation 32 bit ('add3', pipeline.cpp:192) (combination delay: 52.720 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_180_3''.
Resolution: For help on HLS 200-886 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-886.html
WARNING: [HLS 200-886] Cannot meet target clock period in 'fadd' operation 32 bit ('add', pipeline.cpp:189) (combination delay: 52.720 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_180_3''.
Resolution: For help on HLS 200-886 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-886.html
WARNING: [HLS 200-886] Cannot meet target clock period in 'fadd' operation 32 bit ('add1', pipeline.cpp:190) (combination delay: 52.720 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_180_3''.
Resolution: For help on HLS 200-886 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-886.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 32, loop 'VITIS_LOOP_180_3'
WARNING: [HLS 200-871] Estimated clock period (52.720 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'pointpillars_cnn_Pipeline_VITIS_LOOP_180_3' consists of the following:
	'fadd' operation 32 bit ('add1', pipeline.cpp:190) [1349]  (52.720 ns)

Resolution: For help on HLS 200-1016 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.095 seconds; current allocated memory: 389.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 389.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointpillars_cnn_Pipeline_VITIS_LOOP_203_4_VITIS_LOOP_204_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln208_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_4_VITIS_LOOP_204_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'VITIS_LOOP_203_4_VITIS_LOOP_204_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.665 seconds; current allocated memory: 389.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 389.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_2_VITIS_LOOP_56_3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 50, loop 'VITIS_LOOP_55_2_VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.216 seconds; current allocated memory: 389.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 389.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
