<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>ORR (vector, immediate) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">ORR (vector, immediate)</h2><p>Bitwise inclusive OR (vector, immediate)</p>
      <p class="aml">This instruction reads each vector element from the destination
SIMD&amp;FP register, performs a bitwise OR between each result
and an immediate constant, places the result into
a vector, and writes the vector to the
destination SIMD&amp;FP register.</p>
      <p class="aml">Depending on the settings in the CPACR_EL1,
  CPTR_EL2, and CPTR_EL3 registers,
  and the current Security state and Exception level,
  an attempt to execute the instruction might be trapped.</p>
    
    <h3 class="classheading"><a id="iclass_shifted_immediate"/>Shifted immediate<span style="font-size:smaller;"><br/>(FEAT_AdvSIMD)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">0</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">a</td><td class="lr">b</td><td class="lr">c</td><td class="l">x</td><td>x</td><td>x</td><td class="r">1</td><td class="lr">0</td><td class="lr">1</td><td class="lr">d</td><td class="lr">e</td><td class="lr">f</td><td class="lr">g</td><td class="lr">h</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td/><td/><td class="droppedname">op</td><td colspan="10"/><td/><td/><td/><td colspan="4" class="droppedname">cmode</td><td class="droppedname">o2</td><td/><td/><td/><td/><td/><td/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the 16-bit variant
            </h4><a id="ORR_asimdimm_L_hl"/>
        Applies when
        <span class="bitdiff"> (cmode == 10x1)</span><p class="asm-code">ORR  <a href="#Vd__2" title="Is the name of the SIMD&amp;FP register, encoded in the &quot;Rd&quot; field.">&lt;Vd&gt;</a>.<a href="#T_option__4" title="For the &quot;16-bit&quot; variant: is an arrangement specifier, ">&lt;T&gt;</a>, #<a href="#a_b_c_d_e_f_g_h" title="Is an 8-bit immediate encoded in &quot;a:b:c:d:e:f:g:h&quot;.">&lt;imm8&gt;</a>{, LSL #<a href="#amount_option__10" title="For the &quot;16-bit&quot; variant: is the shift amount ">&lt;amount&gt;</a>}</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 32-bit variant
            </h4><a id="ORR_asimdimm_L_sl"/>
        Applies when
        <span class="bitdiff"> (cmode == 0xx1)</span><p class="asm-code">ORR  <a href="#Vd__2" title="Is the name of the SIMD&amp;FP register, encoded in the &quot;Rd&quot; field.">&lt;Vd&gt;</a>.<a href="#T_option__8" title="For the &quot;32-bit&quot; variant: is an arrangement specifier, ">&lt;T&gt;</a>, #<a href="#a_b_c_d_e_f_g_h" title="Is an 8-bit immediate encoded in &quot;a:b:c:d:e:f:g:h&quot;.">&lt;imm8&gt;</a>{, LSL #<a href="#amount_option__8" title="For the &quot;32-bit&quot; variant: is the shift amount ">&lt;amount&gt;</a>}</p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_AdvSIMD) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let rd : integer = UInt(Rd);
let datasize : integer{} = 64 &lt;&lt; UInt(Q);
let imm64 : bits(64) = <a href="shared_pseudocode.html#func_AdvSIMDExpandImm_3" title="">AdvSIMDExpandImm</a>(op, cmode, a::b::c::d::e::f::g::h);
let imm : bits(datasize) = Replicate{}(imm64);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vd&gt;</td><td><a id="Vd__2"/>
        
          <p class="aml">Is the name of the SIMD&amp;FP register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;T&gt;</td><td><a id="T_option__4"/>
        <p>For the "16-bit" variant: is an arrangement specifier, 
          encoded in
          <q>Q</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">Q</th>
                <th class="symbol">&lt;T&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">4H</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">8H</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr><tr><td/><td><a id="T_option__8"/>
        <p>For the "32-bit" variant: is an arrangement specifier, 
          encoded in
          <q>Q</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">Q</th>
                <th class="symbol">&lt;T&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">2S</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">4S</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm8&gt;</td><td><a id="a_b_c_d_e_f_g_h"/>
        
          <p class="aml">Is an 8-bit immediate encoded in "a:b:c:d:e:f:g:h".</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;amount&gt;</td><td><a id="amount_option__10"/>
        <p>For the "16-bit" variant: is the shift amount 
          encoded in
          <q>cmode[1]</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">cmode[1]</th>
                <th class="symbol">&lt;amount&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">0</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">8</td>
              </tr>
            </tbody>
          
        </table>
        defaulting to 0 if LSL is omitted.
      </td></tr><tr><td/><td><a id="amount_option__8"/>
        <p>For the "32-bit" variant: is the shift amount 
          encoded in
          <q>cmode[2:1]</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">cmode[2:1]</th>
                <th class="symbol">&lt;amount&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00</td>
                <td class="symbol">0</td>
              </tr>
              <tr>
                <td class="bitfield">01</td>
                <td class="symbol">8</td>
              </tr>
              <tr>
                <td class="bitfield">10</td>
                <td class="symbol">16</td>
              </tr>
              <tr>
                <td class="bitfield">11</td>
                <td class="symbol">24</td>
              </tr>
            </tbody>
          
        </table>
        defaulting to 0 if LSL is omitted.
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">AArch64_CheckFPAdvSIMDEnabled();
let operand : bits(datasize) = V{}(rd);
V{datasize}(rd) = operand OR imm;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
