#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Mar 27 16:04:26 2024
# Process ID: 13906
# Current directory: /home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_rgb2vga_0_0_synth_1
# Command line: vivado -log hdmi_vga_rgb2vga_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_vga_rgb2vga_0_0.tcl
# Log file: /home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_rgb2vga_0_0_synth_1/hdmi_vga_rgb2vga_0_0.vds
# Journal file: /home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_rgb2vga_0_0_synth_1/vivado.jou
# Running On: lsriw-kasprowy, OS: Linux, CPU Frequency: 3965.271 MHz, CPU Physical cores: 24, Host memory: 67328 MB
#-----------------------------------------------------------
source hdmi_vga_rgb2vga_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hdmi_vga_rgb2vga_0_0
Command: synth_design -top hdmi_vga_rgb2vga_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14006
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2419.516 ; gain = 369.801 ; free physical = 49330 ; free virtual = 56296
Synthesis current peak Physical Memory [PSS] (MB): peak = 1711.859; parent = 1555.544; children = 156.315
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3388.766; parent = 2422.488; children = 966.277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_rgb2vga_0_0' [/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/synth/hdmi_vga_rgb2vga_0_0.vhd:71]
	Parameter VID_IN_DATA_WIDTH bound to: 24 - type: integer 
	Parameter kRedDepth bound to: 5 - type: integer 
	Parameter kGreenDepth bound to: 6 - type: integer 
	Parameter kBlueDepth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'rgb2vga' declared at '/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/69dc/src/rgb2vga.vhd:58' bound to instance 'U0' of component 'rgb2vga' [/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/synth/hdmi_vga_rgb2vga_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'rgb2vga' [/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/69dc/src/rgb2vga.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'rgb2vga' (0#1) [/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/69dc/src/rgb2vga.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_rgb2vga_0_0' (0#1) [/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/synth/hdmi_vga_rgb2vga_0_0.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2490.453 ; gain = 440.738 ; free physical = 49436 ; free virtual = 56408
Synthesis current peak Physical Memory [PSS] (MB): peak = 1711.859; parent = 1555.544; children = 156.315
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3456.734; parent = 2490.457; children = 966.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2508.266 ; gain = 458.551 ; free physical = 49431 ; free virtual = 56403
Synthesis current peak Physical Memory [PSS] (MB): peak = 1711.859; parent = 1555.544; children = 156.315
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3474.547; parent = 2508.270; children = 966.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2508.266 ; gain = 458.551 ; free physical = 49430 ; free virtual = 56402
Synthesis current peak Physical Memory [PSS] (MB): peak = 1711.859; parent = 1555.544; children = 156.315
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3474.547; parent = 2508.270; children = 966.277
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.266 ; gain = 0.000 ; free physical = 49421 ; free virtual = 56392
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2629.016 ; gain = 0.000 ; free physical = 49248 ; free virtual = 56232
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2629.016 ; gain = 0.000 ; free physical = 49247 ; free virtual = 56232
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2629.016 ; gain = 579.301 ; free physical = 49228 ; free virtual = 56214
Synthesis current peak Physical Memory [PSS] (MB): peak = 1711.859; parent = 1555.544; children = 156.315
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3563.281; parent = 2597.004; children = 966.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2629.016 ; gain = 579.301 ; free physical = 49228 ; free virtual = 56214
Synthesis current peak Physical Memory [PSS] (MB): peak = 1711.859; parent = 1555.544; children = 156.315
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3563.281; parent = 2597.004; children = 966.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2629.016 ; gain = 579.301 ; free physical = 49227 ; free virtual = 56213
Synthesis current peak Physical Memory [PSS] (MB): peak = 1711.859; parent = 1555.544; children = 156.315
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3563.281; parent = 2597.004; children = 966.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2629.016 ; gain = 579.301 ; free physical = 49210 ; free virtual = 56196
Synthesis current peak Physical Memory [PSS] (MB): peak = 1711.859; parent = 1555.544; children = 156.315
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3563.281; parent = 2597.004; children = 966.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2629.016 ; gain = 579.301 ; free physical = 49155 ; free virtual = 56150
Synthesis current peak Physical Memory [PSS] (MB): peak = 1711.859; parent = 1555.544; children = 156.315
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3563.281; parent = 2597.004; children = 966.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2629.016 ; gain = 579.301 ; free physical = 48831 ; free virtual = 55835
Synthesis current peak Physical Memory [PSS] (MB): peak = 1795.700; parent = 1639.753; children = 156.315
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3563.281; parent = 2597.004; children = 966.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2629.016 ; gain = 579.301 ; free physical = 48820 ; free virtual = 55823
Synthesis current peak Physical Memory [PSS] (MB): peak = 1795.774; parent = 1639.827; children = 156.315
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3563.281; parent = 2597.004; children = 966.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2629.016 ; gain = 579.301 ; free physical = 48812 ; free virtual = 55815
Synthesis current peak Physical Memory [PSS] (MB): peak = 1796.231; parent = 1640.286; children = 156.315
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3563.281; parent = 2597.004; children = 966.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2629.016 ; gain = 579.301 ; free physical = 48668 ; free virtual = 55671
Synthesis current peak Physical Memory [PSS] (MB): peak = 1796.231; parent = 1640.286; children = 156.315
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3563.281; parent = 2597.004; children = 966.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2629.016 ; gain = 579.301 ; free physical = 48668 ; free virtual = 55671
Synthesis current peak Physical Memory [PSS] (MB): peak = 1796.231; parent = 1640.286; children = 156.315
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3563.281; parent = 2597.004; children = 966.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2629.016 ; gain = 579.301 ; free physical = 48668 ; free virtual = 55671
Synthesis current peak Physical Memory [PSS] (MB): peak = 1796.231; parent = 1640.286; children = 156.315
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3563.281; parent = 2597.004; children = 966.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2629.016 ; gain = 579.301 ; free physical = 48668 ; free virtual = 55671
Synthesis current peak Physical Memory [PSS] (MB): peak = 1796.231; parent = 1640.286; children = 156.315
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3563.281; parent = 2597.004; children = 966.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2629.016 ; gain = 579.301 ; free physical = 48668 ; free virtual = 55671
Synthesis current peak Physical Memory [PSS] (MB): peak = 1796.231; parent = 1640.286; children = 156.315
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3563.281; parent = 2597.004; children = 966.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2629.016 ; gain = 579.301 ; free physical = 48668 ; free virtual = 55671
Synthesis current peak Physical Memory [PSS] (MB): peak = 1796.231; parent = 1640.286; children = 156.315
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3563.281; parent = 2597.004; children = 966.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |FDRE |    18|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2629.016 ; gain = 579.301 ; free physical = 48668 ; free virtual = 55671
Synthesis current peak Physical Memory [PSS] (MB): peak = 1796.231; parent = 1640.286; children = 156.315
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3563.281; parent = 2597.004; children = 966.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2629.016 ; gain = 458.551 ; free physical = 48722 ; free virtual = 55725
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2629.016 ; gain = 579.301 ; free physical = 48722 ; free virtual = 55725
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2629.016 ; gain = 0.000 ; free physical = 48824 ; free virtual = 55830
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2629.016 ; gain = 0.000 ; free physical = 48887 ; free virtual = 55893
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a142c4ae
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2629.016 ; gain = 884.699 ; free physical = 49089 ; free virtual = 56095
INFO: [Common 17-1381] The checkpoint '/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_rgb2vga_0_0_synth_1/hdmi_vga_rgb2vga_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP hdmi_vga_rgb2vga_0_0, cache-ID = ef5a16a64cbff171
INFO: [Common 17-1381] The checkpoint '/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_rgb2vga_0_0_synth_1/hdmi_vga_rgb2vga_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_vga_rgb2vga_0_0_utilization_synth.rpt -pb hdmi_vga_rgb2vga_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 16:04:57 2024...
