 
set ::env(PROJECT_NAME) aes_crypto_core
set ::env(DESIGN_TOP) aes128_fast
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/Cores/crypto_core/aes_crypto_core/rtl/src
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/crypto_core/aes_crypto_core/rtl/src/aes128_fast.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design

