<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb.wdb" id="1">
         <top_modules>
            <top_module name="arch_package" />
            <top_module name="glbl" />
            <top_module name="proj_package" />
            <top_module name="tb" />
            <top_module name="tb_type_defines_pkg" />
            <top_module name="test_peek_poke" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="20460001fs"></ZoomEndTime>
      <Cursor1Time time="10354551fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="167"></NameColumnWidth>
      <ValueColumnWidth column_width="159"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="35" />
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/wr_running_length">
      <obj_property name="ElementShortName">wr_running_length[7:0]</obj_property>
      <obj_property name="ObjectShortName">wr_running_length[7:0]</obj_property>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus319">
      <obj_property name="label">inst_wr_data[103:96]</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/inst_wr_rdata[103]">
         <obj_property name="ElementShortName">[103]</obj_property>
         <obj_property name="ObjectShortName">[103]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/inst_wr_rdata[102]">
         <obj_property name="ElementShortName">[102]</obj_property>
         <obj_property name="ObjectShortName">[102]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/inst_wr_rdata[101]">
         <obj_property name="ElementShortName">[101]</obj_property>
         <obj_property name="ObjectShortName">[101]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/inst_wr_rdata[100]">
         <obj_property name="ElementShortName">[100]</obj_property>
         <obj_property name="ObjectShortName">[100]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/inst_wr_rdata[99]">
         <obj_property name="ElementShortName">[99]</obj_property>
         <obj_property name="ObjectShortName">[99]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/inst_wr_rdata[98]">
         <obj_property name="ElementShortName">[98]</obj_property>
         <obj_property name="ObjectShortName">[98]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/inst_wr_rdata[97]">
         <obj_property name="ElementShortName">[97]</obj_property>
         <obj_property name="ObjectShortName">[97]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/inst_wr_rdata[96]">
         <obj_property name="ElementShortName">[96]</obj_property>
         <obj_property name="ObjectShortName">[96]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/cfg_wr_go">
      <obj_property name="ElementShortName">cfg_wr_go</obj_property>
      <obj_property name="ObjectShortName">cfg_wr_go</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/cfg_wr_stretch">
      <obj_property name="ElementShortName">cfg_wr_stretch</obj_property>
      <obj_property name="ObjectShortName">cfg_wr_stretch</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/tst_cfg_ack">
      <obj_property name="ElementShortName">tst_cfg_ack</obj_property>
      <obj_property name="ObjectShortName">tst_cfg_ack</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/cfg_addr_q">
      <obj_property name="ElementShortName">cfg_addr_q[7:0]</obj_property>
      <obj_property name="ObjectShortName">cfg_addr_q[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/cfg_wdata_q[0]">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[0]</obj_property>
      <obj_property name="ObjectShortName">[0]</obj_property>
      <obj_property name="label">cfg_wdata_q[0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/wr_inp">
      <obj_property name="ElementShortName">wr_inp</obj_property>
      <obj_property name="ObjectShortName">wr_inp</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/wr_state">
      <obj_property name="ElementShortName">wr_state[1:0]</obj_property>
      <obj_property name="ObjectShortName">wr_state[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/awid">
      <obj_property name="ElementShortName">awid[15:0]</obj_property>
      <obj_property name="ObjectShortName">awid[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/awaddr">
      <obj_property name="ElementShortName">awaddr[63:0]</obj_property>
      <obj_property name="ObjectShortName">awaddr[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/awlen">
      <obj_property name="ElementShortName">awlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">awlen[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/awsize">
      <obj_property name="ElementShortName">awsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">awsize[2:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/awvalid">
      <obj_property name="ElementShortName">awvalid</obj_property>
      <obj_property name="ObjectShortName">awvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/awready">
      <obj_property name="ElementShortName">awready</obj_property>
      <obj_property name="ObjectShortName">awready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/custom_data/rst">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/CL_TST_PCI/custom_data/ddb_value">
      <obj_property name="ElementShortName">ddb_value[7:0]</obj_property>
      <obj_property name="ObjectShortName">ddb_value[7:0]</obj_property>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus577">
      <obj_property name="label">wdata[7:0]</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/wdata[7]">
         <obj_property name="ElementShortName">[7]</obj_property>
         <obj_property name="ObjectShortName">[7]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/wdata[6]">
         <obj_property name="ElementShortName">[6]</obj_property>
         <obj_property name="ObjectShortName">[6]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/wdata[5]">
         <obj_property name="ElementShortName">[5]</obj_property>
         <obj_property name="ObjectShortName">[5]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/wdata[4]">
         <obj_property name="ElementShortName">[4]</obj_property>
         <obj_property name="ObjectShortName">[4]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/wdata[3]">
         <obj_property name="ElementShortName">[3]</obj_property>
         <obj_property name="ObjectShortName">[3]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/wdata[2]">
         <obj_property name="ElementShortName">[2]</obj_property>
         <obj_property name="ObjectShortName">[2]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/wdata[1]">
         <obj_property name="ElementShortName">[1]</obj_property>
         <obj_property name="ObjectShortName">[1]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/wdata[0]">
         <obj_property name="ElementShortName">[0]</obj_property>
         <obj_property name="ObjectShortName">[0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/wdata">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">wdata[511:0]</obj_property>
      <obj_property name="ObjectShortName">wdata[511:0]</obj_property>
      <obj_property name="Reversed">false</obj_property>
      <obj_property name="label">wdata[511:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/wstrb">
      <obj_property name="ElementShortName">wstrb[63:0]</obj_property>
      <obj_property name="ObjectShortName">wstrb[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/wlast">
      <obj_property name="ElementShortName">wlast</obj_property>
      <obj_property name="ObjectShortName">wlast</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/wvalid">
      <obj_property name="ElementShortName">wvalid</obj_property>
      <obj_property name="ObjectShortName">wvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/wready">
      <obj_property name="ElementShortName">wready</obj_property>
      <obj_property name="ObjectShortName">wready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/rid">
      <obj_property name="ElementShortName">rid[15:0]</obj_property>
      <obj_property name="ObjectShortName">rid[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/rdata">
      <obj_property name="ElementShortName">rdata[511:0]</obj_property>
      <obj_property name="ObjectShortName">rdata[511:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/rresp">
      <obj_property name="ElementShortName">rresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">rresp[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/rlast">
      <obj_property name="ElementShortName">rlast</obj_property>
      <obj_property name="ObjectShortName">rlast</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/rvalid">
      <obj_property name="ElementShortName">rvalid</obj_property>
      <obj_property name="ObjectShortName">rvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cl_sh_pcim_bus/rready">
      <obj_property name="ElementShortName">rready</obj_property>
      <obj_property name="ObjectShortName">rready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cfg_bus/addr">
      <obj_property name="ElementShortName">addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cfg_bus/wdata">
      <obj_property name="ElementShortName">wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">wdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cfg_bus/wr">
      <obj_property name="ElementShortName">wr</obj_property>
      <obj_property name="ObjectShortName">wr</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cfg_bus/rd">
      <obj_property name="ElementShortName">rd</obj_property>
      <obj_property name="ObjectShortName">rd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cfg_bus/ack">
      <obj_property name="ElementShortName">ack</obj_property>
      <obj_property name="ObjectShortName">ack</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_PCIM_MSTR/cfg_bus/rdata">
      <obj_property name="ElementShortName">rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">rdata[31:0]</obj_property>
   </wvobject>
</wave_config>
