// Seed: 3339724297
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  type_5 id_2 (
      1 == (id_1),
      1,
      1,
      id_1
  );
  tri id_3;
  type_7(
      id_1, 1
  );
  assign id_3 = id_3[1];
  logic id_4;
endmodule
