;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV 717, <-20
	DJN -1, @-20
	SUB 0, 200
	SUB 0, 200
	SUB 0, 200
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB 972, 226
	DJN -1, @-20
	SUB @121, 106
	SUB @121, 106
	SUB @127, 100
	SPL 0, #9
	SPL @0, -202
	SUB @121, 106
	SLT 597, <122
	SLT 597, <122
	SLT 597, <122
	MOV @2, @-0
	DJN -1, @-227
	SPL 2, -202
	SPL 2, -202
	ADD 20, @20
	ADD 271, @860
	CMP @121, 100
	ADD 102, 9
	MOV -6, <122
	SUB @121, 100
	ADD 20, @20
	ADD 271, @860
	SUB @121, 103
	SLT 100, 9
	SPL 0, -202
	SLT 620, -200
	SUB <59, @12
	SPL 0, -202
	MOV 717, <-20
	SPL 0, -202
	MOV 717, <-20
	SUB -1, <-20
	CMP -7, <-420
	SPL 0, -202
	SPL 0, -202
	SPL 2, -202
	SUB #62, 220
	MOV 717, <-20
	CMP -7, <-420
	MOV -1, <-20
	MOV 717, <-20
