Analysis & Synthesis report for CEG3156Lab2
Mon Jul 17 21:40:59 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Jul 17 21:40:59 2023          ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; CEG3156Lab2                                ;
; Top-level Entity Name              ; pipelinedProc                              ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; pipelinedProc      ; CEG3156Lab2        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 24     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Jul 17 21:40:59 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CEG3156Lab2 -c CEG3156Lab2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file twobitregister.vhd
    Info (12022): Found design unit 1: twoBitRegister-structural
    Info (12023): Found entity 1: twoBitRegister
Info (12021): Found 2 design units, including 1 entities, in source file threebitregister.vhd
    Info (12022): Found design unit 1: threeBitRegister-structural
    Info (12023): Found entity 1: threeBitRegister
Info (12021): Found 2 design units, including 1 entities, in source file thirtytwobitregister.vhd
    Info (12022): Found design unit 1: thirtyTwoBitRegister-structural
    Info (12023): Found entity 1: thirtyTwoBitRegister
Info (12021): Found 2 design units, including 1 entities, in source file processortoplevelentity.vhd
    Info (12022): Found design unit 1: ProcessorTopLevelEntity-Structural
    Info (12023): Found entity 1: ProcessorTopLevelEntity
Info (12021): Found 2 design units, including 1 entities, in source file mem_wbregister.vhd
    Info (12022): Found design unit 1: MEM_WBRegister-structural
    Info (12023): Found entity 1: MEM_WBRegister
Info (12021): Found 2 design units, including 1 entities, in source file if_idregister.vhd
    Info (12022): Found design unit 1: IF_IDRegister-structural
    Info (12023): Found entity 1: IF_IDRegister
Info (12021): Found 2 design units, including 1 entities, in source file id_exregister.vhd
    Info (12022): Found design unit 1: ID_EXRegister-structural
    Info (12023): Found entity 1: ID_EXRegister
Info (12021): Found 2 design units, including 1 entities, in source file fourbitregister.vhd
    Info (12022): Found design unit 1: fourBitRegister-structural
    Info (12023): Found entity 1: fourBitRegister
Info (12021): Found 2 design units, including 1 entities, in source file forwardingunit.vhd
    Info (12022): Found design unit 1: forwardingUnit-rtl
    Info (12023): Found entity 1: forwardingUnit
Info (12021): Found 2 design units, including 1 entities, in source file fivebitregister.vhd
    Info (12022): Found design unit 1: fiveBitRegister-structural
    Info (12023): Found entity 1: fiveBitRegister
Info (12021): Found 2 design units, including 1 entities, in source file ex_memregister.vhd
    Info (12022): Found design unit 1: EX_MEMRegister-structural
    Info (12023): Found entity 1: EX_MEMRegister
Info (12021): Found 2 design units, including 1 entities, in source file clk_div.vhd
    Info (12022): Found design unit 1: clk_div-a
    Info (12023): Found entity 1: clk_div
Info (12021): Found 2 design units, including 1 entities, in source file enasdff.vhd
    Info (12022): Found design unit 1: enASdFF-rtl
    Info (12023): Found entity 1: enASdFF
Info (12021): Found 2 design units, including 1 entities, in source file enardff_2.vhd
    Info (12022): Found design unit 1: enARdFF_2-rtl
    Info (12023): Found entity 1: enARdFF_2
Info (12021): Found 2 design units, including 1 entities, in source file onebitsubtractor.vhd
    Info (12022): Found design unit 1: oneBitSubtractor-rtl
    Info (12023): Found entity 1: oneBitSubtractor
Info (12021): Found 2 design units, including 1 entities, in source file shiftleft2unit.vhd
    Info (12022): Found design unit 1: shiftLeft2Unit-rtl
    Info (12023): Found entity 1: shiftLeft2Unit
Info (12021): Found 2 design units, including 1 entities, in source file signextendunit.vhd
    Info (12022): Found design unit 1: signExtendUnit-rtl
    Info (12023): Found entity 1: signExtendUnit
Info (12021): Found 2 design units, including 1 entities, in source file eightbitregister.vhd
    Info (12022): Found design unit 1: eightBitRegister-structural
    Info (12023): Found entity 1: eightBitRegister
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: registerFile-structural
    Info (12023): Found entity 1: registerFile
Info (12021): Found 2 design units, including 1 entities, in source file eightbitsubtractor.vhd
    Info (12022): Found design unit 1: eightBitSubtractor-structural
    Info (12023): Found entity 1: eightBitSubtractor
Info (12021): Found 2 design units, including 1 entities, in source file eightbitadder.vhd
    Info (12022): Found design unit 1: eightBitAdder-structural
    Info (12023): Found entity 1: eightBitAdder
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1.vhd
    Info (12022): Found design unit 1: mux2x1-rtl
    Info (12023): Found entity 1: mux2x1
Info (12021): Found 2 design units, including 1 entities, in source file pcadder8bit.vhd
    Info (12022): Found design unit 1: pcAdder8Bit-structural
    Info (12023): Found entity 1: pcAdder8Bit
Info (12021): Found 2 design units, including 1 entities, in source file alucontrolunit.vhd
    Info (12022): Found design unit 1: aluControlUnit-rtl
    Info (12023): Found entity 1: aluControlUnit
Info (12021): Found 2 design units, including 1 entities, in source file dff_2.vhd
    Info (12022): Found design unit 1: dFF_2-rtl
    Info (12023): Found entity 1: dFF_2
Info (12021): Found 2 design units, including 1 entities, in source file onebitadder.vhd
    Info (12022): Found design unit 1: oneBitAdder-rtl
    Info (12023): Found entity 1: oneBitAdder
Info (12021): Found 2 design units, including 1 entities, in source file threetoeightdecoder.vhd
    Info (12022): Found design unit 1: threeToEightDecoder-Structural
    Info (12023): Found entity 1: threeToEightDecoder
Info (12021): Found 2 design units, including 1 entities, in source file mux8x1eightbit.vhd
    Info (12022): Found design unit 1: mux8x1EightBit-Structural
    Info (12023): Found entity 1: mux8x1EightBit
Info (12021): Found 2 design units, including 1 entities, in source file controllogicunit.vhd
    Info (12022): Found design unit 1: controlLogicUnit-rtl
    Info (12023): Found entity 1: controlLogicUnit
Info (12021): Found 2 design units, including 1 entities, in source file instructionmemory.vhd
    Info (12022): Found design unit 1: instructionMemory-structural
    Info (12023): Found entity 1: instructionMemory
Info (12021): Found 2 design units, including 1 entities, in source file datamemory.vhd
    Info (12022): Found design unit 1: dataMemory-structural
    Info (12023): Found entity 1: dataMemory
Info (12021): Found 2 design units, including 1 entities, in source file mux7x7.vhd
    Info (12022): Found design unit 1: mux7x7-structural
    Info (12023): Found entity 1: mux7x7
Info (12021): Found 2 design units, including 1 entities, in source file mux8x8.vhd
    Info (12022): Found design unit 1: mux8x8-structural
    Info (12023): Found entity 1: mux8x8
Info (12021): Found 2 design units, including 1 entities, in source file mux5x5.vhd
    Info (12022): Found design unit 1: mux5x5-structural
    Info (12023): Found entity 1: mux5x5
Info (12021): Found 2 design units, including 1 entities, in source file alumain.vhd
    Info (12022): Found design unit 1: ALUmain-structural
    Info (12023): Found entity 1: ALUmain
Info (12021): Found 2 design units, including 1 entities, in source file onebitcomparator.vhd
    Info (12022): Found design unit 1: oneBitComparator-rtl
    Info (12023): Found entity 1: oneBitComparator
Info (12021): Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd
    Info (12022): Found design unit 1: eighBitComparator-rtl
    Info (12023): Found entity 1: eighBitComparator
Info (12021): Found 2 design units, including 1 entities, in source file pcregister.vhd
    Info (12022): Found design unit 1: pcRegister-structural
    Info (12023): Found entity 1: pcRegister
Info (12021): Found 2 design units, including 1 entities, in source file hazarddetectionunit.vhd
    Info (12022): Found design unit 1: HazardDetectionUnit-structural
    Info (12023): Found entity 1: HazardDetectionUnit
Info (12021): Found 2 design units, including 1 entities, in source file pipelinedproc.vhd
    Info (12022): Found design unit 1: pipelinedProc-structural
    Info (12023): Found entity 1: pipelinedProc
Info (12021): Found 2 design units, including 1 entities, in source file mux9bit2x1.vhd
    Info (12022): Found design unit 1: mux9bit2x1-structural
    Info (12023): Found entity 1: mux9bit2x1
Info (12021): Found 2 design units, including 1 entities, in source file mux8bit3x1.vhd
    Info (12022): Found design unit 1: mux8bit3x1-structural
    Info (12023): Found entity 1: mux8bit3x1
Info (12021): Found 2 design units, including 1 entities, in source file mux3x1.vhd
    Info (12022): Found design unit 1: mux3x1-rtl
    Info (12023): Found entity 1: mux3x1
Info (12127): Elaborating entity "pipelinedProc" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at pipelinedProc.vhd(31): object "pcWrite" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pipelinedProc.vhd(38): object "branchNE_conn" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at pipelinedProc.vhd(50): used implicit default value for signal "exMem_regMuxOut" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at pipelinedProc.vhd(86): object "IDEX_EX" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pipelinedProc.vhd(97): object "EXMEM_M" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pipelinedProc.vhd(100): object "EXMEM_aluZero" assigned a value but never read
Error (10344): VHDL expression error at pipelinedProc.vhd(436): expression has 8 elements, but must have 32 elements File: C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd Line: 436
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings
    Error: Peak virtual memory: 4646 megabytes
    Error: Processing ended: Mon Jul 17 21:40:59 2023
    Error: Elapsed time: 00:00:00
    Error: Total CPU time (on all processors): 00:00:01


