
centos-preinstalled/clpi_dump:     file format elf32-littlearm


Disassembly of section .init:

000108d0 <.init>:
   108d0:	push	{r3, lr}
   108d4:	bl	11688 <ftello64@plt+0xc54>
   108d8:	pop	{r3, pc}

Disassembly of section .plt:

000108dc <calloc@plt-0x14>:
   108dc:	push	{lr}		; (str lr, [sp, #-4]!)
   108e0:	ldr	lr, [pc, #4]	; 108ec <calloc@plt-0x4>
   108e4:	add	lr, pc, lr
   108e8:	ldr	pc, [lr, #8]!
   108ec:	andeq	r5, r1, r4, lsl r7

000108f0 <calloc@plt>:
   108f0:	add	ip, pc, #0, 12
   108f4:	add	ip, ip, #86016	; 0x15000
   108f8:	ldr	pc, [ip, #1812]!	; 0x714

000108fc <strtol@plt>:
   108fc:	add	ip, pc, #0, 12
   10900:	add	ip, ip, #86016	; 0x15000
   10904:	ldr	pc, [ip, #1804]!	; 0x70c

00010908 <fopen@plt>:
   10908:	add	ip, pc, #0, 12
   1090c:	add	ip, ip, #86016	; 0x15000
   10910:	ldr	pc, [ip, #1796]!	; 0x704

00010914 <free@plt>:
   10914:	add	ip, pc, #0, 12
   10918:	add	ip, ip, #86016	; 0x15000
   1091c:	ldr	pc, [ip, #1788]!	; 0x6fc

00010920 <__vsnprintf_chk@plt>:
   10920:	add	ip, pc, #0, 12
   10924:	add	ip, ip, #86016	; 0x15000
   10928:	ldr	pc, [ip, #1780]!	; 0x6f4

0001092c <__stack_chk_fail@plt>:
   1092c:	add	ip, pc, #0, 12
   10930:	add	ip, ip, #86016	; 0x15000
   10934:	ldr	pc, [ip, #1772]!	; 0x6ec

00010938 <fwrite@plt>:
   10938:	add	ip, pc, #0, 12
   1093c:	add	ip, ip, #86016	; 0x15000
   10940:	ldr	pc, [ip, #1764]!	; 0x6e4

00010944 <strcpy@plt>:
   10944:	add	ip, pc, #0, 12
   10948:	add	ip, ip, #86016	; 0x15000
   1094c:	ldr	pc, [ip, #1756]!	; 0x6dc

00010950 <fread@plt>:
   10950:	add	ip, pc, #0, 12
   10954:	add	ip, ip, #86016	; 0x15000
   10958:	ldr	pc, [ip, #1748]!	; 0x6d4

0001095c <getenv@plt>:
   1095c:	add	ip, pc, #0, 12
   10960:	add	ip, ip, #86016	; 0x15000
   10964:	ldr	pc, [ip, #1740]!	; 0x6cc

00010968 <malloc@plt>:
   10968:	add	ip, pc, #0, 12
   1096c:	add	ip, ip, #86016	; 0x15000
   10970:	ldr	pc, [ip, #1732]!	; 0x6c4

00010974 <__libc_start_main@plt>:
   10974:	add	ip, pc, #0, 12
   10978:	add	ip, ip, #86016	; 0x15000
   1097c:	ldr	pc, [ip, #1724]!	; 0x6bc

00010980 <__vfprintf_chk@plt>:
   10980:	add	ip, pc, #0, 12
   10984:	add	ip, ip, #86016	; 0x15000
   10988:	ldr	pc, [ip, #1716]!	; 0x6b4

0001098c <__gmon_start__@plt>:
   1098c:	add	ip, pc, #0, 12
   10990:	add	ip, ip, #86016	; 0x15000
   10994:	ldr	pc, [ip, #1708]!	; 0x6ac

00010998 <exit@plt>:
   10998:	add	ip, pc, #0, 12
   1099c:	add	ip, ip, #86016	; 0x15000
   109a0:	ldr	pc, [ip, #1700]!	; 0x6a4

000109a4 <feof@plt>:
   109a4:	add	ip, pc, #0, 12
   109a8:	add	ip, ip, #86016	; 0x15000
   109ac:	ldr	pc, [ip, #1692]!	; 0x69c

000109b0 <strlen@plt>:
   109b0:	add	ip, pc, #0, 12
   109b4:	add	ip, ip, #86016	; 0x15000
   109b8:	ldr	pc, [ip, #1684]!	; 0x694

000109bc <__sprintf_chk@plt>:
   109bc:	add	ip, pc, #0, 12
   109c0:	add	ip, ip, #86016	; 0x15000
   109c4:	ldr	pc, [ip, #1676]!	; 0x68c

000109c8 <setvbuf@plt>:
   109c8:	add	ip, pc, #0, 12
   109cc:	add	ip, ip, #86016	; 0x15000
   109d0:	ldr	pc, [ip, #1668]!	; 0x684

000109d4 <strncpy@plt>:
   109d4:	add	ip, pc, #0, 12
   109d8:	add	ip, ip, #86016	; 0x15000
   109dc:	ldr	pc, [ip, #1660]!	; 0x67c

000109e0 <__printf_chk@plt>:
   109e0:	add	ip, pc, #0, 12
   109e4:	add	ip, ip, #86016	; 0x15000
   109e8:	ldr	pc, [ip, #1652]!	; 0x674

000109ec <__fprintf_chk@plt>:
   109ec:	add	ip, pc, #0, 12
   109f0:	add	ip, ip, #86016	; 0x15000
   109f4:	ldr	pc, [ip, #1644]!	; 0x66c

000109f8 <fclose@plt>:
   109f8:	add	ip, pc, #0, 12
   109fc:	add	ip, ip, #86016	; 0x15000
   10a00:	ldr	pc, [ip, #1636]!	; 0x664

00010a04 <fseeko64@plt>:
   10a04:	add	ip, pc, #0, 12
   10a08:	add	ip, ip, #86016	; 0x15000
   10a0c:	ldr	pc, [ip, #1628]!	; 0x65c

00010a10 <__posix_getopt@plt>:
   10a10:	add	ip, pc, #0, 12
   10a14:	add	ip, ip, #86016	; 0x15000
   10a18:	ldr	pc, [ip, #1620]!	; 0x654

00010a1c <fopen64@plt>:
   10a1c:	add	ip, pc, #0, 12
   10a20:	add	ip, ip, #86016	; 0x15000
   10a24:	ldr	pc, [ip, #1612]!	; 0x64c

00010a28 <abort@plt>:
   10a28:	add	ip, pc, #0, 12
   10a2c:	add	ip, ip, #86016	; 0x15000
   10a30:	ldr	pc, [ip, #1604]!	; 0x644

00010a34 <ftello64@plt>:
   10a34:	add	ip, pc, #0, 12
   10a38:	add	ip, ip, #86016	; 0x15000
   10a3c:	ldr	pc, [ip, #1596]!	; 0x63c

Disassembly of section .text:

00010a40 <.text>:
   10a40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10a44:	sub	sp, sp, #100	; 0x64
   10a48:	movw	r5, #25224	; 0x6288
   10a4c:	movt	r5, #2
   10a50:	str	r0, [sp, #72]	; 0x48
   10a54:	mov	r4, #0
   10a58:	ldr	r7, [sp, #72]	; 0x48
   10a5c:	mov	r6, #1
   10a60:	str	r4, [sp, #64]	; 0x40
   10a64:	mov	r4, r1
   10a68:	mov	r0, #0
   10a6c:	str	r0, [sp, #84]	; 0x54
   10a70:	str	r0, [sp, #80]	; 0x50
   10a74:	str	r0, [sp, #76]	; 0x4c
   10a78:	movw	r2, #20800	; 0x5140
   10a7c:	mov	r0, r7
   10a80:	movt	r2, #1
   10a84:	mov	r1, r4
   10a88:	bl	10a10 <__posix_getopt@plt>
   10a8c:	cmp	r0, #105	; 0x69
   10a90:	beq	10ad4 <ftello64@plt+0xa0>
   10a94:	ble	10ab8 <ftello64@plt+0x84>
   10a98:	cmp	r0, #115	; 0x73
   10a9c:	beq	10ae8 <ftello64@plt+0xb4>
   10aa0:	cmp	r0, #118	; 0x76
   10aa4:	beq	10ae0 <ftello64@plt+0xac>
   10aa8:	cmp	r0, #112	; 0x70
   10aac:	beq	10af4 <ftello64@plt+0xc0>
   10ab0:	ldr	r0, [r4]
   10ab4:	bl	11780 <ftello64@plt+0xd4c>
   10ab8:	cmn	r0, #1
   10abc:	beq	10b00 <ftello64@plt+0xcc>
   10ac0:	cmp	r0, #99	; 0x63
   10ac4:	bne	10ab0 <ftello64@plt+0x7c>
   10ac8:	mov	r1, #1
   10acc:	str	r1, [sp, #76]	; 0x4c
   10ad0:	b	10a78 <ftello64@plt+0x44>
   10ad4:	mov	r2, #1
   10ad8:	str	r2, [sp, #64]	; 0x40
   10adc:	b	10a78 <ftello64@plt+0x44>
   10ae0:	str	r6, [r5]
   10ae4:	b	10a78 <ftello64@plt+0x44>
   10ae8:	mov	r1, #1
   10aec:	str	r1, [sp, #80]	; 0x50
   10af0:	b	10a78 <ftello64@plt+0x44>
   10af4:	mov	r2, #1
   10af8:	str	r2, [sp, #84]	; 0x54
   10afc:	b	10a78 <ftello64@plt+0x44>
   10b00:	movw	r3, #25208	; 0x6278
   10b04:	movt	r3, #2
   10b08:	ldr	r0, [sp, #72]	; 0x48
   10b0c:	ldr	r3, [r3]
   10b10:	cmp	r0, r3
   10b14:	str	r3, [sp, #60]	; 0x3c
   10b18:	ble	10ab0 <ftello64@plt+0x7c>
   10b1c:	sub	r3, r3, #-1073741823	; 0xc0000001
   10b20:	movw	r1, #25224	; 0x6288
   10b24:	strd	sl, [sp, #24]
   10b28:	movt	r1, #2
   10b2c:	add	r3, r4, r3, lsl #2
   10b30:	str	r1, [sp, #56]	; 0x38
   10b34:	str	r3, [sp, #68]	; 0x44
   10b38:	b	10b80 <ftello64@plt+0x14c>
   10b3c:	ldr	r4, [sp, #80]	; 0x50
   10b40:	cmp	r4, #0
   10b44:	bne	114d8 <ftello64@plt+0xaa4>
   10b48:	ldr	r4, [sp, #84]	; 0x54
   10b4c:	cmp	r4, #0
   10b50:	bne	110cc <ftello64@plt+0x698>
   10b54:	ldr	r4, [sp, #64]	; 0x40
   10b58:	cmp	r4, #0
   10b5c:	bne	10d38 <ftello64@plt+0x304>
   10b60:	ldr	r0, [sp, #44]	; 0x2c
   10b64:	bl	124f4 <ftello64@plt+0x1ac0>
   10b68:	ldr	r4, [sp, #60]	; 0x3c
   10b6c:	ldr	r0, [sp, #72]	; 0x48
   10b70:	add	r4, r4, #1
   10b74:	str	r4, [sp, #60]	; 0x3c
   10b78:	cmp	r4, r0
   10b7c:	beq	10d2c <ftello64@plt+0x2f8>
   10b80:	ldr	r4, [sp, #68]	; 0x44
   10b84:	ldr	r0, [r4, #4]!
   10b88:	str	r4, [sp, #68]	; 0x44
   10b8c:	ldr	r4, [sp, #56]	; 0x38
   10b90:	ldr	r1, [r4]
   10b94:	bl	149c0 <ftello64@plt+0x3f8c>
   10b98:	cmp	r0, #0
   10b9c:	str	r0, [sp, #44]	; 0x2c
   10ba0:	beq	11618 <ftello64@plt+0xbe4>
   10ba4:	ldr	r4, [sp, #76]	; 0x4c
   10ba8:	cmp	r4, #0
   10bac:	beq	10b3c <ftello64@plt+0x108>
   10bb0:	mov	r0, #1
   10bb4:	movw	r1, #20824	; 0x5158
   10bb8:	movt	r1, #1
   10bbc:	bl	11854 <ftello64@plt+0xe20>
   10bc0:	ldr	r4, [sp, #44]	; 0x2c
   10bc4:	mov	r0, #2
   10bc8:	movw	r1, #20836	; 0x5164
   10bcc:	movt	r1, #1
   10bd0:	ldrb	r2, [r4, #28]
   10bd4:	bl	11854 <ftello64@plt+0xe20>
   10bd8:	ldrb	r2, [r4, #29]
   10bdc:	mov	r0, #2
   10be0:	movw	r1, #20860	; 0x517c
   10be4:	movt	r1, #1
   10be8:	bl	11854 <ftello64@plt+0xe20>
   10bec:	ldrb	r1, [r4, #30]
   10bf0:	movw	r3, #20780	; 0x512c
   10bf4:	movt	r3, #1
   10bf8:	cmp	r1, #0
   10bfc:	mov	r0, #2
   10c00:	movw	r2, #20788	; 0x5134
   10c04:	movw	r1, #20888	; 0x5198
   10c08:	movt	r2, #1
   10c0c:	movt	r1, #1
   10c10:	movne	r2, r3
   10c14:	bl	11854 <ftello64@plt+0xe20>
   10c18:	ldrb	r2, [r4, #46]	; 0x2e
   10c1c:	mov	r0, #2
   10c20:	movw	r1, #20908	; 0x51ac
   10c24:	movt	r1, #1
   10c28:	bl	11854 <ftello64@plt+0xe20>
   10c2c:	ldr	r2, [r4, #32]
   10c30:	mov	r0, #2
   10c34:	movw	r1, #20928	; 0x51c0
   10c38:	movt	r1, #1
   10c3c:	bl	11854 <ftello64@plt+0xe20>
   10c40:	ldr	r2, [r4, #36]	; 0x24
   10c44:	mov	r0, #2
   10c48:	movw	r1, #20952	; 0x51d8
   10c4c:	movt	r1, #1
   10c50:	bl	11854 <ftello64@plt+0xe20>
   10c54:	mov	r0, #2
   10c58:	movw	r1, #20980	; 0x51f4
   10c5c:	movt	r1, #1
   10c60:	bl	11854 <ftello64@plt+0xe20>
   10c64:	ldrb	r2, [r4, #40]	; 0x28
   10c68:	mov	r0, #3
   10c6c:	movw	r1, #20996	; 0x5204
   10c70:	movt	r1, #1
   10c74:	bl	11854 <ftello64@plt+0xe20>
   10c78:	add	r2, r4, #41	; 0x29
   10c7c:	movw	r1, #21016	; 0x5218
   10c80:	mov	r0, #3
   10c84:	movt	r1, #1
   10c88:	bl	11854 <ftello64@plt+0xe20>
   10c8c:	ldrb	r3, [r4, #46]	; 0x2e
   10c90:	cmp	r3, #0
   10c94:	movne	r5, #0
   10c98:	ldrne	r4, [sp, #44]	; 0x2c
   10c9c:	beq	10d18 <ftello64@plt+0x2e4>
   10ca0:	mov	r2, r5
   10ca4:	mov	r0, #2
   10ca8:	movw	r1, #21032	; 0x5228
   10cac:	movt	r1, #1
   10cb0:	bl	11854 <ftello64@plt+0xe20>
   10cb4:	ldr	r3, [r4, #48]	; 0x30
   10cb8:	mov	r0, #3
   10cbc:	movw	r1, #21048	; 0x5238
   10cc0:	movt	r1, #1
   10cc4:	lsl	r6, r5, #4
   10cc8:	ldr	r2, [r3, r5, lsl #4]
   10ccc:	add	r5, r5, #1
   10cd0:	bl	11854 <ftello64@plt+0xe20>
   10cd4:	ldr	r2, [r4, #48]	; 0x30
   10cd8:	mov	r0, #3
   10cdc:	movw	r1, #21060	; 0x5244
   10ce0:	add	r2, r2, r6
   10ce4:	movt	r1, #1
   10ce8:	add	r2, r2, #4
   10cec:	bl	11854 <ftello64@plt+0xe20>
   10cf0:	ldr	r2, [r4, #48]	; 0x30
   10cf4:	movw	r1, #21072	; 0x5250
   10cf8:	mov	r0, #3
   10cfc:	add	r2, r2, r6
   10d00:	movt	r1, #1
   10d04:	add	r2, r2, #10
   10d08:	bl	11854 <ftello64@plt+0xe20>
   10d0c:	ldrb	r3, [r4, #46]	; 0x2e
   10d10:	cmp	r5, r3
   10d14:	blt	10ca0 <ftello64@plt+0x26c>
   10d18:	movw	r1, #22608	; 0x5850
   10d1c:	mov	r0, #1
   10d20:	movt	r1, #1
   10d24:	bl	109e0 <__printf_chk@plt>
   10d28:	b	10b3c <ftello64@plt+0x108>
   10d2c:	mov	r0, #0
   10d30:	add	sp, sp, #100	; 0x64
   10d34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10d38:	mov	r0, #1
   10d3c:	movw	r1, #21612	; 0x546c
   10d40:	movt	r1, #1
   10d44:	bl	11854 <ftello64@plt+0xe20>
   10d48:	ldr	r4, [sp, #44]	; 0x2c
   10d4c:	movw	r1, #21616	; 0x5470
   10d50:	mov	r0, #2
   10d54:	movt	r1, #1
   10d58:	ldrb	r2, [r4, #69]	; 0x45
   10d5c:	bl	11854 <ftello64@plt+0xe20>
   10d60:	ldrb	r3, [r4, #69]	; 0x45
   10d64:	cmp	r3, #0
   10d68:	beq	10b60 <ftello64@plt+0x12c>
   10d6c:	mov	r4, #0
   10d70:	str	r4, [sp, #48]	; 0x30
   10d74:	str	r4, [sp, #52]	; 0x34
   10d78:	ldr	r0, [sp, #44]	; 0x2c
   10d7c:	movw	r1, #21640	; 0x5488
   10d80:	ldr	r3, [sp, #48]	; 0x30
   10d84:	movt	r1, #1
   10d88:	ldr	r2, [sp, #52]	; 0x34
   10d8c:	ldr	r4, [r0, #72]	; 0x48
   10d90:	mov	r0, #2
   10d94:	add	sl, r4, r3
   10d98:	bl	11854 <ftello64@plt+0xe20>
   10d9c:	ldr	r0, [sp, #48]	; 0x30
   10da0:	movw	r1, #21240	; 0x52f8
   10da4:	movt	r1, #1
   10da8:	ldrh	r2, [r4, r0]
   10dac:	mov	r0, #3
   10db0:	bl	11854 <ftello64@plt+0xe20>
   10db4:	ldrb	r2, [sl, #2]
   10db8:	mov	r0, #3
   10dbc:	movw	r1, #21652	; 0x5494
   10dc0:	movt	r1, #1
   10dc4:	bl	11854 <ftello64@plt+0xe20>
   10dc8:	ldr	r2, [sl, #4]
   10dcc:	mov	r0, #3
   10dd0:	movw	r1, #21672	; 0x54a8
   10dd4:	movt	r1, #1
   10dd8:	bl	11854 <ftello64@plt+0xe20>
   10ddc:	ldr	r2, [sl, #8]
   10de0:	mov	r0, #3
   10de4:	movw	r1, #21696	; 0x54c0
   10de8:	movt	r1, #1
   10dec:	bl	11854 <ftello64@plt+0xe20>
   10df0:	ldr	r2, [sl, #12]
   10df4:	movw	r1, #21716	; 0x54d4
   10df8:	mov	r0, #3
   10dfc:	movt	r1, #1
   10e00:	bl	11854 <ftello64@plt+0xe20>
   10e04:	ldr	r3, [sl, #4]
   10e08:	cmp	r3, #0
   10e0c:	movgt	r4, #0
   10e10:	movgt	r6, r4
   10e14:	ble	10e84 <ftello64@plt+0x450>
   10e18:	ldr	r7, [sl, #16]
   10e1c:	mov	r2, r6
   10e20:	mov	r0, #3
   10e24:	movw	r1, #21736	; 0x54e8
   10e28:	add	r5, r7, r4
   10e2c:	movt	r1, #1
   10e30:	bl	11854 <ftello64@plt+0xe20>
   10e34:	ldr	r2, [r7, r4]
   10e38:	mov	r0, #4
   10e3c:	movw	r1, #21748	; 0x54f4
   10e40:	movt	r1, #1
   10e44:	add	r6, r6, #1
   10e48:	bl	11854 <ftello64@plt+0xe20>
   10e4c:	ldr	r2, [r5, #4]
   10e50:	mov	r0, #4
   10e54:	movw	r1, #21764	; 0x5504
   10e58:	movt	r1, #1
   10e5c:	add	r4, r4, #12
   10e60:	bl	11854 <ftello64@plt+0xe20>
   10e64:	ldr	r2, [r5, #8]
   10e68:	movw	r1, #21776	; 0x5510
   10e6c:	mov	r0, #4
   10e70:	movt	r1, #1
   10e74:	bl	11854 <ftello64@plt+0xe20>
   10e78:	ldr	r3, [sl, #4]
   10e7c:	cmp	r6, r3
   10e80:	blt	10e18 <ftello64@plt+0x3e4>
   10e84:	ldr	r3, [sl, #8]
   10e88:	cmp	r3, #0
   10e8c:	ble	10f34 <ftello64@plt+0x500>
   10e90:	mov	r4, #0
   10e94:	movw	r7, #20788	; 0x5134
   10e98:	movw	r6, #20780	; 0x512c
   10e9c:	movt	r7, #1
   10ea0:	movt	r6, #1
   10ea4:	mov	r8, r4
   10ea8:	ldr	r5, [sl, #20]
   10eac:	mov	r2, r8
   10eb0:	mov	r0, #3
   10eb4:	movw	r1, #21788	; 0x551c
   10eb8:	movt	r1, #1
   10ebc:	add	r8, r8, #1
   10ec0:	bl	11854 <ftello64@plt+0xe20>
   10ec4:	ldrb	r2, [r5, r4]
   10ec8:	add	r5, r5, r4
   10ecc:	mov	r0, #4
   10ed0:	cmp	r2, #0
   10ed4:	movw	r1, #21800	; 0x5528
   10ed8:	movt	r1, #1
   10edc:	add	r4, r4, #12
   10ee0:	moveq	r2, r7
   10ee4:	movne	r2, r6
   10ee8:	bl	11854 <ftello64@plt+0xe20>
   10eec:	ldrb	r2, [r5, #1]
   10ef0:	mov	r0, #4
   10ef4:	movw	r1, #21824	; 0x5540
   10ef8:	movt	r1, #1
   10efc:	bl	11854 <ftello64@plt+0xe20>
   10f00:	ldr	r2, [r5, #4]
   10f04:	mov	r0, #4
   10f08:	movw	r1, #21764	; 0x5504
   10f0c:	movt	r1, #1
   10f10:	bl	11854 <ftello64@plt+0xe20>
   10f14:	ldr	r2, [r5, #8]
   10f18:	movw	r1, #21776	; 0x5510
   10f1c:	mov	r0, #4
   10f20:	movt	r1, #1
   10f24:	bl	11854 <ftello64@plt+0xe20>
   10f28:	ldr	r3, [sl, #8]
   10f2c:	cmp	r8, r3
   10f30:	blt	10ea8 <ftello64@plt+0x474>
   10f34:	ldr	r4, [sp, #56]	; 0x38
   10f38:	ldr	r3, [r4]
   10f3c:	cmp	r3, #0
   10f40:	bne	10f74 <ftello64@plt+0x540>
   10f44:	ldr	r4, [sp, #44]	; 0x2c
   10f48:	ldrb	r3, [r4, #69]	; 0x45
   10f4c:	ldr	r4, [sp, #52]	; 0x34
   10f50:	add	r4, r4, #1
   10f54:	str	r4, [sp, #52]	; 0x34
   10f58:	ldr	r4, [sp, #48]	; 0x30
   10f5c:	add	r4, r4, #24
   10f60:	str	r4, [sp, #48]	; 0x30
   10f64:	ldr	r4, [sp, #52]	; 0x34
   10f68:	cmp	r4, r3
   10f6c:	blt	10d78 <ftello64@plt+0x344>
   10f70:	b	10b60 <ftello64@plt+0x12c>
   10f74:	movw	r1, #21844	; 0x5554
   10f78:	mov	r0, #3
   10f7c:	movt	r1, #1
   10f80:	bl	11854 <ftello64@plt+0xe20>
   10f84:	ldr	r3, [sl, #4]
   10f88:	cmp	r3, #0
   10f8c:	ble	10f44 <ftello64@plt+0x510>
   10f90:	mov	r4, #0
   10f94:	str	sl, [sp, #36]	; 0x24
   10f98:	str	r4, [sp, #40]	; 0x28
   10f9c:	str	r4, [sp, #32]
   10fa0:	ldrd	sl, [sp, #24]
   10fa4:	ldrd	r4, [sp, #88]	; 0x58
   10fa8:	mov	r0, #4
   10fac:	ldr	r2, [sp, #32]
   10fb0:	movw	r1, #21736	; 0x54e8
   10fb4:	movt	r1, #1
   10fb8:	bl	11854 <ftello64@plt+0xe20>
   10fbc:	ldr	r0, [sp, #36]	; 0x24
   10fc0:	ldr	r3, [r0, #4]
   10fc4:	ldr	r2, [r0, #16]
   10fc8:	ldr	r0, [sp, #32]
   10fcc:	sub	r1, r3, #1
   10fd0:	cmp	r1, r0
   10fd4:	ldr	r1, [sp, #40]	; 0x28
   10fd8:	add	r8, r2, r1
   10fdc:	ldr	r6, [r2, r1]
   10fe0:	ldrle	r2, [sp, #36]	; 0x24
   10fe4:	ldrgt	r9, [r8, #12]
   10fe8:	ldrle	r9, [r2, #8]
   10fec:	cmp	r6, r9
   10ff0:	bge	110a0 <ftello64@plt+0x66c>
   10ff4:	add	r7, r6, r6, lsl #1
   10ff8:	str	r9, [sp, #24]
   10ffc:	ldr	r9, [sp, #36]	; 0x24
   11000:	lsl	r7, r7, #2
   11004:	ldr	ip, [r9, #20]
   11008:	movw	r1, #21860	; 0x5564
   1100c:	ldr	lr, [r8, #4]
   11010:	movt	r1, #1
   11014:	add	ip, ip, r7
   11018:	add	r6, r6, #1
   1101c:	bic	lr, lr, #1
   11020:	add	r7, r7, #12
   11024:	ldr	r0, [ip, #4]
   11028:	mov	r2, lr
   1102c:	asr	r3, lr, #31
   11030:	strd	r2, [sp, #16]
   11034:	lsl	sl, lr, #19
   11038:	ldr	r4, [sp, #20]
   1103c:	asr	r3, r0, #31
   11040:	lsl	r5, r3, #9
   11044:	lsl	fp, r4, #19
   11048:	lsl	r4, r0, #9
   1104c:	adds	r2, sl, r4
   11050:	orr	fp, fp, lr, lsr #13
   11054:	orr	r5, r5, r0, lsr #23
   11058:	mov	r0, #5
   1105c:	adc	r3, fp, r5
   11060:	strd	r2, [sp, #16]
   11064:	lsrs	r3, r3, #1
   11068:	rrx	r2, r2
   1106c:	strd	r2, [sp]
   11070:	ldr	lr, [r8, #8]
   11074:	ldr	ip, [ip, #8]
   11078:	ldrd	r2, [sp, #16]
   1107c:	lsr	lr, lr, #17
   11080:	add	ip, ip, lr, lsl #17
   11084:	str	ip, [sp, #8]
   11088:	bl	11854 <ftello64@plt+0xe20>
   1108c:	ldr	r3, [sp, #24]
   11090:	cmp	r6, r3
   11094:	bne	11004 <ftello64@plt+0x5d0>
   11098:	ldr	r0, [sp, #36]	; 0x24
   1109c:	ldr	r3, [r0, #4]
   110a0:	ldr	r1, [sp, #32]
   110a4:	ldr	r2, [sp, #40]	; 0x28
   110a8:	add	r1, r1, #1
   110ac:	str	r1, [sp, #32]
   110b0:	cmp	r1, r3
   110b4:	add	r2, r2, #12
   110b8:	str	r2, [sp, #40]	; 0x28
   110bc:	blt	10fa8 <ftello64@plt+0x574>
   110c0:	strd	sl, [sp, #24]
   110c4:	strd	r4, [sp, #88]	; 0x58
   110c8:	b	10f44 <ftello64@plt+0x510>
   110cc:	mov	r0, #1
   110d0:	movw	r1, #21300	; 0x5334
   110d4:	movt	r1, #1
   110d8:	bl	11854 <ftello64@plt+0xe20>
   110dc:	ldr	r4, [sp, #44]	; 0x2c
   110e0:	movw	r1, #21316	; 0x5344
   110e4:	mov	r0, #2
   110e8:	movt	r1, #1
   110ec:	ldrb	r2, [r4, #60]	; 0x3c
   110f0:	bl	11854 <ftello64@plt+0xe20>
   110f4:	ldrb	r3, [r4, #60]	; 0x3c
   110f8:	cmp	r3, #0
   110fc:	beq	10b54 <ftello64@plt+0x120>
   11100:	mov	r4, #0
   11104:	str	r4, [sp, #16]
   11108:	mov	fp, r4
   1110c:	ldr	r0, [sp, #44]	; 0x2c
   11110:	mov	r2, fp
   11114:	ldr	r3, [sp, #16]
   11118:	movw	r1, #21336	; 0x5358
   1111c:	movt	r1, #1
   11120:	ldr	r4, [r0, #64]	; 0x40
   11124:	mov	r0, #2
   11128:	add	r7, r4, r3
   1112c:	bl	11854 <ftello64@plt+0xe20>
   11130:	ldr	r0, [sp, #16]
   11134:	movw	r1, #21348	; 0x5364
   11138:	movt	r1, #1
   1113c:	ldr	r2, [r4, r0]
   11140:	mov	r0, #3
   11144:	bl	11854 <ftello64@plt+0xe20>
   11148:	ldrh	r2, [r7, #4]
   1114c:	mov	r0, #3
   11150:	movw	r1, #21380	; 0x5384
   11154:	movt	r1, #1
   11158:	bl	11854 <ftello64@plt+0xe20>
   1115c:	ldrb	r2, [r7, #6]
   11160:	mov	r0, #3
   11164:	movw	r1, #21400	; 0x5398
   11168:	movt	r1, #1
   1116c:	bl	11854 <ftello64@plt+0xe20>
   11170:	ldrb	r2, [r7, #7]
   11174:	movw	r1, #21420	; 0x53ac
   11178:	mov	r0, #3
   1117c:	movt	r1, #1
   11180:	bl	11854 <ftello64@plt+0xe20>
   11184:	ldrb	r3, [r7, #6]
   11188:	cmp	r3, #0
   1118c:	beq	112a0 <ftello64@plt+0x86c>
   11190:	movw	r8, #24708	; 0x6084
   11194:	movt	r8, #2
   11198:	mov	r6, #0
   1119c:	movw	sl, #25212	; 0x627c
   111a0:	movt	sl, #2
   111a4:	mov	r9, r8
   111a8:	mov	r5, r6
   111ac:	mov	r2, r5
   111b0:	movw	r1, #21440	; 0x53c0
   111b4:	mov	r0, #3
   111b8:	movt	r1, #1
   111bc:	bl	11854 <ftello64@plt+0xe20>
   111c0:	ldr	r4, [r7, #8]
   111c4:	ldr	r3, [r8, #4]
   111c8:	add	r4, r4, r6
   111cc:	cmp	r3, #0
   111d0:	ldrb	r2, [r4, #2]
   111d4:	beq	11208 <ftello64@plt+0x7d4>
   111d8:	ldr	r1, [r9]
   111dc:	cmp	r2, r1
   111e0:	beq	11210 <ftello64@plt+0x7dc>
   111e4:	movw	r1, #24708	; 0x6084
   111e8:	movt	r1, #2
   111ec:	b	111fc <ftello64@plt+0x7c8>
   111f0:	ldr	r0, [r1, #8]!
   111f4:	cmp	r2, r0
   111f8:	beq	11210 <ftello64@plt+0x7dc>
   111fc:	ldr	r3, [r1, #12]
   11200:	cmp	r3, #0
   11204:	bne	111f0 <ftello64@plt+0x7bc>
   11208:	movw	r3, #20796	; 0x513c
   1120c:	movt	r3, #1
   11210:	mov	r0, #4
   11214:	movw	r1, #21452	; 0x53cc
   11218:	movt	r1, #1
   1121c:	bl	11854 <ftello64@plt+0xe20>
   11220:	movw	r1, #21240	; 0x52f8
   11224:	mov	r0, #4
   11228:	movt	r1, #1
   1122c:	ldrh	r2, [r4]
   11230:	bl	11854 <ftello64@plt+0xe20>
   11234:	ldrb	r3, [r4, #2]
   11238:	cmp	r3, #134	; 0x86
   1123c:	bls	112c4 <ftello64@plt+0x890>
   11240:	cmp	r3, #160	; 0xa0
   11244:	beq	11278 <ftello64@plt+0x844>
   11248:	bhi	113f8 <ftello64@plt+0x9c4>
   1124c:	cmp	r3, #144	; 0x90
   11250:	bcc	11408 <ftello64@plt+0x9d4>
   11254:	cmp	r3, #145	; 0x91
   11258:	bls	11278 <ftello64@plt+0x844>
   1125c:	cmp	r3, #146	; 0x92
   11260:	bne	11408 <ftello64@plt+0x9d4>
   11264:	movw	r1, #21564	; 0x543c
   11268:	mov	r0, #4
   1126c:	movt	r1, #1
   11270:	ldrb	r2, [r4, #7]
   11274:	bl	11854 <ftello64@plt+0xe20>
   11278:	movw	r1, #21548	; 0x542c
   1127c:	add	r2, r4, #8
   11280:	mov	r0, #4
   11284:	movt	r1, #1
   11288:	bl	11854 <ftello64@plt+0xe20>
   1128c:	ldrb	r3, [r7, #6]
   11290:	add	r5, r5, #1
   11294:	add	r6, r6, #12
   11298:	cmp	r5, r3
   1129c:	blt	111ac <ftello64@plt+0x778>
   112a0:	ldr	r4, [sp, #44]	; 0x2c
   112a4:	add	fp, fp, #1
   112a8:	ldrb	r3, [r4, #60]	; 0x3c
   112ac:	ldr	r4, [sp, #16]
   112b0:	cmp	fp, r3
   112b4:	add	r4, r4, #12
   112b8:	str	r4, [sp, #16]
   112bc:	blt	1110c <ftello64@plt+0x6d8>
   112c0:	b	10b54 <ftello64@plt+0x120>
   112c4:	cmp	r3, #128	; 0x80
   112c8:	bcs	11420 <ftello64@plt+0x9ec>
   112cc:	cmp	r3, #4
   112d0:	bhi	114cc <ftello64@plt+0xa98>
   112d4:	cmp	r3, #3
   112d8:	bcs	11420 <ftello64@plt+0x9ec>
   112dc:	cmp	r3, #1
   112e0:	bcc	11408 <ftello64@plt+0x9d4>
   112e4:	ldr	r3, [r8, #156]	; 0x9c
   112e8:	ldrb	r2, [r4, #3]
   112ec:	cmp	r3, #0
   112f0:	beq	11320 <ftello64@plt+0x8ec>
   112f4:	ldr	r1, [r9, #152]	; 0x98
   112f8:	cmp	r2, r1
   112fc:	beq	11328 <ftello64@plt+0x8f4>
   11300:	ldr	r1, [pc, #816]	; 11638 <ftello64@plt+0xc04>
   11304:	b	11314 <ftello64@plt+0x8e0>
   11308:	ldr	r0, [r1, #8]!
   1130c:	cmp	r2, r0
   11310:	beq	11328 <ftello64@plt+0x8f4>
   11314:	ldr	r3, [r1, #12]
   11318:	cmp	r3, #0
   1131c:	bne	11308 <ftello64@plt+0x8d4>
   11320:	movw	r3, #20796	; 0x513c
   11324:	movt	r3, #1
   11328:	movw	r1, #21472	; 0x53e0
   1132c:	mov	r0, #4
   11330:	movt	r1, #1
   11334:	bl	11854 <ftello64@plt+0xe20>
   11338:	ldr	r3, [r8, #228]	; 0xe4
   1133c:	ldrb	r2, [r4, #4]
   11340:	cmp	r3, #0
   11344:	beq	11374 <ftello64@plt+0x940>
   11348:	ldr	r1, [r9, #224]	; 0xe0
   1134c:	cmp	r2, r1
   11350:	beq	1137c <ftello64@plt+0x948>
   11354:	ldr	r1, [pc, #736]	; 1163c <ftello64@plt+0xc08>
   11358:	b	11368 <ftello64@plt+0x934>
   1135c:	ldr	r0, [r1, #8]!
   11360:	cmp	r2, r0
   11364:	beq	1137c <ftello64@plt+0x948>
   11368:	ldr	r3, [r1, #12]
   1136c:	cmp	r3, #0
   11370:	bne	1135c <ftello64@plt+0x928>
   11374:	movw	r3, #20796	; 0x513c
   11378:	movt	r3, #1
   1137c:	movw	r1, #21488	; 0x53f0
   11380:	mov	r0, #4
   11384:	movt	r1, #1
   11388:	bl	11854 <ftello64@plt+0xe20>
   1138c:	ldr	r3, [r8, #300]	; 0x12c
   11390:	ldrb	r2, [r4, #5]
   11394:	cmp	r3, #0
   11398:	beq	113c8 <ftello64@plt+0x994>
   1139c:	ldr	r1, [r9, #296]	; 0x128
   113a0:	cmp	r2, r1
   113a4:	beq	113d0 <ftello64@plt+0x99c>
   113a8:	ldr	r1, [pc, #656]	; 11640 <ftello64@plt+0xc0c>
   113ac:	b	113bc <ftello64@plt+0x988>
   113b0:	ldr	r0, [r1, #8]!
   113b4:	cmp	r2, r0
   113b8:	beq	113d0 <ftello64@plt+0x99c>
   113bc:	ldr	r3, [r1, #12]
   113c0:	cmp	r3, #0
   113c4:	bne	113b0 <ftello64@plt+0x97c>
   113c8:	movw	r3, #20796	; 0x513c
   113cc:	movt	r3, #1
   113d0:	mov	r0, #4
   113d4:	movw	r1, #21504	; 0x5400
   113d8:	movt	r1, #1
   113dc:	bl	11854 <ftello64@plt+0xe20>
   113e0:	ldrb	r2, [r4, #6]
   113e4:	movw	r1, #21520	; 0x5410
   113e8:	mov	r0, #4
   113ec:	movt	r1, #1
   113f0:	bl	11854 <ftello64@plt+0xe20>
   113f4:	b	1128c <ftello64@plt+0x858>
   113f8:	cmp	r3, #162	; 0xa2
   113fc:	bls	11420 <ftello64@plt+0x9ec>
   11400:	cmp	r3, #234	; 0xea
   11404:	beq	112e4 <ftello64@plt+0x8b0>
   11408:	movw	r2, #21580	; 0x544c
   1140c:	ldr	r0, [sl]
   11410:	movt	r2, #1
   11414:	mov	r1, #1
   11418:	bl	109ec <__fprintf_chk@plt>
   1141c:	b	1128c <ftello64@plt+0x858>
   11420:	ldr	r3, [r8, #340]	; 0x154
   11424:	ldrb	r2, [r4, #3]
   11428:	cmp	r3, #0
   1142c:	beq	1145c <ftello64@plt+0xa28>
   11430:	ldr	r1, [r9, #336]	; 0x150
   11434:	cmp	r2, r1
   11438:	beq	11464 <ftello64@plt+0xa30>
   1143c:	ldr	r1, [pc, #512]	; 11644 <ftello64@plt+0xc10>
   11440:	b	11450 <ftello64@plt+0xa1c>
   11444:	ldr	r0, [r1, #8]!
   11448:	cmp	r2, r0
   1144c:	beq	11464 <ftello64@plt+0xa30>
   11450:	ldr	r3, [r1, #12]
   11454:	cmp	r3, #0
   11458:	bne	11444 <ftello64@plt+0xa10>
   1145c:	movw	r3, #20796	; 0x513c
   11460:	movt	r3, #1
   11464:	movw	r1, #21472	; 0x53e0
   11468:	mov	r0, #4
   1146c:	movt	r1, #1
   11470:	bl	11854 <ftello64@plt+0xe20>
   11474:	ldr	r3, [r8, #412]	; 0x19c
   11478:	ldrb	r2, [r4, #4]
   1147c:	cmp	r3, #0
   11480:	beq	114b0 <ftello64@plt+0xa7c>
   11484:	ldr	r1, [r9, #408]	; 0x198
   11488:	cmp	r2, r1
   1148c:	beq	114b8 <ftello64@plt+0xa84>
   11490:	ldr	r1, [pc, #432]	; 11648 <ftello64@plt+0xc14>
   11494:	b	114a4 <ftello64@plt+0xa70>
   11498:	ldr	r0, [r1, #8]!
   1149c:	cmp	r2, r0
   114a0:	beq	114b8 <ftello64@plt+0xa84>
   114a4:	ldr	r3, [r1, #12]
   114a8:	cmp	r3, #0
   114ac:	bne	11498 <ftello64@plt+0xa64>
   114b0:	movw	r3, #20796	; 0x513c
   114b4:	movt	r3, #1
   114b8:	movw	r1, #21536	; 0x5420
   114bc:	mov	r0, #4
   114c0:	movt	r1, #1
   114c4:	bl	11854 <ftello64@plt+0xe20>
   114c8:	b	11278 <ftello64@plt+0x844>
   114cc:	cmp	r3, #27
   114d0:	beq	112e4 <ftello64@plt+0x8b0>
   114d4:	b	11408 <ftello64@plt+0x9d4>
   114d8:	mov	r0, #1
   114dc:	movw	r1, #21088	; 0x5260
   114e0:	movt	r1, #1
   114e4:	bl	11854 <ftello64@plt+0xe20>
   114e8:	ldr	r4, [sp, #44]	; 0x2c
   114ec:	movw	r1, #21104	; 0x5270
   114f0:	mov	r0, #2
   114f4:	movt	r1, #1
   114f8:	ldrb	r2, [r4, #52]	; 0x34
   114fc:	bl	11854 <ftello64@plt+0xe20>
   11500:	ldrb	r3, [r4, #52]	; 0x34
   11504:	cmp	r3, #0
   11508:	beq	10b48 <ftello64@plt+0x114>
   1150c:	ldr	r9, [sp, #44]	; 0x2c
   11510:	mov	r7, #0
   11514:	mov	r8, r7
   11518:	ldr	r4, [r9, #56]	; 0x38
   1151c:	mov	r0, #2
   11520:	mov	r2, r8
   11524:	movw	r1, #21132	; 0x528c
   11528:	add	r6, r4, r7
   1152c:	movt	r1, #1
   11530:	bl	11854 <ftello64@plt+0xe20>
   11534:	ldr	r2, [r4, r7]
   11538:	mov	r0, #3
   1153c:	movw	r1, #21148	; 0x529c
   11540:	movt	r1, #1
   11544:	bl	11854 <ftello64@plt+0xe20>
   11548:	ldrb	r2, [r6, #5]
   1154c:	mov	r0, #3
   11550:	movw	r1, #21168	; 0x52b0
   11554:	movt	r1, #1
   11558:	bl	11854 <ftello64@plt+0xe20>
   1155c:	ldrb	r2, [r6, #4]
   11560:	movw	r1, #21188	; 0x52c4
   11564:	mov	r0, #3
   11568:	movt	r1, #1
   1156c:	bl	11854 <ftello64@plt+0xe20>
   11570:	ldrb	r3, [r6, #4]
   11574:	cmp	r3, #0
   11578:	movne	r4, #0
   1157c:	beq	11600 <ftello64@plt+0xbcc>
   11580:	ldr	fp, [r6, #8]
   11584:	lsl	sl, r4, #4
   11588:	mov	r2, r4
   1158c:	mov	r0, #3
   11590:	add	r5, fp, sl
   11594:	movw	r1, #21132	; 0x528c
   11598:	movt	r1, #1
   1159c:	add	r4, r4, #1
   115a0:	bl	11854 <ftello64@plt+0xe20>
   115a4:	ldr	r2, [r5, #4]
   115a8:	mov	r0, #4
   115ac:	movw	r1, #21216	; 0x52e0
   115b0:	movt	r1, #1
   115b4:	bl	11854 <ftello64@plt+0xe20>
   115b8:	ldrh	r2, [fp, sl]
   115bc:	mov	r0, #4
   115c0:	movw	r1, #21236	; 0x52f4
   115c4:	movt	r1, #1
   115c8:	bl	11854 <ftello64@plt+0xe20>
   115cc:	ldr	r2, [r5, #8]
   115d0:	mov	r0, #4
   115d4:	movw	r1, #21252	; 0x5304
   115d8:	movt	r1, #1
   115dc:	bl	11854 <ftello64@plt+0xe20>
   115e0:	ldr	r2, [r5, #12]
   115e4:	movw	r1, #21276	; 0x531c
   115e8:	mov	r0, #4
   115ec:	movt	r1, #1
   115f0:	bl	11854 <ftello64@plt+0xe20>
   115f4:	ldrb	r3, [r6, #4]
   115f8:	cmp	r4, r3
   115fc:	blt	11580 <ftello64@plt+0xb4c>
   11600:	ldrb	r3, [r9, #52]	; 0x34
   11604:	add	r8, r8, #1
   11608:	add	r7, r7, #12
   1160c:	cmp	r8, r3
   11610:	blt	11518 <ftello64@plt+0xae4>
   11614:	b	10b48 <ftello64@plt+0x114>
   11618:	movw	r3, #25212	; 0x627c
   1161c:	movt	r3, #2
   11620:	movw	r2, #20808	; 0x5148
   11624:	mov	r1, #1
   11628:	ldr	r0, [r3]
   1162c:	movt	r2, #1
   11630:	bl	109ec <__fprintf_chk@plt>
   11634:	b	10b68 <ftello64@plt+0x134>
   11638:	andeq	r6, r2, ip, lsl r1
   1163c:	andeq	r6, r2, r4, ror #2
   11640:	andeq	r6, r2, ip, lsr #3
   11644:	ldrdeq	r6, [r2], -r4
   11648:	andeq	r6, r2, ip, lsl r2
   1164c:	mov	fp, #0
   11650:	mov	lr, #0
   11654:	pop	{r1}		; (ldr r1, [sp], #4)
   11658:	mov	r2, sp
   1165c:	push	{r2}		; (str r2, [sp, #-4]!)
   11660:	push	{r0}		; (str r0, [sp, #-4]!)
   11664:	ldr	ip, [pc, #16]	; 1167c <ftello64@plt+0xc48>
   11668:	push	{ip}		; (str ip, [sp, #-4]!)
   1166c:	ldr	r0, [pc, #12]	; 11680 <ftello64@plt+0xc4c>
   11670:	ldr	r3, [pc, #12]	; 11684 <ftello64@plt+0xc50>
   11674:	bl	10974 <__libc_start_main@plt>
   11678:	bl	10a28 <abort@plt>
   1167c:	strdeq	r4, [r1], -r0
   11680:	andeq	r0, r1, r0, asr #20
   11684:	andeq	r4, r1, ip, lsl #31
   11688:	ldr	r3, [pc, #20]	; 116a4 <ftello64@plt+0xc70>
   1168c:	ldr	r2, [pc, #20]	; 116a8 <ftello64@plt+0xc74>
   11690:	add	r3, pc, r3
   11694:	ldr	r2, [r3, r2]
   11698:	cmp	r2, #0
   1169c:	bxeq	lr
   116a0:	b	1098c <__gmon_start__@plt>
   116a4:	andeq	r4, r1, r8, ror #18
   116a8:	andeq	r0, r0, ip, ror r0
   116ac:	push	{r3, lr}
   116b0:	movw	r0, #25196	; 0x626c
   116b4:	ldr	r3, [pc, #36]	; 116e0 <ftello64@plt+0xcac>
   116b8:	movt	r0, #2
   116bc:	rsb	r3, r0, r3
   116c0:	cmp	r3, #6
   116c4:	popls	{r3, pc}
   116c8:	movw	r3, #0
   116cc:	movt	r3, #0
   116d0:	cmp	r3, #0
   116d4:	popeq	{r3, pc}
   116d8:	blx	r3
   116dc:	pop	{r3, pc}
   116e0:	andeq	r6, r2, pc, ror #4
   116e4:	push	{r3, lr}
   116e8:	movw	r0, #25196	; 0x626c
   116ec:	movw	r3, #25196	; 0x626c
   116f0:	movt	r0, #2
   116f4:	movt	r3, #2
   116f8:	rsb	r3, r0, r3
   116fc:	asr	r3, r3, #2
   11700:	add	r3, r3, r3, lsr #31
   11704:	asrs	r1, r3, #1
   11708:	popeq	{r3, pc}
   1170c:	movw	r2, #0
   11710:	movt	r2, #0
   11714:	cmp	r2, #0
   11718:	popeq	{r3, pc}
   1171c:	blx	r2
   11720:	pop	{r3, pc}
   11724:	push	{r4, lr}
   11728:	movw	r4, #25220	; 0x6284
   1172c:	movt	r4, #2
   11730:	ldrb	r3, [r4]
   11734:	cmp	r3, #0
   11738:	popne	{r4, pc}
   1173c:	bl	116ac <ftello64@plt+0xc78>
   11740:	mov	r3, #1
   11744:	strb	r3, [r4]
   11748:	pop	{r4, pc}
   1174c:	movw	r0, #24316	; 0x5efc
   11750:	movt	r0, #2
   11754:	push	{r3, lr}
   11758:	ldr	r3, [r0]
   1175c:	cmp	r3, #0
   11760:	beq	11778 <ftello64@plt+0xd44>
   11764:	movw	r3, #0
   11768:	movt	r3, #0
   1176c:	cmp	r3, #0
   11770:	beq	11778 <ftello64@plt+0xd44>
   11774:	blx	r3
   11778:	pop	{r3, lr}
   1177c:	b	116e4 <ftello64@plt+0xcb0>
   11780:	movw	r1, #25212	; 0x627c
   11784:	movt	r1, #2
   11788:	push	{r3, lr}
   1178c:	movw	r2, #20484	; 0x5004
   11790:	mov	r3, r0
   11794:	movt	r2, #1
   11798:	ldr	r0, [r1]
   1179c:	mov	r1, #1
   117a0:	bl	109ec <__fprintf_chk@plt>
   117a4:	mov	r0, #1
   117a8:	bl	10998 <exit@plt>
   117ac:	push	{r3, r4, r5, r6, r7, lr}
   117b0:	subs	r6, r1, #0
   117b4:	mov	r7, r0
   117b8:	pople	{r3, r4, r5, r6, r7, pc}
   117bc:	movw	r5, #25212	; 0x627c
   117c0:	mov	r4, #0
   117c4:	movt	r5, #2
   117c8:	b	117f8 <ftello64@plt+0xdc4>
   117cc:	cmp	ip, #7
   117d0:	ldrb	r3, [r7, r4]
   117d4:	add	r4, r4, #1
   117d8:	movweq	r2, #22396	; 0x577c
   117dc:	ldreq	r0, [r5]
   117e0:	movteq	r2, #1
   117e4:	moveq	r1, #1
   117e8:	ldrne	r0, [r5]
   117ec:	bl	109ec <__fprintf_chk@plt>
   117f0:	cmp	r4, r6
   117f4:	beq	11834 <ftello64@plt+0xe00>
   117f8:	and	r3, r4, #15
   117fc:	movw	r2, #22404	; 0x5784
   11800:	cmp	r3, #15
   11804:	mov	r1, #1
   11808:	movt	r2, #1
   1180c:	and	ip, r4, #7
   11810:	bne	117cc <ftello64@plt+0xd98>
   11814:	ldrb	r3, [r7, r4]
   11818:	movw	r2, #22388	; 0x5774
   1181c:	ldr	r0, [r5]
   11820:	movt	r2, #1
   11824:	add	r4, r4, #1
   11828:	bl	109ec <__fprintf_chk@plt>
   1182c:	cmp	r4, r6
   11830:	bne	117f8 <ftello64@plt+0xdc4>
   11834:	tst	r4, #15
   11838:	popeq	{r3, r4, r5, r6, r7, pc}
   1183c:	ldr	r0, [r5]
   11840:	movw	r2, #22608	; 0x5850
   11844:	mov	r1, #1
   11848:	movt	r2, #1
   1184c:	pop	{r3, r4, r5, r6, r7, lr}
   11850:	b	109ec <__fprintf_chk@plt>
   11854:	push	{r1, r2, r3}
   11858:	push	{r4, r5, r6, r7, lr}
   1185c:	movw	r6, #25200	; 0x6270
   11860:	movt	r6, #2
   11864:	sub	sp, sp, #8
   11868:	subs	r5, r0, #0
   1186c:	ldr	r3, [r6]
   11870:	ldr	r7, [sp, #28]
   11874:	movgt	r4, #0
   11878:	str	r3, [sp, #4]
   1187c:	ble	1189c <ftello64@plt+0xe68>
   11880:	add	r4, r4, #1
   11884:	movw	r1, #22412	; 0x578c
   11888:	mov	r0, #1
   1188c:	movt	r1, #1
   11890:	bl	109e0 <__printf_chk@plt>
   11894:	cmp	r4, r5
   11898:	bne	11880 <ftello64@plt+0xe4c>
   1189c:	add	ip, sp, #32
   118a0:	movw	r0, #25216	; 0x6280
   118a4:	movt	r0, #2
   118a8:	mov	r2, r7
   118ac:	mov	r3, ip
   118b0:	mov	r1, #1
   118b4:	ldr	r0, [r0]
   118b8:	str	ip, [sp]
   118bc:	bl	10980 <__vfprintf_chk@plt>
   118c0:	movw	r1, #22608	; 0x5850
   118c4:	mov	r0, #1
   118c8:	movt	r1, #1
   118cc:	bl	109e0 <__printf_chk@plt>
   118d0:	ldr	r2, [sp, #4]
   118d4:	ldr	r3, [r6]
   118d8:	cmp	r2, r3
   118dc:	bne	118f0 <ftello64@plt+0xebc>
   118e0:	add	sp, sp, #8
   118e4:	pop	{r4, r5, r6, r7, lr}
   118e8:	add	sp, sp, #12
   118ec:	bx	lr
   118f0:	bl	1092c <__stack_chk_fail@plt>
   118f4:	movw	r3, #25228	; 0x628c
   118f8:	movt	r3, #2
   118fc:	str	r0, [r3]
   11900:	bx	lr
   11904:	movw	r3, #25188	; 0x6264
   11908:	movt	r3, #2
   1190c:	str	r0, [r3]
   11910:	bx	lr
   11914:	movw	r3, #25188	; 0x6264
   11918:	movt	r3, #2
   1191c:	ldr	r0, [r3]
   11920:	bx	lr
   11924:	cmp	r2, #0
   11928:	push	{r4, r5, r6, r7, lr}
   1192c:	mov	r7, r0
   11930:	sub	sp, sp, #12
   11934:	ble	11970 <ftello64@plt+0xf3c>
   11938:	sub	r5, r1, #1
   1193c:	add	r6, r0, r2, lsl #1
   11940:	mov	r4, r0
   11944:	ldrb	r2, [r5, #1]!
   11948:	mov	r0, r4
   1194c:	movw	r3, #22420	; 0x5794
   11950:	add	r4, r4, #2
   11954:	movt	r3, #1
   11958:	mov	r1, #1
   1195c:	str	r2, [sp]
   11960:	mvn	r2, #0
   11964:	bl	109bc <__sprintf_chk@plt>
   11968:	cmp	r4, r6
   1196c:	bne	11944 <ftello64@plt+0xf10>
   11970:	mov	r0, r7
   11974:	add	sp, sp, #12
   11978:	pop	{r4, r5, r6, r7, pc}
   1197c:	push	{r3}		; (str r3, [sp, #-4]!)
   11980:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11984:	movw	r4, #25228	; 0x628c
   11988:	movt	r4, #2
   1198c:	movw	r5, #25200	; 0x6270
   11990:	movt	r5, #2
   11994:	sub	sp, sp, #4096	; 0x1000
   11998:	ldr	r6, [r4, #4]
   1199c:	sub	sp, sp, #16
   119a0:	ldr	r3, [r5]
   119a4:	mov	r7, r2
   119a8:	cmp	r6, #0
   119ac:	add	r2, sp, #8192	; 0x2000
   119b0:	mov	sl, r0
   119b4:	mov	r9, r1
   119b8:	ldr	r8, [r2, #-4044]	; 0xfffff034
   119bc:	str	r3, [r2, #-4084]	; 0xfffff00c
   119c0:	beq	11a80 <ftello64@plt+0x104c>
   119c4:	movw	r6, #25188	; 0x6264
   119c8:	movt	r6, #2
   119cc:	ldr	r3, [r6]
   119d0:	tst	r7, r3
   119d4:	bne	11a00 <ftello64@plt+0xfcc>
   119d8:	add	r3, sp, #8192	; 0x2000
   119dc:	ldr	r2, [r3, #-4084]	; 0xfffff00c
   119e0:	ldr	r3, [r5]
   119e4:	cmp	r2, r3
   119e8:	bne	11b50 <ftello64@plt+0x111c>
   119ec:	add	sp, sp, #4096	; 0x1000
   119f0:	add	sp, sp, #16
   119f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   119f8:	add	sp, sp, #4
   119fc:	bx	lr
   11a00:	mov	r1, #1
   11a04:	mov	r2, #4096	; 0x1000
   11a08:	str	sl, [sp]
   11a0c:	movw	r3, #22520	; 0x57f8
   11a10:	str	r9, [sp, #4]
   11a14:	movt	r3, #1
   11a18:	add	r0, sp, #12
   11a1c:	bl	109bc <__sprintf_chk@plt>
   11a20:	add	lr, sp, #4096	; 0x1000
   11a24:	add	lr, lr, #16
   11a28:	movw	r1, #61432	; 0xeff8
   11a2c:	movt	r1, #65535	; 0xffff
   11a30:	add	ip, sp, #4096	; 0x1000
   11a34:	add	ip, ip, #56	; 0x38
   11a38:	str	r8, [sp]
   11a3c:	str	ip, [sp, #4]
   11a40:	mov	r2, #1
   11a44:	str	ip, [lr, r1]
   11a48:	add	ip, sp, #12
   11a4c:	mvn	r3, #0
   11a50:	rsb	r1, r0, #4080	; 0xff0
   11a54:	add	r0, ip, r0
   11a58:	add	r1, r1, #15
   11a5c:	bl	10920 <__vsnprintf_chk@plt>
   11a60:	ldr	r2, [r4]
   11a64:	movw	r3, #25228	; 0x628c
   11a68:	movt	r3, #2
   11a6c:	cmp	r2, #0
   11a70:	beq	11b08 <ftello64@plt+0x10d4>
   11a74:	add	r0, sp, #12
   11a78:	blx	r2
   11a7c:	b	119d8 <ftello64@plt+0xfa4>
   11a80:	movw	r3, #25212	; 0x627c
   11a84:	movt	r3, #2
   11a88:	movw	r0, #22428	; 0x579c
   11a8c:	movt	r0, #1
   11a90:	ldr	r3, [r3]
   11a94:	mov	r2, #1
   11a98:	stmib	r4, {r2, r3}
   11a9c:	bl	1095c <getenv@plt>
   11aa0:	cmp	r0, #0
   11aa4:	movweq	r6, #25188	; 0x6264
   11aa8:	movteq	r6, #2
   11aac:	beq	11ac8 <ftello64@plt+0x1094>
   11ab0:	mov	r1, r6
   11ab4:	movw	r6, #25188	; 0x6264
   11ab8:	mov	r2, r1
   11abc:	movt	r6, #2
   11ac0:	bl	108fc <strtol@plt>
   11ac4:	str	r0, [r6]
   11ac8:	movw	r0, #22444	; 0x57ac
   11acc:	movt	r0, #1
   11ad0:	bl	1095c <getenv@plt>
   11ad4:	subs	fp, r0, #0
   11ad8:	beq	119cc <ftello64@plt+0xf98>
   11adc:	movw	r1, #22460	; 0x57bc
   11ae0:	movt	r1, #1
   11ae4:	bl	10908 <fopen@plt>
   11ae8:	subs	ip, r0, #0
   11aec:	beq	11b24 <ftello64@plt+0x10f0>
   11af0:	mov	r1, #0
   11af4:	mov	r2, #1
   11af8:	mov	r3, r1
   11afc:	str	ip, [r4, #8]
   11b00:	bl	109c8 <setvbuf@plt>
   11b04:	b	119cc <ftello64@plt+0xf98>
   11b08:	ldr	r0, [r3, #8]
   11b0c:	movw	r2, #21820	; 0x553c
   11b10:	add	r3, sp, #12
   11b14:	mov	r1, #1
   11b18:	movt	r2, #1
   11b1c:	bl	109ec <__fprintf_chk@plt>
   11b20:	b	119d8 <ftello64@plt+0xfa4>
   11b24:	mov	r3, #77	; 0x4d
   11b28:	ldr	r0, [r4, #8]
   11b2c:	str	r3, [sp]
   11b30:	movw	r2, #22464	; 0x57c0
   11b34:	str	fp, [sp, #4]
   11b38:	movt	r2, #1
   11b3c:	movw	r3, #22500	; 0x57e4
   11b40:	mov	r1, #1
   11b44:	movt	r3, #1
   11b48:	bl	109ec <__fprintf_chk@plt>
   11b4c:	b	119cc <ftello64@plt+0xf98>
   11b50:	bl	1092c <__stack_chk_fail@plt>
   11b54:	push	{r4, r5, r6, lr}
   11b58:	mov	r5, r0
   11b5c:	sub	sp, sp, #8
   11b60:	mov	r0, #28
   11b64:	mov	r6, r1
   11b68:	bl	10968 <malloc@plt>
   11b6c:	str	r5, [sp]
   11b70:	mov	r1, #91	; 0x5b
   11b74:	mov	r2, #4
   11b78:	movw	r3, #22552	; 0x5818
   11b7c:	movt	r3, #1
   11b80:	mov	r4, r0
   11b84:	movw	r0, #22528	; 0x5800
   11b88:	str	r4, [sp, #4]
   11b8c:	movt	r0, #1
   11b90:	bl	1197c <ftello64@plt+0xf48>
   11b94:	mov	r0, r5
   11b98:	mov	r1, r6
   11b9c:	movw	r2, #7320	; 0x1c98
   11ba0:	movw	r3, #7284	; 0x1c74
   11ba4:	movt	r2, #1
   11ba8:	movt	r3, #1
   11bac:	stmib	r4, {r2, r3}
   11bb0:	movw	r2, #7256	; 0x1c58
   11bb4:	movw	r3, #7228	; 0x1c3c
   11bb8:	movt	r2, #1
   11bbc:	movt	r3, #1
   11bc0:	str	r2, [r4, #20]
   11bc4:	movw	r2, #7220	; 0x1c34
   11bc8:	str	r3, [r4, #24]
   11bcc:	movt	r2, #1
   11bd0:	movw	r3, #7212	; 0x1c2c
   11bd4:	str	r2, [r4, #12]
   11bd8:	movt	r3, #1
   11bdc:	str	r3, [r4, #16]
   11be0:	bl	10a1c <fopen64@plt>
   11be4:	subs	r5, r0, #0
   11be8:	beq	11bfc <ftello64@plt+0x11c8>
   11bec:	mov	r0, r4
   11bf0:	str	r5, [r4]
   11bf4:	add	sp, sp, #8
   11bf8:	pop	{r4, r5, r6, pc}
   11bfc:	mov	r1, #105	; 0x69
   11c00:	mov	r2, #4
   11c04:	str	r4, [sp]
   11c08:	movw	r0, #22528	; 0x5800
   11c0c:	movw	r3, #22584	; 0x5838
   11c10:	movt	r0, #1
   11c14:	movt	r3, #1
   11c18:	bl	1197c <ftello64@plt+0xf48>
   11c1c:	mov	r0, r4
   11c20:	bl	10914 <free@plt>
   11c24:	mov	r0, r5
   11c28:	b	11bf4 <ftello64@plt+0x11c0>
   11c2c:	ldr	r0, [r0]
   11c30:	b	109a4 <feof@plt>
   11c34:	ldr	r0, [r0]
   11c38:	b	10a34 <ftello64@plt>
   11c3c:	push	{r3, lr}
   11c40:	ldr	r3, [r0]
   11c44:	mov	r0, r1
   11c48:	mov	r1, #1
   11c4c:	bl	10938 <fwrite@plt>
   11c50:	mov	r1, #0
   11c54:	pop	{r3, pc}
   11c58:	push	{r3, lr}
   11c5c:	ldr	r3, [r0]
   11c60:	mov	r0, r1
   11c64:	mov	r1, #1
   11c68:	bl	10950 <fread@plt>
   11c6c:	mov	r1, #0
   11c70:	pop	{r3, pc}
   11c74:	push	{lr}		; (str lr, [sp, #-4]!)
   11c78:	sub	sp, sp, #12
   11c7c:	ldr	r0, [r0]
   11c80:	ldr	r1, [sp, #16]
   11c84:	str	r1, [sp]
   11c88:	bl	10a04 <fseeko64@plt>
   11c8c:	asr	r1, r0, #31
   11c90:	add	sp, sp, #12
   11c94:	pop	{pc}		; (ldr pc, [sp], #4)
   11c98:	push	{r4, lr}
   11c9c:	subs	r4, r0, #0
   11ca0:	sub	sp, sp, #8
   11ca4:	beq	11ce0 <ftello64@plt+0x12ac>
   11ca8:	ldr	r0, [r4]
   11cac:	bl	109f8 <fclose@plt>
   11cb0:	str	r4, [sp]
   11cb4:	mov	r1, #47	; 0x2f
   11cb8:	mov	r2, #4
   11cbc:	movw	r0, #22528	; 0x5800
   11cc0:	movw	r3, #22612	; 0x5854
   11cc4:	movt	r0, #1
   11cc8:	movt	r3, #1
   11ccc:	bl	1197c <ftello64@plt+0xf48>
   11cd0:	mov	r0, r4
   11cd4:	add	sp, sp, #8
   11cd8:	pop	{r4, lr}
   11cdc:	b	10914 <free@plt>
   11ce0:	add	sp, sp, #8
   11ce4:	pop	{r4, pc}
   11ce8:	movw	r0, #6996	; 0x1b54
   11cec:	movt	r0, #1
   11cf0:	bx	lr
   11cf4:	movw	r3, #32776	; 0x8008
   11cf8:	add	r2, r1, #7
   11cfc:	push	{r4, r5, r6, r7, r8, r9, lr}
   11d00:	mov	r4, r1
   11d04:	ldr	r3, [r0, r3]
   11d08:	movw	r1, #32780	; 0x800c
   11d0c:	ldr	r1, [r0, r1]
   11d10:	sub	sp, sp, #12
   11d14:	add	r2, r3, r2, asr #3
   11d18:	mov	r5, r0
   11d1c:	cmp	r1, r2
   11d20:	bhi	11da0 <ftello64@plt+0x136c>
   11d24:	movw	r8, #32772	; 0x8004
   11d28:	movw	r0, #32788	; 0x8014
   11d2c:	ldr	r2, [r5, r8]
   11d30:	movw	r7, #32784	; 0x8010
   11d34:	ldr	lr, [r5, r0]
   11d38:	mov	r6, r5
   11d3c:	ldr	r1, [r5]
   11d40:	rsb	r3, r2, r3
   11d44:	add	r2, r3, lr
   11d48:	ldr	r9, [r5, r7]
   11d4c:	mov	ip, #0
   11d50:	str	r2, [r5, r0]
   11d54:	asr	r3, r2, #31
   11d58:	str	ip, [sp]
   11d5c:	mov	r0, r1
   11d60:	ldr	r1, [r1, #8]
   11d64:	blx	r1
   11d68:	ldr	r0, [r6], #4
   11d6c:	mov	r2, #32768	; 0x8000
   11d70:	mov	r3, #0
   11d74:	ldr	ip, [r0, #20]
   11d78:	mov	r1, r6
   11d7c:	blx	ip
   11d80:	add	r3, r5, #32768	; 0x8000
   11d84:	movw	r2, #32796	; 0x801c
   11d88:	str	r6, [r5, r8]
   11d8c:	str	r0, [r5, r2]
   11d90:	add	r0, r6, r0
   11d94:	str	r6, [r3, #8]
   11d98:	str	r0, [r3, #12]
   11d9c:	str	r9, [r5, r7]
   11da0:	cmp	r4, #0
   11da4:	ble	11e68 <ftello64@plt+0x1434>
   11da8:	add	r1, r5, #32768	; 0x8000
   11dac:	add	r1, r1, #4
   11db0:	ldmib	r1, {r6, r8}
   11db4:	cmp	r8, r6
   11db8:	bls	11e68 <ftello64@plt+0x1434>
   11dbc:	ldr	r2, [r1, #12]
   11dc0:	subs	ip, r2, r4
   11dc4:	bpl	11e28 <ftello64@plt+0x13f4>
   11dc8:	movw	r7, #22636	; 0x586c
   11dcc:	mov	r3, r6
   11dd0:	movt	r7, #1
   11dd4:	mov	r0, #0
   11dd8:	mov	r9, #8
   11ddc:	b	11df0 <ftello64@plt+0x13bc>
   11de0:	cmp	r3, r8
   11de4:	beq	11e20 <ftello64@plt+0x13ec>
   11de8:	rsbs	ip, r4, #8
   11dec:	bpl	11e34 <ftello64@plt+0x1400>
   11df0:	ldrb	r6, [r3], #1
   11df4:	rsb	r4, r2, r4
   11df8:	ldr	r5, [r7, r2, lsl #2]
   11dfc:	cmp	r4, #0
   11e00:	rsb	ip, ip, #0
   11e04:	mov	r2, #8
   11e08:	and	r5, r6, r5
   11e0c:	str	r9, [r1, #12]
   11e10:	str	r3, [r1, #4]
   11e14:	mov	r6, r3
   11e18:	orr	r0, r0, r5, lsl ip
   11e1c:	bgt	11de0 <ftello64@plt+0x13ac>
   11e20:	add	sp, sp, #12
   11e24:	pop	{r4, r5, r6, r7, r8, r9, pc}
   11e28:	movw	r7, #22636	; 0x586c
   11e2c:	movt	r7, #1
   11e30:	mov	r0, #0
   11e34:	ldrb	r2, [r6]
   11e38:	cmp	ip, #0
   11e3c:	ldr	r3, [r7, r4, lsl #2]
   11e40:	str	ip, [r1, #12]
   11e44:	and	ip, r3, r2, asr ip
   11e48:	orr	r0, ip, r0
   11e4c:	bne	11e20 <ftello64@plt+0x13ec>
   11e50:	add	r6, r6, #1
   11e54:	mov	r3, #8
   11e58:	str	r6, [r1, #4]
   11e5c:	str	r3, [r1, #12]
   11e60:	add	sp, sp, #12
   11e64:	pop	{r4, r5, r6, r7, r8, r9, pc}
   11e68:	mov	r0, #0
   11e6c:	b	11e20 <ftello64@plt+0x13ec>
   11e70:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   11e74:	sub	sp, sp, #16
   11e78:	ldrb	ip, [r0, #69]	; 0x45
   11e7c:	cmp	ip, #0
   11e80:	beq	11f50 <ftello64@plt+0x151c>
   11e84:	ldr	r5, [r0, #72]	; 0x48
   11e88:	cmp	r5, #0
   11e8c:	beq	11f50 <ftello64@plt+0x151c>
   11e90:	ldrb	r4, [r0, #52]	; 0x34
   11e94:	cmp	r4, #0
   11e98:	beq	11ef0 <ftello64@plt+0x14bc>
   11e9c:	ldr	sl, [r0, #56]	; 0x38
   11ea0:	ldrb	r8, [sl, #5]
   11ea4:	ldrb	ip, [sl, #4]
   11ea8:	add	ip, r8, ip
   11eac:	cmp	r3, ip
   11eb0:	movge	ip, sl
   11eb4:	movge	r6, #0
   11eb8:	bge	11ed8 <ftello64@plt+0x14a4>
   11ebc:	b	11f68 <ftello64@plt+0x1534>
   11ec0:	ldrb	r8, [ip, #17]
   11ec4:	ldrb	r9, [ip, #16]
   11ec8:	mov	ip, r7
   11ecc:	add	r7, r8, r9
   11ed0:	cmp	r7, r3
   11ed4:	bgt	11f68 <ftello64@plt+0x1534>
   11ed8:	add	r6, r6, #1
   11edc:	add	r7, ip, #12
   11ee0:	cmp	r6, r4
   11ee4:	mov	sl, r7
   11ee8:	blt	11ec0 <ftello64@plt+0x148c>
   11eec:	mov	r4, #0
   11ef0:	ldr	ip, [r5, #4]
   11ef4:	cmp	ip, #0
   11ef8:	ble	11f40 <ftello64@plt+0x150c>
   11efc:	ldr	r9, [r5, #16]
   11f00:	ldr	r3, [r9, #8]
   11f04:	ldr	sl, [r9]
   11f08:	cmp	r4, r3
   11f0c:	bls	121dc <ftello64@plt+0x17a8>
   11f10:	add	r6, r9, #12
   11f14:	mov	r3, #0
   11f18:	b	11f2c <ftello64@plt+0x14f8>
   11f1c:	ldr	r8, [r6, #-4]
   11f20:	ldr	sl, [r7]
   11f24:	cmp	r8, r4
   11f28:	bcs	11f7c <ftello64@plt+0x1548>
   11f2c:	add	r3, r3, #1
   11f30:	mov	r7, r6
   11f34:	cmp	r3, ip
   11f38:	add	r6, r6, #12
   11f3c:	bne	11f1c <ftello64@plt+0x14e8>
   11f40:	ldr	r0, [r0, #36]	; 0x24
   11f44:	add	sp, sp, #16
   11f48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   11f4c:	bx	lr
   11f50:	cmp	r2, #0
   11f54:	movne	r0, #0
   11f58:	beq	11f40 <ftello64@plt+0x150c>
   11f5c:	add	sp, sp, #16
   11f60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   11f64:	bx	lr
   11f68:	rsb	r3, r8, r3
   11f6c:	ldr	ip, [sl, #8]
   11f70:	add	r3, ip, r3, lsl #4
   11f74:	ldr	r4, [r3, #4]
   11f78:	b	11ef0 <ftello64@plt+0x14bc>
   11f7c:	adds	r6, r3, #0
   11f80:	movne	r6, #1
   11f84:	add	r8, sl, sl, lsl #1
   11f88:	ldr	sl, [r5, #20]
   11f8c:	ldr	r7, [r7, #4]
   11f90:	add	r8, sl, r8, lsl #2
   11f94:	bic	r7, r7, #1
   11f98:	ldr	r8, [r8, #4]
   11f9c:	lsl	r8, r8, #8
   11fa0:	add	r8, r8, r7, lsl #18
   11fa4:	cmp	r8, r1
   11fa8:	movls	r6, #0
   11fac:	andhi	r6, r6, #1
   11fb0:	cmp	r6, #0
   11fb4:	bne	120c8 <ftello64@plt+0x1694>
   11fb8:	add	r4, r3, #1
   11fbc:	add	r4, r4, r4, lsl #1
   11fc0:	add	r4, r9, r4, lsl #2
   11fc4:	add	r4, r4, #4
   11fc8:	b	11fd4 <ftello64@plt+0x15a0>
   11fcc:	ldr	r7, [r4, #-12]
   11fd0:	bic	r7, r7, #1
   11fd4:	ldr	r6, [r4, #-16]
   11fd8:	lsl	r7, r7, #18
   11fdc:	add	r4, r4, #12
   11fe0:	add	r6, r6, r6, lsl #1
   11fe4:	add	r6, sl, r6, lsl #2
   11fe8:	ldr	r6, [r6, #4]
   11fec:	add	r6, r7, r6, lsl #8
   11ff0:	cmp	r1, r6
   11ff4:	bcc	121a8 <ftello64@plt+0x1774>
   11ff8:	add	r3, r3, #1
   11ffc:	cmp	r3, ip
   12000:	blt	11fcc <ftello64@plt+0x1598>
   12004:	sub	r3, r3, #1
   12008:	str	r3, [sp]
   1200c:	ldr	r4, [sp]
   12010:	sub	r3, ip, #1
   12014:	cmp	r4, r3
   12018:	lsl	r6, r4, #1
   1201c:	str	r6, [sp, #4]
   12020:	add	r3, r6, r4
   12024:	ldrge	r7, [r5, #8]
   12028:	lsl	r3, r3, #2
   1202c:	add	r4, r9, r3
   12030:	ldr	r3, [r9, r3]
   12034:	ldr	r6, [r4, #4]
   12038:	ldrlt	r7, [r4, #12]
   1203c:	bic	r6, r6, #1
   12040:	cmp	r7, r3
   12044:	lsl	r6, r6, #18
   12048:	ble	12088 <ftello64@plt+0x1654>
   1204c:	add	r4, r3, r3, lsl #1
   12050:	add	r4, sl, r4, lsl #2
   12054:	ldr	r5, [r4, #4]
   12058:	add	r5, r6, r5, lsl #8
   1205c:	cmp	r1, r5
   12060:	bcs	1207c <ftello64@plt+0x1648>
   12064:	b	12088 <ftello64@plt+0x1654>
   12068:	ldr	r5, [r4, #16]
   1206c:	add	r4, r4, #12
   12070:	add	r5, r6, r5, lsl #8
   12074:	cmp	r1, r5
   12078:	bcc	12088 <ftello64@plt+0x1654>
   1207c:	add	r3, r3, #1
   12080:	cmp	r3, r7
   12084:	bne	12068 <ftello64@plt+0x1634>
   12088:	cmp	r2, #0
   1208c:	subne	r3, r3, #1
   12090:	cmp	r3, r7
   12094:	beq	121b8 <ftello64@plt+0x1784>
   12098:	ldm	sp, {r0, r8}
   1209c:	add	r2, r8, r0
   120a0:	add	r2, r9, r2, lsl #2
   120a4:	add	r3, r3, r3, lsl #1
   120a8:	ldr	r0, [r2, #8]
   120ac:	add	sl, sl, r3, lsl #2
   120b0:	lsr	r0, r0, #17
   120b4:	ldr	r3, [sl, #8]
   120b8:	add	r0, r3, r0, lsl #17
   120bc:	add	sp, sp, #16
   120c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   120c4:	bx	lr
   120c8:	sub	r3, r3, #1
   120cc:	str	r3, [sp]
   120d0:	ldr	r5, [sp]
   120d4:	lsl	r3, r3, #1
   120d8:	str	r3, [sp, #4]
   120dc:	add	r3, r3, r5
   120e0:	lsl	r3, r3, #2
   120e4:	add	r6, r9, r3
   120e8:	ldr	r3, [r9, r3]
   120ec:	ldr	r5, [r6, #4]
   120f0:	ldr	r7, [r6, #12]
   120f4:	bic	r5, r5, #1
   120f8:	ldr	fp, [r6, #8]
   120fc:	cmp	r3, r7
   12100:	lsl	r5, r5, #18
   12104:	str	r5, [sp, #8]
   12108:	bge	12088 <ftello64@plt+0x1654>
   1210c:	add	r5, r3, r3, lsl #1
   12110:	ldr	r6, [sp, #8]
   12114:	lsr	fp, fp, #17
   12118:	add	r5, sl, r5, lsl #2
   1211c:	lsl	fp, fp, #17
   12120:	ldr	r8, [r5, #4]
   12124:	add	r8, r6, r8, lsl #8
   12128:	str	r8, [sp, #12]
   1212c:	ldr	r8, [r5, #8]
   12130:	add	r6, fp, r8
   12134:	ldr	r8, [sp, #12]
   12138:	cmp	r6, r4
   1213c:	movhi	r6, #0
   12140:	movls	r6, #1
   12144:	cmp	r8, r1
   12148:	movls	r6, #0
   1214c:	cmp	r6, #0
   12150:	bne	12088 <ftello64@plt+0x1654>
   12154:	str	sl, [sp, #12]
   12158:	ldr	sl, [sp, #8]
   1215c:	b	1218c <ftello64@plt+0x1758>
   12160:	ldr	r8, [r6, #16]
   12164:	ldr	r6, [r6, #20]
   12168:	add	r8, sl, r8, lsl #8
   1216c:	add	r6, fp, r6
   12170:	cmp	r8, r1
   12174:	movls	r8, #0
   12178:	movhi	r8, #1
   1217c:	cmp	r6, r4
   12180:	movhi	r8, #0
   12184:	cmp	r8, #0
   12188:	bne	121a0 <ftello64@plt+0x176c>
   1218c:	add	r3, r3, #1
   12190:	mov	r6, r5
   12194:	cmp	r3, r7
   12198:	add	r5, r5, #12
   1219c:	bne	12160 <ftello64@plt+0x172c>
   121a0:	ldr	sl, [sp, #12]
   121a4:	b	12088 <ftello64@plt+0x1654>
   121a8:	cmp	r3, #0
   121ac:	moveq	r0, r3
   121b0:	beq	11f44 <ftello64@plt+0x1510>
   121b4:	b	12004 <ftello64@plt+0x15d0>
   121b8:	ldr	r1, [sp]
   121bc:	add	r3, r1, #1
   121c0:	cmp	r3, ip
   121c4:	bge	11f40 <ftello64@plt+0x150c>
   121c8:	add	r3, r3, r3, lsl #1
   121cc:	lsl	r3, r3, #2
   121d0:	add	r2, r9, r3
   121d4:	ldr	r3, [r9, r3]
   121d8:	b	120a4 <ftello64@plt+0x1670>
   121dc:	mov	r6, #0
   121e0:	mov	r7, r9
   121e4:	mov	r3, r6
   121e8:	b	11f84 <ftello64@plt+0x1550>
   121ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   121f0:	sub	sp, sp, #16
   121f4:	ldr	r9, [r0, #72]	; 0x48
   121f8:	stmib	sp, {r2, r3}
   121fc:	ldr	r6, [r9, #4]
   12200:	cmp	r6, #0
   12204:	ble	12420 <ftello64@plt+0x19ec>
   12208:	ldr	fp, [r9, #16]
   1220c:	ldr	r7, [r9, #20]
   12210:	ldr	r2, [fp]
   12214:	ldr	r3, [fp, #8]
   12218:	add	r2, r2, r2, lsl #1
   1221c:	lsr	r3, r3, #17
   12220:	add	r2, r7, r2, lsl #2
   12224:	ldr	r2, [r2, #8]
   12228:	add	r3, r2, r3, lsl #17
   1222c:	cmp	r1, r3
   12230:	bcc	12420 <ftello64@plt+0x19ec>
   12234:	mov	ip, fp
   12238:	mov	r4, #0
   1223c:	b	12268 <ftello64@plt+0x1834>
   12240:	ldr	r3, [ip, #20]
   12244:	ldr	r5, [ip, #12]!
   12248:	lsr	r3, r3, #17
   1224c:	add	r5, r5, r5, lsl #1
   12250:	add	r5, r7, r5, lsl #2
   12254:	ldr	r5, [r5, #8]
   12258:	add	r3, r5, r3, lsl #17
   1225c:	cmp	r3, r1
   12260:	bhi	12418 <ftello64@plt+0x19e4>
   12264:	mov	r4, r2
   12268:	add	r2, r4, #1
   1226c:	cmp	r2, r6
   12270:	bne	12240 <ftello64@plt+0x180c>
   12274:	add	ip, r4, r4, lsl #1
   12278:	sub	r5, r6, #1
   1227c:	cmp	r4, r5
   12280:	str	r5, [sp, #12]
   12284:	lsl	ip, ip, #2
   12288:	add	r5, fp, ip
   1228c:	ldrge	r8, [r9, #8]
   12290:	ldr	ip, [fp, ip]
   12294:	ldr	sl, [r5, #8]
   12298:	ldrlt	r8, [r5, #12]
   1229c:	lsr	sl, sl, #17
   122a0:	cmp	r8, ip
   122a4:	lsl	sl, sl, #17
   122a8:	ble	122e8 <ftello64@plt+0x18b4>
   122ac:	add	r5, ip, ip, lsl #1
   122b0:	add	r5, r7, r5, lsl #2
   122b4:	ldr	r3, [r5, #8]
   122b8:	add	r3, sl, r3
   122bc:	cmp	r1, r3
   122c0:	bhi	122dc <ftello64@plt+0x18a8>
   122c4:	b	122e8 <ftello64@plt+0x18b4>
   122c8:	ldr	r3, [r5, #20]
   122cc:	add	r5, r5, #12
   122d0:	add	r3, sl, r3
   122d4:	cmp	r1, r3
   122d8:	bls	12438 <ftello64@plt+0x1a04>
   122dc:	add	ip, ip, #1
   122e0:	cmp	ip, r8
   122e4:	bne	122c8 <ftello64@plt+0x1894>
   122e8:	cmp	ip, r8
   122ec:	ldr	sl, [sp, #4]
   122f0:	movne	r5, #0
   122f4:	moveq	r5, #1
   122f8:	cmp	sl, #0
   122fc:	moveq	r5, #0
   12300:	cmp	r5, #0
   12304:	movne	ip, #0
   12308:	beq	12438 <ftello64@plt+0x1a04>
   1230c:	cmp	r2, r6
   12310:	beq	123fc <ftello64@plt+0x19c8>
   12314:	add	r3, r2, r2, lsl #1
   12318:	ldr	sl, [sp, #8]
   1231c:	add	fp, fp, r3, lsl #2
   12320:	cmp	sl, #0
   12324:	ldr	r4, [fp, #8]
   12328:	lsr	r4, r4, #17
   1232c:	lsl	r4, r4, #17
   12330:	beq	1245c <ftello64@plt+0x1a28>
   12334:	cmp	ip, r8
   12338:	bge	12380 <ftello64@plt+0x194c>
   1233c:	add	r3, ip, ip, lsl #1
   12340:	lsl	r3, r3, #2
   12344:	add	sl, r7, r3
   12348:	ldrb	r3, [r7, r3]
   1234c:	cmp	r3, #0
   12350:	moveq	r3, sl
   12354:	beq	1236c <ftello64@plt+0x1938>
   12358:	b	12494 <ftello64@plt+0x1a60>
   1235c:	ldrb	r5, [r3, #12]
   12360:	mov	r3, r1
   12364:	cmp	r5, #0
   12368:	bne	12494 <ftello64@plt+0x1a60>
   1236c:	add	ip, ip, #1
   12370:	add	r1, r3, #12
   12374:	cmp	ip, r8
   12378:	mov	sl, r1
   1237c:	bne	1235c <ftello64@plt+0x1928>
   12380:	add	r2, r2, #1
   12384:	cmp	r2, r6
   12388:	bge	123fc <ftello64@plt+0x19c8>
   1238c:	ldr	r3, [sp, #12]
   12390:	mov	r1, fp
   12394:	add	fp, fp, #12
   12398:	cmp	r3, r2
   1239c:	ldr	r3, [r1, #12]
   123a0:	ldrgt	sl, [r1, #24]
   123a4:	ldrle	sl, [r9, #8]
   123a8:	cmp	sl, r3
   123ac:	ble	123f0 <ftello64@plt+0x19bc>
   123b0:	add	r8, r3, r3, lsl #1
   123b4:	ldrb	r1, [r7, r8, lsl #2]
   123b8:	add	r8, r7, r8, lsl #2
   123bc:	cmp	r1, #0
   123c0:	bne	124c4 <ftello64@plt+0x1a90>
   123c4:	mov	r1, r8
   123c8:	b	123dc <ftello64@plt+0x19a8>
   123cc:	ldrb	r5, [r1, #12]
   123d0:	mov	r1, ip
   123d4:	cmp	r5, #0
   123d8:	bne	124c4 <ftello64@plt+0x1a90>
   123dc:	add	r3, r3, #1
   123e0:	add	ip, r1, #12
   123e4:	cmp	r3, sl
   123e8:	mov	r8, ip
   123ec:	bne	123cc <ftello64@plt+0x1998>
   123f0:	add	r2, r2, #1
   123f4:	cmp	r2, r6
   123f8:	bne	1238c <ftello64@plt+0x1958>
   123fc:	ldr	r5, [sp, #48]	; 0x30
   12400:	mov	r3, #0
   12404:	str	r3, [r5]
   12408:	ldr	r0, [r0, #36]	; 0x24
   1240c:	add	sp, sp, #16
   12410:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   12414:	bx	lr
   12418:	cmp	r2, #0
   1241c:	bne	12274 <ftello64@plt+0x1840>
   12420:	ldr	r1, [sp, #48]	; 0x30
   12424:	mov	r0, #0
   12428:	str	r0, [r1]
   1242c:	add	sp, sp, #16
   12430:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   12434:	bx	lr
   12438:	subs	r3, r3, r1
   1243c:	ldr	r2, [sp, #4]
   12440:	movne	r3, #1
   12444:	cmp	r2, #0
   12448:	mov	r2, r4
   1244c:	movne	r3, #0
   12450:	cmp	r3, #0
   12454:	subne	ip, ip, #1
   12458:	b	1230c <ftello64@plt+0x18d8>
   1245c:	add	ip, ip, ip, lsl #1
   12460:	ldr	r2, [fp, #4]
   12464:	ldr	sl, [sp, #48]	; 0x30
   12468:	add	r7, r7, ip, lsl #2
   1246c:	bic	r2, r2, #1
   12470:	ldr	r3, [r7, #4]
   12474:	lsl	r3, r3, #8
   12478:	add	r3, r3, r2, lsl #18
   1247c:	str	r3, [sl]
   12480:	ldr	r0, [r7, #8]
   12484:	add	r0, r4, r0
   12488:	add	sp, sp, #16
   1248c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   12490:	bx	lr
   12494:	ldr	r2, [fp, #4]
   12498:	ldr	r3, [sl, #4]
   1249c:	ldr	r1, [sp, #48]	; 0x30
   124a0:	bic	r2, r2, #1
   124a4:	lsl	r3, r3, #8
   124a8:	add	r3, r3, r2, lsl #18
   124ac:	str	r3, [r1]
   124b0:	ldr	r0, [sl, #8]
   124b4:	add	r0, r4, r0
   124b8:	add	sp, sp, #16
   124bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   124c0:	bx	lr
   124c4:	ldr	r2, [fp, #4]
   124c8:	ldr	r3, [r8, #4]
   124cc:	ldr	r5, [sp, #48]	; 0x30
   124d0:	bic	r2, r2, #1
   124d4:	lsl	r3, r3, #8
   124d8:	add	r3, r3, r2, lsl #18
   124dc:	str	r3, [r5]
   124e0:	ldr	r0, [r8, #8]
   124e4:	add	r0, r4, r0
   124e8:	add	sp, sp, #16
   124ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   124f0:	bx	lr
   124f4:	push	{r3, r4, r5, r6, r7, lr}
   124f8:	subs	r4, r0, #0
   124fc:	popeq	{r3, r4, r5, r6, r7, pc}
   12500:	ldr	r0, [r4, #48]	; 0x30
   12504:	cmp	r0, #0
   12508:	beq	12518 <ftello64@plt+0x1ae4>
   1250c:	bl	10914 <free@plt>
   12510:	mov	r3, #0
   12514:	str	r3, [r4, #48]	; 0x30
   12518:	ldrb	r1, [r4, #52]	; 0x34
   1251c:	ldr	r2, [r4, #56]	; 0x38
   12520:	cmp	r1, #0
   12524:	movne	r5, #0
   12528:	movne	r6, r5
   1252c:	movne	r7, r5
   12530:	beq	1256c <ftello64@plt+0x1b38>
   12534:	add	r3, r2, r5
   12538:	add	r6, r6, #1
   1253c:	ldr	r0, [r3, #8]
   12540:	cmp	r0, #0
   12544:	beq	12560 <ftello64@plt+0x1b2c>
   12548:	bl	10914 <free@plt>
   1254c:	ldr	r3, [r4, #56]	; 0x38
   12550:	mov	r2, r3
   12554:	add	r3, r3, r5
   12558:	str	r7, [r3, #8]
   1255c:	ldrb	r1, [r4, #52]	; 0x34
   12560:	cmp	r1, r6
   12564:	add	r5, r5, #12
   12568:	bgt	12534 <ftello64@plt+0x1b00>
   1256c:	cmp	r2, #0
   12570:	beq	12584 <ftello64@plt+0x1b50>
   12574:	mov	r0, r2
   12578:	bl	10914 <free@plt>
   1257c:	mov	r3, #0
   12580:	str	r3, [r4, #56]	; 0x38
   12584:	ldrb	r1, [r4, #60]	; 0x3c
   12588:	ldr	r2, [r4, #64]	; 0x40
   1258c:	cmp	r1, #0
   12590:	movne	r5, #0
   12594:	movne	r6, r5
   12598:	movne	r7, r5
   1259c:	beq	125d8 <ftello64@plt+0x1ba4>
   125a0:	add	r3, r2, r5
   125a4:	add	r6, r6, #1
   125a8:	ldr	r0, [r3, #8]
   125ac:	cmp	r0, #0
   125b0:	beq	125cc <ftello64@plt+0x1b98>
   125b4:	bl	10914 <free@plt>
   125b8:	ldr	r3, [r4, #64]	; 0x40
   125bc:	mov	r2, r3
   125c0:	add	r3, r3, r5
   125c4:	str	r7, [r3, #8]
   125c8:	ldrb	r1, [r4, #60]	; 0x3c
   125cc:	cmp	r1, r6
   125d0:	add	r5, r5, #12
   125d4:	bgt	125a0 <ftello64@plt+0x1b6c>
   125d8:	cmp	r2, #0
   125dc:	beq	125f0 <ftello64@plt+0x1bbc>
   125e0:	mov	r0, r2
   125e4:	bl	10914 <free@plt>
   125e8:	mov	r3, #0
   125ec:	str	r3, [r4, #64]	; 0x40
   125f0:	ldrb	r3, [r4, #69]	; 0x45
   125f4:	ldr	r2, [r4, #72]	; 0x48
   125f8:	cmp	r3, #0
   125fc:	movne	r5, #0
   12600:	movne	r6, r5
   12604:	movne	r7, r5
   12608:	beq	12668 <ftello64@plt+0x1c34>
   1260c:	add	r3, r2, r5
   12610:	add	r6, r6, #1
   12614:	ldr	r0, [r3, #16]
   12618:	cmp	r0, #0
   1261c:	beq	12638 <ftello64@plt+0x1c04>
   12620:	bl	10914 <free@plt>
   12624:	ldr	r1, [r4, #72]	; 0x48
   12628:	mov	r2, r1
   1262c:	add	r1, r1, r5
   12630:	mov	r3, r1
   12634:	str	r7, [r1, #16]
   12638:	ldr	r0, [r3, #20]
   1263c:	cmp	r0, #0
   12640:	beq	12658 <ftello64@plt+0x1c24>
   12644:	bl	10914 <free@plt>
   12648:	ldr	r3, [r4, #72]	; 0x48
   1264c:	mov	r2, r3
   12650:	add	r3, r3, r5
   12654:	str	r7, [r3, #20]
   12658:	ldrb	r3, [r4, #69]	; 0x45
   1265c:	add	r5, r5, #24
   12660:	cmp	r3, r6
   12664:	bgt	1260c <ftello64@plt+0x1bd8>
   12668:	cmp	r2, #0
   1266c:	beq	12680 <ftello64@plt+0x1c4c>
   12670:	mov	r0, r2
   12674:	bl	10914 <free@plt>
   12678:	mov	r3, #0
   1267c:	str	r3, [r4, #72]	; 0x48
   12680:	mov	r0, r4
   12684:	pop	{r3, r4, r5, r6, r7, lr}
   12688:	b	10914 <free@plt>
   1268c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12690:	movw	r4, #25200	; 0x6270
   12694:	movt	r4, #2
   12698:	sub	sp, sp, #32768	; 0x8000
   1269c:	sub	sp, sp, #108	; 0x6c
   126a0:	movw	r2, #25240	; 0x6298
   126a4:	ldr	r3, [r4]
   126a8:	movt	r2, #2
   126ac:	add	r5, sp, #32768	; 0x8000
   126b0:	str	r4, [sp, #28]
   126b4:	str	r1, [r2]
   126b8:	mov	r4, r0
   126bc:	mov	r1, #76	; 0x4c
   126c0:	mov	r0, #1
   126c4:	str	r3, [r5, #100]	; 0x64
   126c8:	bl	108f0 <calloc@plt>
   126cc:	cmp	r0, #0
   126d0:	str	r0, [sp, #16]
   126d4:	beq	14984 <ftello64@plt+0x3f50>
   126d8:	movw	r2, #25192	; 0x6268
   126dc:	movt	r2, #2
   126e0:	movw	r1, #22768	; 0x58f0
   126e4:	mov	r0, r4
   126e8:	ldr	r3, [r2]
   126ec:	movt	r1, #1
   126f0:	blx	r3
   126f4:	subs	r6, r0, #0
   126f8:	str	r6, [sp, #24]
   126fc:	beq	1498c <ftello64@plt+0x3f58>
   12700:	ldr	ip, [sp, #24]
   12704:	add	lr, sp, #32768	; 0x8000
   12708:	add	lr, lr, #104	; 0x68
   1270c:	movw	r5, #32708	; 0x7fc4
   12710:	movt	r5, #65535	; 0xffff
   12714:	mov	r1, #2
   12718:	mov	r7, #0
   1271c:	mov	r2, #0
   12720:	str	ip, [lr, r5]
   12724:	mov	r3, #0
   12728:	str	r1, [sp]
   1272c:	add	r6, sp, #48	; 0x30
   12730:	ldr	r1, [ip, #8]
   12734:	add	ip, sp, #32768	; 0x8000
   12738:	add	r4, sp, #104	; 0x68
   1273c:	add	fp, sp, #32768	; 0x8000
   12740:	str	r7, [ip, #64]	; 0x40
   12744:	mov	r8, #8
   12748:	blx	r1
   1274c:	add	lr, sp, #32768	; 0x8000
   12750:	add	lr, lr, #104	; 0x68
   12754:	sub	r4, r4, #60	; 0x3c
   12758:	add	fp, fp, #60	; 0x3c
   1275c:	ldr	r0, [lr, r5]
   12760:	ldr	r3, [r0, #12]
   12764:	blx	r3
   12768:	add	r1, sp, #32768	; 0x8000
   1276c:	add	r1, r1, #104	; 0x68
   12770:	add	lr, sp, #32768	; 0x8000
   12774:	mov	r2, #0
   12778:	mov	r3, #0
   1277c:	ldr	ip, [r1, r5]
   12780:	str	r7, [sp]
   12784:	ldr	r1, [ip, #8]
   12788:	str	r0, [lr, #68]	; 0x44
   1278c:	mov	r0, ip
   12790:	blx	r1
   12794:	add	r1, sp, #32768	; 0x8000
   12798:	add	r1, r1, #104	; 0x68
   1279c:	mov	r2, #32768	; 0x8000
   127a0:	mov	r3, #0
   127a4:	ldr	r0, [r1, r5]
   127a8:	mov	r1, r6
   127ac:	ldr	ip, [r0, #20]
   127b0:	blx	ip
   127b4:	add	r2, sp, #32768	; 0x8000
   127b8:	ldr	r3, [r2, #68]	; 0x44
   127bc:	str	r6, [r2, #48]	; 0x30
   127c0:	cmp	r3, r7
   127c4:	str	r6, [r2, #52]	; 0x34
   127c8:	str	r8, [r2, #60]	; 0x3c
   127cc:	add	r3, sp, #32768	; 0x8000
   127d0:	str	r0, [r2, #72]	; 0x48
   127d4:	add	r0, r6, r0
   127d8:	str	r0, [r2, #56]	; 0x38
   127dc:	ble	12954 <ftello64@plt+0x1f20>
   127e0:	ldr	r2, [r3, #64]	; 0x40
   127e4:	add	r3, r2, #32512	; 0x7f00
   127e8:	add	r3, r3, #255	; 0xff
   127ec:	cmp	r3, #32768	; 0x8000
   127f0:	bcs	129b8 <ftello64@plt+0x1f84>
   127f4:	add	r5, sp, #32768	; 0x8000
   127f8:	rsb	r3, r2, r4
   127fc:	add	r3, r3, #4
   12800:	str	r3, [r5, #52]	; 0x34
   12804:	mov	r1, #32
   12808:	mov	r0, r4
   1280c:	bl	11cf4 <ftello64@plt+0x12c0>
   12810:	ldr	r6, [sp, #16]
   12814:	mov	r1, #32
   12818:	str	r0, [r6]
   1281c:	mov	r0, r4
   12820:	bl	11cf4 <ftello64@plt+0x12c0>
   12824:	ldr	lr, [r6]
   12828:	movw	r3, #19798	; 0x4d56
   1282c:	movt	r3, #18500	; 0x4844
   12830:	cmp	lr, r3
   12834:	mov	ip, r0
   12838:	str	r0, [r6, #4]
   1283c:	bne	12864 <ftello64@plt+0x1e30>
   12840:	movw	r6, #12336	; 0x3030
   12844:	mov	r3, r6
   12848:	movt	r6, #12337	; 0x3031
   1284c:	movt	r3, #12338	; 0x3032
   12850:	cmp	r0, r6
   12854:	cmpne	r0, r3
   12858:	moveq	r6, #0
   1285c:	movne	r6, #1
   12860:	beq	12a24 <ftello64@plt+0x1ff0>
   12864:	movw	r3, #25212	; 0x627c
   12868:	movt	r3, #2
   1286c:	add	r7, sp, #32768	; 0x8000
   12870:	add	r1, sp, #32768	; 0x8000
   12874:	ldr	r0, [r3]
   12878:	add	r3, sp, #32768	; 0x8000
   1287c:	lsr	r5, lr, #24
   12880:	lsr	r4, lr, #16
   12884:	add	r1, r1, #76	; 0x4c
   12888:	add	r3, r3, #88	; 0x58
   1288c:	str	r1, [sp]
   12890:	movw	r2, #22792	; 0x5908
   12894:	mov	r1, #1
   12898:	movt	r2, #1
   1289c:	strb	lr, [r7, #79]	; 0x4f
   128a0:	lsr	lr, lr, #8
   128a4:	strb	ip, [r7, #83]	; 0x53
   128a8:	strb	r5, [r7, #76]	; 0x4c
   128ac:	mov	r5, #72	; 0x48
   128b0:	strb	r4, [r7, #77]	; 0x4d
   128b4:	lsr	r4, ip, #24
   128b8:	strb	lr, [r7, #78]	; 0x4e
   128bc:	lsr	lr, ip, #16
   128c0:	strb	r4, [r7, #80]	; 0x50
   128c4:	lsr	ip, ip, #8
   128c8:	mov	r4, #0
   128cc:	strb	lr, [r7, #81]	; 0x51
   128d0:	strb	ip, [r7, #82]	; 0x52
   128d4:	mov	lr, #77	; 0x4d
   128d8:	mov	ip, #68	; 0x44
   128dc:	strb	r5, [r7, #88]	; 0x58
   128e0:	strb	ip, [r7, #89]	; 0x59
   128e4:	mov	r5, #86	; 0x56
   128e8:	mov	ip, #48	; 0x30
   128ec:	strb	lr, [r7, #90]	; 0x5a
   128f0:	strb	ip, [r7, #92]	; 0x5c
   128f4:	mov	lr, #50	; 0x32
   128f8:	strb	ip, [r7, #94]	; 0x5e
   128fc:	strb	lr, [r7, #93]	; 0x5d
   12900:	strb	ip, [r7, #95]	; 0x5f
   12904:	strb	r4, [r7, #84]	; 0x54
   12908:	strb	r4, [r7, #96]	; 0x60
   1290c:	strb	r5, [r7, #91]	; 0x5b
   12910:	bl	109ec <__fprintf_chk@plt>
   12914:	ldr	ip, [sp, #24]
   12918:	mov	r0, ip
   1291c:	ldr	r3, [ip, #4]
   12920:	blx	r3
   12924:	ldr	r0, [sp, #16]
   12928:	bl	124f4 <ftello64@plt+0x1ac0>
   1292c:	mov	r0, r4
   12930:	ldr	r4, [sp, #28]
   12934:	add	r1, sp, #32768	; 0x8000
   12938:	ldr	r2, [r1, #100]	; 0x64
   1293c:	ldr	r3, [r4]
   12940:	cmp	r2, r3
   12944:	bne	149bc <ftello64@plt+0x3f88>
   12948:	add	sp, sp, #32768	; 0x8000
   1294c:	add	sp, sp, #108	; 0x6c
   12950:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12954:	add	r3, r3, #104	; 0x68
   12958:	add	ip, sp, #32768	; 0x8000
   1295c:	mov	r2, #0
   12960:	ldr	r0, [r3, r5]
   12964:	mov	r3, #0
   12968:	str	r7, [sp]
   1296c:	str	r7, [ip, #64]	; 0x40
   12970:	ldr	r1, [r0, #8]
   12974:	blx	r1
   12978:	add	lr, sp, #32768	; 0x8000
   1297c:	add	lr, lr, #104	; 0x68
   12980:	mov	r1, r6
   12984:	mov	r2, #32768	; 0x8000
   12988:	mov	r3, #0
   1298c:	ldr	r0, [lr, r5]
   12990:	ldr	ip, [r0, #20]
   12994:	blx	ip
   12998:	add	r1, sp, #32768	; 0x8000
   1299c:	str	r6, [r1, #48]	; 0x30
   129a0:	str	r8, [r1, #60]	; 0x3c
   129a4:	add	r6, r6, r0
   129a8:	str	r0, [r1, #72]	; 0x48
   129ac:	str	r6, [r1, #56]	; 0x38
   129b0:	str	r6, [r1, #52]	; 0x34
   129b4:	b	12804 <ftello64@plt+0x1dd0>
   129b8:	add	ip, sp, #32768	; 0x8000
   129bc:	mov	r2, #0
   129c0:	add	ip, ip, #104	; 0x68
   129c4:	mov	r3, #0
   129c8:	ldr	r1, [ip, r5]
   129cc:	str	r7, [sp]
   129d0:	mov	r0, r1
   129d4:	ldr	r1, [r1, #8]
   129d8:	blx	r1
   129dc:	add	lr, sp, #32768	; 0x8000
   129e0:	add	lr, lr, #104	; 0x68
   129e4:	add	r1, sp, #32768	; 0x8000
   129e8:	mov	r2, #32768	; 0x8000
   129ec:	mov	r3, #0
   129f0:	ldr	r0, [lr, r5]
   129f4:	str	r7, [r1, #64]	; 0x40
   129f8:	mov	r1, r6
   129fc:	ldr	ip, [r0, #20]
   12a00:	blx	ip
   12a04:	add	r2, sp, #32768	; 0x8000
   12a08:	str	r8, [fp]
   12a0c:	str	r6, [r2, #48]	; 0x30
   12a10:	str	r6, [r2, #52]	; 0x34
   12a14:	add	r3, r6, r0
   12a18:	str	r0, [r2, #72]	; 0x48
   12a1c:	str	r3, [r2, #56]	; 0x38
   12a20:	b	12804 <ftello64@plt+0x1dd0>
   12a24:	mov	r1, #32
   12a28:	mov	r0, r4
   12a2c:	bl	11cf4 <ftello64@plt+0x12c0>
   12a30:	ldr	r7, [sp, #16]
   12a34:	mov	r1, #32
   12a38:	movw	r5, #32708	; 0x7fc4
   12a3c:	movt	r5, #65535	; 0xffff
   12a40:	str	r0, [r7, #8]
   12a44:	mov	r0, r4
   12a48:	bl	11cf4 <ftello64@plt+0x12c0>
   12a4c:	mov	r1, #32
   12a50:	str	r0, [r7, #12]
   12a54:	mov	r0, r4
   12a58:	bl	11cf4 <ftello64@plt+0x12c0>
   12a5c:	mov	r1, #32
   12a60:	str	r0, [r7, #16]
   12a64:	mov	r0, r4
   12a68:	bl	11cf4 <ftello64@plt+0x12c0>
   12a6c:	mov	r1, #32
   12a70:	str	r0, [r7, #20]
   12a74:	mov	r0, r4
   12a78:	bl	11cf4 <ftello64@plt+0x12c0>
   12a7c:	add	ip, sp, #32768	; 0x8000
   12a80:	ldr	r3, [ip, #68]	; 0x44
   12a84:	cmp	r3, #40	; 0x28
   12a88:	str	r0, [r7, #24]
   12a8c:	ble	13204 <ftello64@plt+0x27d0>
   12a90:	add	r7, sp, #32768	; 0x8000
   12a94:	ldr	r1, [r7, #64]	; 0x40
   12a98:	add	r3, r1, #32512	; 0x7f00
   12a9c:	add	r3, r3, #215	; 0xd7
   12aa0:	cmp	r3, #32768	; 0x8000
   12aa4:	bcs	139dc <ftello64@plt+0x2fa8>
   12aa8:	add	lr, sp, #32768	; 0x8000
   12aac:	rsb	r1, r1, #40	; 0x28
   12ab0:	mov	r0, #8
   12ab4:	ldr	r2, [lr, #48]	; 0x30
   12ab8:	ldr	r3, [lr, #56]	; 0x38
   12abc:	add	r2, r2, r1
   12ac0:	str	r0, [lr, #60]	; 0x3c
   12ac4:	add	r1, r2, #4
   12ac8:	str	r2, [lr, #52]	; 0x34
   12acc:	cmp	r1, r3
   12ad0:	bcs	1327c <ftello64@plt+0x2848>
   12ad4:	add	r1, r2, #6
   12ad8:	add	r7, sp, #32768	; 0x8000
   12adc:	cmp	r3, r1
   12ae0:	add	r2, r2, #4
   12ae4:	movw	r5, #32708	; 0x7fc4
   12ae8:	mov	r3, #8
   12aec:	str	r2, [r7, #52]	; 0x34
   12af0:	movt	r5, #65535	; 0xffff
   12af4:	str	r3, [r7, #60]	; 0x3c
   12af8:	bls	13964 <ftello64@plt+0x2f30>
   12afc:	add	r2, sp, #32768	; 0x8000
   12b00:	mov	r5, #8
   12b04:	mov	r1, r5
   12b08:	mov	r0, r4
   12b0c:	ldr	r3, [r2, #52]	; 0x34
   12b10:	add	r7, sp, #32768	; 0x8000
   12b14:	str	r5, [r2, #60]	; 0x3c
   12b18:	add	r3, r3, #2
   12b1c:	str	r3, [r2, #52]	; 0x34
   12b20:	bl	11cf4 <ftello64@plt+0x12c0>
   12b24:	ldr	r6, [sp, #16]
   12b28:	mov	r1, r5
   12b2c:	movw	r5, #32708	; 0x7fc4
   12b30:	movt	r5, #65535	; 0xffff
   12b34:	strb	r0, [r6, #28]
   12b38:	mov	r0, r4
   12b3c:	bl	11cf4 <ftello64@plt+0x12c0>
   12b40:	ldr	r3, [r7, #52]	; 0x34
   12b44:	ldr	r1, [r7, #56]	; 0x38
   12b48:	add	r2, r3, #3
   12b4c:	cmp	r1, r2
   12b50:	strb	r0, [r6, #29]
   12b54:	bls	138e8 <ftello64@plt+0x2eb4>
   12b58:	ldr	r6, [r7, #60]	; 0x3c
   12b5c:	sub	r3, r6, #31
   12b60:	add	r0, sp, #32768	; 0x8000
   12b64:	cmp	r3, #0
   12b68:	str	r3, [r0, #60]	; 0x3c
   12b6c:	bgt	12b98 <ftello64@plt+0x2164>
   12b70:	rsb	r6, r6, #39	; 0x27
   12b74:	ldr	r1, [r0, #52]	; 0x34
   12b78:	add	r2, r6, #7
   12b7c:	cmp	r6, #0
   12b80:	movlt	r6, r2
   12b84:	asr	r2, r6, #3
   12b88:	add	r1, r1, r2
   12b8c:	str	r1, [r0, #52]	; 0x34
   12b90:	add	r3, r3, r2, lsl #3
   12b94:	str	r3, [r0, #60]	; 0x3c
   12b98:	mov	r1, #1
   12b9c:	mov	r0, r4
   12ba0:	bl	11cf4 <ftello64@plt+0x12c0>
   12ba4:	ldr	r6, [sp, #16]
   12ba8:	mov	r1, #32
   12bac:	add	r7, sp, #32768	; 0x8000
   12bb0:	movw	r5, #32708	; 0x7fc4
   12bb4:	movt	r5, #65535	; 0xffff
   12bb8:	strb	r0, [r6, #30]
   12bbc:	mov	r0, r4
   12bc0:	bl	11cf4 <ftello64@plt+0x12c0>
   12bc4:	mov	r1, #32
   12bc8:	str	r0, [r6, #32]
   12bcc:	mov	r0, r4
   12bd0:	bl	11cf4 <ftello64@plt+0x12c0>
   12bd4:	ldr	r3, [r7, #52]	; 0x34
   12bd8:	ldr	r1, [r7, #56]	; 0x38
   12bdc:	add	r2, r3, #128	; 0x80
   12be0:	cmp	r1, r2
   12be4:	str	r0, [r6, #36]	; 0x24
   12be8:	bls	1386c <ftello64@plt+0x2e38>
   12bec:	ldr	r6, [r7, #60]	; 0x3c
   12bf0:	sub	r3, r6, #1024	; 0x400
   12bf4:	add	r0, sp, #32768	; 0x8000
   12bf8:	cmp	r3, #0
   12bfc:	str	r3, [r0, #60]	; 0x3c
   12c00:	bgt	12c28 <ftello64@plt+0x21f4>
   12c04:	rsb	r6, r6, #1024	; 0x400
   12c08:	ldr	r1, [r0, #52]	; 0x34
   12c0c:	adds	r2, r6, #8
   12c10:	addmi	r2, r6, #15
   12c14:	asr	r2, r2, #3
   12c18:	add	r1, r1, r2
   12c1c:	str	r1, [r0, #52]	; 0x34
   12c20:	add	r3, r3, r2, lsl #3
   12c24:	str	r3, [r0, #60]	; 0x3c
   12c28:	mov	r1, #16
   12c2c:	mov	r0, r4
   12c30:	bl	11cf4 <ftello64@plt+0x12c0>
   12c34:	add	r1, sp, #32768	; 0x8000
   12c38:	ldr	r2, [r1, #52]	; 0x34
   12c3c:	ldr	sl, [r1, #64]	; 0x40
   12c40:	ldr	r7, [r1, #48]	; 0x30
   12c44:	str	r2, [sp, #8]
   12c48:	ldr	r9, [r1, #60]	; 0x3c
   12c4c:	subs	r8, r0, #0
   12c50:	bne	13768 <ftello64@plt+0x2d34>
   12c54:	ldr	r7, [sp, #16]
   12c58:	ldrb	r3, [r7, #30]
   12c5c:	cmp	r3, #0
   12c60:	bne	13530 <ftello64@plt+0x2afc>
   12c64:	ldr	ip, [sp, #16]
   12c68:	add	lr, sp, #32768	; 0x8000
   12c6c:	movw	r2, #32708	; 0x7fc4
   12c70:	movt	r2, #65535	; 0xffff
   12c74:	ldr	r3, [lr, #68]	; 0x44
   12c78:	ldr	r5, [ip, #8]
   12c7c:	sbfx	r5, r5, #0, #29
   12c80:	cmp	r5, r3
   12c84:	blt	13304 <ftello64@plt+0x28d0>
   12c88:	cmp	r3, #32768	; 0x8000
   12c8c:	ble	14678 <ftello64@plt+0x3c44>
   12c90:	add	r5, sp, #32768	; 0x8000
   12c94:	add	r6, sp, #32768	; 0x8000
   12c98:	add	r5, r5, #104	; 0x68
   12c9c:	sub	r3, r3, #32768	; 0x8000
   12ca0:	str	r3, [r6, #64]	; 0x40
   12ca4:	mov	r3, #0
   12ca8:	ldr	r0, [r5, r2]
   12cac:	mov	r2, #2
   12cb0:	str	r2, [sp]
   12cb4:	mov	r2, #32768	; 0x8000
   12cb8:	ldr	r1, [r0, #8]
   12cbc:	blx	r1
   12cc0:	add	r6, sp, #32768	; 0x8000
   12cc4:	movw	r1, #32708	; 0x7fc4
   12cc8:	add	r6, r6, #104	; 0x68
   12ccc:	movt	r1, #65535	; 0xffff
   12cd0:	add	r5, sp, #48	; 0x30
   12cd4:	mov	r2, #32768	; 0x8000
   12cd8:	ldr	r0, [r6, r1]
   12cdc:	mov	r3, #0
   12ce0:	mov	r1, r5
   12ce4:	add	r7, sp, #32768	; 0x8000
   12ce8:	ldr	ip, [r0, #20]
   12cec:	blx	ip
   12cf0:	str	r5, [r7, #48]	; 0x30
   12cf4:	add	r3, r5, r0
   12cf8:	str	r0, [r7, #72]	; 0x48
   12cfc:	add	r2, r3, #5
   12d00:	mov	r0, #8
   12d04:	mov	r1, r3
   12d08:	str	r3, [r7, #56]	; 0x38
   12d0c:	str	r3, [r7, #52]	; 0x34
   12d10:	str	r0, [r7, #60]	; 0x3c
   12d14:	cmp	r3, r2
   12d18:	bls	13350 <ftello64@plt+0x291c>
   12d1c:	add	r0, sp, #32768	; 0x8000
   12d20:	mov	r3, #8
   12d24:	mov	r1, r3
   12d28:	ldr	r2, [r0, #52]	; 0x34
   12d2c:	str	r3, [r0, #60]	; 0x3c
   12d30:	mov	r0, r4
   12d34:	add	r3, r2, #5
   12d38:	add	r2, sp, #32768	; 0x8000
   12d3c:	str	r3, [r2, #52]	; 0x34
   12d40:	bl	11cf4 <ftello64@plt+0x12c0>
   12d44:	ldr	r5, [sp, #16]
   12d48:	strb	r0, [r5, #52]	; 0x34
   12d4c:	uxtb	r5, r0
   12d50:	add	r0, r5, r5, lsl #1
   12d54:	lsl	r0, r0, #2
   12d58:	bl	10968 <malloc@plt>
   12d5c:	ldr	r6, [sp, #16]
   12d60:	cmp	r5, #0
   12d64:	str	r0, [r6, #56]	; 0x38
   12d68:	beq	12e30 <ftello64@plt+0x23fc>
   12d6c:	ldr	r9, [sp, #16]
   12d70:	add	r7, r0, #8
   12d74:	mov	r8, #0
   12d78:	mov	r1, #32
   12d7c:	mov	r0, r4
   12d80:	bl	11cf4 <ftello64@plt+0x12c0>
   12d84:	mov	r1, #8
   12d88:	str	r0, [r7, #-8]
   12d8c:	mov	r0, r4
   12d90:	bl	11cf4 <ftello64@plt+0x12c0>
   12d94:	mov	r1, #8
   12d98:	strb	r0, [r7, #-4]
   12d9c:	mov	r0, r4
   12da0:	bl	11cf4 <ftello64@plt+0x12c0>
   12da4:	ldrb	r6, [r7, #-4]
   12da8:	strb	r0, [r7, #-3]
   12dac:	lsl	r0, r6, #4
   12db0:	bl	10968 <malloc@plt>
   12db4:	cmp	r6, #0
   12db8:	movne	r6, #0
   12dbc:	str	r0, [r7]
   12dc0:	movne	r5, r0
   12dc4:	beq	12e1c <ftello64@plt+0x23e8>
   12dc8:	mov	r1, #16
   12dcc:	mov	r0, r4
   12dd0:	bl	11cf4 <ftello64@plt+0x12c0>
   12dd4:	mov	r1, #32
   12dd8:	add	r6, r6, #1
   12ddc:	add	r5, r5, #16
   12de0:	strh	r0, [r5, #-16]
   12de4:	mov	r0, r4
   12de8:	bl	11cf4 <ftello64@plt+0x12c0>
   12dec:	mov	r1, #32
   12df0:	str	r0, [r5, #-12]
   12df4:	mov	r0, r4
   12df8:	bl	11cf4 <ftello64@plt+0x12c0>
   12dfc:	mov	r1, #32
   12e00:	str	r0, [r5, #-8]
   12e04:	mov	r0, r4
   12e08:	bl	11cf4 <ftello64@plt+0x12c0>
   12e0c:	ldrb	r3, [r7, #-4]
   12e10:	cmp	r6, r3
   12e14:	str	r0, [r5, #-4]
   12e18:	blt	12dc8 <ftello64@plt+0x2394>
   12e1c:	ldrb	r3, [r9, #52]	; 0x34
   12e20:	add	r8, r8, #1
   12e24:	add	r7, r7, #12
   12e28:	cmp	r8, r3
   12e2c:	blt	12d78 <ftello64@plt+0x2344>
   12e30:	ldr	r7, [sp, #16]
   12e34:	add	ip, sp, #32768	; 0x8000
   12e38:	movw	r2, #32708	; 0x7fc4
   12e3c:	movt	r2, #65535	; 0xffff
   12e40:	ldr	r3, [ip, #68]	; 0x44
   12e44:	ldr	r5, [r7, #12]
   12e48:	sbfx	r5, r5, #0, #29
   12e4c:	cmp	r5, r3
   12e50:	blt	13460 <ftello64@plt+0x2a2c>
   12e54:	cmp	r3, #32768	; 0x8000
   12e58:	ble	13a5c <ftello64@plt+0x3028>
   12e5c:	add	lr, sp, #32768	; 0x8000
   12e60:	add	r1, sp, #32768	; 0x8000
   12e64:	add	lr, lr, #104	; 0x68
   12e68:	sub	r3, r3, #32768	; 0x8000
   12e6c:	str	r3, [r1, #64]	; 0x40
   12e70:	mov	r3, #0
   12e74:	ldr	r0, [lr, r2]
   12e78:	mov	r2, #2
   12e7c:	str	r2, [sp]
   12e80:	mov	r2, #32768	; 0x8000
   12e84:	ldr	r1, [r0, #8]
   12e88:	blx	r1
   12e8c:	add	r7, sp, #32768	; 0x8000
   12e90:	movw	r1, #32708	; 0x7fc4
   12e94:	add	r7, r7, #104	; 0x68
   12e98:	movt	r1, #65535	; 0xffff
   12e9c:	add	r5, sp, #48	; 0x30
   12ea0:	mov	r2, #32768	; 0x8000
   12ea4:	ldr	r0, [r7, r1]
   12ea8:	mov	r3, #0
   12eac:	mov	r1, r5
   12eb0:	ldr	ip, [r0, #20]
   12eb4:	blx	ip
   12eb8:	add	ip, sp, #32768	; 0x8000
   12ebc:	str	r5, [ip, #48]	; 0x30
   12ec0:	add	r3, r5, r0
   12ec4:	str	r0, [ip, #72]	; 0x48
   12ec8:	add	r2, r3, #5
   12ecc:	mov	r0, #8
   12ed0:	mov	r1, r3
   12ed4:	str	r3, [ip, #56]	; 0x38
   12ed8:	str	r3, [ip, #52]	; 0x34
   12edc:	str	r0, [ip, #60]	; 0x3c
   12ee0:	cmp	r3, r2
   12ee4:	bls	134ac <ftello64@plt+0x2a78>
   12ee8:	add	r0, sp, #32768	; 0x8000
   12eec:	mov	r3, #8
   12ef0:	mov	r1, r3
   12ef4:	ldr	r2, [r0, #52]	; 0x34
   12ef8:	str	r3, [r0, #60]	; 0x3c
   12efc:	mov	r0, r4
   12f00:	add	r3, r2, #5
   12f04:	add	r2, sp, #32768	; 0x8000
   12f08:	str	r3, [r2, #52]	; 0x34
   12f0c:	bl	11cf4 <ftello64@plt+0x12c0>
   12f10:	ldr	r5, [sp, #16]
   12f14:	strb	r0, [r5, #60]	; 0x3c
   12f18:	uxtb	r5, r0
   12f1c:	add	r0, r5, r5, lsl #1
   12f20:	lsl	r0, r0, #2
   12f24:	bl	10968 <malloc@plt>
   12f28:	ldr	r6, [sp, #16]
   12f2c:	cmp	r5, #0
   12f30:	str	r0, [r6, #64]	; 0x40
   12f34:	beq	13178 <ftello64@plt+0x2744>
   12f38:	movw	r9, #32708	; 0x7fc4
   12f3c:	movt	r9, #65535	; 0xffff
   12f40:	add	r0, r0, #8
   12f44:	movw	r5, #25212	; 0x627c
   12f48:	mov	r6, #0
   12f4c:	movt	r5, #2
   12f50:	str	r0, [sp, #8]
   12f54:	str	r5, [sp, #20]
   12f58:	str	r6, [sp, #36]	; 0x24
   12f5c:	mov	r1, #32
   12f60:	mov	r0, r4
   12f64:	bl	11cf4 <ftello64@plt+0x12c0>
   12f68:	ldr	r7, [sp, #8]
   12f6c:	mov	r1, #16
   12f70:	str	r0, [r7, #-8]
   12f74:	mov	r0, r4
   12f78:	bl	11cf4 <ftello64@plt+0x12c0>
   12f7c:	mov	r1, #8
   12f80:	strh	r0, [r7, #-4]
   12f84:	mov	r0, r4
   12f88:	bl	11cf4 <ftello64@plt+0x12c0>
   12f8c:	mov	r1, #8
   12f90:	strb	r0, [r7, #-2]
   12f94:	mov	r0, r4
   12f98:	bl	11cf4 <ftello64@plt+0x12c0>
   12f9c:	ldrb	r6, [r7, #-2]
   12fa0:	add	r3, r6, r6, lsl #1
   12fa4:	strb	r0, [r7, #-1]
   12fa8:	lsl	r0, r3, #2
   12fac:	bl	10968 <malloc@plt>
   12fb0:	cmp	r6, #0
   12fb4:	str	r0, [r7]
   12fb8:	beq	13150 <ftello64@plt+0x271c>
   12fbc:	add	r5, r0, #8
   12fc0:	add	r7, sp, #32768	; 0x8000
   12fc4:	mov	sl, #0
   12fc8:	add	r7, r7, #68	; 0x44
   12fcc:	str	r7, [sp, #12]
   12fd0:	mov	r0, r4
   12fd4:	mov	r1, #16
   12fd8:	bl	11cf4 <ftello64@plt+0x12c0>
   12fdc:	ldr	r3, [fp]
   12fe0:	rsb	r3, r3, #0
   12fe4:	tst	r3, #7
   12fe8:	strh	r0, [r5, #-8]
   12fec:	bne	13d34 <ftello64@plt+0x3300>
   12ff0:	mov	r1, #8
   12ff4:	mov	r0, r4
   12ff8:	bl	11cf4 <ftello64@plt+0x12c0>
   12ffc:	add	lr, sp, #32768	; 0x8000
   13000:	ldr	ip, [fp]
   13004:	mov	r1, #8
   13008:	ldr	r2, [lr, #52]	; 0x34
   1300c:	mov	r7, #0
   13010:	ldr	r3, [lr, #48]	; 0x30
   13014:	strb	r7, [r5]
   13018:	rsb	r3, r3, r2
   1301c:	ldr	r2, [lr, #64]	; 0x40
   13020:	add	r3, r3, #1
   13024:	rsb	r3, ip, r3, lsl #3
   13028:	add	r3, r3, r2, lsl #3
   1302c:	asr	r8, r3, #3
   13030:	mov	r6, r0
   13034:	mov	r0, r4
   13038:	bl	11cf4 <ftello64@plt+0x12c0>
   1303c:	uxtb	r3, r0
   13040:	strb	r3, [r5, #-6]
   13044:	cmp	r3, #134	; 0x86
   13048:	bls	13c20 <ftello64@plt+0x31ec>
   1304c:	cmp	r3, #160	; 0xa0
   13050:	beq	13dfc <ftello64@plt+0x33c8>
   13054:	bhi	13e20 <ftello64@plt+0x33ec>
   13058:	cmp	r3, #144	; 0x90
   1305c:	bcc	13e30 <ftello64@plt+0x33fc>
   13060:	cmp	r3, #145	; 0x91
   13064:	bls	13dfc <ftello64@plt+0x33c8>
   13068:	cmp	r3, #146	; 0x92
   1306c:	bne	13e30 <ftello64@plt+0x33fc>
   13070:	mov	r0, r4
   13074:	mov	r1, #8
   13078:	bl	11cf4 <ftello64@plt+0x12c0>
   1307c:	strb	r0, [r5, #-1]
   13080:	mov	r0, r4
   13084:	mov	r1, #8
   13088:	bl	11cf4 <ftello64@plt+0x12c0>
   1308c:	strb	r0, [r5, r7]
   13090:	add	r7, r7, #1
   13094:	cmp	r7, #3
   13098:	bne	13080 <ftello64@plt+0x264c>
   1309c:	ldr	r7, [sp, #12]
   130a0:	add	r6, r6, r8
   130a4:	sbfx	r6, r6, #0, #29
   130a8:	mov	r1, #0
   130ac:	strb	r1, [r5, #3]
   130b0:	ldr	r3, [r7]
   130b4:	cmp	r6, r3
   130b8:	blt	13be0 <ftello64@plt+0x31ac>
   130bc:	cmp	r3, #32768	; 0x8000
   130c0:	ble	13dd0 <ftello64@plt+0x339c>
   130c4:	add	ip, sp, #32768	; 0x8000
   130c8:	add	lr, sp, #32768	; 0x8000
   130cc:	add	ip, ip, #104	; 0x68
   130d0:	sub	r3, r3, #32768	; 0x8000
   130d4:	mov	r2, #2
   130d8:	str	r3, [lr, #64]	; 0x40
   130dc:	ldr	r0, [ip, r9]
   130e0:	mov	r3, #0
   130e4:	str	r2, [sp]
   130e8:	mov	r2, #32768	; 0x8000
   130ec:	ldr	r1, [r0, #8]
   130f0:	blx	r1
   130f4:	add	r7, sp, #32768	; 0x8000
   130f8:	add	r6, sp, #48	; 0x30
   130fc:	add	r7, r7, #104	; 0x68
   13100:	mov	r3, #0
   13104:	mov	r1, r6
   13108:	mov	r2, #32768	; 0x8000
   1310c:	ldr	r0, [r7, r9]
   13110:	ldr	ip, [r0, #20]
   13114:	blx	ip
   13118:	add	lr, sp, #32768	; 0x8000
   1311c:	mov	r3, #8
   13120:	str	r3, [fp]
   13124:	str	r6, [lr, #48]	; 0x30
   13128:	str	r0, [lr, #72]	; 0x48
   1312c:	add	r6, r6, r0
   13130:	str	r6, [lr, #56]	; 0x38
   13134:	str	r6, [lr, #52]	; 0x34
   13138:	ldr	r6, [sp, #8]
   1313c:	add	sl, sl, #1
   13140:	add	r5, r5, #12
   13144:	ldrb	r3, [r6, #-2]
   13148:	cmp	sl, r3
   1314c:	blt	12fd0 <ftello64@plt+0x259c>
   13150:	ldr	ip, [sp, #16]
   13154:	ldr	r5, [sp, #36]	; 0x24
   13158:	ldr	r6, [sp, #8]
   1315c:	ldrb	r3, [ip, #60]	; 0x3c
   13160:	add	r5, r5, #1
   13164:	add	r6, r6, #12
   13168:	str	r5, [sp, #36]	; 0x24
   1316c:	cmp	r5, r3
   13170:	str	r6, [sp, #8]
   13174:	blt	12f5c <ftello64@plt+0x2528>
   13178:	ldr	r7, [sp, #16]
   1317c:	add	ip, sp, #32768	; 0x8000
   13180:	movw	r2, #32708	; 0x7fc4
   13184:	movt	r2, #65535	; 0xffff
   13188:	ldr	r3, [ip, #68]	; 0x44
   1318c:	ldr	r5, [r7, #16]
   13190:	sbfx	r5, r5, #0, #29
   13194:	cmp	r5, r3
   13198:	bge	13b58 <ftello64@plt+0x3124>
   1319c:	add	lr, sp, #32768	; 0x8000
   131a0:	ldr	r3, [lr, #64]	; 0x40
   131a4:	cmp	r5, r3
   131a8:	blt	146a8 <ftello64@plt+0x3c74>
   131ac:	add	r2, r3, #32512	; 0x7f00
   131b0:	add	r2, r2, #255	; 0xff
   131b4:	cmp	r5, r2
   131b8:	bgt	146a8 <ftello64@plt+0x3c74>
   131bc:	add	r6, sp, #32768	; 0x8000
   131c0:	rsb	r3, r3, r5
   131c4:	mov	r1, #8
   131c8:	ldr	r2, [r6, #48]	; 0x30
   131cc:	str	r1, [r6, #60]	; 0x3c
   131d0:	add	r3, r2, r3
   131d4:	str	r3, [r6, #52]	; 0x34
   131d8:	mov	r0, r4
   131dc:	mov	r1, #32
   131e0:	bl	11cf4 <ftello64@plt+0x12c0>
   131e4:	cmp	r0, #0
   131e8:	bne	13fac <ftello64@plt+0x3578>
   131ec:	ldr	r7, [sp, #24]
   131f0:	mov	r0, r7
   131f4:	ldr	r3, [r7, #4]
   131f8:	blx	r3
   131fc:	ldr	r0, [sp, #16]
   13200:	b	12930 <ftello64@plt+0x1efc>
   13204:	add	lr, sp, #32768	; 0x8000
   13208:	mov	r2, #0
   1320c:	add	lr, lr, #104	; 0x68
   13210:	mov	r3, #0
   13214:	add	r7, sp, #48	; 0x30
   13218:	ldr	r0, [lr, r5]
   1321c:	str	r6, [sp]
   13220:	str	r6, [ip, #64]	; 0x40
   13224:	ldr	r1, [r0, #8]
   13228:	blx	r1
   1322c:	add	r2, sp, #32768	; 0x8000
   13230:	add	r2, r2, #104	; 0x68
   13234:	mov	r3, #0
   13238:	mov	r1, r7
   1323c:	ldr	r0, [r2, r5]
   13240:	mov	r2, #32768	; 0x8000
   13244:	add	r5, sp, #32768	; 0x8000
   13248:	ldr	ip, [r0, #20]
   1324c:	blx	ip
   13250:	str	r7, [r5, #48]	; 0x30
   13254:	add	r3, r7, r0
   13258:	str	r0, [r5, #72]	; 0x48
   1325c:	add	r1, r3, #4
   13260:	mov	r0, #8
   13264:	cmp	r1, r3
   13268:	str	r3, [r5, #56]	; 0x38
   1326c:	str	r3, [r5, #52]	; 0x34
   13270:	mov	r2, r3
   13274:	str	r0, [r5, #60]	; 0x3c
   13278:	bcc	12ad4 <ftello64@plt+0x20a0>
   1327c:	add	r0, sp, #32768	; 0x8000
   13280:	add	r3, sp, #32768	; 0x8000
   13284:	add	lr, sp, #32768	; 0x8000
   13288:	add	r3, r3, #104	; 0x68
   1328c:	movw	r6, #32708	; 0x7fc4
   13290:	movt	r6, #65535	; 0xffff
   13294:	ldr	ip, [r0, #48]	; 0x30
   13298:	mov	r1, #0
   1329c:	ldr	r0, [r3, r6]
   132a0:	add	r5, sp, #48	; 0x30
   132a4:	ldr	r3, [lr, #64]	; 0x40
   132a8:	rsb	r2, ip, r2
   132ac:	str	r1, [sp]
   132b0:	add	r2, r2, r3
   132b4:	ldr	r1, [r0, #8]
   132b8:	str	r2, [lr, #64]	; 0x40
   132bc:	asr	r3, r2, #31
   132c0:	blx	r1
   132c4:	add	r1, sp, #32768	; 0x8000
   132c8:	add	r1, r1, #104	; 0x68
   132cc:	mov	r2, #32768	; 0x8000
   132d0:	mov	r3, #0
   132d4:	ldr	r0, [r1, r6]
   132d8:	mov	r1, r5
   132dc:	add	r6, sp, #32768	; 0x8000
   132e0:	ldr	ip, [r0, #20]
   132e4:	blx	ip
   132e8:	add	r3, sp, #32768	; 0x8000
   132ec:	mov	r2, r5
   132f0:	str	r5, [r6, #48]	; 0x30
   132f4:	str	r0, [r3, #72]	; 0x48
   132f8:	add	r3, r5, r0
   132fc:	str	r3, [r6, #56]	; 0x38
   13300:	b	12ad4 <ftello64@plt+0x20a0>
   13304:	add	ip, sp, #32768	; 0x8000
   13308:	ldr	r3, [ip, #64]	; 0x40
   1330c:	cmp	r5, r3
   13310:	blt	133d4 <ftello64@plt+0x29a0>
   13314:	add	r2, r3, #32512	; 0x7f00
   13318:	add	r2, r2, #255	; 0xff
   1331c:	cmp	r5, r2
   13320:	bgt	133d4 <ftello64@plt+0x29a0>
   13324:	add	r7, sp, #32768	; 0x8000
   13328:	rsb	r5, r3, r5
   1332c:	mov	r2, #8
   13330:	ldr	r1, [r7, #48]	; 0x30
   13334:	ldr	r3, [r7, #56]	; 0x38
   13338:	add	r1, r1, r5
   1333c:	str	r2, [r7, #60]	; 0x3c
   13340:	add	r2, r1, #5
   13344:	str	r1, [r7, #52]	; 0x34
   13348:	cmp	r3, r2
   1334c:	bhi	12d1c <ftello64@plt+0x22e8>
   13350:	add	ip, sp, #32768	; 0x8000
   13354:	add	r7, sp, #32768	; 0x8000
   13358:	add	lr, sp, #32768	; 0x8000
   1335c:	movw	r6, #32708	; 0x7fc4
   13360:	ldr	r2, [ip, #48]	; 0x30
   13364:	add	lr, lr, #104	; 0x68
   13368:	movt	r6, #65535	; 0xffff
   1336c:	ldr	r3, [r7, #64]	; 0x40
   13370:	rsb	r2, r2, r1
   13374:	mov	ip, #0
   13378:	ldr	r0, [lr, r6]
   1337c:	add	r2, r2, r3
   13380:	str	ip, [sp]
   13384:	add	r5, sp, #48	; 0x30
   13388:	asr	r3, r2, #31
   1338c:	ldr	r1, [r0, #8]
   13390:	str	r2, [r7, #64]	; 0x40
   13394:	blx	r1
   13398:	add	ip, sp, #32768	; 0x8000
   1339c:	add	ip, ip, #104	; 0x68
   133a0:	mov	r3, #0
   133a4:	mov	r1, r5
   133a8:	mov	r2, #32768	; 0x8000
   133ac:	ldr	r0, [ip, r6]
   133b0:	ldr	ip, [r0, #20]
   133b4:	blx	ip
   133b8:	add	lr, sp, #32768	; 0x8000
   133bc:	str	r5, [lr, #48]	; 0x30
   133c0:	str	r5, [lr, #52]	; 0x34
   133c4:	add	r3, r5, r0
   133c8:	str	r0, [lr, #72]	; 0x48
   133cc:	str	r3, [lr, #56]	; 0x38
   133d0:	b	12d1c <ftello64@plt+0x22e8>
   133d4:	add	lr, sp, #32768	; 0x8000
   133d8:	movw	r6, #32708	; 0x7fc4
   133dc:	add	lr, lr, #104	; 0x68
   133e0:	movt	r6, #65535	; 0xffff
   133e4:	mov	r0, #0
   133e8:	mov	r2, r5
   133ec:	ldr	r1, [lr, r6]
   133f0:	asr	r3, r5, #31
   133f4:	str	r0, [sp]
   133f8:	add	r7, sp, #48	; 0x30
   133fc:	mov	r0, r1
   13400:	ldr	r1, [r1, #8]
   13404:	blx	r1
   13408:	add	lr, sp, #32768	; 0x8000
   1340c:	add	lr, lr, #104	; 0x68
   13410:	add	r1, sp, #32768	; 0x8000
   13414:	mov	r2, #32768	; 0x8000
   13418:	mov	r3, #0
   1341c:	ldr	r0, [lr, r6]
   13420:	add	r6, sp, #32768	; 0x8000
   13424:	str	r5, [r1, #64]	; 0x40
   13428:	mov	r1, r7
   1342c:	ldr	ip, [r0, #20]
   13430:	blx	ip
   13434:	add	r2, sp, #32768	; 0x8000
   13438:	mov	r1, r7
   1343c:	str	r7, [r2, #48]	; 0x30
   13440:	str	r7, [r2, #52]	; 0x34
   13444:	add	r3, r7, r0
   13448:	str	r0, [r2, #72]	; 0x48
   1344c:	str	r3, [r2, #56]	; 0x38
   13450:	mov	r0, #8
   13454:	add	r2, sp, #53	; 0x35
   13458:	str	r0, [r6, #60]	; 0x3c
   1345c:	b	12d14 <ftello64@plt+0x22e0>
   13460:	add	lr, sp, #32768	; 0x8000
   13464:	ldr	r3, [lr, #64]	; 0x40
   13468:	cmp	r5, r3
   1346c:	blt	13acc <ftello64@plt+0x3098>
   13470:	add	r2, r3, #32512	; 0x7f00
   13474:	add	r2, r2, #255	; 0xff
   13478:	cmp	r5, r2
   1347c:	bgt	13acc <ftello64@plt+0x3098>
   13480:	add	r7, sp, #32768	; 0x8000
   13484:	rsb	r5, r3, r5
   13488:	mov	r2, #8
   1348c:	ldr	r1, [r7, #48]	; 0x30
   13490:	ldr	r3, [r7, #56]	; 0x38
   13494:	add	r1, r1, r5
   13498:	str	r2, [r7, #60]	; 0x3c
   1349c:	add	r2, r1, #5
   134a0:	str	r1, [r7, #52]	; 0x34
   134a4:	cmp	r3, r2
   134a8:	bhi	12ee8 <ftello64@plt+0x24b4>
   134ac:	add	ip, sp, #32768	; 0x8000
   134b0:	add	r7, sp, #32768	; 0x8000
   134b4:	add	lr, sp, #32768	; 0x8000
   134b8:	movw	r6, #32708	; 0x7fc4
   134bc:	ldr	r2, [ip, #48]	; 0x30
   134c0:	add	lr, lr, #104	; 0x68
   134c4:	movt	r6, #65535	; 0xffff
   134c8:	ldr	r3, [r7, #64]	; 0x40
   134cc:	rsb	r2, r2, r1
   134d0:	mov	ip, #0
   134d4:	ldr	r0, [lr, r6]
   134d8:	add	r2, r2, r3
   134dc:	str	ip, [sp]
   134e0:	add	r5, sp, #48	; 0x30
   134e4:	asr	r3, r2, #31
   134e8:	ldr	r1, [r0, #8]
   134ec:	str	r2, [r7, #64]	; 0x40
   134f0:	blx	r1
   134f4:	add	ip, sp, #32768	; 0x8000
   134f8:	add	ip, ip, #104	; 0x68
   134fc:	mov	r3, #0
   13500:	mov	r1, r5
   13504:	mov	r2, #32768	; 0x8000
   13508:	ldr	r0, [ip, r6]
   1350c:	ldr	ip, [r0, #20]
   13510:	blx	ip
   13514:	add	lr, sp, #32768	; 0x8000
   13518:	str	r5, [lr, #48]	; 0x30
   1351c:	str	r5, [lr, #52]	; 0x34
   13520:	add	r3, r5, r0
   13524:	str	r0, [lr, #72]	; 0x48
   13528:	str	r3, [lr, #56]	; 0x38
   1352c:	b	12ee8 <ftello64@plt+0x24b4>
   13530:	add	r0, sp, #32768	; 0x8000
   13534:	movw	r5, #32708	; 0x7fc4
   13538:	movt	r5, #65535	; 0xffff
   1353c:	ldr	r3, [r0, #52]	; 0x34
   13540:	ldr	r1, [r0, #56]	; 0x38
   13544:	add	r2, r3, #1
   13548:	cmp	r1, r2
   1354c:	bls	14760 <ftello64@plt+0x3d2c>
   13550:	ldr	r7, [r0, #60]	; 0x3c
   13554:	sub	r3, r7, #8
   13558:	add	r2, sp, #32768	; 0x8000
   1355c:	cmp	r3, #0
   13560:	str	r3, [r2, #60]	; 0x3c
   13564:	bgt	13594 <ftello64@plt+0x2b60>
   13568:	rsb	r7, r7, #16
   1356c:	ldr	r1, [r2, #52]	; 0x34
   13570:	cmp	r7, #0
   13574:	add	r2, r7, #7
   13578:	add	r5, sp, #32768	; 0x8000
   1357c:	movlt	r7, r2
   13580:	asr	r2, r7, #3
   13584:	add	r1, r1, r2
   13588:	str	r1, [r5, #52]	; 0x34
   1358c:	add	r3, r3, r2, lsl #3
   13590:	str	r3, [r5, #60]	; 0x3c
   13594:	mov	r1, #8
   13598:	mov	r0, r4
   1359c:	bl	11cf4 <ftello64@plt+0x12c0>
   135a0:	ldr	r6, [sp, #16]
   135a4:	uxtb	r5, r0
   135a8:	strb	r0, [r6, #46]	; 0x2e
   135ac:	lsl	r0, r5, #4
   135b0:	bl	10968 <malloc@plt>
   135b4:	cmp	r5, #0
   135b8:	str	r0, [r6, #48]	; 0x30
   135bc:	beq	12c64 <ftello64@plt+0x2230>
   135c0:	movw	r7, #32708	; 0x7fc4
   135c4:	movt	r7, #65535	; 0xffff
   135c8:	str	r7, [sp, #20]
   135cc:	mov	r6, #0
   135d0:	ldr	r7, [sp, #16]
   135d4:	mov	r8, r6
   135d8:	add	ip, sp, #48	; 0x30
   135dc:	str	r0, [sp, #8]
   135e0:	str	ip, [sp, #12]
   135e4:	mov	r0, r4
   135e8:	mov	r1, #32
   135ec:	bl	11cf4 <ftello64@plt+0x12c0>
   135f0:	ldr	r5, [r7, #48]	; 0x30
   135f4:	lsl	sl, r6, #4
   135f8:	ldr	r2, [sp, #8]
   135fc:	add	r5, r5, sl
   13600:	mov	r9, #0
   13604:	add	r5, r5, #4
   13608:	str	r0, [r2, r6, lsl #4]
   1360c:	mov	r0, r4
   13610:	mov	r1, #8
   13614:	bl	11cf4 <ftello64@plt+0x12c0>
   13618:	strb	r0, [r5, r9]
   1361c:	add	r9, r9, #1
   13620:	cmp	r9, #5
   13624:	bne	1360c <ftello64@plt+0x2bd8>
   13628:	ldr	r2, [r7, #48]	; 0x30
   1362c:	mov	r9, #0
   13630:	add	r2, r2, sl
   13634:	strb	r8, [r2, #9]
   13638:	ldr	r5, [r7, #48]	; 0x30
   1363c:	add	r5, r5, sl
   13640:	add	r5, r5, #10
   13644:	mov	r0, r4
   13648:	mov	r1, #8
   1364c:	bl	11cf4 <ftello64@plt+0x12c0>
   13650:	strb	r0, [r5, r9]
   13654:	add	r9, r9, #1
   13658:	cmp	r9, #4
   1365c:	bne	13644 <ftello64@plt+0x2c10>
   13660:	ldr	r3, [r7, #48]	; 0x30
   13664:	add	r5, sp, #32768	; 0x8000
   13668:	add	sl, r3, sl
   1366c:	strb	r8, [sl, #14]
   13670:	ldr	r3, [r5, #52]	; 0x34
   13674:	ldr	r1, [r5, #56]	; 0x38
   13678:	add	r2, r3, #1
   1367c:	cmp	r1, r2
   13680:	bls	136e0 <ftello64@plt+0x2cac>
   13684:	ldr	r2, [fp]
   13688:	sub	r3, r2, #8
   1368c:	str	r3, [fp]
   13690:	cmp	r3, #0
   13694:	bgt	136c4 <ftello64@plt+0x2c90>
   13698:	rsb	r2, r2, #16
   1369c:	add	ip, sp, #32768	; 0x8000
   136a0:	add	r0, r2, #7
   136a4:	cmp	r2, #0
   136a8:	ldr	r1, [ip, #52]	; 0x34
   136ac:	movlt	r2, r0
   136b0:	asr	r2, r2, #3
   136b4:	add	r1, r1, r2
   136b8:	str	r1, [ip, #52]	; 0x34
   136bc:	add	r3, r3, r2, lsl #3
   136c0:	str	r3, [fp]
   136c4:	ldrb	r3, [r7, #46]	; 0x2e
   136c8:	add	r6, r6, #1
   136cc:	cmp	r6, r3
   136d0:	bge	12c64 <ftello64@plt+0x2230>
   136d4:	ldr	r2, [r7, #48]	; 0x30
   136d8:	str	r2, [sp, #8]
   136dc:	b	135e4 <ftello64@plt+0x2bb0>
   136e0:	add	ip, sp, #32768	; 0x8000
   136e4:	ldr	r5, [sp, #20]
   136e8:	add	lr, sp, #32768	; 0x8000
   136ec:	ldr	r1, [ip, #48]	; 0x30
   136f0:	ldr	r2, [ip, #64]	; 0x40
   136f4:	add	ip, sp, #32768	; 0x8000
   136f8:	add	ip, ip, #104	; 0x68
   136fc:	rsb	r3, r1, r3
   13700:	add	r2, r3, r2
   13704:	ldr	r0, [ip, r5]
   13708:	asr	r3, r2, #31
   1370c:	str	r8, [sp]
   13710:	str	r2, [lr, #64]	; 0x40
   13714:	ldr	r1, [r0, #8]
   13718:	ldr	r5, [fp]
   1371c:	blx	r1
   13720:	ldr	ip, [sp, #20]
   13724:	add	lr, sp, #32768	; 0x8000
   13728:	add	lr, lr, #104	; 0x68
   1372c:	mov	r2, #32768	; 0x8000
   13730:	ldr	r1, [sp, #12]
   13734:	mov	r3, #0
   13738:	ldr	r0, [lr, ip]
   1373c:	ldr	ip, [r0, #20]
   13740:	blx	ip
   13744:	mov	r2, r5
   13748:	ldr	r5, [sp, #12]
   1374c:	add	r1, sp, #32768	; 0x8000
   13750:	str	r5, [r1, #48]	; 0x30
   13754:	str	r5, [r1, #52]	; 0x34
   13758:	str	r0, [r1, #72]	; 0x48
   1375c:	add	r0, r5, r0
   13760:	str	r0, [r1, #56]	; 0x38
   13764:	b	13688 <ftello64@plt+0x2c54>
   13768:	mov	r0, r4
   1376c:	mov	r1, #8
   13770:	bl	11cf4 <ftello64@plt+0x12c0>
   13774:	ldr	r6, [sp, #16]
   13778:	ldr	ip, [sp, #16]
   1377c:	add	r5, r6, #41	; 0x29
   13780:	mov	r6, #0
   13784:	strb	r0, [ip, #40]	; 0x28
   13788:	mov	r0, r4
   1378c:	mov	r1, #8
   13790:	bl	11cf4 <ftello64@plt+0x12c0>
   13794:	strb	r0, [r5, r6]
   13798:	add	r6, r6, #1
   1379c:	cmp	r6, #4
   137a0:	bne	13788 <ftello64@plt+0x2d54>
   137a4:	ldr	r2, [sp, #8]
   137a8:	add	r3, sp, #32768	; 0x8000
   137ac:	ldr	r6, [sp, #16]
   137b0:	mov	r1, #0
   137b4:	rsb	r5, r7, r2
   137b8:	ldr	r2, [r3, #68]	; 0x44
   137bc:	add	r5, r5, #1
   137c0:	movw	r3, #32708	; 0x7fc4
   137c4:	strb	r1, [r6, #45]	; 0x2d
   137c8:	movt	r3, #65535	; 0xffff
   137cc:	rsb	r5, r9, r5, lsl #3
   137d0:	add	r5, r5, sl, lsl #3
   137d4:	add	r5, r8, r5, asr #3
   137d8:	sbfx	r5, r5, #0, #29
   137dc:	cmp	r5, r2
   137e0:	blt	13a8c <ftello64@plt+0x3058>
   137e4:	cmp	r2, #32768	; 0x8000
   137e8:	ble	14958 <ftello64@plt+0x3f24>
   137ec:	add	r7, sp, #32768	; 0x8000
   137f0:	add	ip, sp, #32768	; 0x8000
   137f4:	add	r7, r7, #104	; 0x68
   137f8:	sub	r2, r2, #32768	; 0x8000
   137fc:	str	r2, [ip, #64]	; 0x40
   13800:	mov	r2, #32768	; 0x8000
   13804:	ldr	r0, [r7, r3]
   13808:	mov	r3, #2
   1380c:	str	r3, [sp]
   13810:	mov	r3, #0
   13814:	ldr	r1, [r0, #8]
   13818:	blx	r1
   1381c:	add	r7, sp, #32768	; 0x8000
   13820:	movw	r1, #32708	; 0x7fc4
   13824:	add	r7, r7, #104	; 0x68
   13828:	movt	r1, #65535	; 0xffff
   1382c:	add	r5, sp, #48	; 0x30
   13830:	mov	r3, #0
   13834:	ldr	r0, [r7, r1]
   13838:	mov	r2, #32768	; 0x8000
   1383c:	mov	r1, r5
   13840:	ldr	ip, [r0, #20]
   13844:	blx	ip
   13848:	add	ip, sp, #32768	; 0x8000
   1384c:	mov	r3, #8
   13850:	str	r5, [ip, #48]	; 0x30
   13854:	str	r3, [ip, #60]	; 0x3c
   13858:	add	r5, r5, r0
   1385c:	str	r0, [ip, #72]	; 0x48
   13860:	str	r5, [ip, #56]	; 0x38
   13864:	str	r5, [ip, #52]	; 0x34
   13868:	b	12c54 <ftello64@plt+0x2220>
   1386c:	add	lr, sp, #32768	; 0x8000
   13870:	add	r6, sp, #32768	; 0x8000
   13874:	add	r6, r6, #104	; 0x68
   13878:	mov	r1, #0
   1387c:	ldr	ip, [lr, #48]	; 0x30
   13880:	add	r7, sp, #48	; 0x30
   13884:	ldr	r2, [lr, #64]	; 0x40
   13888:	ldr	r0, [r6, r5]
   1388c:	rsb	r3, ip, r3
   13890:	add	r2, r3, r2
   13894:	str	r1, [sp]
   13898:	str	r2, [lr, #64]	; 0x40
   1389c:	asr	r3, r2, #31
   138a0:	ldr	r1, [r0, #8]
   138a4:	ldr	r6, [lr, #60]	; 0x3c
   138a8:	blx	r1
   138ac:	add	ip, sp, #32768	; 0x8000
   138b0:	mov	r1, r7
   138b4:	add	ip, ip, #104	; 0x68
   138b8:	mov	r2, #32768	; 0x8000
   138bc:	mov	r3, #0
   138c0:	ldr	r0, [ip, r5]
   138c4:	ldr	ip, [r0, #20]
   138c8:	blx	ip
   138cc:	add	lr, sp, #32768	; 0x8000
   138d0:	str	r7, [lr, #48]	; 0x30
   138d4:	str	r7, [lr, #52]	; 0x34
   138d8:	str	r0, [lr, #72]	; 0x48
   138dc:	add	r0, r7, r0
   138e0:	str	r0, [lr, #56]	; 0x38
   138e4:	b	12bf0 <ftello64@plt+0x21bc>
   138e8:	add	lr, sp, #32768	; 0x8000
   138ec:	add	r6, sp, #32768	; 0x8000
   138f0:	add	r6, r6, #104	; 0x68
   138f4:	mov	r1, #0
   138f8:	ldr	ip, [lr, #48]	; 0x30
   138fc:	add	r7, sp, #48	; 0x30
   13900:	ldr	r2, [lr, #64]	; 0x40
   13904:	ldr	r0, [r6, r5]
   13908:	rsb	r3, ip, r3
   1390c:	add	r2, r3, r2
   13910:	str	r1, [sp]
   13914:	str	r2, [lr, #64]	; 0x40
   13918:	asr	r3, r2, #31
   1391c:	ldr	r1, [r0, #8]
   13920:	ldr	r6, [lr, #60]	; 0x3c
   13924:	blx	r1
   13928:	add	ip, sp, #32768	; 0x8000
   1392c:	mov	r1, r7
   13930:	add	ip, ip, #104	; 0x68
   13934:	mov	r2, #32768	; 0x8000
   13938:	mov	r3, #0
   1393c:	ldr	r0, [ip, r5]
   13940:	ldr	ip, [r0, #20]
   13944:	blx	ip
   13948:	add	lr, sp, #32768	; 0x8000
   1394c:	str	r7, [lr, #48]	; 0x30
   13950:	str	r7, [lr, #52]	; 0x34
   13954:	str	r0, [lr, #72]	; 0x48
   13958:	add	r0, r7, r0
   1395c:	str	r0, [lr, #56]	; 0x38
   13960:	b	12b5c <ftello64@plt+0x2128>
   13964:	ldr	r1, [r7, #64]	; 0x40
   13968:	mov	r3, #0
   1396c:	ldr	ip, [r7, #48]	; 0x30
   13970:	add	r7, sp, #32768	; 0x8000
   13974:	add	r7, r7, #104	; 0x68
   13978:	add	r6, sp, #48	; 0x30
   1397c:	rsb	r2, ip, r2
   13980:	add	ip, sp, #32768	; 0x8000
   13984:	ldr	r0, [r7, r5]
   13988:	add	r2, r2, r1
   1398c:	str	r3, [sp]
   13990:	str	r2, [ip, #64]	; 0x40
   13994:	asr	r3, r2, #31
   13998:	ldr	r1, [r0, #8]
   1399c:	blx	r1
   139a0:	add	lr, sp, #32768	; 0x8000
   139a4:	add	lr, lr, #104	; 0x68
   139a8:	mov	r3, #0
   139ac:	mov	r1, r6
   139b0:	mov	r2, #32768	; 0x8000
   139b4:	ldr	r0, [lr, r5]
   139b8:	ldr	ip, [r0, #20]
   139bc:	blx	ip
   139c0:	add	r1, sp, #32768	; 0x8000
   139c4:	str	r6, [r1, #48]	; 0x30
   139c8:	str	r6, [r1, #52]	; 0x34
   139cc:	add	r3, r6, r0
   139d0:	str	r0, [r1, #72]	; 0x48
   139d4:	str	r3, [r1, #56]	; 0x38
   139d8:	b	12afc <ftello64@plt+0x20c8>
   139dc:	add	ip, sp, #32768	; 0x8000
   139e0:	mov	r2, #40	; 0x28
   139e4:	add	ip, ip, #104	; 0x68
   139e8:	mov	r3, #0
   139ec:	add	r7, sp, #32768	; 0x8000
   139f0:	ldr	r0, [ip, r5]
   139f4:	str	r6, [sp]
   139f8:	add	r6, sp, #48	; 0x30
   139fc:	ldr	r1, [r0, #8]
   13a00:	blx	r1
   13a04:	add	r1, sp, #32768	; 0x8000
   13a08:	add	r1, r1, #104	; 0x68
   13a0c:	mov	ip, #40	; 0x28
   13a10:	mov	r2, #32768	; 0x8000
   13a14:	mov	r3, #0
   13a18:	ldr	r0, [r1, r5]
   13a1c:	mov	r5, r6
   13a20:	mov	r1, r6
   13a24:	add	r6, sp, #32768	; 0x8000
   13a28:	str	ip, [r6, #64]	; 0x40
   13a2c:	ldr	ip, [r0, #20]
   13a30:	blx	ip
   13a34:	str	r5, [r7, #48]	; 0x30
   13a38:	mov	r2, r5
   13a3c:	str	r5, [r7, #52]	; 0x34
   13a40:	add	r1, sp, #52	; 0x34
   13a44:	add	r3, r5, r0
   13a48:	str	r0, [r7, #72]	; 0x48
   13a4c:	str	r3, [r7, #56]	; 0x38
   13a50:	mov	r0, #8
   13a54:	str	r0, [r7, #60]	; 0x3c
   13a58:	b	12acc <ftello64@plt+0x2098>
   13a5c:	add	r3, sp, #32768	; 0x8000
   13a60:	add	r5, sp, #32768	; 0x8000
   13a64:	add	r3, r3, #104	; 0x68
   13a68:	mov	r1, #0
   13a6c:	ldr	r0, [r3, r2]
   13a70:	mov	r2, #0
   13a74:	str	r1, [sp]
   13a78:	mov	r3, #0
   13a7c:	str	r1, [r5, #64]	; 0x40
   13a80:	ldr	r1, [r0, #8]
   13a84:	blx	r1
   13a88:	b	12e8c <ftello64@plt+0x2458>
   13a8c:	add	lr, sp, #32768	; 0x8000
   13a90:	ldr	r3, [lr, #64]	; 0x40
   13a94:	cmp	r5, r3
   13a98:	blt	148d0 <ftello64@plt+0x3e9c>
   13a9c:	add	r2, r3, #32512	; 0x7f00
   13aa0:	add	r2, r2, #255	; 0xff
   13aa4:	cmp	r5, r2
   13aa8:	bgt	148d0 <ftello64@plt+0x3e9c>
   13aac:	add	r6, sp, #32768	; 0x8000
   13ab0:	rsb	r3, r3, r5
   13ab4:	mov	r1, #8
   13ab8:	ldr	r2, [r6, #48]	; 0x30
   13abc:	str	r1, [r6, #60]	; 0x3c
   13ac0:	add	r3, r2, r3
   13ac4:	str	r3, [r6, #52]	; 0x34
   13ac8:	b	12c54 <ftello64@plt+0x2220>
   13acc:	add	r7, sp, #32768	; 0x8000
   13ad0:	movw	r6, #32708	; 0x7fc4
   13ad4:	add	r7, r7, #104	; 0x68
   13ad8:	movt	r6, #65535	; 0xffff
   13adc:	mov	r0, #0
   13ae0:	mov	r2, r5
   13ae4:	ldr	r1, [r7, r6]
   13ae8:	asr	r3, r5, #31
   13aec:	str	r0, [sp]
   13af0:	add	r7, sp, #48	; 0x30
   13af4:	mov	r0, r1
   13af8:	ldr	r1, [r1, #8]
   13afc:	blx	r1
   13b00:	add	lr, sp, #32768	; 0x8000
   13b04:	add	lr, lr, #104	; 0x68
   13b08:	add	r1, sp, #32768	; 0x8000
   13b0c:	mov	r2, #32768	; 0x8000
   13b10:	mov	r3, #0
   13b14:	ldr	r0, [lr, r6]
   13b18:	add	r6, sp, #32768	; 0x8000
   13b1c:	str	r5, [r1, #64]	; 0x40
   13b20:	mov	r1, r7
   13b24:	ldr	ip, [r0, #20]
   13b28:	blx	ip
   13b2c:	add	r2, sp, #32768	; 0x8000
   13b30:	mov	r1, r7
   13b34:	str	r7, [r2, #48]	; 0x30
   13b38:	str	r7, [r2, #52]	; 0x34
   13b3c:	add	r3, r7, r0
   13b40:	str	r0, [r2, #72]	; 0x48
   13b44:	str	r3, [r2, #56]	; 0x38
   13b48:	mov	r0, #8
   13b4c:	add	r2, sp, #53	; 0x35
   13b50:	str	r0, [r6, #60]	; 0x3c
   13b54:	b	12ee0 <ftello64@plt+0x24ac>
   13b58:	cmp	r3, #32768	; 0x8000
   13b5c:	ble	14730 <ftello64@plt+0x3cfc>
   13b60:	add	r7, sp, #32768	; 0x8000
   13b64:	add	ip, sp, #32768	; 0x8000
   13b68:	add	r7, r7, #104	; 0x68
   13b6c:	sub	r3, r3, #32768	; 0x8000
   13b70:	str	r3, [ip, #64]	; 0x40
   13b74:	mov	r3, #0
   13b78:	ldr	r0, [r7, r2]
   13b7c:	mov	r2, #2
   13b80:	str	r2, [sp]
   13b84:	mov	r2, #32768	; 0x8000
   13b88:	ldr	r1, [r0, #8]
   13b8c:	blx	r1
   13b90:	add	r7, sp, #32768	; 0x8000
   13b94:	movw	r1, #32708	; 0x7fc4
   13b98:	add	r7, r7, #104	; 0x68
   13b9c:	movt	r1, #65535	; 0xffff
   13ba0:	add	r5, sp, #48	; 0x30
   13ba4:	mov	r3, #0
   13ba8:	ldr	r0, [r7, r1]
   13bac:	mov	r2, #32768	; 0x8000
   13bb0:	mov	r1, r5
   13bb4:	ldr	ip, [r0, #20]
   13bb8:	blx	ip
   13bbc:	add	ip, sp, #32768	; 0x8000
   13bc0:	mov	r3, #8
   13bc4:	str	r5, [ip, #48]	; 0x30
   13bc8:	str	r3, [ip, #60]	; 0x3c
   13bcc:	add	r5, r5, r0
   13bd0:	str	r0, [ip, #72]	; 0x48
   13bd4:	str	r5, [ip, #56]	; 0x38
   13bd8:	str	r5, [ip, #52]	; 0x34
   13bdc:	b	131d8 <ftello64@plt+0x27a4>
   13be0:	add	r0, sp, #32768	; 0x8000
   13be4:	ldr	r3, [r0, #64]	; 0x40
   13be8:	cmp	r6, r3
   13bec:	blt	13d50 <ftello64@plt+0x331c>
   13bf0:	add	r2, r3, #32512	; 0x7f00
   13bf4:	add	r2, r2, #255	; 0xff
   13bf8:	cmp	r6, r2
   13bfc:	bgt	13d50 <ftello64@plt+0x331c>
   13c00:	add	ip, sp, #32768	; 0x8000
   13c04:	rsb	r3, r3, r6
   13c08:	mov	r1, #8
   13c0c:	str	r1, [fp]
   13c10:	ldr	r2, [ip, #48]	; 0x30
   13c14:	add	r3, r2, r3
   13c18:	str	r3, [ip, #52]	; 0x34
   13c1c:	b	13138 <ftello64@plt+0x2704>
   13c20:	cmp	r3, #128	; 0x80
   13c24:	bcs	13e4c <ftello64@plt+0x3418>
   13c28:	cmp	r3, #4
   13c2c:	bhi	13e90 <ftello64@plt+0x345c>
   13c30:	cmp	r3, #3
   13c34:	bcs	13e4c <ftello64@plt+0x3418>
   13c38:	cmp	r3, #1
   13c3c:	bcc	13e30 <ftello64@plt+0x33fc>
   13c40:	mov	r1, #4
   13c44:	mov	r0, r4
   13c48:	bl	11cf4 <ftello64@plt+0x12c0>
   13c4c:	mov	r1, #4
   13c50:	strb	r0, [r5, #-5]
   13c54:	mov	r0, r4
   13c58:	bl	11cf4 <ftello64@plt+0x12c0>
   13c5c:	mov	r1, #4
   13c60:	strb	r0, [r5, #-4]
   13c64:	mov	r0, r4
   13c68:	bl	11cf4 <ftello64@plt+0x12c0>
   13c6c:	add	r1, sp, #32768	; 0x8000
   13c70:	ldr	r3, [r1, #52]	; 0x34
   13c74:	ldr	r2, [r1, #56]	; 0x38
   13c78:	cmp	r3, r2
   13c7c:	strb	r0, [r5, #-3]
   13c80:	bcs	13e9c <ftello64@plt+0x3468>
   13c84:	ldr	r2, [fp]
   13c88:	sub	r3, r2, #2
   13c8c:	str	r3, [fp]
   13c90:	cmp	r3, #0
   13c94:	bgt	13cc8 <ftello64@plt+0x3294>
   13c98:	rsb	r1, r2, #10
   13c9c:	add	r2, sp, #32768	; 0x8000
   13ca0:	cmp	r1, #0
   13ca4:	add	r7, sp, #32768	; 0x8000
   13ca8:	ldr	r0, [r2, #52]	; 0x34
   13cac:	add	r2, r1, #7
   13cb0:	movge	r2, r1
   13cb4:	asr	r2, r2, #3
   13cb8:	add	r1, r0, r2
   13cbc:	str	r1, [r7, #52]	; 0x34
   13cc0:	add	r3, r3, r2, lsl #3
   13cc4:	str	r3, [fp]
   13cc8:	mov	r0, r4
   13ccc:	mov	r1, #1
   13cd0:	bl	11cf4 <ftello64@plt+0x12c0>
   13cd4:	add	ip, sp, #32768	; 0x8000
   13cd8:	ldr	r3, [ip, #52]	; 0x34
   13cdc:	ldr	r2, [ip, #56]	; 0x38
   13ce0:	cmp	r3, r2
   13ce4:	strb	r0, [r5, #-2]
   13ce8:	bcs	13f24 <ftello64@plt+0x34f0>
   13cec:	ldr	r2, [fp]
   13cf0:	sub	r3, r2, #1
   13cf4:	str	r3, [fp]
   13cf8:	cmp	r3, #0
   13cfc:	bgt	1309c <ftello64@plt+0x2668>
   13d00:	rsb	r1, r2, #9
   13d04:	add	r2, sp, #32768	; 0x8000
   13d08:	cmp	r1, #0
   13d0c:	add	r7, sp, #32768	; 0x8000
   13d10:	ldr	r0, [r2, #52]	; 0x34
   13d14:	add	r2, r1, #7
   13d18:	movge	r2, r1
   13d1c:	asr	r2, r2, #3
   13d20:	add	r1, r0, r2
   13d24:	str	r1, [r7, #52]	; 0x34
   13d28:	add	r3, r3, r2, lsl #3
   13d2c:	str	r3, [fp]
   13d30:	b	1309c <ftello64@plt+0x2668>
   13d34:	ldr	ip, [sp, #20]
   13d38:	movw	r2, #22840	; 0x5938
   13d3c:	mov	r1, #1
   13d40:	movt	r2, #1
   13d44:	ldr	r0, [ip]
   13d48:	bl	109ec <__fprintf_chk@plt>
   13d4c:	b	12ff0 <ftello64@plt+0x25bc>
   13d50:	add	r1, sp, #32768	; 0x8000
   13d54:	mov	r2, r6
   13d58:	add	r1, r1, #104	; 0x68
   13d5c:	asr	r3, r6, #31
   13d60:	add	r7, sp, #48	; 0x30
   13d64:	ldr	r0, [r1, r9]
   13d68:	mov	r1, #0
   13d6c:	str	r1, [sp]
   13d70:	ldr	r1, [r0, #8]
   13d74:	blx	r1
   13d78:	add	lr, sp, #32768	; 0x8000
   13d7c:	add	lr, lr, #104	; 0x68
   13d80:	add	r1, sp, #32768	; 0x8000
   13d84:	mov	r2, #32768	; 0x8000
   13d88:	mov	r3, #0
   13d8c:	ldr	r0, [lr, r9]
   13d90:	str	r6, [r1, #64]	; 0x40
   13d94:	mov	r1, r7
   13d98:	mov	r6, r7
   13d9c:	ldr	ip, [r0, #20]
   13da0:	blx	ip
   13da4:	add	r2, sp, #32768	; 0x8000
   13da8:	add	r3, sp, #32768	; 0x8000
   13dac:	str	r7, [r2, #48]	; 0x30
   13db0:	add	r2, r7, r0
   13db4:	add	r7, sp, #32768	; 0x8000
   13db8:	str	r0, [r3, #72]	; 0x48
   13dbc:	mov	r3, #8
   13dc0:	str	r2, [r7, #56]	; 0x38
   13dc4:	str	r6, [r7, #52]	; 0x34
   13dc8:	str	r3, [fp]
   13dcc:	b	13138 <ftello64@plt+0x2704>
   13dd0:	add	r2, sp, #32768	; 0x8000
   13dd4:	add	r6, sp, #32768	; 0x8000
   13dd8:	add	r2, r2, #104	; 0x68
   13ddc:	mov	r3, #0
   13de0:	ldr	r0, [r2, r9]
   13de4:	mov	r2, #0
   13de8:	str	r1, [sp]
   13dec:	str	r1, [r6, #64]	; 0x40
   13df0:	ldr	r1, [r0, #8]
   13df4:	blx	r1
   13df8:	b	130f4 <ftello64@plt+0x26c0>
   13dfc:	mov	r7, #0
   13e00:	mov	r0, r4
   13e04:	mov	r1, #8
   13e08:	bl	11cf4 <ftello64@plt+0x12c0>
   13e0c:	strb	r0, [r5, r7]
   13e10:	add	r7, r7, #1
   13e14:	cmp	r7, #3
   13e18:	bne	13e00 <ftello64@plt+0x33cc>
   13e1c:	b	1309c <ftello64@plt+0x2668>
   13e20:	cmp	r3, #162	; 0xa2
   13e24:	bls	13e4c <ftello64@plt+0x3418>
   13e28:	cmp	r3, #234	; 0xea
   13e2c:	beq	13c40 <ftello64@plt+0x320c>
   13e30:	ldr	ip, [sp, #20]
   13e34:	movw	r2, #22884	; 0x5964
   13e38:	mov	r1, #1
   13e3c:	movt	r2, #1
   13e40:	ldr	r0, [ip]
   13e44:	bl	109ec <__fprintf_chk@plt>
   13e48:	b	1309c <ftello64@plt+0x2668>
   13e4c:	mov	r1, #4
   13e50:	mov	r0, r4
   13e54:	bl	11cf4 <ftello64@plt+0x12c0>
   13e58:	mov	r1, #4
   13e5c:	mov	r7, #0
   13e60:	strb	r0, [r5, #-5]
   13e64:	mov	r0, r4
   13e68:	bl	11cf4 <ftello64@plt+0x12c0>
   13e6c:	strb	r0, [r5, #-4]
   13e70:	mov	r0, r4
   13e74:	mov	r1, #8
   13e78:	bl	11cf4 <ftello64@plt+0x12c0>
   13e7c:	strb	r0, [r5, r7]
   13e80:	add	r7, r7, #1
   13e84:	cmp	r7, #3
   13e88:	bne	13e70 <ftello64@plt+0x343c>
   13e8c:	b	1309c <ftello64@plt+0x2668>
   13e90:	cmp	r3, #27
   13e94:	beq	13c40 <ftello64@plt+0x320c>
   13e98:	b	13e30 <ftello64@plt+0x33fc>
   13e9c:	add	r2, sp, #32768	; 0x8000
   13ea0:	add	lr, sp, #32768	; 0x8000
   13ea4:	add	lr, lr, #104	; 0x68
   13ea8:	mov	r1, #0
   13eac:	ldr	ip, [r2, #48]	; 0x30
   13eb0:	add	r7, sp, #48	; 0x30
   13eb4:	ldr	r2, [r2, #64]	; 0x40
   13eb8:	ldr	r0, [lr, r9]
   13ebc:	rsb	r3, ip, r3
   13ec0:	str	r1, [sp]
   13ec4:	add	r2, r3, r2
   13ec8:	ldr	ip, [fp]
   13ecc:	add	r1, sp, #32768	; 0x8000
   13ed0:	asr	r3, r2, #31
   13ed4:	str	r2, [r1, #64]	; 0x40
   13ed8:	ldr	r1, [r0, #8]
   13edc:	str	ip, [sp, #32]
   13ee0:	blx	r1
   13ee4:	add	lr, sp, #32768	; 0x8000
   13ee8:	mov	r2, #32768	; 0x8000
   13eec:	add	lr, lr, #104	; 0x68
   13ef0:	mov	r1, r7
   13ef4:	mov	r3, #0
   13ef8:	ldr	r0, [lr, r9]
   13efc:	ldr	ip, [r0, #20]
   13f00:	blx	ip
   13f04:	add	r1, sp, #32768	; 0x8000
   13f08:	ldr	r2, [sp, #32]
   13f0c:	str	r7, [r1, #48]	; 0x30
   13f10:	str	r7, [r1, #52]	; 0x34
   13f14:	str	r0, [r1, #72]	; 0x48
   13f18:	add	r0, r7, r0
   13f1c:	str	r0, [r1, #56]	; 0x38
   13f20:	b	13c88 <ftello64@plt+0x3254>
   13f24:	add	lr, sp, #32768	; 0x8000
   13f28:	mov	r1, #0
   13f2c:	add	r7, sp, #48	; 0x30
   13f30:	ldr	ip, [lr, #48]	; 0x30
   13f34:	ldr	r2, [lr, #64]	; 0x40
   13f38:	add	lr, sp, #32768	; 0x8000
   13f3c:	add	lr, lr, #104	; 0x68
   13f40:	rsb	r3, ip, r3
   13f44:	add	r2, r3, r2
   13f48:	ldr	r0, [lr, r9]
   13f4c:	str	r1, [sp]
   13f50:	add	r1, sp, #32768	; 0x8000
   13f54:	ldr	ip, [fp]
   13f58:	asr	r3, r2, #31
   13f5c:	str	r2, [r1, #64]	; 0x40
   13f60:	ldr	r1, [r0, #8]
   13f64:	str	ip, [sp, #32]
   13f68:	blx	r1
   13f6c:	add	lr, sp, #32768	; 0x8000
   13f70:	mov	r2, #32768	; 0x8000
   13f74:	add	lr, lr, #104	; 0x68
   13f78:	mov	r1, r7
   13f7c:	mov	r3, #0
   13f80:	ldr	r0, [lr, r9]
   13f84:	ldr	ip, [r0, #20]
   13f88:	blx	ip
   13f8c:	add	r1, sp, #32768	; 0x8000
   13f90:	ldr	r2, [sp, #32]
   13f94:	str	r7, [r1, #48]	; 0x30
   13f98:	str	r7, [r1, #52]	; 0x34
   13f9c:	str	r0, [r1, #72]	; 0x48
   13fa0:	add	r0, r7, r0
   13fa4:	str	r0, [r1, #56]	; 0x38
   13fa8:	b	13cf0 <ftello64@plt+0x32bc>
   13fac:	add	ip, sp, #32768	; 0x8000
   13fb0:	movw	r5, #32708	; 0x7fc4
   13fb4:	movt	r5, #65535	; 0xffff
   13fb8:	ldr	r3, [ip, #52]	; 0x34
   13fbc:	ldr	r1, [ip, #56]	; 0x38
   13fc0:	add	r2, r3, #1
   13fc4:	cmp	r1, r2
   13fc8:	bls	14854 <ftello64@plt+0x3e20>
   13fcc:	ldr	r7, [ip, #60]	; 0x3c
   13fd0:	sub	r3, r7, #12
   13fd4:	add	r0, sp, #32768	; 0x8000
   13fd8:	cmp	r3, #0
   13fdc:	str	r3, [r0, #60]	; 0x3c
   13fe0:	bgt	1400c <ftello64@plt+0x35d8>
   13fe4:	rsb	r7, r7, #20
   13fe8:	ldr	r1, [r0, #52]	; 0x34
   13fec:	add	r2, r7, #7
   13ff0:	cmp	r7, #0
   13ff4:	movlt	r7, r2
   13ff8:	asr	r2, r7, #3
   13ffc:	add	r1, r1, r2
   14000:	str	r1, [r0, #52]	; 0x34
   14004:	add	r3, r3, r2, lsl #3
   14008:	str	r3, [r0, #60]	; 0x3c
   1400c:	mov	r1, #4
   14010:	mov	r0, r4
   14014:	bl	11cf4 <ftello64@plt+0x12c0>
   14018:	add	r1, sp, #32768	; 0x8000
   1401c:	add	r7, sp, #32768	; 0x8000
   14020:	movw	r5, #32708	; 0x7fc4
   14024:	ldr	ip, [r1, #52]	; 0x34
   14028:	movt	r5, #65535	; 0xffff
   1402c:	ldr	r3, [r1, #48]	; 0x30
   14030:	ldr	r6, [r1, #60]	; 0x3c
   14034:	rsb	r3, r3, ip
   14038:	ldr	r2, [r1, #64]	; 0x40
   1403c:	ldr	lr, [r7, #56]	; 0x38
   14040:	add	r1, r3, #1
   14044:	add	ip, ip, #1
   14048:	rsb	r1, r6, r1, lsl #3
   1404c:	cmp	lr, ip
   14050:	ldr	ip, [sp, #16]
   14054:	add	r1, r1, r2, lsl #3
   14058:	asr	r1, r1, #3
   1405c:	str	r1, [sp, #8]
   14060:	strb	r0, [ip, #68]	; 0x44
   14064:	bls	147e8 <ftello64@plt+0x3db4>
   14068:	sub	r3, r6, #8
   1406c:	add	ip, sp, #32768	; 0x8000
   14070:	cmp	r3, #0
   14074:	str	r3, [ip, #60]	; 0x3c
   14078:	bgt	140a4 <ftello64@plt+0x3670>
   1407c:	rsb	r6, r6, #16
   14080:	ldr	r1, [ip, #52]	; 0x34
   14084:	add	r2, r6, #7
   14088:	cmp	r6, #0
   1408c:	movlt	r6, r2
   14090:	asr	r2, r6, #3
   14094:	add	r1, r1, r2
   14098:	str	r1, [ip, #52]	; 0x34
   1409c:	add	r3, r3, r2, lsl #3
   140a0:	str	r3, [ip, #60]	; 0x3c
   140a4:	mov	r1, #8
   140a8:	mov	r0, r4
   140ac:	bl	11cf4 <ftello64@plt+0x12c0>
   140b0:	ldr	r6, [sp, #16]
   140b4:	uxtb	r5, r0
   140b8:	strb	r0, [r6, #69]	; 0x45
   140bc:	add	r0, r5, r5, lsl #1
   140c0:	lsl	r0, r0, #3
   140c4:	bl	10968 <malloc@plt>
   140c8:	cmp	r5, #0
   140cc:	str	r0, [r6, #72]	; 0x48
   140d0:	beq	131ec <ftello64@plt+0x27b8>
   140d4:	movw	r9, #32708	; 0x7fc4
   140d8:	mov	r6, r0
   140dc:	mov	r7, #0
   140e0:	add	r5, r0, #8
   140e4:	add	sl, sp, #48	; 0x30
   140e8:	movt	r9, #65535	; 0xffff
   140ec:	b	14194 <ftello64@plt+0x3760>
   140f0:	ldr	r8, [fp]
   140f4:	sub	r3, r8, #10
   140f8:	str	r3, [fp]
   140fc:	cmp	r3, #0
   14100:	bgt	14130 <ftello64@plt+0x36fc>
   14104:	rsb	r8, r8, #18
   14108:	add	ip, sp, #32768	; 0x8000
   1410c:	add	r2, r8, #7
   14110:	cmp	r8, #0
   14114:	ldr	r1, [ip, #52]	; 0x34
   14118:	movlt	r8, r2
   1411c:	asr	r2, r8, #3
   14120:	add	r1, r1, r2
   14124:	str	r1, [ip, #52]	; 0x34
   14128:	add	r3, r3, r2, lsl #3
   1412c:	str	r3, [fp]
   14130:	mov	r1, #4
   14134:	mov	r0, r4
   14138:	bl	11cf4 <ftello64@plt+0x12c0>
   1413c:	mov	r1, #16
   14140:	add	r7, r7, #1
   14144:	add	r5, r5, #24
   14148:	add	r6, r6, #24
   1414c:	strb	r0, [r5, #-30]	; 0xffffffe2
   14150:	mov	r0, r4
   14154:	bl	11cf4 <ftello64@plt+0x12c0>
   14158:	mov	r1, #18
   1415c:	str	r0, [r5, #-28]	; 0xffffffe4
   14160:	mov	r0, r4
   14164:	bl	11cf4 <ftello64@plt+0x12c0>
   14168:	mov	r1, #32
   1416c:	str	r0, [r6, #-16]
   14170:	mov	r0, r4
   14174:	bl	11cf4 <ftello64@plt+0x12c0>
   14178:	ldr	ip, [sp, #16]
   1417c:	ldrb	r3, [ip, #69]	; 0x45
   14180:	ldr	ip, [sp, #8]
   14184:	cmp	r7, r3
   14188:	add	r0, r0, ip
   1418c:	str	r0, [r6, #-12]
   14190:	bge	14238 <ftello64@plt+0x3804>
   14194:	mov	r1, #16
   14198:	mov	r0, r4
   1419c:	bl	11cf4 <ftello64@plt+0x12c0>
   141a0:	add	lr, sp, #32768	; 0x8000
   141a4:	ldr	r3, [lr, #52]	; 0x34
   141a8:	ldr	r1, [lr, #56]	; 0x38
   141ac:	add	r2, r3, #1
   141b0:	cmp	r1, r2
   141b4:	strh	r0, [r5, #-8]
   141b8:	bhi	140f0 <ftello64@plt+0x36bc>
   141bc:	add	r0, sp, #32768	; 0x8000
   141c0:	add	ip, sp, #32768	; 0x8000
   141c4:	add	ip, ip, #104	; 0x68
   141c8:	mov	lr, #0
   141cc:	ldr	r1, [r0, #48]	; 0x30
   141d0:	ldr	r2, [r0, #64]	; 0x40
   141d4:	rsb	r3, r1, r3
   141d8:	ldr	r0, [ip, r9]
   141dc:	add	r2, r3, r2
   141e0:	add	r1, sp, #32768	; 0x8000
   141e4:	str	lr, [sp]
   141e8:	asr	r3, r2, #31
   141ec:	str	r2, [r1, #64]	; 0x40
   141f0:	ldr	r1, [r0, #8]
   141f4:	ldr	r8, [fp]
   141f8:	blx	r1
   141fc:	add	r2, sp, #32768	; 0x8000
   14200:	mov	r3, #0
   14204:	add	r2, r2, #104	; 0x68
   14208:	mov	r1, sl
   1420c:	ldr	r0, [r2, r9]
   14210:	mov	r2, #32768	; 0x8000
   14214:	ldr	ip, [r0, #20]
   14218:	blx	ip
   1421c:	add	r3, sp, #32768	; 0x8000
   14220:	str	sl, [r3, #48]	; 0x30
   14224:	str	sl, [r3, #52]	; 0x34
   14228:	str	r0, [r3, #72]	; 0x48
   1422c:	add	r0, sl, r0
   14230:	str	r0, [r3, #56]	; 0x38
   14234:	b	140f4 <ftello64@plt+0x36c0>
   14238:	cmp	r3, #0
   1423c:	beq	131ec <ftello64@plt+0x27b8>
   14240:	movw	r9, #32708	; 0x7fc4
   14244:	add	sl, sp, #48	; 0x30
   14248:	movt	r9, #65535	; 0xffff
   1424c:	add	r6, sp, #32768	; 0x8000
   14250:	mov	r5, #0
   14254:	add	r6, r6, #68	; 0x44
   14258:	str	r5, [sp, #8]
   1425c:	str	r6, [sp, #20]
   14260:	str	r5, [sp, #12]
   14264:	ldr	ip, [sp, #16]
   14268:	ldr	r6, [sp, #8]
   1426c:	ldr	r5, [sp, #20]
   14270:	ldr	r7, [ip, #72]	; 0x48
   14274:	add	r7, r7, r6
   14278:	ldr	r3, [r5]
   1427c:	ldr	r5, [r7, #12]
   14280:	sbfx	r5, r5, #0, #29
   14284:	cmp	r5, r3
   14288:	blt	144f0 <ftello64@plt+0x3abc>
   1428c:	cmp	r3, #32768	; 0x8000
   14290:	ble	14648 <ftello64@plt+0x3c14>
   14294:	add	ip, sp, #32768	; 0x8000
   14298:	add	lr, sp, #32768	; 0x8000
   1429c:	add	ip, ip, #104	; 0x68
   142a0:	sub	r3, r3, #32768	; 0x8000
   142a4:	mov	r2, #2
   142a8:	str	r3, [lr, #64]	; 0x40
   142ac:	ldr	r0, [ip, r9]
   142b0:	mov	r3, #0
   142b4:	str	r2, [sp]
   142b8:	mov	r2, #32768	; 0x8000
   142bc:	ldr	r1, [r0, #8]
   142c0:	blx	r1
   142c4:	add	ip, sp, #32768	; 0x8000
   142c8:	mov	r3, #0
   142cc:	add	ip, ip, #104	; 0x68
   142d0:	mov	r1, sl
   142d4:	mov	r2, #32768	; 0x8000
   142d8:	ldr	r0, [ip, r9]
   142dc:	ldr	ip, [r0, #20]
   142e0:	blx	ip
   142e4:	add	lr, sp, #32768	; 0x8000
   142e8:	str	sl, [lr, #48]	; 0x30
   142ec:	add	r3, sl, r0
   142f0:	str	r0, [lr, #72]	; 0x48
   142f4:	str	r3, [lr, #56]	; 0x38
   142f8:	mov	r0, #8
   142fc:	str	r3, [lr, #52]	; 0x34
   14300:	str	r0, [fp]
   14304:	mov	r1, #32
   14308:	mov	r0, r4
   1430c:	bl	11cf4 <ftello64@plt+0x12c0>
   14310:	ldr	r6, [r7, #4]
   14314:	mov	r8, r0
   14318:	add	r0, r6, r6, lsl #1
   1431c:	lsl	r0, r0, #2
   14320:	bl	10968 <malloc@plt>
   14324:	cmp	r6, #0
   14328:	movgt	r6, #0
   1432c:	str	r0, [r7, #16]
   14330:	movgt	r5, r0
   14334:	ble	1437c <ftello64@plt+0x3948>
   14338:	mov	r1, #18
   1433c:	mov	r0, r4
   14340:	bl	11cf4 <ftello64@plt+0x12c0>
   14344:	mov	r1, #14
   14348:	add	r6, r6, #1
   1434c:	add	r5, r5, #12
   14350:	str	r0, [r5, #-12]
   14354:	mov	r0, r4
   14358:	bl	11cf4 <ftello64@plt+0x12c0>
   1435c:	mov	r1, #32
   14360:	str	r0, [r5, #-8]
   14364:	mov	r0, r4
   14368:	bl	11cf4 <ftello64@plt+0x12c0>
   1436c:	str	r0, [r5, #-4]
   14370:	ldr	r3, [r7, #4]
   14374:	cmp	r6, r3
   14378:	blt	14338 <ftello64@plt+0x3904>
   1437c:	ldr	r5, [sp, #20]
   14380:	ldr	r2, [r7, #12]
   14384:	ldr	r3, [r5]
   14388:	add	r8, r8, r2
   1438c:	sbfx	r8, r8, #0, #29
   14390:	cmp	r8, r3
   14394:	blt	144b0 <ftello64@plt+0x3a7c>
   14398:	cmp	r3, #32768	; 0x8000
   1439c:	ble	14618 <ftello64@plt+0x3be4>
   143a0:	add	r6, sp, #32768	; 0x8000
   143a4:	add	ip, sp, #32768	; 0x8000
   143a8:	add	r6, r6, #104	; 0x68
   143ac:	sub	r3, r3, #32768	; 0x8000
   143b0:	mov	r2, #2
   143b4:	str	r3, [ip, #64]	; 0x40
   143b8:	ldr	r0, [r6, r9]
   143bc:	mov	r3, #0
   143c0:	str	r2, [sp]
   143c4:	mov	r2, #32768	; 0x8000
   143c8:	ldr	r1, [r0, #8]
   143cc:	blx	r1
   143d0:	add	r6, sp, #32768	; 0x8000
   143d4:	mov	r3, #0
   143d8:	add	r6, r6, #104	; 0x68
   143dc:	mov	r1, sl
   143e0:	mov	r2, #32768	; 0x8000
   143e4:	ldr	r0, [r6, r9]
   143e8:	ldr	ip, [r0, #20]
   143ec:	blx	ip
   143f0:	add	ip, sp, #32768	; 0x8000
   143f4:	mov	lr, #8
   143f8:	str	lr, [fp]
   143fc:	str	sl, [ip, #48]	; 0x30
   14400:	add	r3, sl, r0
   14404:	str	r0, [ip, #72]	; 0x48
   14408:	str	r3, [ip, #56]	; 0x38
   1440c:	str	r3, [ip, #52]	; 0x34
   14410:	ldr	r6, [r7, #8]
   14414:	add	r0, r6, r6, lsl #1
   14418:	lsl	r0, r0, #2
   1441c:	bl	10968 <malloc@plt>
   14420:	cmp	r6, #0
   14424:	movgt	r6, #0
   14428:	str	r0, [r7, #20]
   1442c:	addgt	r5, r0, #8
   14430:	ble	14484 <ftello64@plt+0x3a50>
   14434:	mov	r1, #1
   14438:	mov	r0, r4
   1443c:	bl	11cf4 <ftello64@plt+0x12c0>
   14440:	mov	r1, #3
   14444:	add	r6, r6, #1
   14448:	strb	r0, [r5, #-8]
   1444c:	mov	r0, r4
   14450:	bl	11cf4 <ftello64@plt+0x12c0>
   14454:	mov	r1, #11
   14458:	strb	r0, [r5, #-7]
   1445c:	mov	r0, r4
   14460:	bl	11cf4 <ftello64@plt+0x12c0>
   14464:	mov	r1, #17
   14468:	str	r0, [r5, #-4]
   1446c:	mov	r0, r4
   14470:	bl	11cf4 <ftello64@plt+0x12c0>
   14474:	str	r0, [r5], #12
   14478:	ldr	r3, [r7, #8]
   1447c:	cmp	r6, r3
   14480:	blt	14434 <ftello64@plt+0x3a00>
   14484:	ldr	r6, [sp, #16]
   14488:	ldr	r7, [sp, #12]
   1448c:	ldr	ip, [sp, #8]
   14490:	ldrb	r3, [r6, #69]	; 0x45
   14494:	add	r7, r7, #1
   14498:	add	ip, ip, #24
   1449c:	str	r7, [sp, #12]
   144a0:	cmp	r7, r3
   144a4:	str	ip, [sp, #8]
   144a8:	blt	14264 <ftello64@plt+0x3830>
   144ac:	b	131ec <ftello64@plt+0x27b8>
   144b0:	add	r0, sp, #32768	; 0x8000
   144b4:	ldr	r3, [r0, #64]	; 0x40
   144b8:	cmp	r8, r3
   144bc:	blt	14530 <ftello64@plt+0x3afc>
   144c0:	add	r2, r3, #32512	; 0x7f00
   144c4:	add	r2, r2, #255	; 0xff
   144c8:	cmp	r8, r2
   144cc:	bgt	14530 <ftello64@plt+0x3afc>
   144d0:	add	r1, sp, #32768	; 0x8000
   144d4:	rsb	r3, r3, r8
   144d8:	mov	r5, #8
   144dc:	str	r5, [fp]
   144e0:	ldr	r2, [r1, #48]	; 0x30
   144e4:	add	r3, r2, r3
   144e8:	str	r3, [r1, #52]	; 0x34
   144ec:	b	14410 <ftello64@plt+0x39dc>
   144f0:	add	r1, sp, #32768	; 0x8000
   144f4:	ldr	r3, [r1, #64]	; 0x40
   144f8:	cmp	r5, r3
   144fc:	blt	145a4 <ftello64@plt+0x3b70>
   14500:	add	r2, r3, #32512	; 0x7f00
   14504:	add	r2, r2, #255	; 0xff
   14508:	cmp	r5, r2
   1450c:	bgt	145a4 <ftello64@plt+0x3b70>
   14510:	add	r6, sp, #32768	; 0x8000
   14514:	rsb	r3, r3, r5
   14518:	mov	ip, #8
   1451c:	str	ip, [fp]
   14520:	ldr	r2, [r6, #48]	; 0x30
   14524:	add	r3, r2, r3
   14528:	str	r3, [r6, #52]	; 0x34
   1452c:	b	14304 <ftello64@plt+0x38d0>
   14530:	add	r2, sp, #32768	; 0x8000
   14534:	add	r6, sp, #32768	; 0x8000
   14538:	add	r2, r2, #104	; 0x68
   1453c:	add	r6, r6, #104	; 0x68
   14540:	asr	r3, r8, #31
   14544:	mov	r5, #0
   14548:	ldr	r1, [r2, r9]
   1454c:	mov	r2, r8
   14550:	str	r5, [sp]
   14554:	mov	r0, r1
   14558:	ldr	r1, [r1, #8]
   1455c:	blx	r1
   14560:	ldr	r0, [r6, r9]
   14564:	add	ip, sp, #32768	; 0x8000
   14568:	mov	r3, #0
   1456c:	mov	r1, sl
   14570:	mov	r2, #32768	; 0x8000
   14574:	str	r8, [ip, #64]	; 0x40
   14578:	ldr	ip, [r0, #20]
   1457c:	blx	ip
   14580:	add	lr, sp, #32768	; 0x8000
   14584:	str	sl, [lr, #48]	; 0x30
   14588:	str	sl, [lr, #52]	; 0x34
   1458c:	add	r3, sl, r0
   14590:	str	r0, [lr, #72]	; 0x48
   14594:	str	r3, [lr, #56]	; 0x38
   14598:	mov	r0, #8
   1459c:	str	r0, [fp]
   145a0:	b	14410 <ftello64@plt+0x39dc>
   145a4:	add	r2, sp, #32768	; 0x8000
   145a8:	asr	r3, r5, #31
   145ac:	add	r2, r2, #104	; 0x68
   145b0:	mov	r6, #0
   145b4:	ldr	r1, [r2, r9]
   145b8:	mov	r2, r5
   145bc:	str	r6, [sp]
   145c0:	mov	r0, r1
   145c4:	ldr	r1, [r1, #8]
   145c8:	blx	r1
   145cc:	add	ip, sp, #32768	; 0x8000
   145d0:	add	ip, ip, #104	; 0x68
   145d4:	add	lr, sp, #32768	; 0x8000
   145d8:	mov	r2, #32768	; 0x8000
   145dc:	mov	r3, #0
   145e0:	ldr	r0, [ip, r9]
   145e4:	mov	r1, sl
   145e8:	str	r5, [lr, #64]	; 0x40
   145ec:	ldr	ip, [r0, #20]
   145f0:	blx	ip
   145f4:	add	r1, sp, #32768	; 0x8000
   145f8:	mov	r2, #8
   145fc:	str	r2, [fp]
   14600:	str	sl, [r1, #48]	; 0x30
   14604:	str	sl, [r1, #52]	; 0x34
   14608:	add	r3, sl, r0
   1460c:	str	r0, [r1, #72]	; 0x48
   14610:	str	r3, [r1, #56]	; 0x38
   14614:	b	14304 <ftello64@plt+0x38d0>
   14618:	add	lr, sp, #32768	; 0x8000
   1461c:	add	r5, sp, #32768	; 0x8000
   14620:	add	lr, lr, #104	; 0x68
   14624:	mov	r1, #0
   14628:	mov	r2, #0
   1462c:	mov	r3, #0
   14630:	ldr	r0, [lr, r9]
   14634:	str	r1, [sp]
   14638:	str	r1, [r5, #64]	; 0x40
   1463c:	ldr	r1, [r0, #8]
   14640:	blx	r1
   14644:	b	143d0 <ftello64@plt+0x399c>
   14648:	add	r1, sp, #32768	; 0x8000
   1464c:	add	r6, sp, #32768	; 0x8000
   14650:	add	r1, r1, #104	; 0x68
   14654:	mov	r5, #0
   14658:	mov	r2, #0
   1465c:	mov	r3, #0
   14660:	ldr	r0, [r1, r9]
   14664:	str	r5, [sp]
   14668:	str	r5, [r6, #64]	; 0x40
   1466c:	ldr	r1, [r0, #8]
   14670:	blx	r1
   14674:	b	142c4 <ftello64@plt+0x3890>
   14678:	add	r7, sp, #32768	; 0x8000
   1467c:	add	ip, sp, #32768	; 0x8000
   14680:	add	r7, r7, #104	; 0x68
   14684:	mov	r1, #0
   14688:	mov	r3, #0
   1468c:	ldr	r0, [r7, r2]
   14690:	mov	r2, #0
   14694:	str	r1, [sp]
   14698:	str	r1, [ip, #64]	; 0x40
   1469c:	ldr	r1, [r0, #8]
   146a0:	blx	r1
   146a4:	b	12cc0 <ftello64@plt+0x228c>
   146a8:	add	r7, sp, #32768	; 0x8000
   146ac:	movw	r6, #32708	; 0x7fc4
   146b0:	add	r7, r7, #104	; 0x68
   146b4:	movt	r6, #65535	; 0xffff
   146b8:	mov	r2, r5
   146bc:	asr	r3, r5, #31
   146c0:	ldr	r1, [r7, r6]
   146c4:	mov	r0, #0
   146c8:	str	r0, [sp]
   146cc:	add	r7, sp, #48	; 0x30
   146d0:	mov	r0, r1
   146d4:	ldr	r1, [r1, #8]
   146d8:	blx	r1
   146dc:	add	lr, sp, #32768	; 0x8000
   146e0:	add	lr, lr, #104	; 0x68
   146e4:	add	r1, sp, #32768	; 0x8000
   146e8:	mov	r2, #32768	; 0x8000
   146ec:	mov	r3, #0
   146f0:	ldr	r0, [lr, r6]
   146f4:	str	r5, [r1, #64]	; 0x40
   146f8:	mov	r1, r7
   146fc:	add	r5, sp, #32768	; 0x8000
   14700:	ldr	ip, [r0, #20]
   14704:	blx	ip
   14708:	add	r2, sp, #32768	; 0x8000
   1470c:	add	r3, sp, #32768	; 0x8000
   14710:	str	r7, [r5, #52]	; 0x34
   14714:	str	r7, [r2, #48]	; 0x30
   14718:	str	r0, [r3, #72]	; 0x48
   1471c:	add	r2, r7, r0
   14720:	mov	r3, #8
   14724:	str	r2, [r5, #56]	; 0x38
   14728:	str	r3, [r5, #60]	; 0x3c
   1472c:	b	131d8 <ftello64@plt+0x27a4>
   14730:	add	lr, sp, #32768	; 0x8000
   14734:	add	r5, sp, #32768	; 0x8000
   14738:	add	lr, lr, #104	; 0x68
   1473c:	mov	r1, #0
   14740:	mov	r3, #0
   14744:	ldr	r0, [lr, r2]
   14748:	mov	r2, #0
   1474c:	str	r1, [sp]
   14750:	str	r1, [r5, #64]	; 0x40
   14754:	ldr	r1, [r0, #8]
   14758:	blx	r1
   1475c:	b	13b90 <ftello64@plt+0x315c>
   14760:	add	r1, sp, #32768	; 0x8000
   14764:	add	r6, sp, #32768	; 0x8000
   14768:	add	lr, sp, #32768	; 0x8000
   1476c:	ldr	ip, [r1, #48]	; 0x30
   14770:	add	lr, lr, #104	; 0x68
   14774:	ldr	r2, [r6, #64]	; 0x40
   14778:	mov	r1, #0
   1477c:	ldr	r0, [lr, r5]
   14780:	rsb	r3, ip, r3
   14784:	str	r1, [sp]
   14788:	add	r2, r3, r2
   1478c:	add	r1, sp, #32768	; 0x8000
   14790:	add	ip, sp, #32768	; 0x8000
   14794:	asr	r3, r2, #31
   14798:	add	r6, sp, #48	; 0x30
   1479c:	str	r2, [r1, #64]	; 0x40
   147a0:	ldr	r1, [r0, #8]
   147a4:	ldr	r7, [ip, #60]	; 0x3c
   147a8:	blx	r1
   147ac:	add	lr, sp, #32768	; 0x8000
   147b0:	mov	r1, r6
   147b4:	add	lr, lr, #104	; 0x68
   147b8:	mov	r2, #32768	; 0x8000
   147bc:	mov	r3, #0
   147c0:	ldr	r0, [lr, r5]
   147c4:	ldr	ip, [r0, #20]
   147c8:	blx	ip
   147cc:	add	r1, sp, #32768	; 0x8000
   147d0:	str	r6, [r1, #48]	; 0x30
   147d4:	str	r6, [r1, #52]	; 0x34
   147d8:	str	r0, [r1, #72]	; 0x48
   147dc:	add	r0, r6, r0
   147e0:	str	r0, [r1, #56]	; 0x38
   147e4:	b	13554 <ftello64@plt+0x2b20>
   147e8:	add	lr, sp, #32768	; 0x8000
   147ec:	add	r2, r2, r3
   147f0:	add	lr, lr, #104	; 0x68
   147f4:	str	r2, [r7, #64]	; 0x40
   147f8:	mov	r3, #0
   147fc:	add	r7, sp, #32768	; 0x8000
   14800:	ldr	r0, [lr, r5]
   14804:	str	r3, [sp]
   14808:	asr	r3, r2, #31
   1480c:	ldr	r1, [r0, #8]
   14810:	blx	r1
   14814:	add	r1, sp, #32768	; 0x8000
   14818:	add	r1, r1, #104	; 0x68
   1481c:	mov	r3, #0
   14820:	mov	r2, #32768	; 0x8000
   14824:	ldr	r0, [r1, r5]
   14828:	add	r5, sp, #48	; 0x30
   1482c:	mov	r1, r5
   14830:	ldr	ip, [r0, #20]
   14834:	blx	ip
   14838:	add	r3, sp, #32768	; 0x8000
   1483c:	str	r5, [r7, #52]	; 0x34
   14840:	str	r5, [r3, #48]	; 0x30
   14844:	str	r0, [r7, #72]	; 0x48
   14848:	add	r3, r5, r0
   1484c:	str	r3, [r7, #56]	; 0x38
   14850:	b	14068 <ftello64@plt+0x3634>
   14854:	add	lr, sp, #32768	; 0x8000
   14858:	add	r7, sp, #32768	; 0x8000
   1485c:	add	r7, r7, #104	; 0x68
   14860:	mov	r1, #0
   14864:	ldr	ip, [lr, #48]	; 0x30
   14868:	add	r6, sp, #48	; 0x30
   1486c:	ldr	r2, [lr, #64]	; 0x40
   14870:	ldr	r0, [r7, r5]
   14874:	rsb	r3, ip, r3
   14878:	add	r2, r3, r2
   1487c:	str	r1, [sp]
   14880:	str	r2, [lr, #64]	; 0x40
   14884:	asr	r3, r2, #31
   14888:	ldr	r1, [r0, #8]
   1488c:	ldr	r7, [lr, #60]	; 0x3c
   14890:	blx	r1
   14894:	add	ip, sp, #32768	; 0x8000
   14898:	mov	r1, r6
   1489c:	add	ip, ip, #104	; 0x68
   148a0:	mov	r2, #32768	; 0x8000
   148a4:	mov	r3, #0
   148a8:	ldr	r0, [ip, r5]
   148ac:	ldr	ip, [r0, #20]
   148b0:	blx	ip
   148b4:	add	lr, sp, #32768	; 0x8000
   148b8:	str	r6, [lr, #48]	; 0x30
   148bc:	str	r6, [lr, #52]	; 0x34
   148c0:	str	r0, [lr, #72]	; 0x48
   148c4:	add	r0, r6, r0
   148c8:	str	r0, [lr, #56]	; 0x38
   148cc:	b	13fd0 <ftello64@plt+0x359c>
   148d0:	add	r7, sp, #32768	; 0x8000
   148d4:	movw	r6, #32708	; 0x7fc4
   148d8:	add	r7, r7, #104	; 0x68
   148dc:	movt	r6, #65535	; 0xffff
   148e0:	mov	r2, r5
   148e4:	asr	r3, r5, #31
   148e8:	ldr	r1, [r7, r6]
   148ec:	mov	r0, #0
   148f0:	str	r0, [sp]
   148f4:	add	r7, sp, #48	; 0x30
   148f8:	mov	r0, r1
   148fc:	ldr	r1, [r1, #8]
   14900:	blx	r1
   14904:	add	lr, sp, #32768	; 0x8000
   14908:	add	lr, lr, #104	; 0x68
   1490c:	add	r1, sp, #32768	; 0x8000
   14910:	mov	r2, #32768	; 0x8000
   14914:	mov	r3, #0
   14918:	ldr	r0, [lr, r6]
   1491c:	str	r5, [r1, #64]	; 0x40
   14920:	mov	r1, r7
   14924:	add	r5, sp, #32768	; 0x8000
   14928:	ldr	ip, [r0, #20]
   1492c:	blx	ip
   14930:	add	r2, sp, #32768	; 0x8000
   14934:	add	r3, sp, #32768	; 0x8000
   14938:	str	r7, [r5, #52]	; 0x34
   1493c:	str	r7, [r2, #48]	; 0x30
   14940:	str	r0, [r3, #72]	; 0x48
   14944:	add	r2, r7, r0
   14948:	mov	r3, #8
   1494c:	str	r2, [r5, #56]	; 0x38
   14950:	str	r3, [r5, #60]	; 0x3c
   14954:	b	12c54 <ftello64@plt+0x2220>
   14958:	add	lr, sp, #32768	; 0x8000
   1495c:	add	r5, sp, #32768	; 0x8000
   14960:	add	lr, lr, #104	; 0x68
   14964:	mov	r2, #0
   14968:	ldr	r0, [lr, r3]
   1496c:	mov	r3, #0
   14970:	str	r1, [sp]
   14974:	str	r1, [r5, #64]	; 0x40
   14978:	ldr	r1, [r0, #8]
   1497c:	blx	r1
   14980:	b	1381c <ftello64@plt+0x2de8>
   14984:	ldr	r0, [sp, #16]
   14988:	b	12930 <ftello64@plt+0x1efc>
   1498c:	movw	r1, #25212	; 0x627c
   14990:	movt	r1, #2
   14994:	mov	r3, r4
   14998:	movw	r2, #22772	; 0x58f4
   1499c:	ldr	r0, [r1]
   149a0:	movt	r2, #1
   149a4:	mov	r1, #1
   149a8:	bl	109ec <__fprintf_chk@plt>
   149ac:	ldr	r0, [sp, #16]
   149b0:	bl	10914 <free@plt>
   149b4:	ldr	r0, [sp, #24]
   149b8:	b	12930 <ftello64@plt+0x1efc>
   149bc:	bl	1092c <__stack_chk_fail@plt>
   149c0:	push	{r4, r5, r6, r7, r8, lr}
   149c4:	mov	r5, r0
   149c8:	mov	r6, r1
   149cc:	bl	1268c <ftello64@plt+0x1c58>
   149d0:	subs	r4, r0, #0
   149d4:	beq	149e0 <ftello64@plt+0x3fac>
   149d8:	mov	r0, r4
   149dc:	pop	{r4, r5, r6, r7, r8, pc}
   149e0:	mov	r0, r5
   149e4:	bl	109b0 <strlen@plt>
   149e8:	sub	r4, r0, #18
   149ec:	mov	r8, r0
   149f0:	add	r0, r0, #8
   149f4:	sub	r8, r8, #11
   149f8:	bl	10968 <malloc@plt>
   149fc:	mov	r2, r4
   14a00:	mov	r1, r5
   14a04:	mov	r7, r0
   14a08:	bl	109d4 <strncpy@plt>
   14a0c:	movw	r3, #22928	; 0x5990
   14a10:	movt	r3, #1
   14a14:	add	r2, r7, r4
   14a18:	ldm	r3!, {r0, r1}
   14a1c:	str	r0, [r7, r4]
   14a20:	add	r0, r7, r8
   14a24:	str	r1, [r2, #4]
   14a28:	add	r1, r5, r4
   14a2c:	bl	10944 <strcpy@plt>
   14a30:	mov	r1, r6
   14a34:	mov	r0, r7
   14a38:	bl	1268c <ftello64@plt+0x1c58>
   14a3c:	mov	r4, r0
   14a40:	mov	r0, r7
   14a44:	bl	10914 <free@plt>
   14a48:	mov	r0, r4
   14a4c:	pop	{r4, r5, r6, r7, r8, pc}
   14a50:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14a54:	subs	r5, r0, #0
   14a58:	beq	14f80 <ftello64@plt+0x454c>
   14a5c:	mov	r1, #76	; 0x4c
   14a60:	mov	r0, #1
   14a64:	bl	108f0 <calloc@plt>
   14a68:	ldrb	r4, [r5, #29]
   14a6c:	ldrb	r2, [r5, #40]	; 0x28
   14a70:	mov	r3, r5
   14a74:	ldrb	r7, [r5, #28]
   14a78:	ldrb	lr, [r5, #30]
   14a7c:	ldrb	ip, [r5, #46]	; 0x2e
   14a80:	ldr	r1, [r5, #36]	; 0x24
   14a84:	mov	r6, r0
   14a88:	ldr	r0, [r5, #32]
   14a8c:	strb	r4, [r6, #29]
   14a90:	strb	ip, [r6, #46]	; 0x2e
   14a94:	str	r0, [r6, #32]
   14a98:	strb	r7, [r6, #28]
   14a9c:	strb	lr, [r6, #30]
   14aa0:	str	r1, [r6, #36]	; 0x24
   14aa4:	strb	r2, [r6, #40]	; 0x28
   14aa8:	ldr	r2, [r3, #41]!	; 0x29
   14aac:	str	r2, [r6, #41]	; 0x29
   14ab0:	ldrb	r3, [r3, #4]
   14ab4:	strb	r3, [r6, #45]	; 0x2d
   14ab8:	ldrb	r4, [r5, #46]	; 0x2e
   14abc:	lsl	r0, r4, #4
   14ac0:	bl	10968 <malloc@plt>
   14ac4:	cmp	r4, #0
   14ac8:	movne	r3, #0
   14acc:	str	r0, [r6, #48]	; 0x30
   14ad0:	bne	14adc <ftello64@plt+0x40a8>
   14ad4:	b	14b34 <ftello64@plt+0x4100>
   14ad8:	ldr	r0, [r6, #48]	; 0x30
   14adc:	ldr	lr, [r5, #48]	; 0x30
   14ae0:	lsl	r2, r3, #4
   14ae4:	add	ip, r0, r2
   14ae8:	add	r1, lr, r2
   14aec:	ldr	lr, [lr, r3, lsl #4]
   14af0:	str	lr, [r0, r3, lsl #4]
   14af4:	add	r3, r3, #1
   14af8:	ldr	r0, [r1, #4]!
   14afc:	str	r0, [ip, #4]
   14b00:	ldrh	r1, [r1, #4]
   14b04:	strh	r1, [ip, #8]
   14b08:	ldr	r1, [r5, #48]	; 0x30
   14b0c:	ldr	r0, [r6, #48]	; 0x30
   14b10:	add	r1, r1, r2
   14b14:	add	r2, r0, r2
   14b18:	ldr	r0, [r1, #10]!
   14b1c:	str	r0, [r2, #10]
   14b20:	ldrb	r1, [r1, #4]
   14b24:	strb	r1, [r2, #14]
   14b28:	ldrb	r2, [r5, #46]	; 0x2e
   14b2c:	cmp	r2, r3
   14b30:	bgt	14ad8 <ftello64@plt+0x40a4>
   14b34:	ldrb	r3, [r5, #52]	; 0x34
   14b38:	strb	r3, [r6, #52]	; 0x34
   14b3c:	ldrb	r4, [r5, #52]	; 0x34
   14b40:	add	r0, r4, r4, lsl #1
   14b44:	lsl	r0, r0, #2
   14b48:	bl	10968 <malloc@plt>
   14b4c:	cmp	r4, #0
   14b50:	movne	r7, #0
   14b54:	movne	r8, r7
   14b58:	str	r0, [r6, #56]	; 0x38
   14b5c:	beq	14c14 <ftello64@plt+0x41e0>
   14b60:	ldr	r3, [r5, #56]	; 0x38
   14b64:	add	r2, r0, r7
   14b68:	add	ip, r3, r7
   14b6c:	ldr	r1, [r3, r7]
   14b70:	ldrb	r3, [ip, #5]
   14b74:	str	r1, [r0, r7]
   14b78:	strb	r3, [r2, #5]
   14b7c:	ldr	r2, [r5, #56]	; 0x38
   14b80:	ldr	r3, [r6, #56]	; 0x38
   14b84:	add	r2, r2, r7
   14b88:	add	r3, r3, r7
   14b8c:	ldrb	r2, [r2, #4]
   14b90:	strb	r2, [r3, #4]
   14b94:	ldr	r4, [r5, #56]	; 0x38
   14b98:	ldr	sl, [r6, #56]	; 0x38
   14b9c:	add	r4, r4, r7
   14ba0:	add	sl, sl, r7
   14ba4:	ldrb	r9, [r4, #4]
   14ba8:	lsl	r0, r9, #4
   14bac:	bl	10968 <malloc@plt>
   14bb0:	cmp	r9, #0
   14bb4:	movne	r2, #0
   14bb8:	str	r0, [sl, #8]
   14bbc:	ldrne	r3, [r4, #8]
   14bc0:	beq	14bfc <ftello64@plt+0x41c8>
   14bc4:	ldr	r1, [r3, #4]
   14bc8:	add	r2, r2, #1
   14bcc:	add	r3, r3, #16
   14bd0:	add	r0, r0, #16
   14bd4:	str	r1, [r0, #-12]
   14bd8:	ldrh	r1, [r3, #-16]
   14bdc:	strh	r1, [r0, #-16]
   14be0:	ldr	r1, [r3, #-8]
   14be4:	str	r1, [r0, #-8]
   14be8:	ldr	r1, [r3, #-4]
   14bec:	str	r1, [r0, #-4]
   14bf0:	ldrb	r1, [r4, #4]
   14bf4:	cmp	r1, r2
   14bf8:	bgt	14bc4 <ftello64@plt+0x4190>
   14bfc:	ldrb	r3, [r5, #52]	; 0x34
   14c00:	add	r8, r8, #1
   14c04:	add	r7, r7, #12
   14c08:	cmp	r3, r8
   14c0c:	ldrgt	r0, [r6, #56]	; 0x38
   14c10:	bgt	14b60 <ftello64@plt+0x412c>
   14c14:	ldrb	r3, [r5, #60]	; 0x3c
   14c18:	strb	r3, [r6, #60]	; 0x3c
   14c1c:	ldrb	r4, [r5, #60]	; 0x3c
   14c20:	add	r0, r4, r4, lsl #1
   14c24:	lsl	r0, r0, #2
   14c28:	bl	10968 <malloc@plt>
   14c2c:	cmp	r4, #0
   14c30:	movne	r4, #0
   14c34:	movne	r8, r4
   14c38:	str	r0, [r6, #64]	; 0x40
   14c3c:	beq	14dfc <ftello64@plt+0x43c8>
   14c40:	ldr	r1, [r5, #64]	; 0x40
   14c44:	add	r3, r0, r4
   14c48:	add	r2, r1, r4
   14c4c:	ldr	lr, [r1, r4]
   14c50:	ldrb	r1, [r2, #6]
   14c54:	ldrh	ip, [r2, #4]
   14c58:	str	lr, [r0, r4]
   14c5c:	strb	r1, [r3, #6]
   14c60:	ldr	r2, [r5, #64]	; 0x40
   14c64:	ldr	r1, [r6, #64]	; 0x40
   14c68:	add	r2, r2, r4
   14c6c:	strh	ip, [r3, #4]
   14c70:	add	r3, r1, r4
   14c74:	ldrb	r2, [r2, #7]
   14c78:	strb	r2, [r3, #7]
   14c7c:	ldr	r7, [r5, #64]	; 0x40
   14c80:	ldr	sl, [r6, #64]	; 0x40
   14c84:	add	r7, r7, r4
   14c88:	add	sl, sl, r4
   14c8c:	ldrb	r9, [r7, #6]
   14c90:	add	r0, r9, r9, lsl #1
   14c94:	lsl	r0, r0, #2
   14c98:	bl	10968 <malloc@plt>
   14c9c:	cmp	r9, #0
   14ca0:	movne	r3, #0
   14ca4:	str	r0, [sl, #8]
   14ca8:	movne	r2, r3
   14cac:	beq	14de4 <ftello64@plt+0x43b0>
   14cb0:	ldr	r1, [r6, #64]	; 0x40
   14cb4:	add	r2, r2, #1
   14cb8:	ldr	r0, [r7, #8]
   14cbc:	add	r1, r1, r4
   14cc0:	add	r0, r0, r3
   14cc4:	ldr	r1, [r1, #8]
   14cc8:	ldrb	r0, [r0, #2]
   14ccc:	add	r1, r1, r3
   14cd0:	strb	r0, [r1, #2]
   14cd4:	ldr	r0, [r5, #64]	; 0x40
   14cd8:	ldr	r1, [r6, #64]	; 0x40
   14cdc:	add	r0, r0, r4
   14ce0:	add	r1, r1, r4
   14ce4:	ldr	r0, [r0, #8]
   14ce8:	ldr	r1, [r1, #8]
   14cec:	add	ip, r0, r3
   14cf0:	ldrh	lr, [r0, r3]
   14cf4:	add	r0, r1, r3
   14cf8:	ldrb	ip, [ip, #3]
   14cfc:	strh	lr, [r1, r3]
   14d00:	strb	ip, [r0, #3]
   14d04:	ldr	r0, [r5, #64]	; 0x40
   14d08:	ldr	r1, [r6, #64]	; 0x40
   14d0c:	add	r0, r0, r4
   14d10:	add	r1, r1, r4
   14d14:	ldr	r0, [r0, #8]
   14d18:	ldr	r1, [r1, #8]
   14d1c:	add	r0, r0, r3
   14d20:	add	r1, r1, r3
   14d24:	ldrb	r0, [r0, #4]
   14d28:	strb	r0, [r1, #4]
   14d2c:	ldr	r0, [r5, #64]	; 0x40
   14d30:	ldr	r1, [r6, #64]	; 0x40
   14d34:	add	r0, r0, r4
   14d38:	add	r1, r1, r4
   14d3c:	ldr	r0, [r0, #8]
   14d40:	ldr	r1, [r1, #8]
   14d44:	add	r0, r0, r3
   14d48:	add	r1, r1, r3
   14d4c:	ldrb	r0, [r0, #5]
   14d50:	strb	r0, [r1, #5]
   14d54:	ldr	r0, [r5, #64]	; 0x40
   14d58:	ldr	r1, [r6, #64]	; 0x40
   14d5c:	add	r0, r0, r4
   14d60:	add	r1, r1, r4
   14d64:	ldr	r0, [r0, #8]
   14d68:	ldr	r1, [r1, #8]
   14d6c:	add	r0, r0, r3
   14d70:	add	r1, r1, r3
   14d74:	ldrb	r0, [r0, #6]
   14d78:	strb	r0, [r1, #6]
   14d7c:	ldr	r0, [r5, #64]	; 0x40
   14d80:	ldr	r1, [r6, #64]	; 0x40
   14d84:	add	r0, r0, r4
   14d88:	add	r1, r1, r4
   14d8c:	ldr	r0, [r0, #8]
   14d90:	ldr	r1, [r1, #8]
   14d94:	add	r0, r0, r3
   14d98:	add	r1, r1, r3
   14d9c:	ldrb	r0, [r0, #7]
   14da0:	strb	r0, [r1, #7]
   14da4:	ldr	r0, [r5, #64]	; 0x40
   14da8:	ldr	r1, [r6, #64]	; 0x40
   14dac:	add	r0, r0, r4
   14db0:	add	r1, r1, r4
   14db4:	ldr	r0, [r0, #8]
   14db8:	ldr	r1, [r1, #8]
   14dbc:	add	r0, r0, r3
   14dc0:	add	r1, r1, r3
   14dc4:	add	r3, r3, #12
   14dc8:	ldr	r0, [r0, #8]
   14dcc:	str	r0, [r1, #8]
   14dd0:	ldr	r7, [r5, #64]	; 0x40
   14dd4:	add	r7, r7, r4
   14dd8:	ldrb	r1, [r7, #6]
   14ddc:	cmp	r1, r2
   14de0:	bgt	14cb0 <ftello64@plt+0x427c>
   14de4:	ldrb	r3, [r5, #60]	; 0x3c
   14de8:	add	r8, r8, #1
   14dec:	add	r4, r4, #12
   14df0:	cmp	r3, r8
   14df4:	ldrgt	r0, [r6, #64]	; 0x40
   14df8:	bgt	14c40 <ftello64@plt+0x420c>
   14dfc:	ldrb	r4, [r5, #69]	; 0x45
   14e00:	strb	r4, [r6, #69]	; 0x45
   14e04:	ldrb	r3, [r5, #69]	; 0x45
   14e08:	add	r0, r3, r3, lsl #1
   14e0c:	lsl	r0, r0, #3
   14e10:	bl	10968 <malloc@plt>
   14e14:	cmp	r4, #0
   14e18:	movne	r4, #0
   14e1c:	movne	r7, r4
   14e20:	str	r0, [r6, #72]	; 0x48
   14e24:	beq	14f84 <ftello64@plt+0x4550>
   14e28:	ldr	r3, [r5, #72]	; 0x48
   14e2c:	add	r2, r0, r4
   14e30:	add	ip, r3, r4
   14e34:	ldrh	r1, [r3, r4]
   14e38:	ldrb	r3, [ip, #2]
   14e3c:	strh	r1, [r0, r4]
   14e40:	strb	r3, [r2, #2]
   14e44:	ldr	r8, [r5, #72]	; 0x48
   14e48:	ldr	r9, [r6, #72]	; 0x48
   14e4c:	add	r8, r8, r4
   14e50:	add	r9, r9, r4
   14e54:	ldmib	r8, {r1, r2, r3}
   14e58:	str	r1, [r9, #4]
   14e5c:	ldr	sl, [r8, #4]
   14e60:	str	r2, [r9, #8]
   14e64:	str	r3, [r9, #12]
   14e68:	add	fp, sl, sl, lsl #1
   14e6c:	lsl	fp, fp, #2
   14e70:	mov	r0, fp
   14e74:	bl	10968 <malloc@plt>
   14e78:	cmp	sl, #0
   14e7c:	str	r0, [r9, #16]
   14e80:	ble	14eb8 <ftello64@plt+0x4484>
   14e84:	ldr	r3, [r8, #16]
   14e88:	mov	r2, r0
   14e8c:	add	r0, r3, fp
   14e90:	ldr	r1, [r3]
   14e94:	add	r3, r3, #12
   14e98:	add	r2, r2, #12
   14e9c:	str	r1, [r2, #-12]
   14ea0:	ldr	r1, [r3, #-8]
   14ea4:	str	r1, [r2, #-8]
   14ea8:	ldr	r1, [r3, #-4]
   14eac:	cmp	r3, r0
   14eb0:	str	r1, [r2, #-4]
   14eb4:	bne	14e90 <ftello64@plt+0x445c>
   14eb8:	ldr	r3, [r8, #8]
   14ebc:	add	r0, r3, r3, lsl #1
   14ec0:	lsl	r0, r0, #2
   14ec4:	bl	10968 <malloc@plt>
   14ec8:	ldr	r3, [r8, #8]
   14ecc:	cmp	r3, #0
   14ed0:	str	r0, [r9, #20]
   14ed4:	ble	14f64 <ftello64@plt+0x4530>
   14ed8:	ldr	r2, [r6, #72]	; 0x48
   14edc:	mov	r3, #0
   14ee0:	ldr	r0, [r8, #20]
   14ee4:	mov	r1, r3
   14ee8:	add	r2, r2, r4
   14eec:	ldr	r2, [r2, #20]
   14ef0:	ldrb	r0, [r0, r3]
   14ef4:	add	r1, r1, #1
   14ef8:	strb	r0, [r2, r3]
   14efc:	ldr	r0, [r5, #72]	; 0x48
   14f00:	ldr	r2, [r6, #72]	; 0x48
   14f04:	add	r0, r0, r4
   14f08:	add	r2, r2, r4
   14f0c:	ldr	r0, [r0, #20]
   14f10:	ldr	r2, [r2, #20]
   14f14:	add	r0, r0, r3
   14f18:	add	r2, r2, r3
   14f1c:	ldrb	r0, [r0, #1]
   14f20:	strb	r0, [r2, #1]
   14f24:	ldr	r2, [r5, #72]	; 0x48
   14f28:	ldr	r9, [r6, #72]	; 0x48
   14f2c:	add	r2, r2, r4
   14f30:	add	r9, r9, r4
   14f34:	ldr	r0, [r2, #20]
   14f38:	ldr	ip, [r2, #8]
   14f3c:	add	r8, r0, r3
   14f40:	ldr	r2, [r9, #20]
   14f44:	cmp	ip, r1
   14f48:	ldr	r9, [r8, #4]
   14f4c:	add	ip, r2, r3
   14f50:	ldr	r8, [r8, #8]
   14f54:	add	r3, r3, #12
   14f58:	str	r9, [ip, #4]
   14f5c:	str	r8, [ip, #8]
   14f60:	bgt	14ef0 <ftello64@plt+0x44bc>
   14f64:	ldrb	r3, [r6, #69]	; 0x45
   14f68:	add	r7, r7, #1
   14f6c:	add	r4, r4, #24
   14f70:	cmp	r3, r7
   14f74:	ble	14f84 <ftello64@plt+0x4550>
   14f78:	ldr	r0, [r6, #72]	; 0x48
   14f7c:	b	14e28 <ftello64@plt+0x43f4>
   14f80:	mov	r6, r5
   14f84:	mov	r0, r6
   14f88:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14f8c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   14f90:	mov	r7, r0
   14f94:	ldr	r6, [pc, #76]	; 14fe8 <ftello64@plt+0x45b4>
   14f98:	mov	r8, r1
   14f9c:	ldr	r5, [pc, #72]	; 14fec <ftello64@plt+0x45b8>
   14fa0:	mov	r9, r2
   14fa4:	add	r6, pc, r6
   14fa8:	bl	108d0 <calloc@plt-0x20>
   14fac:	add	r5, pc, r5
   14fb0:	rsb	r6, r5, r6
   14fb4:	asrs	r6, r6, #2
   14fb8:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   14fbc:	sub	r5, r5, #4
   14fc0:	mov	r4, #0
   14fc4:	add	r4, r4, #1
   14fc8:	ldr	r3, [r5, #4]!
   14fcc:	mov	r0, r7
   14fd0:	mov	r1, r8
   14fd4:	mov	r2, r9
   14fd8:	blx	r3
   14fdc:	cmp	r4, r6
   14fe0:	bne	14fc4 <ftello64@plt+0x4590>
   14fe4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   14fe8:	andeq	r0, r1, ip, asr #30
   14fec:	andeq	r0, r1, r0, asr #30
   14ff0:	bx	lr

Disassembly of section .fini:

00014ff4 <.fini>:
   14ff4:	push	{r3, lr}
   14ff8:	pop	{r3, pc}
