// Seed: 1850752695
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output reg id_1
);
  initial begin
    id_1 = 1;
    SystemTFIdentifier(id_0, id_0);
    SystemTFIdentifier(id_0, id_0 == 1);
    if (1) begin
      id_1 <= id_0;
    end
  end
endmodule
