DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "altera_mf"
unitName "all"
itemName ""
)
]
instances [
(Instance
name "U_3"
duLibraryName "echo_lib"
duName "i2c"
elements [
]
mwi 0
uid 779,0
)
(Instance
name "U_5"
duLibraryName "echo_lib"
duName "audio_io"
elements [
]
mwi 0
uid 1674,0
)
(Instance
name "U_4"
duLibraryName "echo_lib"
duName "kb_decoder"
elements [
]
mwi 0
uid 1704,0
)
(Instance
name "U_1"
duLibraryName "echo_lib"
duName "echo"
elements [
]
mwi 0
uid 1860,0
)
(Instance
name "U_0"
duLibraryName "echo_lib"
duName "vga"
elements [
]
mwi 0
uid 1934,0
)
(Instance
name "U_2"
duLibraryName "echo_lib"
duName "Vol_BAl"
elements [
]
mwi 0
uid 1980,0
)
(Instance
name "U_6"
duLibraryName "echo_lib"
duName "PLL65M"
elements [
]
mwi 0
uid 2006,0
)
]
libraryRefs [
"ieee"
"altera_mf"
]
)
version "32.1"
appVersion "2024.1 Built on 24 Jan 2024 at 18:06:06"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds/top/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds/top/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds/top"
)
(vvPair
variable "d_logical"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds/top"
)
(vvPair
variable "date"
value "10/23/25"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "23"
)
(vvPair
variable "entity_name"
value "top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "leoag319"
)
(vvPair
variable "graphical_source_date"
value "10/23/25"
)
(vvPair
variable "graphical_source_group"
value "student-liu.se"
)
(vvPair
variable "graphical_source_host"
value "muxen2-109.ad.liu.se"
)
(vvPair
variable "graphical_source_time"
value "18:11:44"
)
(vvPair
variable "group"
value "student-liu.se"
)
(vvPair
variable "host"
value "muxen2-109.ad.liu.se"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "echo_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/echo_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/echo_lib/modelsim"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "top"
)
(vvPair
variable "month"
value "Oct"
)
(vvPair
variable "month_long"
value "October"
)
(vvPair
variable "p"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds/top/struct.bd"
)
(vvPair
variable "p_logical"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds/top/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "echo"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/sw/mentor/modelsim_SE_2021.3/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "/sw/mentor/precision_2021.1/Mgc_home/bin"
)
(vvPair
variable "task_QuestaCDCFormalPath"
value "$QHOME/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "18:11:44"
)
(vvPair
variable "unit"
value "top"
)
(vvPair
variable "user"
value "leoag319"
)
(vvPair
variable "version"
value "2024.1 Built on 24 Jan 2024 at 18:06:06"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2025"
)
(vvPair
variable "yy"
value "25"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "170000,101000,187000,102000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "170200,101050,183700,101950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "187000,97000,191000,98000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "187200,97050,191200,97950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "170000,99000,187000,100000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "170200,99050,183700,99950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "166000,99000,170000,100000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "166200,99050,169200,99950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "187000,98000,207000,102000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "187200,98200,198200,99100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "191000,97000,207000,98000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "191200,97050,193200,97950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "166000,97000,187000,99000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "172000,97500,181000,98500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "166000,100000,170000,101000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "166200,100050,168700,100950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "166000,101000,170000,102000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "166200,101050,169700,101950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "170000,100000,187000,101000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "170200,100050,180200,100950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "166000,97000,207000,102000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 779,0
optionalChildren [
*13 (CptPort
uid 755,0
ps "OnEdgeStrategy"
shape (Triangle
uid 756,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "119250,76625,120000,77375"
)
tg (CPTG
uid 757,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 758,0
va (VaSet
font "courier,8,0"
)
xt "121000,76550,123500,77450"
st "Reset"
blo "121000,77250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Reset"
t "std_logic"
o 3
suid 178,0
)
)
)
*14 (CptPort
uid 759,0
ps "OnEdgeStrategy"
shape (Triangle
uid 760,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,74625,132750,75375"
)
tg (CPTG
uid 761,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 762,0
va (VaSet
font "courier,8,0"
)
xt "129500,74550,131000,75450"
st "SCL"
ju 2
blo "131000,75250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SCL"
t "std_logic"
o 2
suid 179,0
)
)
)
*15 (CptPort
uid 763,0
ps "OnEdgeStrategy"
shape (Triangle
uid 764,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,76625,132750,77375"
)
tg (CPTG
uid 765,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 766,0
va (VaSet
font "courier,8,0"
)
xt "129500,76550,131000,77450"
st "SDA"
ju 2
blo "131000,77250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SDA"
t "std_logic"
o 1
suid 180,0
)
)
)
*16 (CptPort
uid 767,0
ps "OnEdgeStrategy"
shape (Triangle
uid 768,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,78625,132750,79375"
)
tg (CPTG
uid 769,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 770,0
va (VaSet
font "courier,8,0"
)
xt "129000,78550,131000,79450"
st "HEX6"
ju 2
blo "131000,79250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "HEX6"
t "std_logic_vector"
b "(0 to 6)"
o 4
suid 183,0
)
)
)
*17 (CptPort
uid 771,0
ps "OnEdgeStrategy"
shape (Triangle
uid 772,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,80625,132750,81375"
)
tg (CPTG
uid 773,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 774,0
va (VaSet
font "courier,8,0"
)
xt "129000,80550,131000,81450"
st "HEX7"
ju 2
blo "131000,81250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "HEX7"
t "std_logic_vector"
b "(0 to 6)"
o 5
suid 184,0
)
)
)
*18 (CptPort
uid 775,0
ps "OnEdgeStrategy"
shape (Triangle
uid 776,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "119250,74625,120000,75375"
)
tg (CPTG
uid 777,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 778,0
va (VaSet
font "courier,8,0"
)
xt "121000,74550,122000,75450"
st "c0"
blo "121000,75250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "c0"
t "std_logic"
o 6
suid 185,0
)
)
)
]
shape (Rectangle
uid 780,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "120000,74000,132000,82000"
)
oxt "15000,6000,23000,17000"
ttg (MlTextGroup
uid 781,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*19 (Text
uid 782,0
va (VaSet
font "courier,8,1"
)
xt "124000,76600,128000,77500"
st "echo_lib"
blo "124000,77300"
tm "BdLibraryNameMgr"
)
*20 (Text
uid 783,0
va (VaSet
font "courier,8,1"
)
xt "124000,77500,125500,78400"
st "i2c"
blo "124000,78200"
tm "CptNameMgr"
)
*21 (Text
uid 784,0
va (VaSet
font "courier,8,1"
)
xt "124000,78400,125500,79300"
st "U_3"
blo "124000,79100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 785,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 786,0
text (MLText
uid 787,0
va (VaSet
font "courier,8,0"
)
xt "89000,75500,89000,75500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 788,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "120250,80250,121750,81750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*22 (SaComponent
uid 1674,0
optionalChildren [
*23 (CptPort
uid 1618,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1619,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,22625,26000,23375"
)
tg (CPTG
uid 1620,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1621,0
va (VaSet
font "courier,8,0"
)
xt "27000,22550,28500,23450"
st "clk"
blo "27000,23250"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*24 (CptPort
uid 1622,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1623,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,24625,26000,25375"
)
tg (CPTG
uid 1624,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1625,0
va (VaSet
font "courier,8,0"
)
xt "27000,24550,28500,25450"
st "rst"
blo "27000,25250"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 2
)
)
)
*25 (CptPort
uid 1626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1627,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,28625,26000,29375"
)
tg (CPTG
uid 1628,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1629,0
va (VaSet
font "courier,8,0"
)
xt "27000,28550,31000,29450"
st "i2s_bclk"
blo "27000,29250"
)
)
thePort (LogicalPort
decl (Decl
n "i2s_bclk"
t "std_logic"
o 3
)
)
)
*26 (CptPort
uid 1630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,32625,26000,33375"
)
tg (CPTG
uid 1632,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1633,0
va (VaSet
font "courier,8,0"
)
xt "27000,32550,31500,33450"
st "i2s_lrclk"
blo "27000,33250"
)
)
thePort (LogicalPort
decl (Decl
n "i2s_lrclk"
t "std_logic"
o 4
)
)
)
*27 (CptPort
uid 1634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1635,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,34625,26000,35375"
)
tg (CPTG
uid 1636,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1637,0
va (VaSet
font "courier,8,0"
)
xt "27000,34550,32500,35450"
st "i2s_adcdat"
blo "27000,35250"
)
)
thePort (LogicalPort
decl (Decl
n "i2s_adcdat"
t "std_logic"
o 5
)
)
)
*28 (CptPort
uid 1638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1639,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,30625,26000,31375"
)
tg (CPTG
uid 1640,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1641,0
va (VaSet
font "courier,8,0"
)
xt "27000,30550,32500,31450"
st "i2s_dacdat"
blo "27000,31250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i2s_dacdat"
t "std_logic"
o 6
)
)
)
*29 (CptPort
uid 1642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1643,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,26625,26000,27375"
)
tg (CPTG
uid 1644,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1645,0
va (VaSet
font "courier,8,0"
)
xt "27000,26550,30500,27450"
st "mclk_in"
blo "27000,27250"
)
)
thePort (LogicalPort
decl (Decl
n "mclk_in"
t "std_logic"
o 7
)
)
)
*30 (CptPort
uid 1646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1647,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,36625,26000,37375"
)
tg (CPTG
uid 1648,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1649,0
va (VaSet
font "courier,8,0"
)
xt "27000,36550,29000,37450"
st "mclk"
blo "27000,37250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mclk"
t "std_logic"
o 8
)
)
)
*31 (CptPort
uid 1650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1651,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,24625,48750,25375"
)
tg (CPTG
uid 1652,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1653,0
va (VaSet
font "courier,8,0"
)
xt "38500,24550,47000,25450"
st "left_in : (15:0)"
ju 2
blo "47000,25250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "left_in"
t "std_logic_vector"
b "(15 downto 0)"
o 9
)
)
)
*32 (CptPort
uid 1654,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1655,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,22625,48750,23375"
)
tg (CPTG
uid 1656,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1657,0
va (VaSet
font "courier,8,0"
)
xt "38000,22550,47000,23450"
st "right_in : (15:0)"
ju 2
blo "47000,23250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "right_in"
t "std_logic_vector"
b "(15 downto 0)"
o 10
)
)
)
*33 (CptPort
uid 1658,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1659,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,26625,48750,27375"
)
tg (CPTG
uid 1660,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1661,0
va (VaSet
font "courier,8,0"
)
xt "41500,26550,47000,27450"
st "data_valid"
ju 2
blo "47000,27250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_valid"
t "std_logic"
o 11
)
)
)
*34 (CptPort
uid 1662,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1663,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,30625,48750,31375"
)
tg (CPTG
uid 1664,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1665,0
va (VaSet
font "courier,8,0"
)
xt "38000,30550,47000,31450"
st "left_out : (15:0)"
ju 2
blo "47000,31250"
)
)
thePort (LogicalPort
decl (Decl
n "left_out"
t "std_logic_vector"
b "(15 downto 0)"
o 12
)
)
)
*35 (CptPort
uid 1666,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1667,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,28625,48750,29375"
)
tg (CPTG
uid 1668,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1669,0
va (VaSet
font "courier,8,0"
)
xt "37500,28550,47000,29450"
st "right_out : (15:0)"
ju 2
blo "47000,29250"
)
)
thePort (LogicalPort
decl (Decl
n "right_out"
t "std_logic_vector"
b "(15 downto 0)"
o 13
)
)
)
*36 (CptPort
uid 1670,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1671,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,32625,48750,33375"
)
tg (CPTG
uid 1672,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1673,0
va (VaSet
font "courier,8,0"
)
xt "41500,32550,47000,33450"
st "data_ready"
ju 2
blo "47000,33250"
)
)
thePort (LogicalPort
decl (Decl
n "data_ready"
t "std_logic"
o 14
)
)
)
]
shape (Rectangle
uid 1675,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "26000,22000,48000,39000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1676,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*37 (Text
uid 1677,0
va (VaSet
font "courier,8,1"
)
xt "35000,32000,39000,32900"
st "echo_lib"
blo "35000,32700"
tm "BdLibraryNameMgr"
)
*38 (Text
uid 1678,0
va (VaSet
font "courier,8,1"
)
xt "35000,32900,39000,33800"
st "audio_io"
blo "35000,33600"
tm "CptNameMgr"
)
*39 (Text
uid 1679,0
va (VaSet
font "courier,8,1"
)
xt "35000,33800,36500,34700"
st "U_5"
blo "35000,34500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1680,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1681,0
text (MLText
uid 1682,0
va (VaSet
font "courier,8,0"
)
xt "37000,22000,37000,22000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1683,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "26250,37250,27750,38750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*40 (SaComponent
uid 1704,0
optionalChildren [
*41 (CptPort
uid 1684,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1685,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,82625,26000,83375"
)
tg (CPTG
uid 1686,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1687,0
va (VaSet
font "courier,8,0"
)
xt "27000,82550,30000,83450"
st "kb_clk"
blo "27000,83250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "kb_clk"
t "std_logic"
o 2
suid 378,0
)
)
)
*42 (CptPort
uid 1688,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1689,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,84625,26000,85375"
)
tg (CPTG
uid 1690,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1691,0
va (VaSet
font "courier,8,0"
)
xt "27000,84550,30500,85450"
st "kb_data"
blo "27000,85250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "kb_data"
t "std_logic"
o 3
suid 379,0
)
)
)
*43 (CptPort
uid 1692,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1693,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,80625,39750,81375"
)
tg (CPTG
uid 1694,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1695,0
va (VaSet
font "courier,8,0"
)
xt "33500,80550,38000,81450"
st "scan_code"
ju 2
blo "38000,81250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "scan_code"
t "std_logic_vector"
b "(7 downto 0)"
o 4
suid 380,0
)
)
)
*44 (CptPort
uid 1696,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1697,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,82625,39750,83375"
)
tg (CPTG
uid 1698,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1699,0
va (VaSet
font "courier,8,0"
)
xt "32500,82550,38000,83450"
st "scan_ready"
ju 2
blo "38000,83250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "scan_ready"
t "std_logic"
o 5
suid 381,0
)
)
)
*45 (CptPort
uid 1700,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1701,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,80625,26000,81375"
)
tg (CPTG
uid 1702,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1703,0
va (VaSet
font "courier,8,0"
)
xt "27000,80550,30500,81450"
st "sys_clk"
blo "27000,81250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sys_clk"
t "std_logic"
o 1
suid 382,0
)
)
)
]
shape (Rectangle
uid 1705,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "26000,80000,39000,88000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 1706,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
uid 1707,0
va (VaSet
font "courier,8,1"
)
xt "32250,84100,36250,85000"
st "echo_lib"
blo "32250,84800"
tm "BdLibraryNameMgr"
)
*47 (Text
uid 1708,0
va (VaSet
font "courier,8,1"
)
xt "32250,85000,37750,85900"
st "kb_decoder"
blo "32250,85700"
tm "CptNameMgr"
)
*48 (Text
uid 1709,0
va (VaSet
font "courier,8,1"
)
xt "32250,85900,33750,86800"
st "U_4"
blo "32250,86600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1710,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1711,0
text (MLText
uid 1712,0
va (VaSet
font "courier,8,0"
)
xt "3000,81000,3000,81000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1713,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "26250,86250,27750,87750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*49 (SaComponent
uid 1860,0
optionalChildren [
*50 (CptPort
uid 1780,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1781,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,24625,108000,25375"
)
tg (CPTG
uid 1782,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1783,0
va (VaSet
font "courier,8,0"
)
xt "109000,24550,114500,25450"
st "audio_in_L"
blo "109000,25250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audio_in_L"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 17
suid 199,0
)
)
)
*51 (CptPort
uid 1784,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1785,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,22625,108000,23375"
)
tg (CPTG
uid 1786,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1787,0
va (VaSet
font "courier,8,0"
)
xt "109000,22550,114500,23450"
st "audio_in_R"
blo "109000,23250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audio_in_R"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 18
suid 200,0
)
)
)
*52 (CptPort
uid 1788,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1789,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,32625,108000,33375"
)
tg (CPTG
uid 1790,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1791,0
va (VaSet
font "courier,8,0"
)
xt "109000,32550,116500,33450"
st "audio_in_ready"
blo "109000,33250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audio_in_ready"
t "std_logic"
o 19
suid 201,0
)
)
)
*53 (CptPort
uid 1792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1793,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,26625,108000,27375"
)
tg (CPTG
uid 1794,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1795,0
va (VaSet
font "courier,8,0"
)
xt "109000,26550,116500,27450"
st "audio_in_valid"
blo "109000,27250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audio_in_valid"
t "std_logic"
o 20
suid 202,0
)
)
)
*54 (CptPort
uid 1796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1797,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,30625,108000,31375"
)
tg (CPTG
uid 1798,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1799,0
va (VaSet
font "courier,8,0"
)
xt "109000,30550,115000,31450"
st "audio_out_L"
blo "109000,31250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audio_out_L"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 21
suid 203,0
)
)
)
*55 (CptPort
uid 1800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1801,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,28625,108000,29375"
)
tg (CPTG
uid 1802,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1803,0
va (VaSet
font "courier,8,0"
)
xt "109000,28550,115000,29450"
st "audio_out_R"
blo "109000,29250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audio_out_R"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 22
suid 204,0
)
)
)
*56 (CptPort
uid 1804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1805,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,34625,108000,35375"
)
tg (CPTG
uid 1806,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1807,0
va (VaSet
font "courier,8,0"
)
xt "109000,34550,117000,35450"
st "audio_out_valid"
blo "109000,35250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audio_out_valid"
t "std_logic"
o 23
suid 205,0
)
)
)
*57 (CptPort
uid 1808,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1809,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,16625,108000,17375"
)
tg (CPTG
uid 1810,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1811,0
va (VaSet
font "courier,8,0"
)
xt "109000,16550,110500,17450"
st "clk"
blo "109000,17250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
o 24
suid 206,0
)
)
)
*58 (CptPort
uid 1812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1813,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123625,41000,124375,41750"
)
tg (CPTG
uid 1814,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1815,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "123550,33000,124450,40000"
st "delay_samples"
blo "124250,40000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "delay_samples"
t "std_logic_vector"
b "(18 DOWNTO 0)"
o 25
suid 207,0
)
)
)
*59 (CptPort
uid 1816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1817,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121625,41000,122375,41750"
)
tg (CPTG
uid 1818,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1819,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "121550,32500,122450,40000"
st "g_feedback_q15"
blo "122250,40000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "g_feedback_q15"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 26
suid 208,0
)
)
)
*60 (CptPort
uid 1820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1821,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117625,41000,118375,41750"
)
tg (CPTG
uid 1822,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1823,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "117550,33500,118450,40000"
st "KB_SCAN_CODE"
blo "118250,40000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "KB_SCAN_CODE"
t "std_logic"
o 27
suid 209,0
)
)
)
*61 (CptPort
uid 1824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1825,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "119625,41000,120375,41750"
)
tg (CPTG
uid 1826,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1827,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "119550,33000,120450,40000"
st "KB_SCAN_VALID"
blo "120250,40000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "KB_SCAN_VALID"
t "std_logic"
o 28
suid 210,0
)
)
)
*62 (CptPort
uid 1828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,18625,108000,19375"
)
tg (CPTG
uid 1830,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1831,0
va (VaSet
font "courier,8,0"
)
xt "109000,18550,112500,19450"
st "RESET_N"
blo "109000,19250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "RESET_N"
t "std_logic"
o 29
suid 211,0
)
)
)
*63 (CptPort
uid 1832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1833,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,22625,132750,23375"
)
tg (CPTG
uid 1834,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1835,0
va (VaSet
font "courier,8,0"
)
xt "126500,22550,131000,23450"
st "SRAM_ADDR"
ju 2
blo "131000,23250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_ADDR"
t "std_logic_vector"
b "(G_ADDR_WIDTH-1 DOWNTO 0)"
o 30
suid 212,0
)
)
)
*64 (CptPort
uid 1836,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1837,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,23625,132750,24375"
)
tg (CPTG
uid 1838,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1839,0
va (VaSet
font "courier,8,0"
)
xt "126500,23550,131000,24450"
st "SRAM_CE_N"
ju 2
blo "131000,24250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_CE_N"
t "std_logic"
o 31
suid 213,0
)
)
)
*65 (CptPort
uid 1840,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1841,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,24625,132750,25375"
)
tg (CPTG
uid 1842,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1843,0
va (VaSet
font "courier,8,0"
)
xt "127500,24550,131000,25450"
st "SRAM_DQ"
ju 2
blo "131000,25250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_DQ"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 32
suid 214,0
)
)
)
*66 (CptPort
uid 1844,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1845,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,25625,132750,26375"
)
tg (CPTG
uid 1846,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1847,0
va (VaSet
font "courier,8,0"
)
xt "126500,25550,131000,26450"
st "SRAM_LB_N"
ju 2
blo "131000,26250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_LB_N"
t "std_logic"
o 33
suid 215,0
)
)
)
*67 (CptPort
uid 1848,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1849,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,26625,132750,27375"
)
tg (CPTG
uid 1850,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1851,0
va (VaSet
font "courier,8,0"
)
xt "126500,26550,131000,27450"
st "SRAM_OE_N"
ju 2
blo "131000,27250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_OE_N"
t "std_logic"
o 34
suid 216,0
)
)
)
*68 (CptPort
uid 1852,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1853,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,27625,132750,28375"
)
tg (CPTG
uid 1854,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1855,0
va (VaSet
font "courier,8,0"
)
xt "126500,27550,131000,28450"
st "SRAM_UB_N"
ju 2
blo "131000,28250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_UB_N"
t "std_logic"
o 35
suid 217,0
)
)
)
*69 (CptPort
uid 1856,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1857,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,28625,132750,29375"
)
tg (CPTG
uid 1858,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1859,0
va (VaSet
font "courier,8,0"
)
xt "126500,28550,131000,29450"
st "SRAM_WE_N"
ju 2
blo "131000,29250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_WE_N"
t "std_logic"
o 36
suid 218,0
)
)
)
]
shape (Rectangle
uid 1861,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "108000,16000,132000,41000"
)
oxt "15000,6000,23000,20000"
ttg (MlTextGroup
uid 1862,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 1863,0
va (VaSet
font "courier,8,1"
)
xt "118000,22100,122000,23000"
st "echo_lib"
blo "118000,22800"
tm "BdLibraryNameMgr"
)
*71 (Text
uid 1864,0
va (VaSet
font "courier,8,1"
)
xt "118000,23000,120000,23900"
st "echo"
blo "118000,23700"
tm "CptNameMgr"
)
*72 (Text
uid 1865,0
va (VaSet
font "courier,8,1"
)
xt "118000,23900,119500,24800"
st "U_1"
blo "118000,24600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1866,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1867,0
text (MLText
uid 1868,0
va (VaSet
font "courier,8,0"
)
xt "54000,16000,88500,22300"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1869,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "108250,39250,109750,40750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*73 (SaComponent
uid 1934,0
optionalChildren [
*74 (CptPort
uid 1870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1871,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,61625,103000,62375"
)
tg (CPTG
uid 1872,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1873,0
va (VaSet
font "courier,8,0"
)
xt "104000,61550,108500,62450"
st "balance_d"
blo "104000,62250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "balance_d"
t "unsigned"
b "(2 DOWNTO 0)"
o 1
suid 216,0
)
)
)
*75 (CptPort
uid 1874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1875,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,55625,103000,56375"
)
tg (CPTG
uid 1876,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1877,0
va (VaSet
font "courier,8,0"
)
xt "104000,55550,105000,56450"
st "c0"
blo "104000,56250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "c0"
t "std_logic"
o 2
suid 217,0
)
)
)
*76 (CptPort
uid 1878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,67625,103000,68375"
)
tg (CPTG
uid 1880,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1881,0
va (VaSet
font "courier,8,0"
)
xt "104000,67550,112000,68450"
st "echo_duration_d"
blo "104000,68250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "echo_duration_d"
t "unsigned"
b "(2 DOWNTO 0)"
o 3
suid 218,0
)
)
)
*77 (CptPort
uid 1882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,69625,103000,70375"
)
tg (CPTG
uid 1884,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1885,0
va (VaSet
font "courier,8,0"
)
xt "104000,69550,112500,70450"
st "echo_intensity_d"
blo "104000,70250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "echo_intensity_d"
t "unsigned"
b "(2 DOWNTO 0)"
o 4
suid 219,0
)
)
)
*78 (CptPort
uid 1886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1887,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,57625,103000,58375"
)
tg (CPTG
uid 1888,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1889,0
va (VaSet
font "courier,8,0"
)
xt "104000,57550,110500,58450"
st "fpga_reset_n"
blo "104000,58250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "fpga_reset_n"
t "std_logic"
o 5
suid 220,0
)
)
)
*79 (CptPort
uid 1890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,65625,103000,66375"
)
tg (CPTG
uid 1892,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1893,0
va (VaSet
font "courier,8,0"
)
xt "104000,65550,113000,66450"
st "left_ear_volume_d"
blo "104000,66250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "left_ear_volume_d"
t "unsigned"
b "(2 DOWNTO 0)"
o 6
suid 221,0
)
)
)
*80 (CptPort
uid 1894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,59625,103000,60375"
)
tg (CPTG
uid 1896,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1897,0
va (VaSet
font "courier,8,0"
)
xt "104000,59550,112000,60450"
st "master_volume_d"
blo "104000,60250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "master_volume_d"
t "unsigned"
b "(2 DOWNTO 0)"
o 7
suid 222,0
)
)
)
*81 (CptPort
uid 1898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1899,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,63625,103000,64375"
)
tg (CPTG
uid 1900,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1901,0
va (VaSet
font "courier,8,0"
)
xt "104000,63550,113500,64450"
st "right_ear_volume_d"
blo "104000,64250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "right_ear_volume_d"
t "unsigned"
b "(2 DOWNTO 0)"
o 8
suid 223,0
)
)
)
*82 (CptPort
uid 1902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1903,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,69625,132750,70375"
)
tg (CPTG
uid 1904,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1905,0
va (VaSet
font "courier,8,0"
)
xt "128500,69550,131000,70450"
st "vga_b"
ju 2
blo "131000,70250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_b"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 224,0
)
)
)
*83 (CptPort
uid 1906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1907,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,59625,132750,60375"
)
tg (CPTG
uid 1908,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1909,0
va (VaSet
font "courier,8,0"
)
xt "125000,59550,131000,60450"
st "vga_blank_n"
ju 2
blo "131000,60250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_blank_n"
t "std_logic"
o 10
suid 225,0
)
)
)
*84 (CptPort
uid 1910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,55625,132750,56375"
)
tg (CPTG
uid 1912,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1913,0
va (VaSet
font "courier,8,0"
)
xt "127500,55550,131000,56450"
st "vga_clk"
ju 2
blo "131000,56250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_clk"
t "std_logic"
o 11
suid 226,0
)
)
)
*85 (CptPort
uid 1914,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1915,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,67625,132750,68375"
)
tg (CPTG
uid 1916,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1917,0
va (VaSet
font "courier,8,0"
)
xt "128500,67550,131000,68450"
st "vga_g"
ju 2
blo "131000,68250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_g"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 12
suid 227,0
)
)
)
*86 (CptPort
uid 1918,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1919,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,61625,132750,62375"
)
tg (CPTG
uid 1920,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1921,0
va (VaSet
font "courier,8,0"
)
xt "125000,61550,131000,62450"
st "vga_hsync_n"
ju 2
blo "131000,62250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_hsync_n"
t "std_logic"
o 13
suid 228,0
)
)
)
*87 (CptPort
uid 1922,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1923,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,65625,132750,66375"
)
tg (CPTG
uid 1924,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1925,0
va (VaSet
font "courier,8,0"
)
xt "128500,65550,131000,66450"
st "vga_r"
ju 2
blo "131000,66250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_r"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 14
suid 229,0
)
)
)
*88 (CptPort
uid 1926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1927,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,57625,132750,58375"
)
tg (CPTG
uid 1928,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1929,0
va (VaSet
font "courier,8,0"
)
xt "127000,57550,131000,58450"
st "vga_sync"
ju 2
blo "131000,58250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_sync"
t "std_logic"
o 15
suid 230,0
)
)
)
*89 (CptPort
uid 1930,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1931,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,63625,132750,64375"
)
tg (CPTG
uid 1932,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1933,0
va (VaSet
font "courier,8,0"
)
xt "125000,63550,131000,64450"
st "vga_vsync_n"
ju 2
blo "131000,64250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_vsync_n"
t "std_logic"
o 16
suid 231,0
)
)
)
]
shape (Rectangle
uid 1935,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "103000,55000,132000,71000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 1936,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
uid 1937,0
va (VaSet
font "courier,8,1"
)
xt "116000,59100,120000,60000"
st "echo_lib"
blo "116000,59800"
tm "BdLibraryNameMgr"
)
*91 (Text
uid 1938,0
va (VaSet
font "courier,8,1"
)
xt "116000,60000,117500,60900"
st "vga"
blo "116000,60700"
tm "CptNameMgr"
)
*92 (Text
uid 1939,0
va (VaSet
font "courier,8,1"
)
xt "116000,60900,117500,61800"
st "U_0"
blo "116000,61600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1940,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1941,0
text (MLText
uid 1942,0
va (VaSet
font "courier,8,0"
)
xt "42000,50400,42000,50400"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1943,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "103250,69250,104750,70750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*93 (SaComponent
uid 1980,0
optionalChildren [
*94 (CptPort
uid 1944,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1945,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,36625,78750,37375"
)
tg (CPTG
uid 1946,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1947,0
va (VaSet
font "courier,8,0"
)
xt "75500,36550,77000,37450"
st "DAC"
ju 2
blo "77000,37250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DAC"
t "signed"
b "(15 DOWNTO 0)"
o 8
suid 2,0
)
)
)
*95 (CptPort
uid 1948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1949,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,38625,62000,39375"
)
tg (CPTG
uid 1950,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1951,0
va (VaSet
font "courier,8,0"
)
xt "63000,38550,65500,39450"
st "Reset"
blo "63000,39250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Reset"
t "std_logic"
o 3
suid 7,0
)
)
)
*96 (CptPort
uid 1952,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1953,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,38625,78750,39375"
)
tg (CPTG
uid 1954,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1955,0
va (VaSet
font "courier,8,0"
)
xt "70500,38550,77000,39450"
st "signal_ready"
ju 2
blo "77000,39250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "signal_ready"
t "std_logic"
o 9
suid 8,0
)
)
)
*97 (CptPort
uid 1956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1957,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69625,50000,70375,50750"
)
tg (CPTG
uid 1958,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1959,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "69550,42500,70450,49000"
st "Vector_Value"
blo "70250,49000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Vector_Value"
t "std_logic_vector"
b "(5 downto 0)"
o 5
suid 11,0
)
)
)
*98 (CptPort
uid 1960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1961,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,40625,62000,41375"
)
tg (CPTG
uid 1962,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1963,0
va (VaSet
font "courier,8,0"
)
xt "63000,40550,66000,41450"
st "Enable"
blo "63000,41250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Enable"
t "std_logic"
o 1
suid 15,0
)
)
)
*99 (CptPort
uid 1964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1965,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,42625,62000,43375"
)
tg (CPTG
uid 1966,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1967,0
va (VaSet
font "courier,8,0"
)
xt "63000,42550,68500,43450"
st "Left_Audio"
blo "63000,43250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Left_Audio"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 16,0
)
)
)
*100 (CptPort
uid 1968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1969,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,44625,62000,45375"
)
tg (CPTG
uid 1970,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1971,0
va (VaSet
font "courier,8,0"
)
xt "63000,44550,69000,45450"
st "Right_Audio"
blo "63000,45250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Right_Audio"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 17,0
)
)
)
*101 (CptPort
uid 1972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1973,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,36625,62000,37375"
)
tg (CPTG
uid 1974,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1975,0
va (VaSet
font "courier,8,0"
)
xt "63000,36550,64000,37450"
st "c0"
blo "63000,37250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "c0"
t "std_logic"
o 6
suid 18,0
)
)
)
*102 (CptPort
uid 1976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1977,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,46625,62000,47375"
)
tg (CPTG
uid 1978,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1979,0
va (VaSet
font "courier,8,0"
)
xt "63000,46550,65500,47450"
st "lrsel"
blo "63000,47250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "lrsel"
t "std_logic"
o 7
suid 19,0
)
)
)
]
shape (Rectangle
uid 1981,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "62000,36000,78000,50000"
)
oxt "15000,6000,31000,20000"
ttg (MlTextGroup
uid 1982,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
uid 1983,0
va (VaSet
font "courier,8,1"
)
xt "72000,44100,76000,45000"
st "echo_lib"
blo "72000,44800"
tm "BdLibraryNameMgr"
)
*104 (Text
uid 1984,0
va (VaSet
font "courier,8,1"
)
xt "72000,45000,75500,45900"
st "Vol_BAl"
blo "72000,45700"
tm "CptNameMgr"
)
*105 (Text
uid 1985,0
va (VaSet
font "courier,8,1"
)
xt "72000,45900,73500,46800"
st "U_2"
blo "72000,46600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1986,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1987,0
text (MLText
uid 1988,0
va (VaSet
font "courier,8,0"
)
xt "39000,37000,39000,37000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1989,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "62250,48250,63750,49750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*106 (SaComponent
uid 2006,0
optionalChildren [
*107 (CptPort
uid 1990,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1991,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,10625,32000,11375"
)
tg (CPTG
uid 1992,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1993,0
va (VaSet
font "courier,8,0"
)
xt "33000,10550,36000,11450"
st "areset"
blo "33000,11250"
)
)
thePort (LogicalPort
decl (Decl
n "areset"
t "STD_LOGIC"
o 1
i "'0'"
)
)
)
*108 (CptPort
uid 1994,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1995,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,12625,32000,13375"
)
tg (CPTG
uid 1996,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1997,0
va (VaSet
font "courier,8,0"
)
xt "33000,12550,36000,13450"
st "inclk0"
blo "33000,13250"
)
)
thePort (LogicalPort
decl (Decl
n "inclk0"
t "STD_LOGIC"
o 2
i "'0'"
)
)
)
*109 (CptPort
uid 1998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1999,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,10625,52750,11375"
)
tg (CPTG
uid 2000,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2001,0
va (VaSet
font "courier,8,0"
)
xt "50000,10550,51000,11450"
st "c0"
ju 2
blo "51000,11250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "c0"
t "STD_LOGIC"
o 3
)
)
)
*110 (CptPort
uid 2002,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2003,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,12625,52750,13375"
)
tg (CPTG
uid 2004,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2005,0
va (VaSet
font "courier,8,0"
)
xt "48000,12550,51000,13450"
st "locked"
ju 2
blo "51000,13250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "locked"
t "STD_LOGIC"
o 4
)
)
)
]
shape (Rectangle
uid 2007,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "32000,10000,52000,15000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2008,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
uid 2009,0
va (VaSet
font "courier,8,1"
)
xt "40500,11000,44500,11900"
st "echo_lib"
blo "40500,11700"
tm "BdLibraryNameMgr"
)
*112 (Text
uid 2010,0
va (VaSet
font "courier,8,1"
)
xt "40500,11900,43500,12800"
st "PLL65M"
blo "40500,12600"
tm "CptNameMgr"
)
*113 (Text
uid 2011,0
va (VaSet
font "courier,8,1"
)
xt "40500,12800,42000,13700"
st "U_6"
blo "40500,13500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2012,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2013,0
text (MLText
uid 2014,0
va (VaSet
font "courier,8,0"
)
xt "36500,10000,36500,10000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2015,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "32250,13250,33750,14750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*114 (PortIoIn
uid 2016,0
shape (CompositeShape
uid 2017,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2018,0
sl 0
ro 270
xt "10000,10625,11500,11375"
)
(Line
uid 2019,0
sl 0
ro 270
xt "11500,11000,12000,11000"
pts [
"11500,11000"
"12000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2020,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2021,0
va (VaSet
font "courier,8,0"
)
xt "3500,10550,9000,11450"
st "fpga_reset"
ju 2
blo "9000,11250"
tm "WireNameMgr"
)
)
)
*115 (PortIoIn
uid 2022,0
shape (CompositeShape
uid 2023,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2024,0
sl 0
ro 270
xt "10000,13625,11500,14375"
)
(Line
uid 2025,0
sl 0
ro 270
xt "11500,14000,12000,14000"
pts [
"11500,14000"
"12000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2026,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2027,0
va (VaSet
font "courier,8,0"
)
xt "5000,13550,9000,14450"
st "fpga_clk"
ju 2
blo "9000,14250"
tm "WireNameMgr"
)
)
)
*116 (Net
uid 2034,0
decl (Decl
n "fpga_clk"
t "STD_LOGIC"
o 1
suid 56,0
i "'0'"
)
declText (MLText
uid 2035,0
va (VaSet
font "courier,8,0"
)
xt "159000,4100,176200,5000"
st "fpga_clk       : STD_LOGIC := '0'"
)
)
*117 (Net
uid 2054,0
lang 11
decl (Decl
n "fpga_reset"
t "std_logic"
o 2
suid 59,0
)
declText (MLText
uid 2055,0
va (VaSet
font "courier,8,0"
)
xt "159000,5000,172500,5900"
st "fpga_reset     : std_logic"
)
)
*118 (Net
uid 2070,0
decl (Decl
n "c0"
t "STD_LOGIC"
o 3
suid 61,0
)
declText (MLText
uid 2071,0
va (VaSet
font "courier,8,0"
)
xt "159000,32900,176000,33800"
st "SIGNAL c0             : STD_LOGIC"
)
)
*119 (Net
uid 2130,0
lang 11
decl (Decl
n "scan_code"
t "std_logic_vector"
b "(7 downto 0)"
o 4
suid 63,0
)
declText (MLText
uid 2131,0
va (VaSet
font "courier,8,0"
)
xt "159000,38300,185500,39200"
st "SIGNAL scan_code      : std_logic_vector(7 downto 0)"
)
)
*120 (Net
uid 2144,0
lang 11
decl (Decl
n "scan_ready"
t "std_logic"
o 5
suid 64,0
)
declText (MLText
uid 2145,0
va (VaSet
font "courier,8,0"
)
xt "159000,39200,176000,40100"
st "SIGNAL scan_ready     : std_logic"
)
)
*121 (PortIoOut
uid 2152,0
shape (CompositeShape
uid 2153,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2154,0
sl 0
ro 90
xt "10000,36625,11500,37375"
)
(Line
uid 2155,0
sl 0
ro 90
xt "11500,37000,12000,37000"
pts [
"12000,37000"
"11500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2156,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2157,0
va (VaSet
font "courier,8,0"
)
xt "3000,36550,9000,37450"
st "AUD_ADCLRCK"
ju 2
blo "9000,37250"
tm "WireNameMgr"
)
)
)
*122 (PortIoOut
uid 2158,0
shape (CompositeShape
uid 2159,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2160,0
sl 0
ro 90
xt "10000,30625,11500,31375"
)
(Line
uid 2161,0
sl 0
ro 90
xt "11500,31000,12000,31000"
pts [
"12000,31000"
"11500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2162,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2163,0
va (VaSet
font "courier,8,0"
)
xt "3500,30550,9000,31450"
st "AUD_DACDAT"
ju 2
blo "9000,31250"
tm "WireNameMgr"
)
)
)
*123 (PortIoInOut
uid 2164,0
shape (CompositeShape
uid 2165,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 2166,0
sl 0
ro 180
xt "10000,32625,11500,33375"
)
(Line
uid 2167,0
sl 0
ro 180
xt "11500,33000,12000,33000"
pts [
"12000,33000"
"11500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2168,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2169,0
va (VaSet
font "courier,8,0"
)
xt "3000,32550,9000,33450"
st "AUD_DACLRCK"
ju 2
blo "9000,33250"
tm "WireNameMgr"
)
)
)
*124 (PortIoInOut
uid 2170,0
shape (CompositeShape
uid 2171,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 2172,0
sl 0
ro 180
xt "10000,26625,11500,27375"
)
(Line
uid 2173,0
sl 0
ro 180
xt "11500,27000,12000,27000"
pts [
"12000,27000"
"11500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2174,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2175,0
va (VaSet
font "courier,8,0"
)
xt "5500,26550,9000,27450"
st "AUD_XCK"
ju 2
blo "9000,27250"
tm "WireNameMgr"
)
)
)
*125 (PortIoInOut
uid 2182,0
shape (CompositeShape
uid 2183,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 2184,0
sl 0
ro 180
xt "10000,28625,11500,29375"
)
(Line
uid 2185,0
sl 0
ro 180
xt "11500,29000,12000,29000"
pts [
"12000,29000"
"11500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2186,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2187,0
va (VaSet
font "courier,8,0"
)
xt "5000,28550,9000,29450"
st "AUD_BCLK"
ju 2
blo "9000,29250"
tm "WireNameMgr"
)
)
)
*126 (PortIoIn
uid 2194,0
shape (CompositeShape
uid 2195,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2196,0
sl 0
ro 270
xt "10000,34625,11500,35375"
)
(Line
uid 2197,0
sl 0
ro 270
xt "11500,35000,12000,35000"
pts [
"11500,35000"
"12000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2198,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2199,0
va (VaSet
font "courier,8,0"
)
xt "3500,34550,9000,35450"
st "AUD_ADCDAT"
ju 2
blo "9000,35250"
tm "WireNameMgr"
)
)
)
*127 (Net
uid 2242,0
decl (Decl
n "AUD_XCK"
t "std_logic"
o 9
suid 71,0
)
declText (MLText
uid 2243,0
va (VaSet
font "courier,8,0"
)
xt "159000,27500,172500,28400"
st "AUD_XCK        : std_logic"
)
)
*128 (Net
uid 2244,0
decl (Decl
n "AUD_BCLK"
t "std_logic"
o 6
suid 72,0
)
declText (MLText
uid 2245,0
va (VaSet
font "courier,8,0"
)
xt "159000,25700,172500,26600"
st "AUD_BCLK       : std_logic"
)
)
*129 (Net
uid 2246,0
decl (Decl
n "AUD_DACDAT"
t "std_logic"
o 10
suid 73,0
)
declText (MLText
uid 2247,0
va (VaSet
font "courier,8,0"
)
xt "159000,8600,172500,9500"
st "AUD_DACDAT     : std_logic"
)
)
*130 (Net
uid 2248,0
decl (Decl
n "AUD_DACLRCK"
t "std_logic"
o 8
suid 74,0
)
declText (MLText
uid 2249,0
va (VaSet
font "courier,8,0"
)
xt "159000,26600,172500,27500"
st "AUD_DACLRCK    : std_logic"
)
)
*131 (Net
uid 2250,0
decl (Decl
n "AUD_ADCDAT"
t "std_logic"
o 7
suid 75,0
)
declText (MLText
uid 2251,0
va (VaSet
font "courier,8,0"
)
xt "159000,3200,172500,4100"
st "AUD_ADCDAT     : std_logic"
)
)
*132 (Net
uid 2252,0
decl (Decl
n "AUD_ADCLRCK"
t "std_logic"
o 11
suid 76,0
)
declText (MLText
uid 2253,0
va (VaSet
font "courier,8,0"
)
xt "159000,7700,172500,8600"
st "AUD_ADCLRCK    : std_logic"
)
)
*133 (Net
uid 2331,0
decl (Decl
n "data_valid"
t "std_logic"
o 12
suid 77,0
)
declText (MLText
uid 2332,0
va (VaSet
font "courier,8,0"
)
xt "159000,33800,176000,34700"
st "SIGNAL data_valid     : std_logic"
)
)
*134 (Net
uid 2337,0
decl (Decl
n "right_in"
t "std_logic_vector"
b "(15 downto 0)"
o 13
suid 78,0
)
declText (MLText
uid 2338,0
va (VaSet
font "courier,8,0"
)
xt "159000,37400,186000,38300"
st "SIGNAL right_in       : std_logic_vector(15 downto 0)"
)
)
*135 (Net
uid 2343,0
decl (Decl
n "left_in"
t "std_logic_vector"
b "(15 downto 0)"
o 14
suid 79,0
)
declText (MLText
uid 2344,0
va (VaSet
font "courier,8,0"
)
xt "159000,36500,186000,37400"
st "SIGNAL left_in        : std_logic_vector(15 downto 0)"
)
)
*136 (Net
uid 2349,0
lang 11
decl (Decl
n "audio_out_R"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 15
suid 80,0
)
declText (MLText
uid 2350,0
va (VaSet
font "courier,8,0"
)
xt "159000,32000,192000,32900"
st "SIGNAL audio_out_R    : std_logic_vector(G_DATA_WIDTH-1 DOWNTO 0)"
)
)
*137 (Net
uid 2355,0
lang 11
decl (Decl
n "audio_out_L"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 16
suid 81,0
)
declText (MLText
uid 2356,0
va (VaSet
font "courier,8,0"
)
xt "159000,31100,192000,32000"
st "SIGNAL audio_out_L    : std_logic_vector(G_DATA_WIDTH-1 DOWNTO 0)"
)
)
*138 (Net
uid 2361,0
lang 11
decl (Decl
n "audio_in_ready"
t "std_logic"
o 17
suid 82,0
)
declText (MLText
uid 2362,0
va (VaSet
font "courier,8,0"
)
xt "159000,30200,176000,31100"
st "SIGNAL audio_in_ready : std_logic"
)
)
*139 (PortIoOut
uid 2379,0
shape (CompositeShape
uid 2380,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2381,0
sl 0
ro 270
xt "139500,55625,141000,56375"
)
(Line
uid 2382,0
sl 0
ro 270
xt "139000,56000,139500,56000"
pts [
"139000,56000"
"139500,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2383,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2384,0
va (VaSet
font "courier,8,0"
)
xt "142000,55550,145500,56450"
st "vga_clk"
blo "142000,56250"
tm "WireNameMgr"
)
)
)
*140 (PortIoOut
uid 2385,0
shape (CompositeShape
uid 2386,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2387,0
sl 0
ro 270
xt "139500,57625,141000,58375"
)
(Line
uid 2388,0
sl 0
ro 270
xt "139000,58000,139500,58000"
pts [
"139000,58000"
"139500,58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2389,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2390,0
va (VaSet
font "courier,8,0"
)
xt "142000,57550,146000,58450"
st "vga_sync"
blo "142000,58250"
tm "WireNameMgr"
)
)
)
*141 (PortIoOut
uid 2391,0
shape (CompositeShape
uid 2392,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2393,0
sl 0
ro 270
xt "139500,59625,141000,60375"
)
(Line
uid 2394,0
sl 0
ro 270
xt "139000,60000,139500,60000"
pts [
"139000,60000"
"139500,60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2395,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2396,0
va (VaSet
font "courier,8,0"
)
xt "142000,59550,148000,60450"
st "vga_blank_n"
blo "142000,60250"
tm "WireNameMgr"
)
)
)
*142 (PortIoOut
uid 2397,0
shape (CompositeShape
uid 2398,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2399,0
sl 0
ro 270
xt "139500,61625,141000,62375"
)
(Line
uid 2400,0
sl 0
ro 270
xt "139000,62000,139500,62000"
pts [
"139000,62000"
"139500,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2401,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2402,0
va (VaSet
font "courier,8,0"
)
xt "142000,61550,148000,62450"
st "vga_hsync_n"
blo "142000,62250"
tm "WireNameMgr"
)
)
)
*143 (PortIoOut
uid 2403,0
shape (CompositeShape
uid 2404,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2405,0
sl 0
ro 270
xt "139500,63625,141000,64375"
)
(Line
uid 2406,0
sl 0
ro 270
xt "139000,64000,139500,64000"
pts [
"139000,64000"
"139500,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2407,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2408,0
va (VaSet
font "courier,8,0"
)
xt "142000,63550,148000,64450"
st "vga_vsync_n"
blo "142000,64250"
tm "WireNameMgr"
)
)
)
*144 (PortIoOut
uid 2409,0
shape (CompositeShape
uid 2410,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2411,0
sl 0
ro 270
xt "139500,65625,141000,66375"
)
(Line
uid 2412,0
sl 0
ro 270
xt "139000,66000,139500,66000"
pts [
"139000,66000"
"139500,66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2413,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2414,0
va (VaSet
font "courier,8,0"
)
xt "142000,65550,144500,66450"
st "vga_r"
blo "142000,66250"
tm "WireNameMgr"
)
)
)
*145 (PortIoOut
uid 2415,0
shape (CompositeShape
uid 2416,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2417,0
sl 0
ro 270
xt "139500,67625,141000,68375"
)
(Line
uid 2418,0
sl 0
ro 270
xt "139000,68000,139500,68000"
pts [
"139000,68000"
"139500,68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2419,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2420,0
va (VaSet
font "courier,8,0"
)
xt "142000,67550,144500,68450"
st "vga_g"
blo "142000,68250"
tm "WireNameMgr"
)
)
)
*146 (PortIoOut
uid 2421,0
shape (CompositeShape
uid 2422,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2423,0
sl 0
ro 270
xt "139500,69625,141000,70375"
)
(Line
uid 2424,0
sl 0
ro 270
xt "139000,70000,139500,70000"
pts [
"139000,70000"
"139500,70000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2425,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2426,0
va (VaSet
font "courier,8,0"
)
xt "142000,69550,144500,70450"
st "vga_b"
blo "142000,70250"
tm "WireNameMgr"
)
)
)
*147 (Net
uid 2427,0
lang 11
decl (Decl
n "vga_clk"
t "std_logic"
o 18
suid 83,0
)
declText (MLText
uid 2428,0
va (VaSet
font "courier,8,0"
)
xt "159000,20300,172500,21200"
st "vga_clk        : std_logic"
)
)
*148 (Net
uid 2433,0
lang 11
decl (Decl
n "vga_sync"
t "std_logic"
o 19
suid 84,0
)
declText (MLText
uid 2434,0
va (VaSet
font "courier,8,0"
)
xt "159000,23900,172500,24800"
st "vga_sync       : std_logic"
)
)
*149 (Net
uid 2439,0
lang 11
decl (Decl
n "vga_blank_n"
t "std_logic"
o 20
suid 85,0
)
declText (MLText
uid 2440,0
va (VaSet
font "courier,8,0"
)
xt "159000,19400,172500,20300"
st "vga_blank_n    : std_logic"
)
)
*150 (Net
uid 2445,0
lang 11
decl (Decl
n "vga_hsync_n"
t "std_logic"
o 21
suid 86,0
)
declText (MLText
uid 2446,0
va (VaSet
font "courier,8,0"
)
xt "159000,22100,172500,23000"
st "vga_hsync_n    : std_logic"
)
)
*151 (Net
uid 2451,0
lang 11
decl (Decl
n "vga_vsync_n"
t "std_logic"
o 22
suid 87,0
)
declText (MLText
uid 2452,0
va (VaSet
font "courier,8,0"
)
xt "159000,24800,172500,25700"
st "vga_vsync_n    : std_logic"
)
)
*152 (Net
uid 2457,0
lang 11
decl (Decl
n "vga_r"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 23
suid 88,0
)
declText (MLText
uid 2458,0
va (VaSet
font "courier,8,0"
)
xt "159000,23000,182000,23900"
st "vga_r          : std_logic_vector(7 DOWNTO 0)"
)
)
*153 (Net
uid 2463,0
lang 11
decl (Decl
n "vga_g"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 24
suid 89,0
)
declText (MLText
uid 2464,0
va (VaSet
font "courier,8,0"
)
xt "159000,21200,182000,22100"
st "vga_g          : std_logic_vector(7 DOWNTO 0)"
)
)
*154 (Net
uid 2469,0
lang 11
decl (Decl
n "vga_b"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 25
suid 90,0
)
declText (MLText
uid 2470,0
va (VaSet
font "courier,8,0"
)
xt "159000,18500,182000,19400"
st "vga_b          : std_logic_vector(7 DOWNTO 0)"
)
)
*155 (PortIoOut
uid 2491,0
shape (CompositeShape
uid 2492,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2493,0
sl 0
ro 270
xt "139500,74625,141000,75375"
)
(Line
uid 2494,0
sl 0
ro 270
xt "139000,75000,139500,75000"
pts [
"139000,75000"
"139500,75000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2495,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2496,0
va (VaSet
font "courier,8,0"
)
xt "142000,74550,143500,75450"
st "SCL"
blo "142000,75250"
tm "WireNameMgr"
)
)
)
*156 (PortIoOut
uid 2497,0
shape (CompositeShape
uid 2498,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2499,0
sl 0
ro 270
xt "139500,76625,141000,77375"
)
(Line
uid 2500,0
sl 0
ro 270
xt "139000,77000,139500,77000"
pts [
"139000,77000"
"139500,77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2501,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2502,0
va (VaSet
font "courier,8,0"
)
xt "142000,76550,143500,77450"
st "SDA"
blo "142000,77250"
tm "WireNameMgr"
)
)
)
*157 (PortIoOut
uid 2503,0
shape (CompositeShape
uid 2504,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2505,0
sl 0
ro 270
xt "139500,78625,141000,79375"
)
(Line
uid 2506,0
sl 0
ro 270
xt "139000,79000,139500,79000"
pts [
"139000,79000"
"139500,79000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2507,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2508,0
va (VaSet
font "courier,8,0"
)
xt "142000,78550,144000,79450"
st "HEX6"
blo "142000,79250"
tm "WireNameMgr"
)
)
)
*158 (PortIoOut
uid 2509,0
shape (CompositeShape
uid 2510,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2511,0
sl 0
ro 270
xt "139500,80625,141000,81375"
)
(Line
uid 2512,0
sl 0
ro 270
xt "139000,81000,139500,81000"
pts [
"139000,81000"
"139500,81000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2513,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2514,0
va (VaSet
font "courier,8,0"
)
xt "142000,80550,144000,81450"
st "HEX7"
blo "142000,81250"
tm "WireNameMgr"
)
)
)
*159 (Net
uid 2515,0
lang 11
decl (Decl
n "SCL"
t "std_logic"
o 26
suid 91,0
)
declText (MLText
uid 2516,0
va (VaSet
font "courier,8,0"
)
xt "159000,11300,172500,12200"
st "SCL            : std_logic"
)
)
*160 (Net
uid 2521,0
lang 11
decl (Decl
n "SDA"
t "std_logic"
o 27
suid 92,0
)
declText (MLText
uid 2522,0
va (VaSet
font "courier,8,0"
)
xt "159000,12200,172500,13100"
st "SDA            : std_logic"
)
)
*161 (Net
uid 2527,0
lang 11
decl (Decl
n "HEX6"
t "std_logic_vector"
b "(0 to 6)"
o 28
suid 93,0
)
declText (MLText
uid 2528,0
va (VaSet
font "courier,8,0"
)
xt "159000,9500,180000,10400"
st "HEX6           : std_logic_vector(0 to 6)"
)
)
*162 (Net
uid 2533,0
lang 11
decl (Decl
n "HEX7"
t "std_logic_vector"
b "(0 to 6)"
o 29
suid 94,0
)
declText (MLText
uid 2534,0
va (VaSet
font "courier,8,0"
)
xt "159000,10400,180000,11300"
st "HEX7           : std_logic_vector(0 to 6)"
)
)
*163 (PortIoIn
uid 2553,0
shape (CompositeShape
uid 2554,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2555,0
sl 0
ro 270
xt "17000,82625,18500,83375"
)
(Line
uid 2556,0
sl 0
ro 270
xt "18500,83000,19000,83000"
pts [
"18500,83000"
"19000,83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2557,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2558,0
va (VaSet
font "courier,8,0"
)
xt "13000,82550,16000,83450"
st "kb_clk"
ju 2
blo "16000,83250"
tm "WireNameMgr"
)
)
)
*164 (PortIoIn
uid 2559,0
shape (CompositeShape
uid 2560,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2561,0
sl 0
ro 270
xt "17000,84625,18500,85375"
)
(Line
uid 2562,0
sl 0
ro 270
xt "18500,85000,19000,85000"
pts [
"18500,85000"
"19000,85000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2563,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2564,0
va (VaSet
font "courier,8,0"
)
xt "12500,84550,16000,85450"
st "kb_data"
ju 2
blo "16000,85250"
tm "WireNameMgr"
)
)
)
*165 (Net
uid 2573,0
lang 11
decl (Decl
n "kb_clk"
t "std_logic"
o 30
suid 95,0
)
declText (MLText
uid 2574,0
va (VaSet
font "courier,8,0"
)
xt "159000,5900,172500,6800"
st "kb_clk         : std_logic"
)
)
*166 (Net
uid 2579,0
lang 11
decl (Decl
n "kb_data"
t "std_logic"
o 31
suid 96,0
)
declText (MLText
uid 2580,0
va (VaSet
font "courier,8,0"
)
xt "159000,6800,172500,7700"
st "kb_data        : std_logic"
)
)
*167 (PortIoOut
uid 2605,0
shape (CompositeShape
uid 2606,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2607,0
sl 0
ro 270
xt "139500,22625,141000,23375"
)
(Line
uid 2608,0
sl 0
ro 270
xt "139000,23000,139500,23000"
pts [
"139000,23000"
"139500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2609,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2610,0
va (VaSet
font "courier,8,0"
)
xt "142000,22550,146500,23450"
st "SRAM_ADDR"
blo "142000,23250"
tm "WireNameMgr"
)
)
)
*168 (PortIoOut
uid 2611,0
shape (CompositeShape
uid 2612,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2613,0
sl 0
ro 270
xt "139500,23625,141000,24375"
)
(Line
uid 2614,0
sl 0
ro 270
xt "139000,24000,139500,24000"
pts [
"139000,24000"
"139500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2615,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2616,0
va (VaSet
font "courier,8,0"
)
xt "142000,23550,146500,24450"
st "SRAM_CE_N"
blo "142000,24250"
tm "WireNameMgr"
)
)
)
*169 (PortIoOut
uid 2623,0
shape (CompositeShape
uid 2624,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2625,0
sl 0
ro 270
xt "139500,25625,141000,26375"
)
(Line
uid 2626,0
sl 0
ro 270
xt "139000,26000,139500,26000"
pts [
"139000,26000"
"139500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2627,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2628,0
va (VaSet
font "courier,8,0"
)
xt "142000,25550,146500,26450"
st "SRAM_LB_N"
blo "142000,26250"
tm "WireNameMgr"
)
)
)
*170 (PortIoInOut
uid 2629,0
shape (CompositeShape
uid 2630,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 2631,0
sl 0
xt "139500,24625,141000,25375"
)
(Line
uid 2632,0
sl 0
xt "139000,25000,139500,25000"
pts [
"139000,25000"
"139500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2633,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2634,0
va (VaSet
font "courier,8,0"
)
xt "142000,24550,145500,25450"
st "SRAM_DQ"
blo "142000,25250"
tm "WireNameMgr"
)
)
)
*171 (PortIoOut
uid 2635,0
shape (CompositeShape
uid 2636,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2637,0
sl 0
ro 270
xt "139500,26625,141000,27375"
)
(Line
uid 2638,0
sl 0
ro 270
xt "139000,27000,139500,27000"
pts [
"139000,27000"
"139500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2639,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2640,0
va (VaSet
font "courier,8,0"
)
xt "142000,26550,146500,27450"
st "SRAM_OE_N"
blo "142000,27250"
tm "WireNameMgr"
)
)
)
*172 (PortIoOut
uid 2641,0
shape (CompositeShape
uid 2642,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2643,0
sl 0
ro 270
xt "139500,27625,141000,28375"
)
(Line
uid 2644,0
sl 0
ro 270
xt "139000,28000,139500,28000"
pts [
"139000,28000"
"139500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2645,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2646,0
va (VaSet
font "courier,8,0"
)
xt "142000,27550,146500,28450"
st "SRAM_UB_N"
blo "142000,28250"
tm "WireNameMgr"
)
)
)
*173 (PortIoOut
uid 2647,0
shape (CompositeShape
uid 2648,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2649,0
sl 0
ro 270
xt "139500,28625,141000,29375"
)
(Line
uid 2650,0
sl 0
ro 270
xt "139000,29000,139500,29000"
pts [
"139000,29000"
"139500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2651,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2652,0
va (VaSet
font "courier,8,0"
)
xt "142000,28550,146500,29450"
st "SRAM_WE_N"
blo "142000,29250"
tm "WireNameMgr"
)
)
)
*174 (Net
uid 2653,0
lang 11
decl (Decl
n "SRAM_ADDR"
t "std_logic_vector"
b "(G_ADDR_WIDTH-1 DOWNTO 0)"
o 32
suid 97,0
)
declText (MLText
uid 2654,0
va (VaSet
font "courier,8,0"
)
xt "159000,13100,188500,14000"
st "SRAM_ADDR      : std_logic_vector(G_ADDR_WIDTH-1 DOWNTO 0)"
)
)
*175 (Net
uid 2659,0
lang 11
decl (Decl
n "SRAM_CE_N"
t "std_logic"
o 33
suid 98,0
)
declText (MLText
uid 2660,0
va (VaSet
font "courier,8,0"
)
xt "159000,14000,172500,14900"
st "SRAM_CE_N      : std_logic"
)
)
*176 (Net
uid 2665,0
lang 11
decl (Decl
n "SRAM_OE_N"
t "std_logic"
o 34
suid 99,0
)
declText (MLText
uid 2666,0
va (VaSet
font "courier,8,0"
)
xt "159000,15800,172500,16700"
st "SRAM_OE_N      : std_logic"
)
)
*177 (Net
uid 2671,0
lang 11
decl (Decl
n "SRAM_LB_N"
t "std_logic"
o 35
suid 100,0
)
declText (MLText
uid 2672,0
va (VaSet
font "courier,8,0"
)
xt "159000,14900,172500,15800"
st "SRAM_LB_N      : std_logic"
)
)
*178 (Net
uid 2677,0
lang 11
decl (Decl
n "SRAM_DQ"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 36
suid 101,0
)
declText (MLText
uid 2678,0
va (VaSet
font "courier,8,0"
)
xt "159000,28400,188500,29300"
st "SRAM_DQ        : std_logic_vector(G_DATA_WIDTH-1 DOWNTO 0)"
)
)
*179 (Net
uid 2683,0
lang 11
decl (Decl
n "SRAM_UB_N"
t "std_logic"
o 37
suid 102,0
)
declText (MLText
uid 2684,0
va (VaSet
font "courier,8,0"
)
xt "159000,16700,172500,17600"
st "SRAM_UB_N      : std_logic"
)
)
*180 (Net
uid 2689,0
lang 11
decl (Decl
n "SRAM_WE_N"
t "std_logic"
o 38
suid 103,0
)
declText (MLText
uid 2690,0
va (VaSet
font "courier,8,0"
)
xt "159000,17600,172500,18500"
st "SRAM_WE_N      : std_logic"
)
)
*181 (Net
uid 2715,0
lang 11
decl (Decl
n "delay_samples"
t "std_logic_vector"
b "(18 DOWNTO 0)"
o 39
suid 105,0
)
declText (MLText
uid 2716,0
va (VaSet
font "courier,8,0"
)
xt "159000,34700,186000,35600"
st "SIGNAL delay_samples  : std_logic_vector(18 DOWNTO 0)"
)
)
*182 (Net
uid 2725,0
lang 11
decl (Decl
n "g_feedback_q15"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 40
suid 106,0
)
declText (MLText
uid 2726,0
va (VaSet
font "courier,8,0"
)
xt "159000,35600,186000,36500"
st "SIGNAL g_feedback_q15 : std_logic_vector(15 DOWNTO 0)"
)
)
*183 (Wire
uid 2030,0
shape (OrthoPolyLine
uid 2031,0
va (VaSet
vasetType 3
)
xt "12000,13000,31250,14000"
pts [
"12000,14000"
"23000,14000"
"23000,13000"
"31250,13000"
]
)
start &115
end &108
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2032,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2033,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,13100,18000,14000"
st "fpga_clk"
blo "14000,13800"
tm "WireNameMgr"
)
)
on &116
)
*184 (Wire
uid 2048,0
shape (OrthoPolyLine
uid 2049,0
va (VaSet
vasetType 3
)
xt "12000,11000,31250,11000"
pts [
"31250,11000"
"12000,11000"
]
)
start &107
end &114
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2052,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2053,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "28000,10100,33500,11000"
st "fpga_reset"
blo "28000,10800"
tm "WireNameMgr"
)
)
on &117
)
*185 (Wire
uid 2072,0
shape (OrthoPolyLine
uid 2073,0
va (VaSet
vasetType 3
)
xt "52750,11000,60000,11000"
pts [
"52750,11000"
"60000,11000"
]
)
start &109
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2076,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2077,0
va (VaSet
font "courier,8,0"
)
xt "54750,10100,55750,11000"
st "c0"
blo "54750,10800"
tm "WireNameMgr"
)
)
on &118
)
*186 (Wire
uid 2080,0
shape (OrthoPolyLine
uid 2081,0
va (VaSet
vasetType 3
)
xt "113000,75000,119250,75000"
pts [
"113000,75000"
"119250,75000"
]
)
end &18
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2086,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2087,0
va (VaSet
font "courier,8,0"
)
xt "114750,74100,115750,75000"
st "c0"
blo "114750,74800"
tm "WireNameMgr"
)
)
on &118
)
*187 (Wire
uid 2088,0
shape (OrthoPolyLine
uid 2089,0
va (VaSet
vasetType 3
)
xt "96000,56000,102250,56000"
pts [
"96000,56000"
"102250,56000"
]
)
end &75
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2095,0
va (VaSet
font "courier,8,0"
)
xt "97750,55100,98750,56000"
st "c0"
blo "97750,55800"
tm "WireNameMgr"
)
)
on &118
)
*188 (Wire
uid 2114,0
shape (OrthoPolyLine
uid 2115,0
va (VaSet
vasetType 3
)
xt "113000,77000,119250,77000"
pts [
"113000,77000"
"119250,77000"
]
)
end &13
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2120,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2121,0
va (VaSet
font "courier,8,0"
)
xt "114000,76100,119500,77000"
st "fpga_reset"
blo "114000,76800"
tm "WireNameMgr"
)
)
on &117
)
*189 (Wire
uid 2122,0
shape (OrthoPolyLine
uid 2123,0
va (VaSet
vasetType 3
)
xt "96000,58000,102250,58000"
pts [
"96000,58000"
"102250,58000"
]
)
end &78
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2128,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2129,0
va (VaSet
font "courier,8,0"
)
xt "97000,57100,102500,58000"
st "fpga_reset"
blo "97000,57800"
tm "WireNameMgr"
)
)
on &117
)
*190 (Wire
uid 2132,0
optionalChildren [
*191 (BdJunction
uid 2751,0
ps "OnConnectorStrategy"
shape (Circle
uid 2752,0
va (VaSet
vasetType 1
)
xt "69600,80600,70400,81400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2133,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "39750,50750,70000,81000"
pts [
"39750,81000"
"70000,81000"
"70000,50750"
]
)
start &43
end &97
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2135,0
va (VaSet
font "courier,8,0"
)
xt "41750,80100,46250,81000"
st "scan_code"
blo "41750,80800"
tm "WireNameMgr"
)
)
on &119
)
*192 (Wire
uid 2146,0
shape (OrthoPolyLine
uid 2147,0
va (VaSet
vasetType 3
)
xt "39750,41750,120000,83000"
pts [
"39750,83000"
"83000,83000"
"83000,47000"
"120000,47000"
"120000,41750"
]
)
start &44
end &61
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2148,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2149,0
va (VaSet
font "courier,8,0"
)
xt "41750,82100,47250,83000"
st "scan_ready"
blo "41750,82800"
tm "WireNameMgr"
)
)
on &120
)
*193 (Wire
uid 2190,0
shape (OrthoPolyLine
uid 2191,0
va (VaSet
vasetType 3
)
xt "12000,29000,25250,29000"
pts [
"25250,29000"
"12000,29000"
]
)
start &25
end &125
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2192,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2193,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20250,28100,24250,29000"
st "AUD_BCLK"
blo "20250,28800"
tm "WireNameMgr"
)
)
on &128
)
*194 (Wire
uid 2202,0
shape (OrthoPolyLine
uid 2203,0
va (VaSet
vasetType 3
)
xt "12000,35000,25250,35000"
pts [
"25250,35000"
"12000,35000"
]
)
start &27
end &126
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2204,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2205,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "18250,34100,23750,35000"
st "AUD_ADCDAT"
blo "18250,34800"
tm "WireNameMgr"
)
)
on &131
)
*195 (Wire
uid 2208,0
shape (OrthoPolyLine
uid 2209,0
va (VaSet
vasetType 3
)
xt "12000,33000,25250,33000"
pts [
"25250,33000"
"12000,33000"
]
)
start &26
end &123
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2211,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "19250,32100,25250,33000"
st "AUD_DACLRCK"
blo "19250,32800"
tm "WireNameMgr"
)
)
on &130
)
*196 (Wire
uid 2220,0
shape (OrthoPolyLine
uid 2221,0
va (VaSet
vasetType 3
)
xt "12000,27000,25250,27000"
pts [
"25250,27000"
"12000,27000"
]
)
start &29
end &124
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2222,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2223,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20250,26100,23750,27000"
st "AUD_XCK"
blo "20250,26800"
tm "WireNameMgr"
)
)
on &127
)
*197 (Wire
uid 2228,0
shape (OrthoPolyLine
uid 2229,0
va (VaSet
vasetType 3
)
xt "12000,31000,25250,31000"
pts [
"25250,31000"
"12000,31000"
]
)
start &28
end &122
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2231,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "18250,30100,23750,31000"
st "AUD_DACDAT"
blo "18250,30800"
tm "WireNameMgr"
)
)
on &129
)
*198 (Wire
uid 2236,0
shape (OrthoPolyLine
uid 2237,0
va (VaSet
vasetType 3
)
xt "12000,37000,25250,37000"
pts [
"25250,37000"
"12000,37000"
]
)
start &30
end &121
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2239,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "22250,36100,28250,37000"
st "AUD_ADCLRCK"
blo "22250,36800"
tm "WireNameMgr"
)
)
on &132
)
*199 (Wire
uid 2299,0
shape (OrthoPolyLine
uid 2300,0
va (VaSet
vasetType 3
)
xt "19000,23000,25250,23000"
pts [
"19000,23000"
"25250,23000"
]
)
end &23
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2306,0
va (VaSet
font "courier,8,0"
)
xt "21000,22100,22000,23000"
st "c0"
blo "21000,22800"
tm "WireNameMgr"
)
)
on &118
)
*200 (Wire
uid 2307,0
shape (OrthoPolyLine
uid 2308,0
va (VaSet
vasetType 3
)
xt "19000,25000,25250,25000"
pts [
"19000,25000"
"25250,25000"
]
)
end &24
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2314,0
va (VaSet
font "courier,8,0"
)
xt "20000,24100,25500,25000"
st "fpga_reset"
blo "20000,24800"
tm "WireNameMgr"
)
)
on &117
)
*201 (Wire
uid 2315,0
shape (OrthoPolyLine
uid 2316,0
va (VaSet
vasetType 3
)
xt "55000,37000,61250,37000"
pts [
"55000,37000"
"61250,37000"
]
)
end &101
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2322,0
va (VaSet
font "courier,8,0"
)
xt "56750,36100,57750,37000"
st "c0"
blo "56750,36800"
tm "WireNameMgr"
)
)
on &118
)
*202 (Wire
uid 2323,0
shape (OrthoPolyLine
uid 2324,0
va (VaSet
vasetType 3
)
xt "55000,39000,61250,39000"
pts [
"55000,39000"
"61250,39000"
]
)
end &95
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2330,0
va (VaSet
font "courier,8,0"
)
xt "56000,38100,61500,39000"
st "fpga_reset"
blo "56000,38800"
tm "WireNameMgr"
)
)
on &117
)
*203 (Wire
uid 2333,0
shape (OrthoPolyLine
uid 2334,0
va (VaSet
vasetType 3
)
xt "48750,27000,107250,27000"
pts [
"48750,27000"
"107250,27000"
]
)
start &33
end &53
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2336,0
va (VaSet
font "courier,8,0"
)
xt "50750,26100,56250,27000"
st "data_valid"
blo "50750,26800"
tm "WireNameMgr"
)
)
on &133
)
*204 (Wire
uid 2339,0
shape (OrthoPolyLine
uid 2340,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,23000,107250,23000"
pts [
"48750,23000"
"107250,23000"
]
)
start &32
end &51
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2342,0
va (VaSet
font "courier,8,0"
)
xt "50750,22100,59750,23000"
st "right_in : (15:0)"
blo "50750,22800"
tm "WireNameMgr"
)
)
on &134
)
*205 (Wire
uid 2345,0
shape (OrthoPolyLine
uid 2346,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,25000,107250,25000"
pts [
"48750,25000"
"107250,25000"
]
)
start &31
end &50
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2347,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2348,0
va (VaSet
font "courier,8,0"
)
xt "50750,24100,59250,25000"
st "left_in : (15:0)"
blo "50750,24800"
tm "WireNameMgr"
)
)
on &135
)
*206 (Wire
uid 2351,0
shape (OrthoPolyLine
uid 2352,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,29000,107250,29000"
pts [
"107250,29000"
"48750,29000"
]
)
start &55
end &35
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2354,0
va (VaSet
font "courier,8,0"
)
xt "100250,28100,106250,29000"
st "audio_out_R"
blo "100250,28800"
tm "WireNameMgr"
)
)
on &136
)
*207 (Wire
uid 2357,0
shape (OrthoPolyLine
uid 2358,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,31000,107250,31000"
pts [
"107250,31000"
"48750,31000"
]
)
start &54
end &34
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2360,0
va (VaSet
font "courier,8,0"
)
xt "100250,30100,106250,31000"
st "audio_out_L"
blo "100250,30800"
tm "WireNameMgr"
)
)
on &137
)
*208 (Wire
uid 2363,0
shape (OrthoPolyLine
uid 2364,0
va (VaSet
vasetType 3
)
xt "48750,33000,107250,33000"
pts [
"107250,33000"
"48750,33000"
]
)
start &52
end &36
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2366,0
va (VaSet
font "courier,8,0"
)
xt "98250,32100,105750,33000"
st "audio_in_ready"
blo "98250,32800"
tm "WireNameMgr"
)
)
on &138
)
*209 (Wire
uid 2429,0
shape (OrthoPolyLine
uid 2430,0
va (VaSet
vasetType 3
)
xt "132750,56000,139000,56000"
pts [
"132750,56000"
"139000,56000"
]
)
start &84
end &139
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2432,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,55100,138250,56000"
st "vga_clk"
blo "134750,55800"
tm "WireNameMgr"
)
)
on &147
)
*210 (Wire
uid 2435,0
shape (OrthoPolyLine
uid 2436,0
va (VaSet
vasetType 3
)
xt "132750,58000,139000,58000"
pts [
"132750,58000"
"139000,58000"
]
)
start &88
end &140
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2438,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,57100,138750,58000"
st "vga_sync"
blo "134750,57800"
tm "WireNameMgr"
)
)
on &148
)
*211 (Wire
uid 2441,0
shape (OrthoPolyLine
uid 2442,0
va (VaSet
vasetType 3
)
xt "132750,60000,139000,60000"
pts [
"132750,60000"
"139000,60000"
]
)
start &83
end &141
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2443,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2444,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,59100,140750,60000"
st "vga_blank_n"
blo "134750,59800"
tm "WireNameMgr"
)
)
on &149
)
*212 (Wire
uid 2447,0
shape (OrthoPolyLine
uid 2448,0
va (VaSet
vasetType 3
)
xt "132750,62000,139000,62000"
pts [
"132750,62000"
"139000,62000"
]
)
start &86
end &142
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2450,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,61100,140750,62000"
st "vga_hsync_n"
blo "134750,61800"
tm "WireNameMgr"
)
)
on &150
)
*213 (Wire
uid 2453,0
shape (OrthoPolyLine
uid 2454,0
va (VaSet
vasetType 3
)
xt "132750,64000,139000,64000"
pts [
"132750,64000"
"139000,64000"
]
)
start &89
end &143
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2456,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,63100,140750,64000"
st "vga_vsync_n"
blo "134750,63800"
tm "WireNameMgr"
)
)
on &151
)
*214 (Wire
uid 2459,0
shape (OrthoPolyLine
uid 2460,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132750,66000,139000,66000"
pts [
"132750,66000"
"139000,66000"
]
)
start &87
end &144
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2461,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2462,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,65100,137250,66000"
st "vga_r"
blo "134750,65800"
tm "WireNameMgr"
)
)
on &152
)
*215 (Wire
uid 2465,0
shape (OrthoPolyLine
uid 2466,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132750,68000,139000,68000"
pts [
"132750,68000"
"139000,68000"
]
)
start &85
end &145
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2468,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,67100,137250,68000"
st "vga_g"
blo "134750,67800"
tm "WireNameMgr"
)
)
on &153
)
*216 (Wire
uid 2471,0
shape (OrthoPolyLine
uid 2472,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132750,70000,139000,70000"
pts [
"132750,70000"
"139000,70000"
]
)
start &82
end &146
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2473,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2474,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,69100,137250,70000"
st "vga_b"
blo "134750,69800"
tm "WireNameMgr"
)
)
on &154
)
*217 (Wire
uid 2517,0
shape (OrthoPolyLine
uid 2518,0
va (VaSet
vasetType 3
)
xt "132750,75000,139000,75000"
pts [
"132750,75000"
"139000,75000"
]
)
start &14
end &155
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2520,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,74100,136250,75000"
st "SCL"
blo "134750,74800"
tm "WireNameMgr"
)
)
on &159
)
*218 (Wire
uid 2523,0
shape (OrthoPolyLine
uid 2524,0
va (VaSet
vasetType 3
)
xt "132750,77000,139000,77000"
pts [
"132750,77000"
"139000,77000"
]
)
start &15
end &156
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2525,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2526,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,76100,136250,77000"
st "SDA"
blo "134750,76800"
tm "WireNameMgr"
)
)
on &160
)
*219 (Wire
uid 2529,0
shape (OrthoPolyLine
uid 2530,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132750,79000,139000,79000"
pts [
"132750,79000"
"139000,79000"
]
)
start &16
end &157
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2531,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2532,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,78100,136750,79000"
st "HEX6"
blo "134750,78800"
tm "WireNameMgr"
)
)
on &161
)
*220 (Wire
uid 2535,0
shape (OrthoPolyLine
uid 2536,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132750,81000,139000,81000"
pts [
"132750,81000"
"139000,81000"
]
)
start &17
end &158
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2537,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2538,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,80100,136750,81000"
st "HEX7"
blo "134750,80800"
tm "WireNameMgr"
)
)
on &162
)
*221 (Wire
uid 2565,0
shape (OrthoPolyLine
uid 2566,0
va (VaSet
vasetType 3
)
xt "18000,81000,25250,81000"
pts [
"18000,81000"
"25250,81000"
]
)
end &45
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2572,0
va (VaSet
font "courier,8,0"
)
xt "19750,80100,20750,81000"
st "c0"
blo "19750,80800"
tm "WireNameMgr"
)
)
on &118
)
*222 (Wire
uid 2575,0
shape (OrthoPolyLine
uid 2576,0
va (VaSet
vasetType 3
)
xt "19000,83000,25250,83000"
pts [
"25250,83000"
"19000,83000"
]
)
start &41
end &163
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2578,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "21250,82100,24250,83000"
st "kb_clk"
blo "21250,82800"
tm "WireNameMgr"
)
)
on &165
)
*223 (Wire
uid 2581,0
shape (OrthoPolyLine
uid 2582,0
va (VaSet
vasetType 3
)
xt "19000,85000,25250,85000"
pts [
"25250,85000"
"19000,85000"
]
)
start &42
end &164
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2584,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20250,84100,23750,85000"
st "kb_data"
blo "20250,84800"
tm "WireNameMgr"
)
)
on &166
)
*224 (Wire
uid 2589,0
shape (OrthoPolyLine
uid 2590,0
va (VaSet
vasetType 3
)
xt "100000,19000,107250,19000"
pts [
"100000,19000"
"107250,19000"
]
)
end &62
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2596,0
va (VaSet
font "courier,8,0"
)
xt "101000,18100,106500,19000"
st "fpga_reset"
blo "101000,18800"
tm "WireNameMgr"
)
)
on &117
)
*225 (Wire
uid 2597,0
shape (OrthoPolyLine
uid 2598,0
va (VaSet
vasetType 3
)
xt "100000,17000,107250,17000"
pts [
"100000,17000"
"107250,17000"
]
)
end &57
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2604,0
va (VaSet
font "courier,8,0"
)
xt "101750,16100,102750,17000"
st "c0"
blo "101750,16800"
tm "WireNameMgr"
)
)
on &118
)
*226 (Wire
uid 2655,0
shape (OrthoPolyLine
uid 2656,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132750,23000,139000,23000"
pts [
"132750,23000"
"139000,23000"
]
)
start &63
end &167
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2658,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,22100,139250,23000"
st "SRAM_ADDR"
blo "134750,22800"
tm "WireNameMgr"
)
)
on &174
)
*227 (Wire
uid 2661,0
shape (OrthoPolyLine
uid 2662,0
va (VaSet
vasetType 3
)
xt "132750,24000,139000,24000"
pts [
"132750,24000"
"139000,24000"
]
)
start &64
end &168
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2663,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2664,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,23100,139250,24000"
st "SRAM_CE_N"
blo "134750,23800"
tm "WireNameMgr"
)
)
on &175
)
*228 (Wire
uid 2667,0
shape (OrthoPolyLine
uid 2668,0
va (VaSet
vasetType 3
)
xt "132750,27000,139000,27000"
pts [
"132750,27000"
"139000,27000"
]
)
start &67
end &171
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2669,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2670,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,26100,139250,27000"
st "SRAM_OE_N"
blo "134750,26800"
tm "WireNameMgr"
)
)
on &176
)
*229 (Wire
uid 2673,0
shape (OrthoPolyLine
uid 2674,0
va (VaSet
vasetType 3
)
xt "132750,26000,139000,26000"
pts [
"132750,26000"
"139000,26000"
]
)
start &66
end &169
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2675,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2676,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,25100,139250,26000"
st "SRAM_LB_N"
blo "134750,25800"
tm "WireNameMgr"
)
)
on &177
)
*230 (Wire
uid 2679,0
shape (OrthoPolyLine
uid 2680,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132750,25000,139000,25000"
pts [
"132750,25000"
"139000,25000"
]
)
start &65
end &170
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2681,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2682,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,24100,138250,25000"
st "SRAM_DQ"
blo "134750,24800"
tm "WireNameMgr"
)
)
on &178
)
*231 (Wire
uid 2685,0
shape (OrthoPolyLine
uid 2686,0
va (VaSet
vasetType 3
)
xt "132750,28000,139000,28000"
pts [
"132750,28000"
"139000,28000"
]
)
start &68
end &172
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2687,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2688,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,27100,139250,28000"
st "SRAM_UB_N"
blo "134750,27800"
tm "WireNameMgr"
)
)
on &179
)
*232 (Wire
uid 2691,0
shape (OrthoPolyLine
uid 2692,0
va (VaSet
vasetType 3
)
xt "132750,29000,139000,29000"
pts [
"132750,29000"
"139000,29000"
]
)
start &69
end &173
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2694,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,28100,139250,29000"
st "SRAM_WE_N"
blo "134750,28800"
tm "WireNameMgr"
)
)
on &180
)
*233 (Wire
uid 2717,0
optionalChildren [
*234 (Ripper
uid 2739,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"89000,67000"
"90000,68000"
]
uid 2740,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "89000,67000,90000,68000"
)
)
]
shape (OrthoPolyLine
uid 2718,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,41750,124000,67000"
pts [
"124000,41750"
"124000,51000"
"87000,51000"
"87000,67000"
"92000,67000"
]
)
start &58
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2722,0
va (VaSet
font "courier,8,0"
)
xt "113000,50100,120000,51000"
st "delay_samples"
blo "113000,50800"
tm "WireNameMgr"
)
)
on &181
)
*235 (Wire
uid 2727,0
optionalChildren [
*236 (Ripper
uid 2745,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"89000,69000"
"90000,70000"
]
uid 2746,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "89000,69000,90000,70000"
)
)
]
shape (OrthoPolyLine
uid 2728,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "85000,41750,122000,69000"
pts [
"122000,41750"
"122000,49000"
"85000,49000"
"85000,69000"
"92000,69000"
]
)
start &59
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2731,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2732,0
va (VaSet
font "courier,8,0"
)
xt "113000,48100,120500,49000"
st "g_feedback_q15"
blo "113000,48800"
tm "WireNameMgr"
)
)
on &182
)
*237 (Wire
uid 2735,0
shape (OrthoPolyLine
uid 2736,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,68000,102250,68000"
pts [
"90000,68000"
"102250,68000"
]
)
start &234
end &76
sat 32
eat 32
sty 1
sl "(18 DOWNTO 11)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2738,0
va (VaSet
font "courier,8,0"
)
xt "91000,67100,101500,68000"
st "delay_samples(18:11)"
blo "91000,67800"
tm "WireNameMgr"
)
)
on &181
)
*238 (Wire
uid 2741,0
shape (OrthoPolyLine
uid 2742,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,70000,102250,70000"
pts [
"90000,70000"
"102250,70000"
]
)
start &236
end &77
sat 32
eat 32
sty 1
sl "(15 DOWNTO 8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2744,0
va (VaSet
font "courier,8,0"
)
xt "91000,69100,101500,70000"
st "g_feedback_q15(15:8)"
blo "91000,69800"
tm "WireNameMgr"
)
)
on &182
)
*239 (Wire
uid 2747,0
shape (OrthoPolyLine
uid 2748,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70000,41750,118000,81000"
pts [
"70000,81000"
"81000,81000"
"81000,45000"
"118000,45000"
"118000,41750"
]
)
start &191
end &60
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2750,0
va (VaSet
font "courier,8,0"
)
xt "113000,44100,117500,45000"
st "scan_code"
blo "113000,44800"
tm "WireNameMgr"
)
)
on &119
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *240 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*241 (Text
uid 42,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*242 (MLText
uid 43,0
va (VaSet
font "courier,8,0"
)
xt "0,900,14500,5400"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
LIBRARY altera_mf;
USE altera_mf.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*243 (Text
uid 45,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,30000,900"
st "Compiler Directives"
blo "20000,700"
)
*244 (Text
uid 46,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,900,31500,1800"
st "Pre-module directives:"
blo "20000,1600"
)
*245 (MLText
uid 47,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,1800,30100,3600"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*246 (Text
uid 48,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,3600,32000,4500"
st "Post-module directives:"
blo "20000,4300"
)
*247 (MLText
uid 49,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*248 (Text
uid 50,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,4500,31500,5400"
st "End-module directives:"
blo "20000,5200"
)
*249 (MLText
uid 51,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,5400,20000,5400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,41,1928,1170"
viewArea "-6763,-1182,177250,104735"
cachedDiagramExtent "0,0,207000,102000"
hasePageBreakOrigin 1
pageBreakOrigin "-69000,0"
lastUid 2752,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*250 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,3650,6250,4550"
st "<library>"
blo "1750,4350"
tm "BdLibraryNameMgr"
)
*251 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,4550,5250,5450"
st "<block>"
blo "1750,5250"
tm "BlkNameMgr"
)
*252 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,5450,3250,6350"
st "U_0"
blo "1750,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "1750,13650,1750,13650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*253 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
)
*254 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "MWComponent"
blo "1000,5250"
)
*255 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*256 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
tm "BdLibraryNameMgr"
)
*257 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "SaComponent"
blo "1000,5250"
tm "CptNameMgr"
)
*258 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*259 (Text
va (VaSet
font "courier,8,1"
)
xt "500,3650,4000,4550"
st "Library"
blo "500,4350"
)
*260 (Text
va (VaSet
font "courier,8,1"
)
xt "500,4550,7500,5450"
st "VhdlComponent"
blo "500,5250"
)
*261 (Text
va (VaSet
font "courier,8,1"
)
xt "500,5450,2000,6350"
st "U_0"
blo "500,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6500,1650,-6500,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-750,0,8750,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*262 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,3650,3250,4550"
st "Library"
blo "-250,4350"
)
*263 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,4550,8250,5450"
st "VerilogComponent"
blo "-250,5250"
)
*264 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,5450,1250,6350"
st "U_0"
blo "-250,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-7250,1650,-7250,1650"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*265 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,4100,4750,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*266 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,5000,3750,5900"
st "1"
blo "3250,5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,8,1"
)
xt "-250,-450,250,450"
st "G"
blo "-250,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2000,900"
st "sig0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2500,900"
st "dbus0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,3500,900"
st "bundle0"
blo "0,700"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,8,0"
)
xt "0,900,1000,1800"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,8,0"
)
)
second (MLText
va (VaSet
font "courier,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,14500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*267 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*268 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,9000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*269 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*270 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "157000,1400,163500,2300"
st "Declarations"
blo "157000,2100"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "157000,2300,160000,3200"
st "Ports:"
blo "157000,3000"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "157000,1400,161500,2300"
st "Pre User:"
blo "157000,2100"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "157000,1400,157000,1400"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "157000,29300,165500,30200"
st "Diagram Signals:"
blo "157000,30000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "157000,1400,162500,2300"
st "Post User:"
blo "157000,2100"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "157000,1400,157000,1400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 106,0
usingSuid 1
emptyRow *271 (LEmptyRow
)
uid 54,0
optionalChildren [
*272 (RefLabelRowHdr
)
*273 (TitleRowHdr
)
*274 (FilterRowHdr
)
*275 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*276 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*277 (GroupColHdr
tm "GroupColHdrMgr"
)
*278 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*279 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*280 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*281 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*282 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*283 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*284 (LeafLogPort
port (LogicalPort
decl (Decl
n "fpga_clk"
t "STD_LOGIC"
o 1
suid 56,0
i "'0'"
)
)
uid 2056,0
)
*285 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "fpga_reset"
t "std_logic"
o 2
suid 59,0
)
)
uid 2058,0
)
*286 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "c0"
t "STD_LOGIC"
o 3
suid 61,0
)
)
uid 2078,0
)
*287 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "scan_code"
t "std_logic_vector"
b "(7 downto 0)"
o 4
suid 63,0
)
)
uid 2142,0
)
*288 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "scan_ready"
t "std_logic"
o 5
suid 64,0
)
)
uid 2150,0
)
*289 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "AUD_XCK"
t "std_logic"
o 9
suid 71,0
)
)
uid 2254,0
)
*290 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "AUD_BCLK"
t "std_logic"
o 6
suid 72,0
)
)
uid 2256,0
)
*291 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "AUD_DACDAT"
t "std_logic"
o 10
suid 73,0
)
)
uid 2258,0
)
*292 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "AUD_DACLRCK"
t "std_logic"
o 8
suid 74,0
)
)
uid 2260,0
)
*293 (LeafLogPort
port (LogicalPort
decl (Decl
n "AUD_ADCDAT"
t "std_logic"
o 7
suid 75,0
)
)
uid 2262,0
)
*294 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "AUD_ADCLRCK"
t "std_logic"
o 11
suid 76,0
)
)
uid 2264,0
)
*295 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_valid"
t "std_logic"
o 12
suid 77,0
)
)
uid 2367,0
)
*296 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "right_in"
t "std_logic_vector"
b "(15 downto 0)"
o 13
suid 78,0
)
)
uid 2369,0
)
*297 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "left_in"
t "std_logic_vector"
b "(15 downto 0)"
o 14
suid 79,0
)
)
uid 2371,0
)
*298 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "audio_out_R"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 15
suid 80,0
)
)
uid 2373,0
)
*299 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "audio_out_L"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 16
suid 81,0
)
)
uid 2375,0
)
*300 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "audio_in_ready"
t "std_logic"
o 17
suid 82,0
)
)
uid 2377,0
)
*301 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_clk"
t "std_logic"
o 18
suid 83,0
)
)
uid 2475,0
)
*302 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_sync"
t "std_logic"
o 19
suid 84,0
)
)
uid 2477,0
)
*303 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_blank_n"
t "std_logic"
o 20
suid 85,0
)
)
uid 2479,0
)
*304 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_hsync_n"
t "std_logic"
o 21
suid 86,0
)
)
uid 2481,0
)
*305 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_vsync_n"
t "std_logic"
o 22
suid 87,0
)
)
uid 2483,0
)
*306 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_r"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 23
suid 88,0
)
)
uid 2485,0
)
*307 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_g"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 24
suid 89,0
)
)
uid 2487,0
)
*308 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_b"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 25
suid 90,0
)
)
uid 2489,0
)
*309 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SCL"
t "std_logic"
o 26
suid 91,0
)
)
uid 2539,0
)
*310 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SDA"
t "std_logic"
o 27
suid 92,0
)
)
uid 2541,0
)
*311 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "HEX6"
t "std_logic_vector"
b "(0 to 6)"
o 28
suid 93,0
)
)
uid 2543,0
)
*312 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "HEX7"
t "std_logic_vector"
b "(0 to 6)"
o 29
suid 94,0
)
)
uid 2545,0
)
*313 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "kb_clk"
t "std_logic"
o 30
suid 95,0
)
)
uid 2585,0
)
*314 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "kb_data"
t "std_logic"
o 31
suid 96,0
)
)
uid 2587,0
)
*315 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_ADDR"
t "std_logic_vector"
b "(G_ADDR_WIDTH-1 DOWNTO 0)"
o 32
suid 97,0
)
)
uid 2695,0
)
*316 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_CE_N"
t "std_logic"
o 33
suid 98,0
)
)
uid 2697,0
)
*317 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_OE_N"
t "std_logic"
o 34
suid 99,0
)
)
uid 2699,0
)
*318 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_LB_N"
t "std_logic"
o 35
suid 100,0
)
)
uid 2701,0
)
*319 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "SRAM_DQ"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 36
suid 101,0
)
)
uid 2703,0
)
*320 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_UB_N"
t "std_logic"
o 37
suid 102,0
)
)
uid 2705,0
)
*321 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_WE_N"
t "std_logic"
o 38
suid 103,0
)
)
uid 2707,0
)
*322 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "delay_samples"
t "std_logic_vector"
b "(18 DOWNTO 0)"
o 39
suid 105,0
)
)
uid 2723,0
)
*323 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "g_feedback_q15"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 40
suid 106,0
)
)
uid 2733,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*324 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *325 (MRCItem
litem &271
pos 40
dimension 20
)
uid 69,0
optionalChildren [
*326 (MRCItem
litem &272
pos 0
dimension 20
uid 70,0
)
*327 (MRCItem
litem &273
pos 1
dimension 23
uid 71,0
)
*328 (MRCItem
litem &274
pos 2
hidden 1
dimension 20
uid 72,0
)
*329 (MRCItem
litem &284
pos 0
dimension 20
uid 2057,0
)
*330 (MRCItem
litem &285
pos 1
dimension 20
uid 2059,0
)
*331 (MRCItem
litem &286
pos 2
dimension 20
uid 2079,0
)
*332 (MRCItem
litem &287
pos 3
dimension 20
uid 2143,0
)
*333 (MRCItem
litem &288
pos 4
dimension 20
uid 2151,0
)
*334 (MRCItem
litem &289
pos 5
dimension 20
uid 2255,0
)
*335 (MRCItem
litem &290
pos 6
dimension 20
uid 2257,0
)
*336 (MRCItem
litem &291
pos 7
dimension 20
uid 2259,0
)
*337 (MRCItem
litem &292
pos 8
dimension 20
uid 2261,0
)
*338 (MRCItem
litem &293
pos 9
dimension 20
uid 2263,0
)
*339 (MRCItem
litem &294
pos 10
dimension 20
uid 2265,0
)
*340 (MRCItem
litem &295
pos 11
dimension 20
uid 2368,0
)
*341 (MRCItem
litem &296
pos 12
dimension 20
uid 2370,0
)
*342 (MRCItem
litem &297
pos 13
dimension 20
uid 2372,0
)
*343 (MRCItem
litem &298
pos 14
dimension 20
uid 2374,0
)
*344 (MRCItem
litem &299
pos 15
dimension 20
uid 2376,0
)
*345 (MRCItem
litem &300
pos 16
dimension 20
uid 2378,0
)
*346 (MRCItem
litem &301
pos 17
dimension 20
uid 2476,0
)
*347 (MRCItem
litem &302
pos 18
dimension 20
uid 2478,0
)
*348 (MRCItem
litem &303
pos 19
dimension 20
uid 2480,0
)
*349 (MRCItem
litem &304
pos 20
dimension 20
uid 2482,0
)
*350 (MRCItem
litem &305
pos 21
dimension 20
uid 2484,0
)
*351 (MRCItem
litem &306
pos 22
dimension 20
uid 2486,0
)
*352 (MRCItem
litem &307
pos 23
dimension 20
uid 2488,0
)
*353 (MRCItem
litem &308
pos 24
dimension 20
uid 2490,0
)
*354 (MRCItem
litem &309
pos 25
dimension 20
uid 2540,0
)
*355 (MRCItem
litem &310
pos 26
dimension 20
uid 2542,0
)
*356 (MRCItem
litem &311
pos 27
dimension 20
uid 2544,0
)
*357 (MRCItem
litem &312
pos 28
dimension 20
uid 2546,0
)
*358 (MRCItem
litem &313
pos 29
dimension 20
uid 2586,0
)
*359 (MRCItem
litem &314
pos 30
dimension 20
uid 2588,0
)
*360 (MRCItem
litem &315
pos 31
dimension 20
uid 2696,0
)
*361 (MRCItem
litem &316
pos 32
dimension 20
uid 2698,0
)
*362 (MRCItem
litem &317
pos 33
dimension 20
uid 2700,0
)
*363 (MRCItem
litem &318
pos 34
dimension 20
uid 2702,0
)
*364 (MRCItem
litem &319
pos 35
dimension 20
uid 2704,0
)
*365 (MRCItem
litem &320
pos 36
dimension 20
uid 2706,0
)
*366 (MRCItem
litem &321
pos 37
dimension 20
uid 2708,0
)
*367 (MRCItem
litem &322
pos 38
dimension 20
uid 2724,0
)
*368 (MRCItem
litem &323
pos 39
dimension 20
uid 2734,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*369 (MRCItem
litem &275
pos 0
dimension 20
uid 74,0
)
*370 (MRCItem
litem &277
pos 1
dimension 50
uid 75,0
)
*371 (MRCItem
litem &278
pos 2
dimension 100
uid 76,0
)
*372 (MRCItem
litem &279
pos 3
dimension 50
uid 77,0
)
*373 (MRCItem
litem &280
pos 4
dimension 100
uid 78,0
)
*374 (MRCItem
litem &281
pos 5
dimension 100
uid 79,0
)
*375 (MRCItem
litem &282
pos 6
dimension 50
uid 80,0
)
*376 (MRCItem
litem &283
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *377 (LEmptyRow
)
uid 83,0
optionalChildren [
*378 (RefLabelRowHdr
)
*379 (TitleRowHdr
)
*380 (FilterRowHdr
)
*381 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*382 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*383 (GroupColHdr
tm "GroupColHdrMgr"
)
*384 (NameColHdr
tm "GenericNameColHdrMgr"
)
*385 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*386 (InitColHdr
tm "GenericValueColHdrMgr"
)
*387 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*388 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*389 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *390 (MRCItem
litem &377
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*391 (MRCItem
litem &378
pos 0
dimension 20
uid 98,0
)
*392 (MRCItem
litem &379
pos 1
dimension 23
uid 99,0
)
*393 (MRCItem
litem &380
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*394 (MRCItem
litem &381
pos 0
dimension 20
uid 102,0
)
*395 (MRCItem
litem &383
pos 1
dimension 50
uid 103,0
)
*396 (MRCItem
litem &384
pos 2
dimension 100
uid 104,0
)
*397 (MRCItem
litem &385
pos 3
dimension 100
uid 105,0
)
*398 (MRCItem
litem &386
pos 4
dimension 50
uid 106,0
)
*399 (MRCItem
litem &387
pos 5
dimension 50
uid 107,0
)
*400 (MRCItem
litem &388
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
