********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : May 29 2020
DATE   : 2020-06-04.17:08:43
COMMAND: -cd generic/class class_test_46.sv -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l class_test_46.sv.log

[ERR:PP0102] class_test_46.sv:8:1: Unknown macro "uvm_component_utils".

[ERR:PP0102] class_test_46.sv:9:1: Unknown macro "uvm_component_utils_begin".

[ERR:PP0102] class_test_46.sv:10:3: Unknown macro "uvm_field_object".

[ERR:PP0102] class_test_46.sv:11:3: Unknown macro "uvm_field_event".

[ERR:PP0102] class_test_46.sv:12:3: Unknown macro "uvm_field_string".

[ERR:PP0102] class_test_46.sv:13:1: Unknown macro "uvm_component_utils_end".

[ERR:PA0203] class_test_46.sv:8: Unknown macro "uvm_component_utils".

[ERR:PA0203] class_test_46.sv:9: Unknown macro "uvm_component_utils_begin".

[ERR:PA0203] class_test_46.sv:10: Unknown macro "uvm_field_object".

[ERR:PA0203] class_test_46.sv:11: Unknown macro "uvm_field_event".

[ERR:PA0203] class_test_46.sv:12: Unknown macro "uvm_field_string".

[ERR:PA0203] class_test_46.sv:13: Unknown macro "uvm_component_utils_end".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 12
[WARNING] : 0
[   NOTE] : 0

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

