INFO: [VRFC 10-163] Analyzing VHDL file "D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/ip/output_image/output_image_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_image_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'output_image_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'output_image_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'output_image_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'output_image_blk_mem_gen_v8_4_4_synth'
INFO: [VRFC 10-3107] analyzing entity 'output_image_blk_mem_gen_v8_4_4'
INFO: [VRFC 10-3107] analyzing entity 'output_image'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/ip/padded_image/padded_image_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'padded_image_blk_mem_gen_prim_wrapper_init'
INFO: [VRFC 10-3107] analyzing entity 'padded_image_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'padded_image_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'padded_image_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'padded_image_blk_mem_gen_v8_4_4_synth'
INFO: [VRFC 10-3107] analyzing entity 'padded_image_blk_mem_gen_v8_4_4'
INFO: [VRFC 10-3107] analyzing entity 'padded_image'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART_comms.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/baud_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'baud_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'convolve'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'padding'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sim_1/new/tb_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_main'
