
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M100_W9/run.tcl
# read_verilog -sv runs/M100_W9/sum_signed.sv
# read_xdc runs/M100_W9/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2566410
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.199 ; gain = 241.801 ; free physical = 138154 ; free virtual = 209448
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.712; parent = 2372.593; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.281; parent = 3039.203; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W9/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W9/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3108.168 ; gain = 310.770 ; free physical = 138096 ; free virtual = 209392
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.712; parent = 2372.593; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4081.250; parent = 3108.172; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3125.980 ; gain = 328.582 ; free physical = 138107 ; free virtual = 209403
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.712; parent = 2372.593; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4099.062; parent = 3125.984; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3125.980 ; gain = 328.582 ; free physical = 138107 ; free virtual = 209402
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.712; parent = 2372.593; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4099.062; parent = 3125.984; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3125.980 ; gain = 0.000 ; free physical = 138121 ; free virtual = 209416
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W9/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W9/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.699 ; gain = 0.000 ; free physical = 138396 ; free virtual = 209690
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3291.699 ; gain = 0.000 ; free physical = 138395 ; free virtual = 209690
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3291.699 ; gain = 494.301 ; free physical = 137897 ; free virtual = 209192
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.712; parent = 2372.593; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4232.766; parent = 3259.688; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3291.699 ; gain = 494.301 ; free physical = 137896 ; free virtual = 209191
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.712; parent = 2372.593; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4232.766; parent = 3259.688; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3291.699 ; gain = 494.301 ; free physical = 137896 ; free virtual = 209192
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.712; parent = 2372.593; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4232.766; parent = 3259.688; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3291.699 ; gain = 494.301 ; free physical = 137896 ; free virtual = 209193
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.712; parent = 2372.593; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4232.766; parent = 3259.688; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 12    
	   2 Input   11 Bit       Adders := 25    
	   2 Input   10 Bit       Adders := 50    
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 12    
	               11 Bit    Registers := 28    
	               10 Bit    Registers := 50    
	                1 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3291.699 ; gain = 494.301 ; free physical = 137942 ; free virtual = 209241
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.712; parent = 2372.593; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4232.766; parent = 3259.688; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3670.105 ; gain = 872.707 ; free physical = 137751 ; free virtual = 209050
Synthesis current peak Physical Memory [PSS] (MB): peak = 3205.677; parent = 2951.589; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4643.188; parent = 3670.109; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3674.105 ; gain = 876.707 ; free physical = 137757 ; free virtual = 209057
Synthesis current peak Physical Memory [PSS] (MB): peak = 3210.122; parent = 2956.034; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4647.188; parent = 3674.109; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3693.137 ; gain = 895.738 ; free physical = 137740 ; free virtual = 209040
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.763; parent = 2957.675; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4666.219; parent = 3693.141; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3702.043 ; gain = 904.645 ; free physical = 137877 ; free virtual = 209177
Synthesis current peak Physical Memory [PSS] (MB): peak = 3212.454; parent = 2958.370; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4675.125; parent = 3702.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3702.043 ; gain = 904.645 ; free physical = 137843 ; free virtual = 209138
Synthesis current peak Physical Memory [PSS] (MB): peak = 3212.470; parent = 2958.386; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4675.125; parent = 3702.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3702.043 ; gain = 904.645 ; free physical = 137810 ; free virtual = 209109
Synthesis current peak Physical Memory [PSS] (MB): peak = 3212.712; parent = 2958.628; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4675.125; parent = 3702.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3702.043 ; gain = 904.645 ; free physical = 137798 ; free virtual = 209098
Synthesis current peak Physical Memory [PSS] (MB): peak = 3212.774; parent = 2958.690; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4675.125; parent = 3702.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3702.043 ; gain = 904.645 ; free physical = 137798 ; free virtual = 209098
Synthesis current peak Physical Memory [PSS] (MB): peak = 3212.778; parent = 2958.690; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4675.125; parent = 3702.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3702.043 ; gain = 904.645 ; free physical = 137808 ; free virtual = 209108
Synthesis current peak Physical Memory [PSS] (MB): peak = 3212.810; parent = 2958.722; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4675.125; parent = 3702.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sum_signed  | vld_layer7_reg         | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|sum_signed  | reduce_layer53_reg[10] | 4      | 11    | YES          | NO                 | YES               | 11     | 0       | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   198|
|3     |LUT1   |    99|
|4     |LUT2   |   998|
|5     |SRL16E |    12|
|6     |FDRE   |  1104|
|7     |IBUF   |   903|
|8     |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3702.043 ; gain = 904.645 ; free physical = 137808 ; free virtual = 209108
Synthesis current peak Physical Memory [PSS] (MB): peak = 3212.825; parent = 2958.737; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4675.125; parent = 3702.047; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 3702.043 ; gain = 738.926 ; free physical = 137851 ; free virtual = 209151
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3702.051 ; gain = 904.645 ; free physical = 137868 ; free virtual = 209168
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3715.980 ; gain = 0.000 ; free physical = 137930 ; free virtual = 209230
INFO: [Netlist 29-17] Analyzing 1102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W9/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W9/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3764.574 ; gain = 0.000 ; free physical = 137626 ; free virtual = 208926
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 904 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 903 instances

Synth Design complete, checksum: 6e3e0e3c
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 3764.574 ; gain = 2059.996 ; free physical = 137759 ; free virtual = 209060
# report_utilization -file runs/M100_W9/util.rpt
# report_timing_summary -file runs/M100_W9/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4514.562 ; gain = 749.988 ; free physical = 137436 ; free virtual = 208738
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 17:30:20 2025...
