Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Politechnika-Wroclawska/semestr-6/ucisw-2/ucisw-projekt/rs232/test_rs232_transmitter_isim_beh.exe -prj D:/Politechnika-Wroclawska/semestr-6/ucisw-2/ucisw-projekt/rs232/test_rs232_transmitter_beh.prj work.test_rs232_transmitter 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Politechnika-Wroclawska/semestr-6/ucisw-2/ucisw-projekt/rs232/modulo10_counter.vhd" into library work
Parsing VHDL file "D:/Politechnika-Wroclawska/semestr-6/ucisw-2/ucisw-projekt/rs232/divider_50MHz_to_115200Hz.vhd" into library work
Parsing VHDL file "D:/Politechnika-Wroclawska/semestr-6/ucisw-2/ucisw-projekt/rs232/rs232_transmitter.vhd" into library work
Parsing VHDL file "D:/Politechnika-Wroclawska/semestr-6/ucisw-2/ucisw-projekt/rs232/test_rs232_transmitter.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity modulo10_counter [modulo10_counter_default]
Compiling architecture behavioral of entity divider_50MHz_to_115200Hz [divider_50mhz_to_115200hz_defaul...]
Compiling architecture behavioral of entity rs232_transmitter [rs232_transmitter_default]
Compiling architecture behavior of entity test_rs232_transmitter
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable D:/Politechnika-Wroclawska/semestr-6/ucisw-2/ucisw-projekt/rs232/test_rs232_transmitter_isim_beh.exe
Fuse Memory Usage: 35448 KB
Fuse CPU Usage: 374 ms
