
*** Running vivado
    with args -log design_1_custom_IO_v1_0_S00_A_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_custom_IO_v1_0_S00_A_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_custom_IO_v1_0_S00_A_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/fpga/projects/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/fpga/projects/UIO_wIRQ/ip_repo/custom_IO_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/fpga/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_custom_IO_v1_0_S00_A_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_custom_IO_v1_0_S00_A_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29584 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1694.980 ; gain = 152.531 ; free physical = 14448 ; free virtual = 114888
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_custom_IO_v1_0_S00_A_0_0' [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/ip/design_1_custom_IO_v1_0_S00_A_0_0/synth/design_1_custom_IO_v1_0_S00_A_0_0.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'custom_IO_v1_0_S00_AXI' declared at '/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/imports/ip_repo/custom_IO.vhd:5' bound to instance 'U0' of component 'custom_IO_v1_0_S00_AXI' [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/ip/design_1_custom_IO_v1_0_S00_A_0_0/synth/design_1_custom_IO_v1_0_S00_A_0_0.vhd:160]
INFO: [Synth 8-638] synthesizing module 'custom_IO_v1_0_S00_AXI' [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/imports/ip_repo/custom_IO.vhd:91]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/imports/ip_repo/custom_IO.vhd:135]
INFO: [Synth 8-226] default block is never used [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/imports/ip_repo/custom_IO.vhd:280]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/imports/ip_repo/custom_IO.vhd:225]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/imports/ip_repo/custom_IO.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/imports/ip_repo/custom_IO.vhd:274]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/imports/ip_repo/custom_IO.vhd:275]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/imports/ip_repo/custom_IO.vhd:276]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/imports/ip_repo/custom_IO.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'custom_IO_v1_0_S00_AXI' (1#1) [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/imports/ip_repo/custom_IO.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'design_1_custom_IO_v1_0_S00_A_0_0' (2#1) [/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/ip/design_1_custom_IO_v1_0_S00_A_0_0/synth/design_1_custom_IO_v1_0_S00_A_0_0.vhd:86]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WDATA[0]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design custom_IO_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1750.699 ; gain = 208.250 ; free physical = 14475 ; free virtual = 114915
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1756.637 ; gain = 214.188 ; free physical = 14471 ; free virtual = 114911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1756.637 ; gain = 214.188 ; free physical = 14471 ; free virtual = 114911
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1912.418 ; gain = 0.000 ; free physical = 14390 ; free virtual = 114830
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1912.418 ; gain = 0.000 ; free physical = 14388 ; free virtual = 114828
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1912.418 ; gain = 369.969 ; free physical = 14446 ; free virtual = 114886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1912.418 ; gain = 369.969 ; free physical = 14446 ; free virtual = 114886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1912.418 ; gain = 369.969 ; free physical = 14448 ; free virtual = 114888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1912.418 ; gain = 369.969 ; free physical = 14439 ; free virtual = 114880
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module custom_IO_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_custom_IO_v1_0_S00_A_0_0 has port S_AXI_RDATA[1] driven by constant 0
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WDATA[0]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design design_1_custom_IO_v1_0_S00_A_0_0 has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'U0/axi_rresp_reg[0]' (FDRE) to 'U0/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/axi_bresp_reg[0]' (FDRE) to 'U0/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1912.418 ; gain = 369.969 ; free physical = 14427 ; free virtual = 114870
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1912.418 ; gain = 369.969 ; free physical = 14312 ; free virtual = 114755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1912.418 ; gain = 369.969 ; free physical = 14312 ; free virtual = 114755
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1912.418 ; gain = 369.969 ; free physical = 14311 ; free virtual = 114754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1912.418 ; gain = 369.969 ; free physical = 14311 ; free virtual = 114754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1912.418 ; gain = 369.969 ; free physical = 14311 ; free virtual = 114754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1912.418 ; gain = 369.969 ; free physical = 14311 ; free virtual = 114754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1912.418 ; gain = 369.969 ; free physical = 14311 ; free virtual = 114754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1912.418 ; gain = 369.969 ; free physical = 14311 ; free virtual = 114754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1912.418 ; gain = 369.969 ; free physical = 14311 ; free virtual = 114754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT4 |     5|
|4     |LUT5 |     2|
|5     |LUT6 |     3|
|6     |FDRE |    20|
|7     |FDSE |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+-----------------------+------+
|      |Instance |Module                 |Cells |
+------+---------+-----------------------+------+
|1     |top      |                       |    36|
|2     |  U0     |custom_IO_v1_0_S00_AXI |    36|
+------+---------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1912.418 ; gain = 369.969 ; free physical = 14311 ; free virtual = 114754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1912.418 ; gain = 214.188 ; free physical = 14367 ; free virtual = 114810
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1912.418 ; gain = 369.969 ; free physical = 14367 ; free virtual = 114810
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1919.355 ; gain = 0.000 ; free physical = 14311 ; free virtual = 114754
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1919.355 ; gain = 530.734 ; free physical = 14409 ; free virtual = 114852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1919.355 ; gain = 0.000 ; free physical = 14409 ; free virtual = 114852
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/fpga/projects/UIO_wIRQ/UIO_wIRQ.runs/design_1_custom_IO_v1_0_S00_A_0_0_synth_1/design_1_custom_IO_v1_0_S00_A_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1943.367 ; gain = 0.000 ; free physical = 14409 ; free virtual = 114852
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/fpga/projects/UIO_wIRQ/UIO_wIRQ.runs/design_1_custom_IO_v1_0_S00_A_0_0_synth_1/design_1_custom_IO_v1_0_S00_A_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_custom_IO_v1_0_S00_A_0_0_utilization_synth.rpt -pb design_1_custom_IO_v1_0_S00_A_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 27 23:03:14 2020...
