//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23083092
// Cuda compilation tools, release 9.1, V9.1.85
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_30
.address_size 64

	// .globl	_Z6oxMainv
.global .align 8 .b8 pixelID[8];
.global .align 8 .b8 resolution[8];
.global .align 4 .b8 normal[12];
.global .align 4 .b8 camPos[12];
.global .align 4 .b8 root[4];
.global .align 4 .u32 imageEnabled;
.global .texref lightmap;
.global .align 16 .b8 tileInfo[16];
.global .align 4 .u32 additive;
.global .align 1 .b8 image[1];
.global .align 1 .b8 image_HDR[1];
.global .align 1 .b8 image_HDR2[1];
.global .align 1 .b8 image_Mask[1];
.global .align 1 .b8 image_Dir[1];
.global .align 1 .b8 uvpos[1];
.global .align 1 .b8 uvnormal[1];
.global .align 4 .u32 samples;
.global .align 4 .f32 lightInvCutoff;
.global .align 4 .f32 lightRadius;
.global .align 4 .b8 lightPos[12];
.global .align 4 .b8 lightColor[12];
.global .align 4 .u32 ignoreNormal;
.global .align 4 .u32 lightCookie;
.global .align 4 .b8 lightMatrix[36];
.global .align 4 .f32 lightFOV;
.global .align 4 .f32 lightFalloffFakeDistanceMult;
.global .align 4 .b8 _ZN21rti_internal_typeinfo7pixelIDE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo10resolutionE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo6normalE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo6camPosE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo4rootE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo12imageEnabledE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo8tileInfoE[8] = {82, 97, 121, 0, 16, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo8additiveE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo7samplesE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo14lightInvCutoffE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo11lightRadiusE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo8lightPosE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo10lightColorE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo12ignoreNormalE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo11lightCookieE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo11lightMatrixE[8] = {82, 97, 121, 0, 36, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo8lightFOVE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo28lightFalloffFakeDistanceMultE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 8 .u64 _ZN21rti_internal_register20reg_bitness_detectorE;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail0E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail1E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail2E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail3E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail4E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail5E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail6E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail7E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail8E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail0E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail1E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail2E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail3E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail4E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail5E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail6E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail7E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail8E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_xE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_yE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_zE;
.global .align 8 .b8 _ZN21rti_internal_typename7pixelIDE[6] = {117, 105, 110, 116, 50, 0};
.global .align 8 .b8 _ZN21rti_internal_typename10resolutionE[6] = {117, 105, 110, 116, 50, 0};
.global .align 8 .b8 _ZN21rti_internal_typename6normalE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 8 .b8 _ZN21rti_internal_typename6camPosE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 16 .b8 _ZN21rti_internal_typename4rootE[9] = {114, 116, 79, 98, 106, 101, 99, 116, 0};
.global .align 4 .b8 _ZN21rti_internal_typename12imageEnabledE[4] = {105, 110, 116, 0};
.global .align 8 .b8 _ZN21rti_internal_typename8tileInfoE[6] = {117, 105, 110, 116, 52, 0};
.global .align 4 .b8 _ZN21rti_internal_typename8additiveE[4] = {105, 110, 116, 0};
.global .align 4 .b8 _ZN21rti_internal_typename7samplesE[4] = {105, 110, 116, 0};
.global .align 8 .b8 _ZN21rti_internal_typename14lightInvCutoffE[6] = {102, 108, 111, 97, 116, 0};
.global .align 8 .b8 _ZN21rti_internal_typename11lightRadiusE[6] = {102, 108, 111, 97, 116, 0};
.global .align 8 .b8 _ZN21rti_internal_typename8lightPosE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 8 .b8 _ZN21rti_internal_typename10lightColorE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 4 .b8 _ZN21rti_internal_typename12ignoreNormalE[4] = {105, 110, 116, 0};
.global .align 4 .b8 _ZN21rti_internal_typename11lightCookieE[4] = {105, 110, 116, 0};
.global .align 16 .b8 _ZN21rti_internal_typename11lightMatrixE[10] = {77, 97, 116, 114, 105, 120, 51, 120, 51, 0};
.global .align 8 .b8 _ZN21rti_internal_typename8lightFOVE[6] = {102, 108, 111, 97, 116, 0};
.global .align 8 .b8 _ZN21rti_internal_typename28lightFalloffFakeDistanceMultE[6] = {102, 108, 111, 97, 116, 0};
.global .align 4 .u32 _ZN21rti_internal_typeenum7pixelIDE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum10resolutionE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum6normalE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum6camPosE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum4rootE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum12imageEnabledE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum8tileInfoE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum8additiveE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum7samplesE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum14lightInvCutoffE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum11lightRadiusE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum8lightPosE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum10lightColorE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum12ignoreNormalE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum11lightCookieE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum11lightMatrixE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum8lightFOVE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum28lightFalloffFakeDistanceMultE = 4919;
.global .align 16 .b8 _ZN21rti_internal_semantic7pixelIDE[14] = {114, 116, 76, 97, 117, 110, 99, 104, 73, 110, 100, 101, 120, 0};
.global .align 16 .b8 _ZN21rti_internal_semantic10resolutionE[12] = {114, 116, 76, 97, 117, 110, 99, 104, 68, 105, 109, 0};
.global .align 16 .b8 _ZN21rti_internal_semantic6normalE[17] = {97, 116, 116, 114, 105, 98, 117, 116, 101, 32, 110, 111, 114, 109, 97, 108, 0};
.global .align 1 .b8 _ZN21rti_internal_semantic6camPosE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic4rootE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic12imageEnabledE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic8tileInfoE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic8additiveE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic7samplesE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic14lightInvCutoffE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic11lightRadiusE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic8lightPosE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic10lightColorE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic12ignoreNormalE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic11lightCookieE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic11lightMatrixE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic8lightFOVE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic28lightFalloffFakeDistanceMultE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation7pixelIDE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation10resolutionE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation6normalE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation6camPosE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation4rootE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation12imageEnabledE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation8tileInfoE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation8additiveE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation7samplesE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation14lightInvCutoffE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation11lightRadiusE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation8lightPosE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation10lightColorE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation12ignoreNormalE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation11lightCookieE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation11lightMatrixE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation8lightFOVE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation28lightFalloffFakeDistanceMultE[1];

.visible .entry _Z6oxMainv(

)
{
	.local .align 4 .b8 	__local_depot0[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<113>;
	.reg .b16 	%rs<76>;
	.reg .f32 	%f<778>;
	.reg .b32 	%r<163>;
	.reg .b64 	%rd<150>;


	mov.u64 	%rd149, __local_depot0;
	cvta.local.u64 	%SP, %rd149;
	ld.global.v2.u32 	{%r26, %r27}, [pixelID];
	cvt.u64.u32	%rd12, %r26;
	cvt.u64.u32	%rd13, %r27;
	mov.u64 	%rd16, uvnormal;
	cvta.global.u64 	%rd11, %rd16;
	mov.u32 	%r24, 2;
	mov.u32 	%r25, 4;
	mov.u64 	%rd15, 0;
	// inline asm
	call (%rd10), _rt_buffer_get_64, (%rd11, %r24, %r25, %rd12, %rd13, %rd15, %rd15);
	// inline asm
	ld.u32 	%r1, [%rd10];
	shr.u32 	%r30, %r1, 16;
	cvt.u16.u32	%rs1, %r30;
	and.b16  	%rs4, %rs1, 255;
	cvt.u16.u32	%rs5, %r1;
	or.b16  	%rs6, %rs5, %rs4;
	setp.eq.s16	%p6, %rs6, 0;
	mov.f32 	%f757, 0f00000000;
	mov.f32 	%f758, %f757;
	mov.f32 	%f759, %f757;
	@%p6 bra 	BB0_2;

	ld.u8 	%rs7, [%rd10+1];
	and.b16  	%rs9, %rs5, 255;
	cvt.rn.f32.u16	%f99, %rs9;
	div.rn.f32 	%f100, %f99, 0f437F0000;
	fma.rn.f32 	%f101, %f100, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f102, %rs7;
	div.rn.f32 	%f103, %f102, 0f437F0000;
	fma.rn.f32 	%f104, %f103, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f105, %rs4;
	div.rn.f32 	%f106, %f105, 0f437F0000;
	fma.rn.f32 	%f107, %f106, 0f40000000, 0fBF800000;
	mul.f32 	%f108, %f104, %f104;
	fma.rn.f32 	%f109, %f101, %f101, %f108;
	fma.rn.f32 	%f110, %f107, %f107, %f109;
	sqrt.rn.f32 	%f111, %f110;
	rcp.rn.f32 	%f112, %f111;
	mul.f32 	%f757, %f101, %f112;
	mul.f32 	%f758, %f104, %f112;
	mul.f32 	%f759, %f107, %f112;

BB0_2:
	ld.global.v2.u32 	{%r31, %r32}, [pixelID];
	ld.global.v2.u32 	{%r34, %r35}, [tileInfo];
	add.s32 	%r2, %r31, %r34;
	add.s32 	%r3, %r32, %r35;
	setp.eq.f32	%p7, %f758, 0f00000000;
	setp.eq.f32	%p8, %f757, 0f00000000;
	and.pred  	%p9, %p8, %p7;
	setp.eq.f32	%p10, %f759, 0f00000000;
	and.pred  	%p11, %p9, %p10;
	@%p11 bra 	BB0_84;
	bra.uni 	BB0_3;

BB0_84:
	ld.global.u32 	%r162, [imageEnabled];
	and.b32  	%r138, %r162, 1;
	setp.eq.b32	%p108, %r138, 1;
	@!%p108 bra 	BB0_86;
	bra.uni 	BB0_85;

BB0_85:
	cvt.u64.u32	%rd110, %r2;
	cvt.u64.u32	%rd111, %r3;
	mov.u64 	%rd114, image;
	cvta.global.u64 	%rd109, %rd114;
	// inline asm
	call (%rd108), _rt_buffer_get_64, (%rd109, %r24, %r25, %rd110, %rd111, %rd15, %rd15);
	// inline asm
	mov.u16 	%rs57, 0;
	st.v4.u8 	[%rd108], {%rs57, %rs57, %rs57, %rs57};
	ld.global.u32 	%r162, [imageEnabled];

BB0_86:
	and.b32  	%r141, %r162, 8;
	setp.eq.s32	%p109, %r141, 0;
	@%p109 bra 	BB0_88;

	cvt.u64.u32	%rd117, %r2;
	cvt.u64.u32	%rd118, %r3;
	mov.u64 	%rd121, image_Mask;
	cvta.global.u64 	%rd116, %rd121;
	// inline asm
	call (%rd115), _rt_buffer_get_64, (%rd116, %r24, %r24, %rd117, %rd118, %rd15, %rd15);
	// inline asm
	mov.f32 	%f709, 0f00000000;
	cvt.rzi.u32.f32	%r144, %f709;
	cvt.u16.u32	%rs58, %r144;
	mov.u16 	%rs59, 0;
	st.v2.u8 	[%rd115], {%rs58, %rs59};
	ld.global.u32 	%r162, [imageEnabled];

BB0_88:
	and.b32  	%r145, %r162, 4;
	setp.eq.s32	%p110, %r145, 0;
	@%p110 bra 	BB0_92;

	ld.global.u32 	%r146, [additive];
	setp.eq.s32	%p111, %r146, 0;
	cvt.u64.u32	%rd8, %r2;
	cvt.u64.u32	%rd9, %r3;
	@%p111 bra 	BB0_91;

	mov.u64 	%rd134, image_HDR;
	cvta.global.u64 	%rd123, %rd134;
	mov.u32 	%r150, 8;
	// inline asm
	call (%rd122), _rt_buffer_get_64, (%rd123, %r24, %r150, %rd8, %rd9, %rd15, %rd15);
	// inline asm
	ld.v4.u16 	{%rs66, %rs67, %rs68, %rs69}, [%rd122];
	// inline asm
	{  cvt.f32.f16 %f710, %rs66;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f711, %rs67;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f712, %rs68;}

	// inline asm
	// inline asm
	call (%rd128), _rt_buffer_get_64, (%rd123, %r24, %r150, %rd8, %rd9, %rd15, %rd15);
	// inline asm
	add.f32 	%f713, %f710, 0f00000000;
	add.f32 	%f714, %f711, 0f00000000;
	add.f32 	%f715, %f712, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs65, %f715;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs64, %f714;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs63, %f713;}

	// inline asm
	mov.u16 	%rs70, 0;
	st.v4.u16 	[%rd128], {%rs63, %rs64, %rs65, %rs70};
	bra.uni 	BB0_92;

BB0_3:
	ld.global.v2.u32 	{%r41, %r42}, [pixelID];
	cvt.u64.u32	%rd19, %r41;
	cvt.u64.u32	%rd20, %r42;
	mov.u64 	%rd23, uvpos;
	cvta.global.u64 	%rd18, %rd23;
	mov.u32 	%r40, 12;
	// inline asm
	call (%rd17), _rt_buffer_get_64, (%rd18, %r24, %r40, %rd19, %rd20, %rd15, %rd15);
	// inline asm
	ld.global.f32 	%f115, [lightPos];
	ld.f32 	%f9, [%rd17+8];
	ld.f32 	%f8, [%rd17+4];
	ld.f32 	%f7, [%rd17];
	sub.f32 	%f116, %f115, %f7;
	ld.global.f32 	%f117, [lightPos+4];
	sub.f32 	%f118, %f117, %f8;
	ld.global.f32 	%f119, [lightPos+8];
	sub.f32 	%f120, %f119, %f9;
	mul.f32 	%f121, %f118, %f118;
	fma.rn.f32 	%f122, %f116, %f116, %f121;
	fma.rn.f32 	%f123, %f120, %f120, %f122;
	sqrt.rn.f32 	%f124, %f123;
	rcp.rn.f32 	%f125, %f124;
	mul.f32 	%f10, %f116, %f125;
	mul.f32 	%f11, %f118, %f125;
	mul.f32 	%f12, %f120, %f125;
	ld.global.f32 	%f126, [lightFalloffFakeDistanceMult];
	mul.f32 	%f13, %f124, %f126;
	ld.global.f32 	%f127, [lightInvCutoff];
	mul.f32 	%f14, %f124, %f127;
	mov.f32 	%f131, 0f40800000;
	abs.f32 	%f16, %f14;
	setp.lt.f32	%p12, %f16, 0f00800000;
	mul.f32 	%f133, %f16, 0f4B800000;
	selp.f32	%f134, 0fC3170000, 0fC2FE0000, %p12;
	selp.f32	%f135, %f133, %f16, %p12;
	mov.b32 	 %r45, %f135;
	and.b32  	%r46, %r45, 8388607;
	or.b32  	%r47, %r46, 1065353216;
	mov.b32 	 %f136, %r47;
	shr.u32 	%r48, %r45, 23;
	cvt.rn.f32.u32	%f137, %r48;
	add.f32 	%f138, %f134, %f137;
	setp.gt.f32	%p13, %f136, 0f3FB504F3;
	mul.f32 	%f139, %f136, 0f3F000000;
	add.f32 	%f140, %f138, 0f3F800000;
	selp.f32	%f141, %f139, %f136, %p13;
	selp.f32	%f142, %f140, %f138, %p13;
	add.f32 	%f143, %f141, 0fBF800000;
	add.f32 	%f114, %f141, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f113,%f114;
	// inline asm
	add.f32 	%f144, %f143, %f143;
	mul.f32 	%f145, %f113, %f144;
	mul.f32 	%f146, %f145, %f145;
	mov.f32 	%f147, 0f3C4CAF63;
	mov.f32 	%f148, 0f3B18F0FE;
	fma.rn.f32 	%f149, %f148, %f146, %f147;
	mov.f32 	%f150, 0f3DAAAABD;
	fma.rn.f32 	%f151, %f149, %f146, %f150;
	mul.rn.f32 	%f152, %f151, %f146;
	mul.rn.f32 	%f153, %f152, %f145;
	sub.f32 	%f154, %f143, %f145;
	neg.f32 	%f155, %f145;
	add.f32 	%f156, %f154, %f154;
	fma.rn.f32 	%f157, %f155, %f143, %f156;
	mul.rn.f32 	%f158, %f113, %f157;
	add.f32 	%f159, %f153, %f145;
	sub.f32 	%f160, %f145, %f159;
	add.f32 	%f161, %f153, %f160;
	add.f32 	%f162, %f158, %f161;
	add.f32 	%f163, %f159, %f162;
	sub.f32 	%f164, %f159, %f163;
	add.f32 	%f165, %f162, %f164;
	mov.f32 	%f166, 0f3F317200;
	mul.rn.f32 	%f167, %f142, %f166;
	mov.f32 	%f168, 0f35BFBE8E;
	mul.rn.f32 	%f169, %f142, %f168;
	add.f32 	%f170, %f167, %f163;
	sub.f32 	%f171, %f167, %f170;
	add.f32 	%f172, %f163, %f171;
	add.f32 	%f173, %f165, %f172;
	add.f32 	%f174, %f169, %f173;
	add.f32 	%f175, %f170, %f174;
	sub.f32 	%f176, %f170, %f175;
	add.f32 	%f177, %f174, %f176;
	mul.rn.f32 	%f178, %f131, %f175;
	neg.f32 	%f179, %f178;
	fma.rn.f32 	%f180, %f131, %f175, %f179;
	fma.rn.f32 	%f181, %f131, %f177, %f180;
	mov.f32 	%f182, 0f00000000;
	fma.rn.f32 	%f183, %f182, %f175, %f181;
	add.rn.f32 	%f184, %f178, %f183;
	neg.f32 	%f185, %f184;
	add.rn.f32 	%f186, %f178, %f185;
	add.rn.f32 	%f187, %f186, %f183;
	mov.b32 	 %r49, %f184;
	setp.eq.s32	%p14, %r49, 1118925336;
	add.s32 	%r50, %r49, -1;
	mov.b32 	 %f188, %r50;
	add.f32 	%f189, %f187, 0f37000000;
	selp.f32	%f190, %f188, %f184, %p14;
	selp.f32	%f17, %f189, %f187, %p14;
	mul.f32 	%f191, %f190, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f192, %f191;
	mov.f32 	%f193, 0fBF317200;
	fma.rn.f32 	%f194, %f192, %f193, %f190;
	mov.f32 	%f195, 0fB5BFBE8E;
	fma.rn.f32 	%f196, %f192, %f195, %f194;
	mul.f32 	%f197, %f196, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f198, %f197;
	add.f32 	%f199, %f192, 0f00000000;
	ex2.approx.f32 	%f200, %f199;
	mul.f32 	%f201, %f198, %f200;
	setp.lt.f32	%p15, %f190, 0fC2D20000;
	selp.f32	%f202, 0f00000000, %f201, %p15;
	setp.gt.f32	%p16, %f190, 0f42D20000;
	selp.f32	%f760, 0f7F800000, %f202, %p16;
	setp.eq.f32	%p17, %f760, 0f7F800000;
	@%p17 bra 	BB0_5;

	fma.rn.f32 	%f760, %f760, %f17, %f760;

BB0_5:
	mov.f32 	%f722, 0f40000000;
	cvt.rzi.f32.f32	%f721, %f722;
	add.f32 	%f720, %f721, %f721;
	mov.f32 	%f719, 0f40800000;
	sub.f32 	%f718, %f719, %f720;
	abs.f32 	%f717, %f718;
	setp.lt.f32	%p18, %f14, 0f00000000;
	setp.eq.f32	%p19, %f717, 0f3F800000;
	and.pred  	%p1, %p18, %p19;
	mov.b32 	 %r51, %f760;
	xor.b32  	%r52, %r51, -2147483648;
	mov.b32 	 %f203, %r52;
	selp.f32	%f762, %f203, %f760, %p1;
	setp.eq.f32	%p20, %f14, 0f00000000;
	@%p20 bra 	BB0_8;
	bra.uni 	BB0_6;

BB0_8:
	add.f32 	%f206, %f14, %f14;
	selp.f32	%f762, %f206, 0f00000000, %p19;
	bra.uni 	BB0_9;

BB0_6:
	setp.geu.f32	%p21, %f14, 0f00000000;
	@%p21 bra 	BB0_9;

	mov.f32 	%f756, 0f40800000;
	cvt.rzi.f32.f32	%f205, %f756;
	setp.neu.f32	%p22, %f205, 0f40800000;
	selp.f32	%f762, 0f7FFFFFFF, %f762, %p22;

BB0_9:
	abs.f32 	%f723, %f14;
	add.f32 	%f207, %f723, 0f40800000;
	mov.b32 	 %r53, %f207;
	setp.lt.s32	%p24, %r53, 2139095040;
	@%p24 bra 	BB0_14;

	abs.f32 	%f754, %f14;
	setp.gtu.f32	%p25, %f754, 0f7F800000;
	@%p25 bra 	BB0_13;
	bra.uni 	BB0_11;

BB0_13:
	add.f32 	%f762, %f14, 0f40800000;
	bra.uni 	BB0_14;

BB0_11:
	abs.f32 	%f755, %f14;
	setp.neu.f32	%p26, %f755, 0f7F800000;
	@%p26 bra 	BB0_14;

	selp.f32	%f762, 0fFF800000, 0f7F800000, %p1;

BB0_14:
	mov.f32 	%f724, 0f00000000;
	mov.f32 	%f765, 0f3F800000;
	sub.f32 	%f217, %f765, %f762;
	setp.eq.f32	%p27, %f14, 0f3F800000;
	selp.f32	%f218, 0f00000000, %f217, %p27;
	cvt.sat.f32.f32	%f219, %f218;
	fma.rn.f32 	%f220, %f13, %f13, 0f3F800000;
	div.rn.f32 	%f221, %f219, %f220;
	mul.f32 	%f222, %f758, %f11;
	fma.rn.f32 	%f223, %f757, %f10, %f222;
	fma.rn.f32 	%f224, %f759, %f12, %f223;
	ld.global.u32 	%r56, [ignoreNormal];
	setp.eq.s32	%p28, %r56, 0;
	selp.f32	%f225, %f224, 0f3F800000, %p28;
	cvt.sat.f32.f32	%f226, %f225;
	ld.global.f32 	%f227, [lightMatrix+24];
	mul.f32 	%f228, %f10, %f227;
	ld.global.f32 	%f229, [lightMatrix+28];
	mul.f32 	%f230, %f11, %f229;
	neg.f32 	%f231, %f230;
	sub.f32 	%f232, %f231, %f228;
	ld.global.f32 	%f233, [lightMatrix+32];
	mul.f32 	%f234, %f12, %f233;
	sub.f32 	%f235, %f232, %f234;
	setp.gt.f32	%p29, %f235, 0f00000000;
	ld.global.f32 	%f236, [lightMatrix];
	mul.f32 	%f237, %f236, %f10;
	sub.f32 	%f238, %f724, %f237;
	ld.global.f32 	%f239, [lightMatrix+4];
	mul.f32 	%f240, %f239, %f11;
	sub.f32 	%f241, %f238, %f240;
	ld.global.f32 	%f242, [lightMatrix+8];
	mul.f32 	%f243, %f242, %f12;
	sub.f32 	%f244, %f241, %f243;
	selp.f32	%f245, 0f3F800000, 0f00000000, %p29;
	ld.global.f32 	%f246, [lightMatrix+12];
	mul.f32 	%f247, %f246, %f10;
	sub.f32 	%f248, %f724, %f247;
	ld.global.f32 	%f249, [lightMatrix+16];
	mul.f32 	%f250, %f249, %f11;
	sub.f32 	%f251, %f248, %f250;
	ld.global.f32 	%f252, [lightMatrix+20];
	mul.f32 	%f253, %f252, %f12;
	sub.f32 	%f254, %f251, %f253;
	ld.global.u32 	%r54, [lightCookie];
	ld.global.f32 	%f255, [lightFOV];
	fma.rn.f32 	%f212, %f244, %f255, 0f3F000000;
	fma.rn.f32 	%f213, %f254, %f255, 0f3F000000;
	// inline asm
	call (%f208, %f209, %f210, %f211), _rt_texture_get_f_id, (%r54, %r24, %f212, %f213, %f724, %f724);
	// inline asm
	max.f32 	%f256, %f208, %f209;
	max.f32 	%f257, %f256, %f210;
	mul.f32 	%f258, %f245, %f257;
	mul.f32 	%f31, %f221, %f226;
	mul.f32 	%f259, %f31, %f258;
	setp.lt.f32	%p30, %f259, 0f3727C5AC;
	@%p30 bra 	BB0_74;
	bra.uni 	BB0_15;

BB0_74:
	ld.global.u32 	%r160, [imageEnabled];
	and.b32  	%r121, %r160, 1;
	setp.eq.b32	%p103, %r121, 1;
	@!%p103 bra 	BB0_76;
	bra.uni 	BB0_75;

BB0_75:
	cvt.u64.u32	%rd69, %r2;
	cvt.u64.u32	%rd70, %r3;
	mov.u64 	%rd73, image;
	cvta.global.u64 	%rd68, %rd73;
	// inline asm
	call (%rd67), _rt_buffer_get_64, (%rd68, %r24, %r25, %rd69, %rd70, %rd15, %rd15);
	// inline asm
	mov.u16 	%rs37, 1;
	mov.u16 	%rs38, 0;
	st.v4.u8 	[%rd67], {%rs38, %rs38, %rs38, %rs37};
	ld.global.u32 	%r160, [imageEnabled];

BB0_76:
	and.b32  	%r124, %r160, 8;
	setp.eq.s32	%p104, %r124, 0;
	@%p104 bra 	BB0_78;

	cvt.u64.u32	%rd76, %r2;
	cvt.u64.u32	%rd77, %r3;
	mov.u64 	%rd80, image_Mask;
	cvta.global.u64 	%rd75, %rd80;
	// inline asm
	call (%rd74), _rt_buffer_get_64, (%rd75, %r24, %r24, %rd76, %rd77, %rd15, %rd15);
	// inline asm
	mov.f32 	%f698, 0f00000000;
	cvt.rzi.u32.f32	%r127, %f698;
	cvt.u16.u32	%rs39, %r127;
	mov.u16 	%rs40, 255;
	st.v2.u8 	[%rd74], {%rs39, %rs40};
	ld.global.u32 	%r160, [imageEnabled];

BB0_78:
	and.b32  	%r128, %r160, 4;
	setp.eq.s32	%p105, %r128, 0;
	@%p105 bra 	BB0_82;

	ld.global.u32 	%r129, [additive];
	setp.eq.s32	%p106, %r129, 0;
	cvt.u64.u32	%rd6, %r2;
	cvt.u64.u32	%rd7, %r3;
	mov.f32 	%f699, 0f3F800000;
	// inline asm
	{  cvt.rn.f16.f32 %rs41, %f699;}

	// inline asm
	@%p106 bra 	BB0_81;

	mov.u64 	%rd93, image_HDR;
	cvta.global.u64 	%rd82, %rd93;
	mov.u32 	%r133, 8;
	// inline asm
	call (%rd81), _rt_buffer_get_64, (%rd82, %r24, %r133, %rd6, %rd7, %rd15, %rd15);
	// inline asm
	ld.v4.u16 	{%rs48, %rs49, %rs50, %rs51}, [%rd81];
	// inline asm
	{  cvt.f32.f16 %f700, %rs48;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f701, %rs49;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f702, %rs50;}

	// inline asm
	// inline asm
	call (%rd87), _rt_buffer_get_64, (%rd82, %r24, %r133, %rd6, %rd7, %rd15, %rd15);
	// inline asm
	add.f32 	%f703, %f700, 0f00000000;
	add.f32 	%f704, %f701, 0f00000000;
	add.f32 	%f705, %f702, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs47, %f705;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs46, %f704;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs45, %f703;}

	// inline asm
	st.v4.u16 	[%rd87], {%rs45, %rs46, %rs47, %rs41};
	bra.uni 	BB0_82;

BB0_15:
	mov.f32 	%f764, 0f00000000;
	mul.f32 	%f261, %f7, 0f3456BF95;
	abs.f32 	%f262, %f757;
	div.rn.f32 	%f263, %f261, %f262;
	abs.f32 	%f264, %f758;
	mul.f32 	%f265, %f8, 0f3456BF95;
	div.rn.f32 	%f266, %f265, %f264;
	abs.f32 	%f267, %f759;
	mul.f32 	%f268, %f9, 0f3456BF95;
	div.rn.f32 	%f269, %f268, %f267;
	abs.f32 	%f270, %f263;
	abs.f32 	%f271, %f266;
	abs.f32 	%f272, %f269;
	mov.f32 	%f273, 0f38D1B717;
	max.f32 	%f274, %f270, %f273;
	max.f32 	%f275, %f271, %f273;
	max.f32 	%f276, %f272, %f273;
	fma.rn.f32 	%f32, %f757, %f274, %f7;
	fma.rn.f32 	%f33, %f758, %f275, %f8;
	fma.rn.f32 	%f34, %f759, %f276, %f9;
	ld.global.u32 	%r156, [samples];
	setp.lt.s32	%p31, %r156, 1;
	@%p31 bra 	BB0_18;

	mul.f32 	%f278, %f32, 0f3456BF95;
	abs.f32 	%f279, %f278;
	mul.f32 	%f280, %f33, 0f3456BF95;
	abs.f32 	%f281, %f280;
	mul.f32 	%f282, %f34, 0f3456BF95;
	abs.f32 	%f283, %f282;
	max.f32 	%f284, %f279, %f281;
	max.f32 	%f285, %f284, %f283;
	max.f32 	%f35, %f285, %f273;
	add.u64 	%rd24, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd24;
	mov.f32 	%f764, 0f00000000;
	mov.u32 	%r155, 0;

BB0_17:
	cvt.rn.f32.s32	%f295, %r155;
	mul.f32 	%f296, %f295, 0f3DD32618;
	cvt.rmi.f32.f32	%f297, %f296;
	sub.f32 	%f298, %f296, %f297;
	mul.f32 	%f299, %f295, 0f3DD2F1AA;
	cvt.rmi.f32.f32	%f300, %f299;
	sub.f32 	%f301, %f299, %f300;
	mul.f32 	%f302, %f295, 0f3DC74539;
	cvt.rmi.f32.f32	%f303, %f302;
	sub.f32 	%f304, %f302, %f303;
	add.f32 	%f305, %f301, 0f4199851F;
	add.f32 	%f306, %f304, 0f4199851F;
	add.f32 	%f307, %f298, 0f4199851F;
	mul.f32 	%f308, %f301, %f306;
	fma.rn.f32 	%f309, %f298, %f305, %f308;
	fma.rn.f32 	%f310, %f307, %f304, %f309;
	add.f32 	%f311, %f298, %f310;
	add.f32 	%f312, %f301, %f310;
	add.f32 	%f313, %f304, %f310;
	add.f32 	%f314, %f311, %f312;
	mul.f32 	%f315, %f313, %f314;
	cvt.rmi.f32.f32	%f316, %f315;
	sub.f32 	%f317, %f315, %f316;
	add.f32 	%f318, %f311, %f313;
	mul.f32 	%f319, %f312, %f318;
	cvt.rmi.f32.f32	%f320, %f319;
	sub.f32 	%f321, %f319, %f320;
	add.f32 	%f322, %f312, %f313;
	mul.f32 	%f323, %f311, %f322;
	cvt.rmi.f32.f32	%f324, %f323;
	sub.f32 	%f325, %f323, %f324;
	fma.rn.f32 	%f326, %f317, 0f40000000, 0fBF800000;
	fma.rn.f32 	%f327, %f321, 0f40000000, 0fBF800000;
	fma.rn.f32 	%f328, %f325, 0f40000000, 0fBF800000;
	ld.global.f32 	%f329, [lightRadius];
	ld.global.f32 	%f330, [lightPos];
	fma.rn.f32 	%f331, %f329, %f326, %f330;
	ld.global.f32 	%f332, [lightPos+4];
	fma.rn.f32 	%f333, %f329, %f327, %f332;
	ld.global.f32 	%f334, [lightPos+8];
	fma.rn.f32 	%f335, %f329, %f328, %f334;
	sub.f32 	%f336, %f331, %f7;
	sub.f32 	%f337, %f333, %f8;
	sub.f32 	%f338, %f335, %f9;
	mul.f32 	%f339, %f337, %f337;
	fma.rn.f32 	%f340, %f336, %f336, %f339;
	fma.rn.f32 	%f341, %f338, %f338, %f340;
	sqrt.rn.f32 	%f294, %f341;
	rcp.rn.f32 	%f342, %f294;
	mul.f32 	%f290, %f342, %f336;
	mul.f32 	%f291, %f342, %f337;
	mul.f32 	%f292, %f342, %f338;
	mov.u32 	%r61, 1065353216;
	st.local.u32 	[%rd2], %r61;
	ld.global.u32 	%r58, [root];
	mov.u32 	%r59, 1;
	// inline asm
	call _rt_trace_64, (%r58, %f32, %f33, %f34, %f290, %f291, %f292, %r59, %f35, %f294, %rd24, %r25);
	// inline asm
	ld.local.f32 	%f343, [%rd2];
	add.f32 	%f764, %f764, %f343;
	ld.global.u32 	%r156, [samples];
	add.s32 	%r155, %r155, 1;
	setp.lt.s32	%p32, %r155, %r156;
	@%p32 bra 	BB0_17;

BB0_18:
	setp.eq.s32	%p33, %r156, 0;
	@%p33 bra 	BB0_20;

	cvt.rn.f32.s32	%f345, %r156;
	div.rn.f32 	%f765, %f764, %f345;

BB0_20:
	ld.global.f32 	%f346, [lightColor];
	mul.f32 	%f347, %f31, %f765;
	mul.f32 	%f348, %f346, %f347;
	ld.global.f32 	%f349, [lightColor+4];
	mul.f32 	%f350, %f347, %f349;
	ld.global.f32 	%f351, [lightColor+8];
	mul.f32 	%f352, %f347, %f351;
	mul.f32 	%f41, %f208, %f348;
	mul.f32 	%f42, %f209, %f350;
	mul.f32 	%f43, %f210, %f352;
	ld.global.u32 	%r158, [imageEnabled];
	and.b32  	%r62, %r158, 8;
	setp.eq.s32	%p34, %r62, 0;
	@%p34 bra 	BB0_33;

	mov.f32 	%f732, 0fB5BFBE8E;
	mov.f32 	%f731, 0fBF317200;
	mov.f32 	%f730, 0f35BFBE8E;
	mov.f32 	%f729, 0f3F317200;
	mov.f32 	%f728, 0f3DAAAABD;
	mov.f32 	%f727, 0f3C4CAF63;
	mov.f32 	%f726, 0f3B18F0FE;
	cvt.u64.u32	%rd28, %r2;
	cvt.u64.u32	%rd29, %r3;
	mov.u64 	%rd32, image_Mask;
	cvta.global.u64 	%rd27, %rd32;
	// inline asm
	call (%rd26), _rt_buffer_get_64, (%rd27, %r24, %r24, %rd28, %rd29, %rd15, %rd15);
	// inline asm
	mov.f32 	%f355, 0f3E68BA2E;
	cvt.rzi.f32.f32	%f356, %f355;
	fma.rn.f32 	%f357, %f356, 0fC0000000, 0f3EE8BA2E;
	abs.f32 	%f44, %f357;
	abs.f32 	%f45, %f765;
	setp.lt.f32	%p35, %f45, 0f00800000;
	mul.f32 	%f358, %f45, 0f4B800000;
	selp.f32	%f359, 0fC3170000, 0fC2FE0000, %p35;
	selp.f32	%f360, %f358, %f45, %p35;
	mov.b32 	 %r65, %f360;
	and.b32  	%r66, %r65, 8388607;
	or.b32  	%r67, %r66, 1065353216;
	mov.b32 	 %f361, %r67;
	shr.u32 	%r68, %r65, 23;
	cvt.rn.f32.u32	%f362, %r68;
	add.f32 	%f363, %f359, %f362;
	setp.gt.f32	%p36, %f361, 0f3FB504F3;
	mul.f32 	%f364, %f361, 0f3F000000;
	add.f32 	%f365, %f363, 0f3F800000;
	selp.f32	%f366, %f364, %f361, %p36;
	selp.f32	%f367, %f365, %f363, %p36;
	add.f32 	%f368, %f366, 0fBF800000;
	add.f32 	%f354, %f366, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f353,%f354;
	// inline asm
	add.f32 	%f369, %f368, %f368;
	mul.f32 	%f370, %f353, %f369;
	mul.f32 	%f371, %f370, %f370;
	fma.rn.f32 	%f374, %f726, %f371, %f727;
	fma.rn.f32 	%f376, %f374, %f371, %f728;
	mul.rn.f32 	%f377, %f376, %f371;
	mul.rn.f32 	%f378, %f377, %f370;
	sub.f32 	%f379, %f368, %f370;
	neg.f32 	%f380, %f370;
	add.f32 	%f381, %f379, %f379;
	fma.rn.f32 	%f382, %f380, %f368, %f381;
	mul.rn.f32 	%f383, %f353, %f382;
	add.f32 	%f384, %f378, %f370;
	sub.f32 	%f385, %f370, %f384;
	add.f32 	%f386, %f378, %f385;
	add.f32 	%f387, %f383, %f386;
	add.f32 	%f388, %f384, %f387;
	sub.f32 	%f389, %f384, %f388;
	add.f32 	%f390, %f387, %f389;
	mul.rn.f32 	%f392, %f367, %f729;
	mul.rn.f32 	%f394, %f367, %f730;
	add.f32 	%f395, %f392, %f388;
	sub.f32 	%f396, %f392, %f395;
	add.f32 	%f397, %f388, %f396;
	add.f32 	%f398, %f390, %f397;
	add.f32 	%f399, %f394, %f398;
	add.f32 	%f400, %f395, %f399;
	sub.f32 	%f401, %f395, %f400;
	add.f32 	%f402, %f399, %f401;
	mov.f32 	%f403, 0f3EE8BA2E;
	mul.rn.f32 	%f404, %f403, %f400;
	neg.f32 	%f405, %f404;
	fma.rn.f32 	%f406, %f403, %f400, %f405;
	fma.rn.f32 	%f407, %f403, %f402, %f406;
	mov.f32 	%f408, 0f00000000;
	fma.rn.f32 	%f409, %f408, %f400, %f407;
	add.rn.f32 	%f410, %f404, %f409;
	neg.f32 	%f411, %f410;
	add.rn.f32 	%f412, %f404, %f411;
	add.rn.f32 	%f413, %f412, %f409;
	mov.b32 	 %r69, %f410;
	setp.eq.s32	%p37, %r69, 1118925336;
	add.s32 	%r70, %r69, -1;
	mov.b32 	 %f414, %r70;
	add.f32 	%f415, %f413, 0f37000000;
	selp.f32	%f416, %f414, %f410, %p37;
	selp.f32	%f46, %f415, %f413, %p37;
	mul.f32 	%f417, %f416, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f418, %f417;
	fma.rn.f32 	%f420, %f418, %f731, %f416;
	fma.rn.f32 	%f422, %f418, %f732, %f420;
	mul.f32 	%f423, %f422, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f424, %f423;
	add.f32 	%f425, %f418, 0f00000000;
	ex2.approx.f32 	%f426, %f425;
	mul.f32 	%f427, %f424, %f426;
	setp.lt.f32	%p38, %f416, 0fC2D20000;
	selp.f32	%f428, 0f00000000, %f427, %p38;
	setp.gt.f32	%p39, %f416, 0f42D20000;
	selp.f32	%f766, 0f7F800000, %f428, %p39;
	setp.eq.f32	%p40, %f766, 0f7F800000;
	@%p40 bra 	BB0_23;

	fma.rn.f32 	%f766, %f766, %f46, %f766;

BB0_23:
	setp.lt.f32	%p41, %f765, 0f00000000;
	setp.eq.f32	%p42, %f44, 0f3F800000;
	and.pred  	%p2, %p41, %p42;
	mov.b32 	 %r71, %f766;
	xor.b32  	%r72, %r71, -2147483648;
	mov.b32 	 %f429, %r72;
	selp.f32	%f768, %f429, %f766, %p2;
	setp.eq.f32	%p43, %f765, 0f00000000;
	@%p43 bra 	BB0_26;
	bra.uni 	BB0_24;

BB0_26:
	add.f32 	%f432, %f765, %f765;
	selp.f32	%f768, %f432, 0f00000000, %p42;
	bra.uni 	BB0_27;

BB0_91:
	mov.u64 	%rd141, image_HDR;
	cvta.global.u64 	%rd136, %rd141;
	mov.u32 	%r152, 8;
	// inline asm
	call (%rd135), _rt_buffer_get_64, (%rd136, %r24, %r152, %rd8, %rd9, %rd15, %rd15);
	// inline asm
	mov.f32 	%f716, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs71, %f716;}

	// inline asm
	mov.u16 	%rs72, 0;
	st.v4.u16 	[%rd135], {%rs71, %rs71, %rs71, %rs72};

BB0_92:
	ld.global.u8 	%rs73, [imageEnabled];
	and.b16  	%rs74, %rs73, 64;
	setp.eq.s16	%p112, %rs74, 0;
	@%p112 bra 	BB0_94;

	cvt.u64.u32	%rd144, %r2;
	cvt.u64.u32	%rd145, %r3;
	mov.u64 	%rd148, image_Dir;
	cvta.global.u64 	%rd143, %rd148;
	// inline asm
	call (%rd142), _rt_buffer_get_64, (%rd143, %r24, %r25, %rd144, %rd145, %rd15, %rd15);
	// inline asm
	mov.u16 	%rs75, 0;
	st.v4.u8 	[%rd142], {%rs75, %rs75, %rs75, %rs75};
	bra.uni 	BB0_94;

BB0_81:
	mov.u64 	%rd100, image_HDR;
	cvta.global.u64 	%rd95, %rd100;
	mov.u32 	%r135, 8;
	// inline asm
	call (%rd94), _rt_buffer_get_64, (%rd95, %r24, %r135, %rd6, %rd7, %rd15, %rd15);
	// inline asm
	mov.f32 	%f706, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs52, %f706;}

	// inline asm
	st.v4.u16 	[%rd94], {%rs52, %rs52, %rs52, %rs41};

BB0_82:
	ld.global.u8 	%rs53, [imageEnabled];
	and.b16  	%rs54, %rs53, 64;
	setp.eq.s16	%p107, %rs54, 0;
	@%p107 bra 	BB0_94;

	cvt.u64.u32	%rd103, %r2;
	cvt.u64.u32	%rd104, %r3;
	mov.u64 	%rd107, image_Dir;
	cvta.global.u64 	%rd102, %rd107;
	// inline asm
	call (%rd101), _rt_buffer_get_64, (%rd102, %r24, %r25, %rd103, %rd104, %rd15, %rd15);
	// inline asm
	mov.u16 	%rs55, 255;
	mov.u16 	%rs56, 0;
	st.v4.u8 	[%rd101], {%rs56, %rs56, %rs56, %rs55};
	bra.uni 	BB0_94;

BB0_24:
	setp.geu.f32	%p44, %f765, 0f00000000;
	@%p44 bra 	BB0_27;

	cvt.rzi.f32.f32	%f431, %f403;
	setp.neu.f32	%p45, %f431, 0f3EE8BA2E;
	selp.f32	%f768, 0f7FFFFFFF, %f768, %p45;

BB0_27:
	add.f32 	%f433, %f45, 0f3EE8BA2E;
	mov.b32 	 %r73, %f433;
	setp.lt.s32	%p47, %r73, 2139095040;
	@%p47 bra 	BB0_32;

	setp.gtu.f32	%p48, %f45, 0f7F800000;
	@%p48 bra 	BB0_31;
	bra.uni 	BB0_29;

BB0_31:
	add.f32 	%f768, %f765, 0f3EE8BA2E;
	bra.uni 	BB0_32;

BB0_29:
	setp.neu.f32	%p49, %f45, 0f7F800000;
	@%p49 bra 	BB0_32;

	selp.f32	%f768, 0fFF800000, 0f7F800000, %p2;

BB0_32:
	mul.f32 	%f434, %f768, 0f437F0000;
	setp.eq.f32	%p50, %f765, 0f3F800000;
	selp.f32	%f435, 0f437F0000, %f434, %p50;
	cvt.rzi.u32.f32	%r74, %f435;
	cvt.u16.u32	%rs11, %r74;
	mov.u16 	%rs12, 255;
	st.v2.u8 	[%rd26], {%rs11, %rs12};
	ld.global.u32 	%r158, [imageEnabled];

BB0_33:
	and.b32  	%r75, %r158, 1;
	setp.eq.b32	%p51, %r75, 1;
	@!%p51 bra 	BB0_68;
	bra.uni 	BB0_34;

BB0_34:
	mov.f32 	%f739, 0fB5BFBE8E;
	mov.f32 	%f738, 0fBF317200;
	mov.f32 	%f737, 0f35BFBE8E;
	mov.f32 	%f736, 0f3F317200;
	mov.f32 	%f735, 0f3DAAAABD;
	mov.f32 	%f734, 0f3C4CAF63;
	mov.f32 	%f733, 0f3B18F0FE;
	mov.f32 	%f438, 0f3E666666;
	cvt.rzi.f32.f32	%f439, %f438;
	fma.rn.f32 	%f440, %f439, 0fC0000000, 0f3EE66666;
	abs.f32 	%f57, %f440;
	abs.f32 	%f58, %f41;
	setp.lt.f32	%p52, %f58, 0f00800000;
	mul.f32 	%f441, %f58, 0f4B800000;
	selp.f32	%f442, 0fC3170000, 0fC2FE0000, %p52;
	selp.f32	%f443, %f441, %f58, %p52;
	mov.b32 	 %r76, %f443;
	and.b32  	%r77, %r76, 8388607;
	or.b32  	%r78, %r77, 1065353216;
	mov.b32 	 %f444, %r78;
	shr.u32 	%r79, %r76, 23;
	cvt.rn.f32.u32	%f445, %r79;
	add.f32 	%f446, %f442, %f445;
	setp.gt.f32	%p53, %f444, 0f3FB504F3;
	mul.f32 	%f447, %f444, 0f3F000000;
	add.f32 	%f448, %f446, 0f3F800000;
	selp.f32	%f449, %f447, %f444, %p53;
	selp.f32	%f450, %f448, %f446, %p53;
	add.f32 	%f451, %f449, 0fBF800000;
	add.f32 	%f437, %f449, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f436,%f437;
	// inline asm
	add.f32 	%f452, %f451, %f451;
	mul.f32 	%f453, %f436, %f452;
	mul.f32 	%f454, %f453, %f453;
	fma.rn.f32 	%f457, %f733, %f454, %f734;
	fma.rn.f32 	%f459, %f457, %f454, %f735;
	mul.rn.f32 	%f460, %f459, %f454;
	mul.rn.f32 	%f461, %f460, %f453;
	sub.f32 	%f462, %f451, %f453;
	neg.f32 	%f463, %f453;
	add.f32 	%f464, %f462, %f462;
	fma.rn.f32 	%f465, %f463, %f451, %f464;
	mul.rn.f32 	%f466, %f436, %f465;
	add.f32 	%f467, %f461, %f453;
	sub.f32 	%f468, %f453, %f467;
	add.f32 	%f469, %f461, %f468;
	add.f32 	%f470, %f466, %f469;
	add.f32 	%f471, %f467, %f470;
	sub.f32 	%f472, %f467, %f471;
	add.f32 	%f473, %f470, %f472;
	mul.rn.f32 	%f475, %f450, %f736;
	mul.rn.f32 	%f477, %f450, %f737;
	add.f32 	%f478, %f475, %f471;
	sub.f32 	%f479, %f475, %f478;
	add.f32 	%f480, %f471, %f479;
	add.f32 	%f481, %f473, %f480;
	add.f32 	%f482, %f477, %f481;
	add.f32 	%f483, %f478, %f482;
	sub.f32 	%f484, %f478, %f483;
	add.f32 	%f485, %f482, %f484;
	mov.f32 	%f486, 0f3EE66666;
	mul.rn.f32 	%f487, %f486, %f483;
	neg.f32 	%f488, %f487;
	fma.rn.f32 	%f489, %f486, %f483, %f488;
	fma.rn.f32 	%f490, %f486, %f485, %f489;
	mov.f32 	%f491, 0f00000000;
	fma.rn.f32 	%f492, %f491, %f483, %f490;
	add.rn.f32 	%f493, %f487, %f492;
	neg.f32 	%f494, %f493;
	add.rn.f32 	%f495, %f487, %f494;
	add.rn.f32 	%f496, %f495, %f492;
	mov.b32 	 %r80, %f493;
	setp.eq.s32	%p54, %r80, 1118925336;
	add.s32 	%r81, %r80, -1;
	mov.b32 	 %f497, %r81;
	add.f32 	%f498, %f496, 0f37000000;
	selp.f32	%f499, %f497, %f493, %p54;
	selp.f32	%f59, %f498, %f496, %p54;
	mul.f32 	%f500, %f499, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f501, %f500;
	fma.rn.f32 	%f503, %f501, %f738, %f499;
	fma.rn.f32 	%f505, %f501, %f739, %f503;
	mul.f32 	%f506, %f505, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f507, %f506;
	add.f32 	%f508, %f501, 0f00000000;
	ex2.approx.f32 	%f509, %f508;
	mul.f32 	%f510, %f507, %f509;
	setp.lt.f32	%p55, %f499, 0fC2D20000;
	selp.f32	%f511, 0f00000000, %f510, %p55;
	setp.gt.f32	%p56, %f499, 0f42D20000;
	selp.f32	%f769, 0f7F800000, %f511, %p56;
	setp.eq.f32	%p57, %f769, 0f7F800000;
	@%p57 bra 	BB0_36;

	fma.rn.f32 	%f769, %f769, %f59, %f769;

BB0_36:
	setp.lt.f32	%p58, %f41, 0f00000000;
	setp.eq.f32	%p59, %f57, 0f3F800000;
	and.pred  	%p3, %p58, %p59;
	mov.b32 	 %r82, %f769;
	xor.b32  	%r83, %r82, -2147483648;
	mov.b32 	 %f512, %r83;
	selp.f32	%f771, %f512, %f769, %p3;
	setp.eq.f32	%p60, %f41, 0f00000000;
	@%p60 bra 	BB0_39;
	bra.uni 	BB0_37;

BB0_39:
	add.f32 	%f515, %f41, %f41;
	selp.f32	%f771, %f515, 0f00000000, %p59;
	bra.uni 	BB0_40;

BB0_37:
	setp.geu.f32	%p61, %f41, 0f00000000;
	@%p61 bra 	BB0_40;

	cvt.rzi.f32.f32	%f514, %f486;
	setp.neu.f32	%p62, %f514, 0f3EE66666;
	selp.f32	%f771, 0f7FFFFFFF, %f771, %p62;

BB0_40:
	add.f32 	%f516, %f58, 0f3EE66666;
	mov.b32 	 %r84, %f516;
	setp.lt.s32	%p64, %r84, 2139095040;
	@%p64 bra 	BB0_45;

	setp.gtu.f32	%p65, %f58, 0f7F800000;
	@%p65 bra 	BB0_44;
	bra.uni 	BB0_42;

BB0_44:
	add.f32 	%f771, %f41, 0f3EE66666;
	bra.uni 	BB0_45;

BB0_42:
	setp.neu.f32	%p66, %f58, 0f7F800000;
	@%p66 bra 	BB0_45;

	selp.f32	%f771, 0fFF800000, 0f7F800000, %p3;

BB0_45:
	mov.f32 	%f746, 0fB5BFBE8E;
	mov.f32 	%f745, 0fBF317200;
	mov.f32 	%f744, 0f35BFBE8E;
	mov.f32 	%f743, 0f3F317200;
	mov.f32 	%f742, 0f3DAAAABD;
	mov.f32 	%f741, 0f3C4CAF63;
	mov.f32 	%f740, 0f3B18F0FE;
	setp.eq.f32	%p67, %f41, 0f3F800000;
	selp.f32	%f70, 0f3F800000, %f771, %p67;
	abs.f32 	%f71, %f42;
	setp.lt.f32	%p68, %f71, 0f00800000;
	mul.f32 	%f519, %f71, 0f4B800000;
	selp.f32	%f520, 0fC3170000, 0fC2FE0000, %p68;
	selp.f32	%f521, %f519, %f71, %p68;
	mov.b32 	 %r85, %f521;
	and.b32  	%r86, %r85, 8388607;
	or.b32  	%r87, %r86, 1065353216;
	mov.b32 	 %f522, %r87;
	shr.u32 	%r88, %r85, 23;
	cvt.rn.f32.u32	%f523, %r88;
	add.f32 	%f524, %f520, %f523;
	setp.gt.f32	%p69, %f522, 0f3FB504F3;
	mul.f32 	%f525, %f522, 0f3F000000;
	add.f32 	%f526, %f524, 0f3F800000;
	selp.f32	%f527, %f525, %f522, %p69;
	selp.f32	%f528, %f526, %f524, %p69;
	add.f32 	%f529, %f527, 0fBF800000;
	add.f32 	%f518, %f527, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f517,%f518;
	// inline asm
	add.f32 	%f530, %f529, %f529;
	mul.f32 	%f531, %f517, %f530;
	mul.f32 	%f532, %f531, %f531;
	fma.rn.f32 	%f535, %f740, %f532, %f741;
	fma.rn.f32 	%f537, %f535, %f532, %f742;
	mul.rn.f32 	%f538, %f537, %f532;
	mul.rn.f32 	%f539, %f538, %f531;
	sub.f32 	%f540, %f529, %f531;
	neg.f32 	%f541, %f531;
	add.f32 	%f542, %f540, %f540;
	fma.rn.f32 	%f543, %f541, %f529, %f542;
	mul.rn.f32 	%f544, %f517, %f543;
	add.f32 	%f545, %f539, %f531;
	sub.f32 	%f546, %f531, %f545;
	add.f32 	%f547, %f539, %f546;
	add.f32 	%f548, %f544, %f547;
	add.f32 	%f549, %f545, %f548;
	sub.f32 	%f550, %f545, %f549;
	add.f32 	%f551, %f548, %f550;
	mul.rn.f32 	%f553, %f528, %f743;
	mul.rn.f32 	%f555, %f528, %f744;
	add.f32 	%f556, %f553, %f549;
	sub.f32 	%f557, %f553, %f556;
	add.f32 	%f558, %f549, %f557;
	add.f32 	%f559, %f551, %f558;
	add.f32 	%f560, %f555, %f559;
	add.f32 	%f561, %f556, %f560;
	sub.f32 	%f562, %f556, %f561;
	add.f32 	%f563, %f560, %f562;
	mul.rn.f32 	%f565, %f486, %f561;
	neg.f32 	%f566, %f565;
	fma.rn.f32 	%f567, %f486, %f561, %f566;
	fma.rn.f32 	%f568, %f486, %f563, %f567;
	fma.rn.f32 	%f570, %f491, %f561, %f568;
	add.rn.f32 	%f571, %f565, %f570;
	neg.f32 	%f572, %f571;
	add.rn.f32 	%f573, %f565, %f572;
	add.rn.f32 	%f574, %f573, %f570;
	mov.b32 	 %r89, %f571;
	setp.eq.s32	%p70, %r89, 1118925336;
	add.s32 	%r90, %r89, -1;
	mov.b32 	 %f575, %r90;
	add.f32 	%f576, %f574, 0f37000000;
	selp.f32	%f577, %f575, %f571, %p70;
	selp.f32	%f72, %f576, %f574, %p70;
	mul.f32 	%f578, %f577, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f579, %f578;
	fma.rn.f32 	%f581, %f579, %f745, %f577;
	fma.rn.f32 	%f583, %f579, %f746, %f581;
	mul.f32 	%f584, %f583, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f585, %f584;
	add.f32 	%f586, %f579, 0f00000000;
	ex2.approx.f32 	%f587, %f586;
	mul.f32 	%f588, %f585, %f587;
	setp.lt.f32	%p71, %f577, 0fC2D20000;
	selp.f32	%f589, 0f00000000, %f588, %p71;
	setp.gt.f32	%p72, %f577, 0f42D20000;
	selp.f32	%f772, 0f7F800000, %f589, %p72;
	setp.eq.f32	%p73, %f772, 0f7F800000;
	@%p73 bra 	BB0_47;

	fma.rn.f32 	%f772, %f772, %f72, %f772;

BB0_47:
	setp.lt.f32	%p74, %f42, 0f00000000;
	and.pred  	%p4, %p74, %p59;
	mov.b32 	 %r91, %f772;
	xor.b32  	%r92, %r91, -2147483648;
	mov.b32 	 %f590, %r92;
	selp.f32	%f774, %f590, %f772, %p4;
	setp.eq.f32	%p76, %f42, 0f00000000;
	@%p76 bra 	BB0_50;
	bra.uni 	BB0_48;

BB0_50:
	add.f32 	%f593, %f42, %f42;
	selp.f32	%f774, %f593, 0f00000000, %p59;
	bra.uni 	BB0_51;

BB0_48:
	setp.geu.f32	%p77, %f42, 0f00000000;
	@%p77 bra 	BB0_51;

	cvt.rzi.f32.f32	%f592, %f486;
	setp.neu.f32	%p78, %f592, 0f3EE66666;
	selp.f32	%f774, 0f7FFFFFFF, %f774, %p78;

BB0_51:
	add.f32 	%f594, %f71, 0f3EE66666;
	mov.b32 	 %r93, %f594;
	setp.lt.s32	%p80, %r93, 2139095040;
	@%p80 bra 	BB0_56;

	setp.gtu.f32	%p81, %f71, 0f7F800000;
	@%p81 bra 	BB0_55;
	bra.uni 	BB0_53;

BB0_55:
	add.f32 	%f774, %f42, 0f3EE66666;
	bra.uni 	BB0_56;

BB0_53:
	setp.neu.f32	%p82, %f71, 0f7F800000;
	@%p82 bra 	BB0_56;

	selp.f32	%f774, 0fFF800000, 0f7F800000, %p4;

BB0_56:
	mov.f32 	%f753, 0fB5BFBE8E;
	mov.f32 	%f752, 0fBF317200;
	mov.f32 	%f751, 0f35BFBE8E;
	mov.f32 	%f750, 0f3F317200;
	mov.f32 	%f749, 0f3DAAAABD;
	mov.f32 	%f748, 0f3C4CAF63;
	mov.f32 	%f747, 0f3B18F0FE;
	setp.eq.f32	%p83, %f42, 0f3F800000;
	selp.f32	%f83, 0f3F800000, %f774, %p83;
	abs.f32 	%f84, %f43;
	setp.lt.f32	%p84, %f84, 0f00800000;
	mul.f32 	%f597, %f84, 0f4B800000;
	selp.f32	%f598, 0fC3170000, 0fC2FE0000, %p84;
	selp.f32	%f599, %f597, %f84, %p84;
	mov.b32 	 %r94, %f599;
	and.b32  	%r95, %r94, 8388607;
	or.b32  	%r96, %r95, 1065353216;
	mov.b32 	 %f600, %r96;
	shr.u32 	%r97, %r94, 23;
	cvt.rn.f32.u32	%f601, %r97;
	add.f32 	%f602, %f598, %f601;
	setp.gt.f32	%p85, %f600, 0f3FB504F3;
	mul.f32 	%f603, %f600, 0f3F000000;
	add.f32 	%f604, %f602, 0f3F800000;
	selp.f32	%f605, %f603, %f600, %p85;
	selp.f32	%f606, %f604, %f602, %p85;
	add.f32 	%f607, %f605, 0fBF800000;
	add.f32 	%f596, %f605, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f595,%f596;
	// inline asm
	add.f32 	%f608, %f607, %f607;
	mul.f32 	%f609, %f595, %f608;
	mul.f32 	%f610, %f609, %f609;
	fma.rn.f32 	%f613, %f747, %f610, %f748;
	fma.rn.f32 	%f615, %f613, %f610, %f749;
	mul.rn.f32 	%f616, %f615, %f610;
	mul.rn.f32 	%f617, %f616, %f609;
	sub.f32 	%f618, %f607, %f609;
	neg.f32 	%f619, %f609;
	add.f32 	%f620, %f618, %f618;
	fma.rn.f32 	%f621, %f619, %f607, %f620;
	mul.rn.f32 	%f622, %f595, %f621;
	add.f32 	%f623, %f617, %f609;
	sub.f32 	%f624, %f609, %f623;
	add.f32 	%f625, %f617, %f624;
	add.f32 	%f626, %f622, %f625;
	add.f32 	%f627, %f623, %f626;
	sub.f32 	%f628, %f623, %f627;
	add.f32 	%f629, %f626, %f628;
	mul.rn.f32 	%f631, %f606, %f750;
	mul.rn.f32 	%f633, %f606, %f751;
	add.f32 	%f634, %f631, %f627;
	sub.f32 	%f635, %f631, %f634;
	add.f32 	%f636, %f627, %f635;
	add.f32 	%f637, %f629, %f636;
	add.f32 	%f638, %f633, %f637;
	add.f32 	%f639, %f634, %f638;
	sub.f32 	%f640, %f634, %f639;
	add.f32 	%f641, %f638, %f640;
	mul.rn.f32 	%f643, %f486, %f639;
	neg.f32 	%f644, %f643;
	fma.rn.f32 	%f645, %f486, %f639, %f644;
	fma.rn.f32 	%f646, %f486, %f641, %f645;
	fma.rn.f32 	%f648, %f491, %f639, %f646;
	add.rn.f32 	%f649, %f643, %f648;
	neg.f32 	%f650, %f649;
	add.rn.f32 	%f651, %f643, %f650;
	add.rn.f32 	%f652, %f651, %f648;
	mov.b32 	 %r98, %f649;
	setp.eq.s32	%p86, %r98, 1118925336;
	add.s32 	%r99, %r98, -1;
	mov.b32 	 %f653, %r99;
	add.f32 	%f654, %f652, 0f37000000;
	selp.f32	%f655, %f653, %f649, %p86;
	selp.f32	%f85, %f654, %f652, %p86;
	mul.f32 	%f656, %f655, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f657, %f656;
	fma.rn.f32 	%f659, %f657, %f752, %f655;
	fma.rn.f32 	%f661, %f657, %f753, %f659;
	mul.f32 	%f662, %f661, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f663, %f662;
	add.f32 	%f664, %f657, 0f00000000;
	ex2.approx.f32 	%f665, %f664;
	mul.f32 	%f666, %f663, %f665;
	setp.lt.f32	%p87, %f655, 0fC2D20000;
	selp.f32	%f667, 0f00000000, %f666, %p87;
	setp.gt.f32	%p88, %f655, 0f42D20000;
	selp.f32	%f775, 0f7F800000, %f667, %p88;
	setp.eq.f32	%p89, %f775, 0f7F800000;
	@%p89 bra 	BB0_58;

	fma.rn.f32 	%f775, %f775, %f85, %f775;

BB0_58:
	setp.lt.f32	%p90, %f43, 0f00000000;
	and.pred  	%p5, %p90, %p59;
	mov.b32 	 %r100, %f775;
	xor.b32  	%r101, %r100, -2147483648;
	mov.b32 	 %f668, %r101;
	selp.f32	%f777, %f668, %f775, %p5;
	setp.eq.f32	%p92, %f43, 0f00000000;
	@%p92 bra 	BB0_61;
	bra.uni 	BB0_59;

BB0_61:
	add.f32 	%f671, %f43, %f43;
	selp.f32	%f777, %f671, 0f00000000, %p59;
	bra.uni 	BB0_62;

BB0_59:
	setp.geu.f32	%p93, %f43, 0f00000000;
	@%p93 bra 	BB0_62;

	cvt.rzi.f32.f32	%f670, %f486;
	setp.neu.f32	%p94, %f670, 0f3EE66666;
	selp.f32	%f777, 0f7FFFFFFF, %f777, %p94;

BB0_62:
	add.f32 	%f672, %f84, 0f3EE66666;
	mov.b32 	 %r102, %f672;
	setp.lt.s32	%p96, %r102, 2139095040;
	@%p96 bra 	BB0_67;

	setp.gtu.f32	%p97, %f84, 0f7F800000;
	@%p97 bra 	BB0_66;
	bra.uni 	BB0_64;

BB0_66:
	add.f32 	%f777, %f43, 0f3EE66666;
	bra.uni 	BB0_67;

BB0_64:
	setp.neu.f32	%p98, %f84, 0f7F800000;
	@%p98 bra 	BB0_67;

	selp.f32	%f777, 0fFF800000, 0f7F800000, %p5;

BB0_67:
	setp.eq.f32	%p99, %f43, 0f3F800000;
	selp.f32	%f673, 0f3F800000, %f777, %p99;
	cvt.u64.u32	%rd36, %r3;
	cvt.u64.u32	%rd35, %r2;
	mov.u64 	%rd39, image;
	cvta.global.u64 	%rd34, %rd39;
	// inline asm
	call (%rd33), _rt_buffer_get_64, (%rd34, %r24, %r25, %rd35, %rd36, %rd15, %rd15);
	// inline asm
	cvt.sat.f32.f32	%f674, %f673;
	mul.f32 	%f675, %f674, 0f437FFD71;
	cvt.rzi.u32.f32	%r105, %f675;
	cvt.sat.f32.f32	%f676, %f83;
	mul.f32 	%f677, %f676, 0f437FFD71;
	cvt.rzi.u32.f32	%r106, %f677;
	cvt.sat.f32.f32	%f678, %f70;
	mul.f32 	%f679, %f678, 0f437FFD71;
	cvt.rzi.u32.f32	%r107, %f679;
	cvt.u16.u32	%rs13, %r105;
	cvt.u16.u32	%rs14, %r107;
	cvt.u16.u32	%rs15, %r106;
	mov.u16 	%rs16, 255;
	st.v4.u8 	[%rd33], {%rs13, %rs15, %rs14, %rs16};
	ld.global.u32 	%r158, [imageEnabled];

BB0_68:
	and.b32  	%r108, %r158, 4;
	setp.eq.s32	%p100, %r108, 0;
	@%p100 bra 	BB0_72;

	ld.global.u32 	%r109, [additive];
	setp.eq.s32	%p101, %r109, 0;
	cvt.u64.u32	%rd4, %r2;
	cvt.u64.u32	%rd5, %r3;
	mov.f32 	%f680, 0f3F800000;
	// inline asm
	{  cvt.rn.f16.f32 %rs17, %f680;}

	// inline asm
	@%p101 bra 	BB0_71;

	mov.u64 	%rd52, image_HDR;
	cvta.global.u64 	%rd41, %rd52;
	mov.u32 	%r113, 8;
	// inline asm
	call (%rd40), _rt_buffer_get_64, (%rd41, %r24, %r113, %rd4, %rd5, %rd15, %rd15);
	// inline asm
	ld.v4.u16 	{%rs24, %rs25, %rs26, %rs27}, [%rd40];
	// inline asm
	{  cvt.f32.f16 %f681, %rs24;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f682, %rs25;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f683, %rs26;}

	// inline asm
	// inline asm
	call (%rd46), _rt_buffer_get_64, (%rd41, %r24, %r113, %rd4, %rd5, %rd15, %rd15);
	// inline asm
	add.f32 	%f684, %f41, %f681;
	add.f32 	%f685, %f42, %f682;
	add.f32 	%f686, %f43, %f683;
	// inline asm
	{  cvt.rn.f16.f32 %rs23, %f686;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs22, %f685;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs21, %f684;}

	// inline asm
	st.v4.u16 	[%rd46], {%rs21, %rs22, %rs23, %rs17};
	bra.uni 	BB0_72;

BB0_71:
	mov.u64 	%rd59, image_HDR;
	cvta.global.u64 	%rd54, %rd59;
	mov.u32 	%r115, 8;
	// inline asm
	call (%rd53), _rt_buffer_get_64, (%rd54, %r24, %r115, %rd4, %rd5, %rd15, %rd15);
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs30, %f43;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs29, %f42;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs28, %f41;}

	// inline asm
	st.v4.u16 	[%rd53], {%rs28, %rs29, %rs30, %rs17};

BB0_72:
	ld.global.u8 	%rs31, [imageEnabled];
	and.b16  	%rs32, %rs31, 64;
	setp.eq.s16	%p102, %rs32, 0;
	@%p102 bra 	BB0_94;

	cvt.u64.u32	%rd62, %r2;
	cvt.u64.u32	%rd63, %r3;
	mov.u64 	%rd66, image_Dir;
	cvta.global.u64 	%rd61, %rd66;
	// inline asm
	call (%rd60), _rt_buffer_get_64, (%rd61, %r24, %r25, %rd62, %rd63, %rd15, %rd15);
	// inline asm
	fma.rn.f32 	%f690, %f10, 0f3F000000, 0f3F000000;
	mul.f32 	%f691, %f690, 0f437F0000;
	cvt.rzi.u32.f32	%r118, %f691;
	fma.rn.f32 	%f692, %f11, 0f3F000000, 0f3F000000;
	mul.f32 	%f693, %f692, 0f437F0000;
	cvt.rzi.u32.f32	%r119, %f693;
	fma.rn.f32 	%f694, %f12, 0f3F000000, 0f3F000000;
	mul.f32 	%f695, %f694, 0f437F0000;
	cvt.rzi.u32.f32	%r120, %f695;
	cvt.u16.u32	%rs33, %r120;
	cvt.u16.u32	%rs34, %r119;
	cvt.u16.u32	%rs35, %r118;
	mov.u16 	%rs36, 255;
	st.v4.u8 	[%rd60], {%rs35, %rs34, %rs33, %rs36};

BB0_94:
	ret;
}


