
*** Running vivado
    with args -log Execute.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Execute.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Execute.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 430.293 ; gain = 102.738
Command: link_design -top Execute -part xc7a35tcpg236-1 -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 830.852 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 919.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 948.855 ; gain = 513.996
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 973.812 ; gain = 24.957

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c9fe10f8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1523.516 ; gain = 549.703

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c9fe10f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1859.332 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c9fe10f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1859.332 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c9fe10f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1859.332 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c9fe10f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1859.332 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: c9fe10f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1859.332 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c9fe10f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1859.332 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1859.332 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c9fe10f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1859.332 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c9fe10f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1859.332 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c9fe10f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1859.332 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1859.332 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: c9fe10f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1859.332 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1859.332 ; gain = 910.477
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.runs/impl_1/Execute_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Execute_drc_opted.rpt -pb Execute_drc_opted.pb -rpx Execute_drc_opted.rpx
Command: report_drc -file Execute_drc_opted.rpt -pb Execute_drc_opted.pb -rpx Execute_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.runs/impl_1/Execute_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1859.332 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bbef6b03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1859.332 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1859.332 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bbef6b03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 1859.332 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c491bd76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1859.332 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c491bd76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1859.332 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: c491bd76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1859.332 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c491bd76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1859.332 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c491bd76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1859.332 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: c491bd76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 1859.332 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: f1377bc9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1859.332 ; gain = 0.000
Phase 2 Global Placement | Checksum: f1377bc9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1859.332 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f1377bc9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1859.332 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c9e39d42

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1859.332 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b8e784e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1859.332 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b8e784e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1859.332 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23c93bfdf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1859.332 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 23c93bfdf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1859.332 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 23c93bfdf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1859.332 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 23c93bfdf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1859.332 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 23c93bfdf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1859.332 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23c93bfdf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1859.332 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 23c93bfdf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1859.332 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 23c93bfdf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1859.332 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1859.332 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1859.332 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23c93bfdf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1859.332 ; gain = 0.000
Ending Placer Task | Checksum: 1a316e931

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1859.332 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 1859.332 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.runs/impl_1/Execute_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Execute_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1859.332 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Execute_utilization_placed.rpt -pb Execute_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Execute_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1859.332 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1859.332 ; gain = 0.000
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1874.660 ; gain = 14.922
INFO: [Common 17-1381] The checkpoint 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.runs/impl_1/Execute_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e7277e2e ConstDB: 0 ShapeSum: bbef6b03 RouteDB: 0
WARNING: [Route 35-198] Port "RegSrcA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUSrc" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUSrc". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUControl[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUControl[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUControl[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUControl[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUControl[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUControl[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUControl[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUControl[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RdDest[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RdDest[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RtDest[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RtDest[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegDst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegDst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RdDest[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RdDest[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RtDest[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RtDest[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RdDest[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RdDest[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RtDest[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RtDest[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RdDest[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RdDest[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RtDest[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RtDest[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RdDest[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RdDest[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RtDest[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RtDest[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: 544ff925 NumContArr: f9549dbf Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 14da496e4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1957.398 ; gain = 70.656

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14da496e4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1963.441 ; gain = 76.699

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14da496e4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1963.441 ; gain = 76.699
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1092
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1092
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 94f38c17

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1968.031 ; gain = 81.289

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 94f38c17

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1968.031 ; gain = 81.289
Phase 3 Initial Routing | Checksum: e0c296ee

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1968.031 ; gain = 81.289

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1c2b4e9c7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1968.031 ; gain = 81.289
Phase 4 Rip-up And Reroute | Checksum: 1c2b4e9c7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1968.031 ; gain = 81.289

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1c2b4e9c7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1968.031 ; gain = 81.289

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1c2b4e9c7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1968.031 ; gain = 81.289
Phase 6 Post Hold Fix | Checksum: 1c2b4e9c7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1968.031 ; gain = 81.289

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.153871 %
  Global Horizontal Routing Utilization  = 0.165018 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 18.9189%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 14.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1c2b4e9c7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1968.031 ; gain = 81.289

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c2b4e9c7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1968.715 ; gain = 81.973

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 169c794ca

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1968.715 ; gain = 81.973
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1968.715 ; gain = 81.973

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1968.715 ; gain = 94.055
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1979.531 ; gain = 10.816
INFO: [Common 17-1381] The checkpoint 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.runs/impl_1/Execute_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Execute_drc_routed.rpt -pb Execute_drc_routed.pb -rpx Execute_drc_routed.rpx
Command: report_drc -file Execute_drc_routed.rpt -pb Execute_drc_routed.pb -rpx Execute_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.runs/impl_1/Execute_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Execute_methodology_drc_routed.rpt -pb Execute_methodology_drc_routed.pb -rpx Execute_methodology_drc_routed.rpx
Command: report_methodology -file Execute_methodology_drc_routed.rpt -pb Execute_methodology_drc_routed.pb -rpx Execute_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.runs/impl_1/Execute_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Execute_power_routed.rpt -pb Execute_power_summary_routed.pb -rpx Execute_power_routed.rpx
Command: report_power -file Execute_power_routed.rpt -pb Execute_power_summary_routed.pb -rpx Execute_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Execute_route_status.rpt -pb Execute_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Execute_timing_summary_routed.rpt -pb Execute_timing_summary_routed.pb -rpx Execute_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Execute_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Execute_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Execute_bus_skew_routed.rpt -pb Execute_bus_skew_routed.pb -rpx Execute_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Mar 23 17:33:52 2023...
