[0m[[0m[31merror[0m] [0m[0mC:\Users\yuda\Desktop\soDLA\src\main\scala\nvdla\top\NV_NVDLA_partition_c.scala:372:4: value sc2mac_wt_a_pd is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val dla_reset_rstn: chisel3.core.Bool; val test_mode: chisel3.core.Bool; val direct_reset_: chisel3.core.Bool; val nvdla_clk_ovr_on: chisel3.core.Clock; val global_clk_ovr_on: chisel3.core.Clock; val tmc2slcg_disable_clock_gating: chisel3.core.Bool; val accu2sc_credit_vld: chisel3.core.Bool; val accu2sc_credit_size: chisel3.core.UInt; val cdma2csb_resp_valid: chisel3.core.Bool; val cdma2csb_resp_pd: chisel3.core.UInt; val cdma_dat2glb_done_intr_pd: chisel3.core.UInt; val cdma_dat2mcif_rd_req_valid: chisel3.core.Bool; val cdma_dat2mcif_rd_req_ready: chisel3.core.Bool; val cdma_dat2mcif_rd_req_pd: chisel3.core.UInt; val cdma_wt2glb_done_intr_pd: chisel3.core.UInt; val cdma_wt2mcif_rd_req_valid: chisel3.core.Bool; val cdma_wt2mcif_rd_req_ready: chisel3.core.Bool; val cdma_wt2mcif_rd_req_pd: chisel3.core.UInt; val csb2cdma_req_pvld: chisel3.core.Bool; val csb2cdma_req_prdy: chisel3.core.Bool; val csb2cdma_req_pd: chisel3.core.UInt; val csb2csc_req_pvld: chisel3.core.Bool; val csb2csc_req_prdy: chisel3.core.Bool; val csb2csc_req_pd: chisel3.core.UInt; val csc2csb_resp_valid: chisel3.core.Bool; val csc2csb_resp_pd: chisel3.core.UInt; val cdma_dat2cvif_rd_req_valid: Option[chisel3.core.Bool]; val cdma_dat2cvif_rd_req_ready: Option[chisel3.core.Bool]; val cdma_dat2cvif_rd_req_pd: Option[chisel3.core.UInt]; val cvif2cdma_dat_rd_rsp_valid: Option[chisel3.core.Bool]; val cvif2cdma_dat_rd_rsp_ready: Option[chisel3.core.Bool]; val cvif2cdma_dat_rd_rsp_pd: Option[chisel3.core.UInt]; val cdma_wt2cvif_rd_req_valid: Option[chisel3.core.Bool]; val cdma_wt2cvif_rd_req_ready: Option[chisel3.core.Bool]; val cdma_wt2cvif_rd_req_pd: Option[chisel3.core.UInt]; val cvif2cdma_wt_rd_rsp_valid: Option[chisel3.core.Bool]; val cvif2cdma_wt_rd_rsp_ready: Option[chisel3.core.Bool]; val cvif2cdma_wt_rd_rsp_pd: Option[chisel3.core.UInt]; val mcif2cdma_dat_rd_rsp_valid: chisel3.core.Bool; val mcif2cdma_dat_rd_rsp_ready: chisel3.core.Bool; val mcif2cdma_dat_rd_rsp_pd: chisel3.core.UInt; val mcif2cdma_wt_rd_rsp_valid: chisel3.core.Bool; val mcif2cdma_wt_rd_rsp_ready: chisel3.core.Bool; val mcif2cdma_wt_rd_rsp_pd: chisel3.core.UInt; val pwrbus_ram_pd: chisel3.core.UInt; val sc2mac_dat_a_pvld: chisel3.core.Bool; val sc2mac_dat_a_mask: chisel3.core.Vec[chisel3.core.Bool]; val sc2mac_dat_a_data: chisel3.core.Vec[chisel3.core.SInt]; val sc2mac_dat_a_pd: chisel3.core.UInt; val sc2mac_dat_b_pvld: chisel3.core.Bool; val sc2mac_dat_b_mask: chisel3.core.Vec[chisel3.core.Bool]; val sc2mac_dat_b_data: chisel3.core.Vec[chisel3.core.SInt]; val sc2mac_dat_b_pd: chisel3.core.UInt; val sc2mac_wt_a_pvld: chisel3.core.Bool; val sc2mac_wt_a_mask: chisel3.core.Vec[chisel3.core.Bool]; val sc2mac_wt_a_data: chisel3.core.Vec[chisel3.core.SInt]; val sc2mac_wt_a_sel: chisel3.core.Vec[chisel3.core.Bool]; val sc2mac_wt_b_pvld: chisel3.core.Bool; val sc2mac_wt_b_mask: chisel3.core.Vec[chisel3.core.Bool]; val sc2mac_wt_b_data: chisel3.core.Vec[chisel3.core.SInt]; val sc2mac_wt_b_sel: chisel3.core.Vec[chisel3.core.Bool]}[0m
[0m[[0m[31merror[0m] [0m[0mio.sc2mac_wt_a_pd := u_NV_NVDLA_csc.io.sc2mac_wt_a_pd[0m
[0m[[0m[31merror[0m] [0m[0m   ^[0m
[0m[[0m[31merror[0m] [0m[0mC:\Users\yuda\Desktop\soDLA\src\main\scala\nvdla\top\NV_NVDLA_partition_c.scala:372:40: value sc2mac_wt_a_pd is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val dla_clk_ovr_on_sync: chisel3.core.Clock; val global_clk_ovr_on_sync: chisel3.core.Clock; val tmc2slcg_disable_clock_gating: chisel3.core.Bool; val nvdla_core_rstn: chisel3.core.Bool; val sc2cdma_dat_pending_req: chisel3.core.Bool; val sc2cdma_wt_pending_req: chisel3.core.Bool; val cdma2sc_dat_pending_ack: chisel3.core.Bool; val cdma2sc_wt_pending_ack: chisel3.core.Bool; val cdma2sc_dat_updt: chisel3.core.Bool; val cdma2sc_dat_entries: chisel3.core.UInt; val cdma2sc_dat_slices: chisel3.core.UInt; val sc2cdma_dat_updt: chisel3.core.Bool; val sc2cdma_dat_entries: chisel3.core.UInt; val sc2cdma_dat_slices: chisel3.core.UInt; val cdma2sc_wt_updt: chisel3.core.Bool; val cdma2sc_wt_entries: chisel3.core.UInt; val cdma2sc_wmb_entries: chisel3.core.UInt; val cdma2sc_wt_kernels: chisel3.core.UInt; val sc2cdma_wt_updt: chisel3.core.Bool; val sc2cdma_wt_entries: chisel3.core.UInt; val sc2cdma_wmb_entries: chisel3.core.UInt; val sc2cdma_wt_kernels: chisel3.core.UInt; val accu2sc_credit_vld: chisel3.core.Bool; val accu2sc_credit_size: chisel3.core.UInt; val csb2csc_req_pvld: chisel3.core.Bool; val csb2csc_req_prdy: chisel3.core.Bool; val csb2csc_req_pd: chisel3.core.UInt; val csc2csb_resp_valid: chisel3.core.Bool; val csc2csb_resp_pd: chisel3.core.UInt; val sc2buf_dat_rd_en: chisel3.core.Bool; val sc2buf_dat_rd_addr: chisel3.core.UInt; val sc2buf_dat_rd_valid: chisel3.core.Bool; val sc2buf_dat_rd_data: chisel3.core.UInt; val sc2buf_dat_rd_shift: chisel3.core.UInt; val sc2buf_dat_rd_next1_en: chisel3.core.Bool; val sc2buf_dat_rd_next1_addr: chisel3.core.UInt; val sc2buf_wt_rd_en: chisel3.core.Bool; val sc2buf_wt_rd_addr: chisel3.core.UInt; val sc2buf_wt_rd_valid: chisel3.core.Bool; val sc2buf_wt_rd_data: chisel3.core.UInt; val sc2mac_dat_a_pvld: chisel3.core.Bool; val sc2mac_dat_a_mask: chisel3.core.Vec[chisel3.core.Bool]; val sc2mac_dat_a_data: chisel3.core.Vec[chisel3.core.SInt]; val sc2mac_dat_a_pd: chisel3.core.UInt; val sc2mac_dat_b_pvld: chisel3.core.Bool; val sc2mac_dat_b_mask: chisel3.core.Vec[chisel3.core.Bool]; val sc2mac_dat_b_data: chisel3.core.Vec[chisel3.core.SInt]; val sc2mac_dat_b_pd: chisel3.core.UInt; val sc2mac_wt_a_pvld: chisel3.core.Bool; val sc2mac_wt_a_mask: chisel3.core.Vec[chisel3.core.Bool]; val sc2mac_wt_a_data: chisel3.core.Vec[chisel3.core.SInt]; val sc2mac_wt_a_sel: chisel3.core.Vec[chisel3.core.Bool]; val sc2mac_wt_b_pvld: chisel3.core.Bool; val sc2mac_wt_b_mask: chisel3.core.Vec[chisel3.core.Bool]; val sc2mac_wt_b_data: chisel3.core.Vec[chisel3.core.SInt]; val sc2mac_wt_b_sel: chisel3.core.Vec[chisel3.core.Bool]; val pwrbus_ram_pd: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0mio.sc2mac_wt_a_pd := u_NV_NVDLA_csc.io.sc2mac_wt_a_pd[0m
[0m[[0m[31merror[0m] [0m[0m                                       ^[0m
[0m[[0m[31merror[0m] [0m[0mC:\Users\yuda\Desktop\soDLA\src\main\scala\nvdla\top\NV_NVDLA_partition_c.scala:377:4: value sc2mac_wt_b_pd is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val dla_reset_rstn: chisel3.core.Bool; val test_mode: chisel3.core.Bool; val direct_reset_: chisel3.core.Bool; val nvdla_clk_ovr_on: chisel3.core.Clock; val global_clk_ovr_on: chisel3.core.Clock; val tmc2slcg_disable_clock_gating: chisel3.core.Bool; val accu2sc_credit_vld: chisel3.core.Bool; val accu2sc_credit_size: chisel3.core.UInt; val cdma2csb_resp_valid: chisel3.core.Bool; val cdma2csb_resp_pd: chisel3.core.UInt; val cdma_dat2glb_done_intr_pd: chisel3.core.UInt; val cdma_dat2mcif_rd_req_valid: chisel3.core.Bool; val cdma_dat2mcif_rd_req_ready: chisel3.core.Bool; val cdma_dat2mcif_rd_req_pd: chisel3.core.UInt; val cdma_wt2glb_done_intr_pd: chisel3.core.UInt; val cdma_wt2mcif_rd_req_valid: chisel3.core.Bool; val cdma_wt2mcif_rd_req_ready: chisel3.core.Bool; val cdma_wt2mcif_rd_req_pd: chisel3.core.UInt; val csb2cdma_req_pvld: chisel3.core.Bool; val csb2cdma_req_prdy: chisel3.core.Bool; val csb2cdma_req_pd: chisel3.core.UInt; val csb2csc_req_pvld: chisel3.core.Bool; val csb2csc_req_prdy: chisel3.core.Bool; val csb2csc_req_pd: chisel3.core.UInt; val csc2csb_resp_valid: chisel3.core.Bool; val csc2csb_resp_pd: chisel3.core.UInt; val cdma_dat2cvif_rd_req_valid: Option[chisel3.core.Bool]; val cdma_dat2cvif_rd_req_ready: Option[chisel3.core.Bool]; val cdma_dat2cvif_rd_req_pd: Option[chisel3.core.UInt]; val cvif2cdma_dat_rd_rsp_valid: Option[chisel3.core.Bool]; val cvif2cdma_dat_rd_rsp_ready: Option[chisel3.core.Bool]; val cvif2cdma_dat_rd_rsp_pd: Option[chisel3.core.UInt]; val cdma_wt2cvif_rd_req_valid: Option[chisel3.core.Bool]; val cdma_wt2cvif_rd_req_ready: Option[chisel3.core.Bool]; val cdma_wt2cvif_rd_req_pd: Option[chisel3.core.UInt]; val cvif2cdma_wt_rd_rsp_valid: Option[chisel3.core.Bool]; val cvif2cdma_wt_rd_rsp_ready: Option[chisel3.core.Bool]; val cvif2cdma_wt_rd_rsp_pd: Option[chisel3.core.UInt]; val mcif2cdma_dat_rd_rsp_valid: chisel3.core.Bool; val mcif2cdma_dat_rd_rsp_ready: chisel3.core.Bool; val mcif2cdma_dat_rd_rsp_pd: chisel3.core.UInt; val mcif2cdma_wt_rd_rsp_valid: chisel3.core.Bool; val mcif2cdma_wt_rd_rsp_ready: chisel3.core.Bool; val mcif2cdma_wt_rd_rsp_pd: chisel3.core.UInt; val pwrbus_ram_pd: chisel3.core.UInt; val sc2mac_dat_a_pvld: chisel3.core.Bool; val sc2mac_dat_a_mask: chisel3.core.Vec[chisel3.core.Bool]; val sc2mac_dat_a_data: chisel3.core.Vec[chisel3.core.SInt]; val sc2mac_dat_a_pd: chisel3.core.UInt; val sc2mac_dat_b_pvld: chisel3.core.Bool; val sc2mac_dat_b_mask: chisel3.core.Vec[chisel3.core.Bool]; val sc2mac_dat_b_data: chisel3.core.Vec[chisel3.core.SInt]; val sc2mac_dat_b_pd: chisel3.core.UInt; val sc2mac_wt_a_pvld: chisel3.core.Bool; val sc2mac_wt_a_mask: chisel3.core.Vec[chisel3.core.Bool]; val sc2mac_wt_a_data: chisel3.core.Vec[chisel3.core.SInt]; val sc2mac_wt_a_sel: chisel3.core.Vec[chisel3.core.Bool]; val sc2mac_wt_b_pvld: chisel3.core.Bool; val sc2mac_wt_b_mask: chisel3.core.Vec[chisel3.core.Bool]; val sc2mac_wt_b_data: chisel3.core.Vec[chisel3.core.SInt]; val sc2mac_wt_b_sel: chisel3.core.Vec[chisel3.core.Bool]}[0m
[0m[[0m[31merror[0m] [0m[0mio.sc2mac_wt_b_pd := u_NV_NVDLA_csc.io.sc2mac_wt_b_pd[0m
[0m[[0m[31merror[0m] [0m[0m   ^[0m
[0m[[0m[31merror[0m] [0m[0mC:\Users\yuda\Desktop\soDLA\src\main\scala\nvdla\top\NV_NVDLA_partition_c.scala:377:40: value sc2mac_wt_b_pd is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val dla_clk_ovr_on_sync: chisel3.core.Clock; val global_clk_ovr_on_sync: chisel3.core.Clock; val tmc2slcg_disable_clock_gating: chisel3.core.Bool; val nvdla_core_rstn: chisel3.core.Bool; val sc2cdma_dat_pending_req: chisel3.core.Bool; val sc2cdma_wt_pending_req: chisel3.core.Bool; val cdma2sc_dat_pending_ack: chisel3.core.Bool; val cdma2sc_wt_pending_ack: chisel3.core.Bool; val cdma2sc_dat_updt: chisel3.core.Bool; val cdma2sc_dat_entries: chisel3.core.UInt; val cdma2sc_dat_slices: chisel3.core.UInt; val sc2cdma_dat_updt: chisel3.core.Bool; val sc2cdma_dat_entries: chisel3.core.UInt; val sc2cdma_dat_slices: chisel3.core.UInt; val cdma2sc_wt_updt: chisel3.core.Bool; val cdma2sc_wt_entries: chisel3.core.UInt; val cdma2sc_wmb_entries: chisel3.core.UInt; val cdma2sc_wt_kernels: chisel3.core.UInt; val sc2cdma_wt_updt: chisel3.core.Bool; val sc2cdma_wt_entries: chisel3.core.UInt; val sc2cdma_wmb_entries: chisel3.core.UInt; val sc2cdma_wt_kernels: chisel3.core.UInt; val accu2sc_credit_vld: chisel3.core.Bool; val accu2sc_credit_size: chisel3.core.UInt; val csb2csc_req_pvld: chisel3.core.Bool; val csb2csc_req_prdy: chisel3.core.Bool; val csb2csc_req_pd: chisel3.core.UInt; val csc2csb_resp_valid: chisel3.core.Bool; val csc2csb_resp_pd: chisel3.core.UInt; val sc2buf_dat_rd_en: chisel3.core.Bool; val sc2buf_dat_rd_addr: chisel3.core.UInt; val sc2buf_dat_rd_valid: chisel3.core.Bool; val sc2buf_dat_rd_data: chisel3.core.UInt; val sc2buf_dat_rd_shift: chisel3.core.UInt; val sc2buf_dat_rd_next1_en: chisel3.core.Bool; val sc2buf_dat_rd_next1_addr: chisel3.core.UInt; val sc2buf_wt_rd_en: chisel3.core.Bool; val sc2buf_wt_rd_addr: chisel3.core.UInt; val sc2buf_wt_rd_valid: chisel3.core.Bool; val sc2buf_wt_rd_data: chisel3.core.UInt; val sc2mac_dat_a_pvld: chisel3.core.Bool; val sc2mac_dat_a_mask: chisel3.core.Vec[chisel3.core.Bool]; val sc2mac_dat_a_data: chisel3.core.Vec[chisel3.core.SInt]; val sc2mac_dat_a_pd: chisel3.core.UInt; val sc2mac_dat_b_pvld: chisel3.core.Bool; val sc2mac_dat_b_mask: chisel3.core.Vec[chisel3.core.Bool]; val sc2mac_dat_b_data: chisel3.core.Vec[chisel3.core.SInt]; val sc2mac_dat_b_pd: chisel3.core.UInt; val sc2mac_wt_a_pvld: chisel3.core.Bool; val sc2mac_wt_a_mask: chisel3.core.Vec[chisel3.core.Bool]; val sc2mac_wt_a_data: chisel3.core.Vec[chisel3.core.SInt]; val sc2mac_wt_a_sel: chisel3.core.Vec[chisel3.core.Bool]; val sc2mac_wt_b_pvld: chisel3.core.Bool; val sc2mac_wt_b_mask: chisel3.core.Vec[chisel3.core.Bool]; val sc2mac_wt_b_data: chisel3.core.Vec[chisel3.core.SInt]; val sc2mac_wt_b_sel: chisel3.core.Vec[chisel3.core.Bool]; val pwrbus_ram_pd: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0mio.sc2mac_wt_b_pd := u_NV_NVDLA_csc.io.sc2mac_wt_b_pd[0m
[0m[[0m[31merror[0m] [0m[0m                                       ^[0m
[0m[[0m[31merror[0m] [0m[0mfour errors found[0m
