# 4-bit Magnitude Comparator

This is a structural **Verilog** code 4-bit magnitude comparator.

## Design

* Equations for Greater, Equal and Lesser are obtained from Truth Table

## Results

>Simulation

![](https://github.com/TheSuryaTeja/RTL-Design/blob/master/4-bit_magnitude_Comparator/Images/simulation.PNG?raw=true)

>Schematic

![](https://github.com/TheSuryaTeja/RTL-Design/blob/master/4-bit_magnitude_Comparator/Images/schematic.PNG?raw=true)

>Post-Synthesis

![](https://github.com/TheSuryaTeja/RTL-Design/blob/master/4-bit_magnitude_Comparator/Images/post-synth.PNG?raw=true)


## Author
* Surya Teja 
* Mail - **heysuryateja@gmail.com**
* Connect on [Linkedin](https://www.linkedin.com/in/suryateja2000/)
