# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../BE_VHDL/BE_VHDL.srcs/sources_1/new/ALU.vhd" \
"../../../../BE_Conception_uP_RISC.srcs/sources_1/new/DATA_Flow.vhd" \
"../../../../../BE_VHDL/BE_VHDL.srcs/sources_1/new/Flip_Flop_D.vhd" \
"../../../../../BE_VHDL/BE_VHDL.srcs/sources_1/new/RegistreBank.vhd" \
"../../../../../BE_VHDL/BE_VHDL.srcs/sources_1/new/memDonnees.vhd" \
"../../../../../BE_VHDL/BE_VHDL.srcs/sources_1/new/memInstru.vhd" \
"../../../../BE_Conception_uP_RISC.srcs/sim_1/new/DATA_Flow_test.vhd" \

# Do not sort compile order
nosort
