Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1ca2649cd0fb475e8b1e6e6e284094a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_demux_behav xil_defaultlib.tb_demux -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture bhv of entity xil_defaultlib.demux_1to4 [demux_1to4_default]
Compiling architecture behavior of entity xil_defaultlib.tb_demux
Built simulation snapshot tb_demux_behav
