-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity backprop_get_delta_matrix_weights1_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    delta_weights1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    delta_weights1_ce0 : OUT STD_LOGIC;
    delta_weights1_we0 : OUT STD_LOGIC;
    delta_weights1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    output_difference_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    output_difference_ce0 : OUT STD_LOGIC;
    output_difference_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    training_data_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    training_data_ce0 : OUT STD_LOGIC;
    training_data_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    idx : IN STD_LOGIC_VECTOR (11 downto 0);
    grp_fu_994_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_994_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_994_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_994_p_ce : OUT STD_LOGIC );
end;


architecture behav of backprop_get_delta_matrix_weights1_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal add_ln191_fu_134_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln191_reg_217 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal empty_fu_154_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_reg_227 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_fu_158_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_reg_232 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln194_fu_171_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln194_reg_240 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln196_fu_186_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln196_reg_250 : STD_LOGIC_VECTOR (9 downto 0);
    signal j_reg_103 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal p_sum_cast_fu_149_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln191_fu_128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln194_fu_177_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln194_fu_165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln196_fu_195_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_54 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal zext_ln191_fu_140_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_sum_fu_144_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln194_1_fu_182_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component backprop_dmul_64ns_64ns_64_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i_fu_54_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_54 <= ap_const_lv4_0;
            elsif (((icmp_ln194_fu_165_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i_fu_54 <= add_ln191_reg_217;
            end if; 
        end if;
    end process;

    j_reg_103_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                j_reg_103 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                j_reg_103 <= add_ln194_reg_240;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln191_reg_217 <= add_ln191_fu_134_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln194_reg_240 <= add_ln194_fu_171_p2;
                add_ln196_reg_250 <= add_ln196_fu_186_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                empty_reg_227 <= empty_fu_154_p1;
                    tmp_reg_232(9 downto 6) <= tmp_fu_158_p3(9 downto 6);
            end if;
        end if;
    end process;
    tmp_reg_232(5 downto 0) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state4, icmp_ln191_fu_128_p2, icmp_ln194_fu_165_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln191_fu_128_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln194_fu_165_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln191_fu_134_p2 <= std_logic_vector(unsigned(i_fu_54) + unsigned(ap_const_lv4_1));
    add_ln194_fu_171_p2 <= std_logic_vector(unsigned(j_reg_103) + unsigned(ap_const_lv7_1));
    add_ln196_fu_186_p2 <= std_logic_vector(unsigned(zext_ln194_1_fu_182_p1) + unsigned(tmp_reg_232));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln191_fu_128_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((icmp_ln191_fu_128_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln191_fu_128_p2)
    begin
        if (((icmp_ln191_fu_128_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    delta_weights1_address0 <= zext_ln196_fu_195_p1(10 - 1 downto 0);

    delta_weights1_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            delta_weights1_ce0 <= ap_const_logic_1;
        else 
            delta_weights1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    delta_weights1_d0 <= grp_fu_994_p_dout0;

    delta_weights1_we0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            delta_weights1_we0 <= ap_const_logic_1;
        else 
            delta_weights1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_154_p1 <= training_data_q0;
    grp_fu_994_p_ce <= ap_const_logic_1;
    grp_fu_994_p_din0 <= empty_reg_227;
    grp_fu_994_p_din1 <= output_difference_q0;
    icmp_ln191_fu_128_p2 <= "1" when (i_fu_54 = ap_const_lv4_D) else "0";
    icmp_ln194_fu_165_p2 <= "1" when (j_reg_103 = ap_const_lv7_40) else "0";
    output_difference_address0 <= zext_ln194_fu_177_p1(6 - 1 downto 0);

    output_difference_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output_difference_ce0 <= ap_const_logic_1;
        else 
            output_difference_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_sum_cast_fu_149_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_sum_fu_144_p2),64));
    p_sum_fu_144_p2 <= std_logic_vector(unsigned(zext_ln191_fu_140_p1) + unsigned(idx));
    tmp_fu_158_p3 <= (i_fu_54 & ap_const_lv6_0);
    training_data_address0 <= p_sum_cast_fu_149_p1(12 - 1 downto 0);

    training_data_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            training_data_ce0 <= ap_const_logic_1;
        else 
            training_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln191_fu_140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_54),12));
    zext_ln194_1_fu_182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_103),10));
    zext_ln194_fu_177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_103),64));
    zext_ln196_fu_195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln196_reg_250),64));
end behav;
