// Seed: 710698202
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wor id_5,
    input wire id_6,
    input supply1 id_7,
    input uwire id_8,
    output uwire id_9
);
  assign id_4 = (-1);
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd35
) (
    input wire _id_0,
    output wire id_1,
    output wand id_2,
    output tri1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    output uwire id_6,
    input tri0 id_7,
    input wor id_8,
    output tri1 id_9,
    output wire id_10,
    input supply0 id_11,
    input wand id_12,
    input tri1 id_13
);
  logic [id_0 : id_0] id_15;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_13,
      id_7,
      id_5,
      id_8,
      id_12,
      id_8,
      id_4,
      id_2
  );
endmodule
