
display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000063e8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000dac  080064f8  080064f8  000164f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080072a4  080072a4  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  080072a4  080072a4  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  080072a4  080072a4  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080072a4  080072a4  000172a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080072a8  080072a8  000172a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  080072ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005b4  20000084  08007330  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000638  08007330  00020638  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001047e  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023d6  00000000  00000000  0003052b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ef8  00000000  00000000  00032908  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e18  00000000  00000000  00033800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000186c7  00000000  00000000  00034618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011446  00000000  00000000  0004ccdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f8ac  00000000  00000000  0005e125  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ed9d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043ac  00000000  00000000  000eda24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000084 	.word	0x20000084
 800012c:	00000000 	.word	0x00000000
 8000130:	080064e0 	.word	0x080064e0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000088 	.word	0x20000088
 800014c:	080064e0 	.word	0x080064e0

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2f>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a30:	bf24      	itt	cs
 8000a32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a3a:	d90d      	bls.n	8000a58 <__aeabi_d2f+0x30>
 8000a3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a50:	bf08      	it	eq
 8000a52:	f020 0001 	biceq.w	r0, r0, #1
 8000a56:	4770      	bx	lr
 8000a58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a5c:	d121      	bne.n	8000aa2 <__aeabi_d2f+0x7a>
 8000a5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a62:	bfbc      	itt	lt
 8000a64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	4770      	bxlt	lr
 8000a6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a72:	f1c2 0218 	rsb	r2, r2, #24
 8000a76:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a82:	bf18      	it	ne
 8000a84:	f040 0001 	orrne.w	r0, r0, #1
 8000a88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a94:	ea40 000c 	orr.w	r0, r0, ip
 8000a98:	fa23 f302 	lsr.w	r3, r3, r2
 8000a9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa0:	e7cc      	b.n	8000a3c <__aeabi_d2f+0x14>
 8000aa2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aa6:	d107      	bne.n	8000ab8 <__aeabi_d2f+0x90>
 8000aa8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aac:	bf1e      	ittt	ne
 8000aae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ab2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ab6:	4770      	bxne	lr
 8000ab8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ac0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d36:	2afd      	cmp	r2, #253	; 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	; 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	; 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	; 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__gesf2>:
 8000f84:	f04f 3cff 	mov.w	ip, #4294967295
 8000f88:	e006      	b.n	8000f98 <__cmpsf2+0x4>
 8000f8a:	bf00      	nop

08000f8c <__lesf2>:
 8000f8c:	f04f 0c01 	mov.w	ip, #1
 8000f90:	e002      	b.n	8000f98 <__cmpsf2+0x4>
 8000f92:	bf00      	nop

08000f94 <__cmpsf2>:
 8000f94:	f04f 0c01 	mov.w	ip, #1
 8000f98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa8:	bf18      	it	ne
 8000faa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fae:	d011      	beq.n	8000fd4 <__cmpsf2+0x40>
 8000fb0:	b001      	add	sp, #4
 8000fb2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fb6:	bf18      	it	ne
 8000fb8:	ea90 0f01 	teqne	r0, r1
 8000fbc:	bf58      	it	pl
 8000fbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fc2:	bf88      	it	hi
 8000fc4:	17c8      	asrhi	r0, r1, #31
 8000fc6:	bf38      	it	cc
 8000fc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fcc:	bf18      	it	ne
 8000fce:	f040 0001 	orrne.w	r0, r0, #1
 8000fd2:	4770      	bx	lr
 8000fd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fd8:	d102      	bne.n	8000fe0 <__cmpsf2+0x4c>
 8000fda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fde:	d105      	bne.n	8000fec <__cmpsf2+0x58>
 8000fe0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fe4:	d1e4      	bne.n	8000fb0 <__cmpsf2+0x1c>
 8000fe6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fea:	d0e1      	beq.n	8000fb0 <__cmpsf2+0x1c>
 8000fec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_cfrcmple>:
 8000ff4:	4684      	mov	ip, r0
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	4661      	mov	r1, ip
 8000ffa:	e7ff      	b.n	8000ffc <__aeabi_cfcmpeq>

08000ffc <__aeabi_cfcmpeq>:
 8000ffc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ffe:	f7ff ffc9 	bl	8000f94 <__cmpsf2>
 8001002:	2800      	cmp	r0, #0
 8001004:	bf48      	it	mi
 8001006:	f110 0f00 	cmnmi.w	r0, #0
 800100a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800100c <__aeabi_fcmpeq>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff fff4 	bl	8000ffc <__aeabi_cfcmpeq>
 8001014:	bf0c      	ite	eq
 8001016:	2001      	moveq	r0, #1
 8001018:	2000      	movne	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmplt>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffea 	bl	8000ffc <__aeabi_cfcmpeq>
 8001028:	bf34      	ite	cc
 800102a:	2001      	movcc	r0, #1
 800102c:	2000      	movcs	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmple>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffe0 	bl	8000ffc <__aeabi_cfcmpeq>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpge>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffd2 	bl	8000ff4 <__aeabi_cfrcmple>
 8001050:	bf94      	ite	ls
 8001052:	2001      	movls	r0, #1
 8001054:	2000      	movhi	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpgt>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffc8 	bl	8000ff4 <__aeabi_cfrcmple>
 8001064:	bf34      	ite	cc
 8001066:	2001      	movcc	r0, #1
 8001068:	2000      	movcs	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_f2uiz>:
 8001070:	0042      	lsls	r2, r0, #1
 8001072:	d20e      	bcs.n	8001092 <__aeabi_f2uiz+0x22>
 8001074:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001078:	d30b      	bcc.n	8001092 <__aeabi_f2uiz+0x22>
 800107a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800107e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001082:	d409      	bmi.n	8001098 <__aeabi_f2uiz+0x28>
 8001084:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001088:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800108c:	fa23 f002 	lsr.w	r0, r3, r2
 8001090:	4770      	bx	lr
 8001092:	f04f 0000 	mov.w	r0, #0
 8001096:	4770      	bx	lr
 8001098:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800109c:	d101      	bne.n	80010a2 <__aeabi_f2uiz+0x32>
 800109e:	0242      	lsls	r2, r0, #9
 80010a0:	d102      	bne.n	80010a8 <__aeabi_f2uiz+0x38>
 80010a2:	f04f 30ff 	mov.w	r0, #4294967295
 80010a6:	4770      	bx	lr
 80010a8:	f04f 0000 	mov.w	r0, #0
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop

080010b0 <trimm>:
uint8_t dataDAC [3] = {0x40, 0xFF, 0xFF};
uint32_t ADCout [4];
uint8_t setmodeflag = 0;

char* trimm(float f)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
	static char trimmed [4];

	f *= 100;
 80010b8:	4929      	ldr	r1, [pc, #164]	; (8001160 <trimm+0xb0>)
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f7ff fe12 	bl	8000ce4 <__aeabi_fmul>
 80010c0:	4603      	mov	r3, r0
 80010c2:	607b      	str	r3, [r7, #4]
	uint16_t g = f;
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f7ff ffd3 	bl	8001070 <__aeabi_f2uiz>
 80010ca:	4603      	mov	r3, r0
 80010cc:	81bb      	strh	r3, [r7, #12]
	itoa(g, trimmed, 10);
 80010ce:	89bb      	ldrh	r3, [r7, #12]
 80010d0:	220a      	movs	r2, #10
 80010d2:	4924      	ldr	r1, [pc, #144]	; (8001164 <trimm+0xb4>)
 80010d4:	4618      	mov	r0, r3
 80010d6:	f004 ffc3 	bl	8006060 <itoa>

	if(g<10)
 80010da:	89bb      	ldrh	r3, [r7, #12]
 80010dc:	2b09      	cmp	r3, #9
 80010de:	d80c      	bhi.n	80010fa <trimm+0x4a>
	{
		trimmed[3] = trimmed[0];
 80010e0:	4b20      	ldr	r3, [pc, #128]	; (8001164 <trimm+0xb4>)
 80010e2:	781a      	ldrb	r2, [r3, #0]
 80010e4:	4b1f      	ldr	r3, [pc, #124]	; (8001164 <trimm+0xb4>)
 80010e6:	70da      	strb	r2, [r3, #3]
		trimmed[2] = '0';
 80010e8:	4b1e      	ldr	r3, [pc, #120]	; (8001164 <trimm+0xb4>)
 80010ea:	2230      	movs	r2, #48	; 0x30
 80010ec:	709a      	strb	r2, [r3, #2]
		trimmed[1] = '0';
 80010ee:	4b1d      	ldr	r3, [pc, #116]	; (8001164 <trimm+0xb4>)
 80010f0:	2230      	movs	r2, #48	; 0x30
 80010f2:	705a      	strb	r2, [r3, #1]
		trimmed[0] = ' ';
 80010f4:	4b1b      	ldr	r3, [pc, #108]	; (8001164 <trimm+0xb4>)
 80010f6:	2220      	movs	r2, #32
 80010f8:	701a      	strb	r2, [r3, #0]


	}
	if((g<100)&&(g>9))
 80010fa:	89bb      	ldrh	r3, [r7, #12]
 80010fc:	2b63      	cmp	r3, #99	; 0x63
 80010fe:	d810      	bhi.n	8001122 <trimm+0x72>
 8001100:	89bb      	ldrh	r3, [r7, #12]
 8001102:	2b09      	cmp	r3, #9
 8001104:	d90d      	bls.n	8001122 <trimm+0x72>
	{
		trimmed[3] = trimmed[1];
 8001106:	4b17      	ldr	r3, [pc, #92]	; (8001164 <trimm+0xb4>)
 8001108:	785a      	ldrb	r2, [r3, #1]
 800110a:	4b16      	ldr	r3, [pc, #88]	; (8001164 <trimm+0xb4>)
 800110c:	70da      	strb	r2, [r3, #3]
		trimmed[2] = trimmed[0];
 800110e:	4b15      	ldr	r3, [pc, #84]	; (8001164 <trimm+0xb4>)
 8001110:	781a      	ldrb	r2, [r3, #0]
 8001112:	4b14      	ldr	r3, [pc, #80]	; (8001164 <trimm+0xb4>)
 8001114:	709a      	strb	r2, [r3, #2]
		trimmed[1] = '0';
 8001116:	4b13      	ldr	r3, [pc, #76]	; (8001164 <trimm+0xb4>)
 8001118:	2230      	movs	r2, #48	; 0x30
 800111a:	705a      	strb	r2, [r3, #1]
		trimmed[0] = ' ';
 800111c:	4b11      	ldr	r3, [pc, #68]	; (8001164 <trimm+0xb4>)
 800111e:	2220      	movs	r2, #32
 8001120:	701a      	strb	r2, [r3, #0]

	}
	if((g<1000)&&(g>99))
 8001122:	89bb      	ldrh	r3, [r7, #12]
 8001124:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001128:	d215      	bcs.n	8001156 <trimm+0xa6>
 800112a:	89bb      	ldrh	r3, [r7, #12]
 800112c:	2b63      	cmp	r3, #99	; 0x63
 800112e:	d912      	bls.n	8001156 <trimm+0xa6>
	{
		for(uint8_t i = 3; i>0; i--)
 8001130:	2303      	movs	r3, #3
 8001132:	73fb      	strb	r3, [r7, #15]
 8001134:	e009      	b.n	800114a <trimm+0x9a>
		{
			trimmed[i] = trimmed[i-1];
 8001136:	7bfb      	ldrb	r3, [r7, #15]
 8001138:	1e5a      	subs	r2, r3, #1
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	4909      	ldr	r1, [pc, #36]	; (8001164 <trimm+0xb4>)
 800113e:	5c89      	ldrb	r1, [r1, r2]
 8001140:	4a08      	ldr	r2, [pc, #32]	; (8001164 <trimm+0xb4>)
 8001142:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 3; i>0; i--)
 8001144:	7bfb      	ldrb	r3, [r7, #15]
 8001146:	3b01      	subs	r3, #1
 8001148:	73fb      	strb	r3, [r7, #15]
 800114a:	7bfb      	ldrb	r3, [r7, #15]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d1f2      	bne.n	8001136 <trimm+0x86>
		}
		trimmed[0] = ' ';
 8001150:	4b04      	ldr	r3, [pc, #16]	; (8001164 <trimm+0xb4>)
 8001152:	2220      	movs	r2, #32
 8001154:	701a      	strb	r2, [r3, #0]

	}

	return trimmed;
 8001156:	4b03      	ldr	r3, [pc, #12]	; (8001164 <trimm+0xb4>)
}
 8001158:	4618      	mov	r0, r3
 800115a:	3710      	adds	r7, #16
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	42c80000 	.word	0x42c80000
 8001164:	200000b4 	.word	0x200000b4

08001168 <drawlogoC>:
void drawlogoC (uint8_t x, uint8_t y){
 8001168:	b590      	push	{r4, r7, lr}
 800116a:	b085      	sub	sp, #20
 800116c:	af02      	add	r7, sp, #8
 800116e:	4603      	mov	r3, r0
 8001170:	460a      	mov	r2, r1
 8001172:	71fb      	strb	r3, [r7, #7]
 8001174:	4613      	mov	r3, r2
 8001176:	71bb      	strb	r3, [r7, #6]
	  SSD1306_DrawLine((5+x), (y+5), (5+x), (y+11), 1);
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	b29b      	uxth	r3, r3
 800117c:	3305      	adds	r3, #5
 800117e:	b298      	uxth	r0, r3
 8001180:	79bb      	ldrb	r3, [r7, #6]
 8001182:	b29b      	uxth	r3, r3
 8001184:	3305      	adds	r3, #5
 8001186:	b299      	uxth	r1, r3
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	b29b      	uxth	r3, r3
 800118c:	3305      	adds	r3, #5
 800118e:	b29a      	uxth	r2, r3
 8001190:	79bb      	ldrb	r3, [r7, #6]
 8001192:	b29b      	uxth	r3, r3
 8001194:	330b      	adds	r3, #11
 8001196:	b29b      	uxth	r3, r3
 8001198:	2401      	movs	r4, #1
 800119a:	9400      	str	r4, [sp, #0]
 800119c:	f001 f96e 	bl	800247c <SSD1306_DrawLine>
	  SSD1306_DrawLine((6+x), (y+3), (6+x), (y+13), 1);
 80011a0:	79fb      	ldrb	r3, [r7, #7]
 80011a2:	b29b      	uxth	r3, r3
 80011a4:	3306      	adds	r3, #6
 80011a6:	b298      	uxth	r0, r3
 80011a8:	79bb      	ldrb	r3, [r7, #6]
 80011aa:	b29b      	uxth	r3, r3
 80011ac:	3303      	adds	r3, #3
 80011ae:	b299      	uxth	r1, r3
 80011b0:	79fb      	ldrb	r3, [r7, #7]
 80011b2:	b29b      	uxth	r3, r3
 80011b4:	3306      	adds	r3, #6
 80011b6:	b29a      	uxth	r2, r3
 80011b8:	79bb      	ldrb	r3, [r7, #6]
 80011ba:	b29b      	uxth	r3, r3
 80011bc:	330d      	adds	r3, #13
 80011be:	b29b      	uxth	r3, r3
 80011c0:	2401      	movs	r4, #1
 80011c2:	9400      	str	r4, [sp, #0]
 80011c4:	f001 f95a 	bl	800247c <SSD1306_DrawLine>
	  SSD1306_DrawLine((7+x), (y+3), (7+x), (y+5), 1);
 80011c8:	79fb      	ldrb	r3, [r7, #7]
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	3307      	adds	r3, #7
 80011ce:	b298      	uxth	r0, r3
 80011d0:	79bb      	ldrb	r3, [r7, #6]
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	3303      	adds	r3, #3
 80011d6:	b299      	uxth	r1, r3
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	b29b      	uxth	r3, r3
 80011dc:	3307      	adds	r3, #7
 80011de:	b29a      	uxth	r2, r3
 80011e0:	79bb      	ldrb	r3, [r7, #6]
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	3305      	adds	r3, #5
 80011e6:	b29b      	uxth	r3, r3
 80011e8:	2401      	movs	r4, #1
 80011ea:	9400      	str	r4, [sp, #0]
 80011ec:	f001 f946 	bl	800247c <SSD1306_DrawLine>
	  SSD1306_DrawLine((7+x), (y+11), (7+x), (y+13), 1);
 80011f0:	79fb      	ldrb	r3, [r7, #7]
 80011f2:	b29b      	uxth	r3, r3
 80011f4:	3307      	adds	r3, #7
 80011f6:	b298      	uxth	r0, r3
 80011f8:	79bb      	ldrb	r3, [r7, #6]
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	330b      	adds	r3, #11
 80011fe:	b299      	uxth	r1, r3
 8001200:	79fb      	ldrb	r3, [r7, #7]
 8001202:	b29b      	uxth	r3, r3
 8001204:	3307      	adds	r3, #7
 8001206:	b29a      	uxth	r2, r3
 8001208:	79bb      	ldrb	r3, [r7, #6]
 800120a:	b29b      	uxth	r3, r3
 800120c:	330d      	adds	r3, #13
 800120e:	b29b      	uxth	r3, r3
 8001210:	2401      	movs	r4, #1
 8001212:	9400      	str	r4, [sp, #0]
 8001214:	f001 f932 	bl	800247c <SSD1306_DrawLine>
	  SSD1306_DrawLine((8+x), (y+14), (10+x), (y+14), 1);
 8001218:	79fb      	ldrb	r3, [r7, #7]
 800121a:	b29b      	uxth	r3, r3
 800121c:	3308      	adds	r3, #8
 800121e:	b298      	uxth	r0, r3
 8001220:	79bb      	ldrb	r3, [r7, #6]
 8001222:	b29b      	uxth	r3, r3
 8001224:	330e      	adds	r3, #14
 8001226:	b299      	uxth	r1, r3
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	b29b      	uxth	r3, r3
 800122c:	330a      	adds	r3, #10
 800122e:	b29a      	uxth	r2, r3
 8001230:	79bb      	ldrb	r3, [r7, #6]
 8001232:	b29b      	uxth	r3, r3
 8001234:	330e      	adds	r3, #14
 8001236:	b29b      	uxth	r3, r3
 8001238:	2401      	movs	r4, #1
 800123a:	9400      	str	r4, [sp, #0]
 800123c:	f001 f91e 	bl	800247c <SSD1306_DrawLine>
	  SSD1306_DrawLine((8+x), (y+13), (10+x), (y+13), 1);
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	b29b      	uxth	r3, r3
 8001244:	3308      	adds	r3, #8
 8001246:	b298      	uxth	r0, r3
 8001248:	79bb      	ldrb	r3, [r7, #6]
 800124a:	b29b      	uxth	r3, r3
 800124c:	330d      	adds	r3, #13
 800124e:	b299      	uxth	r1, r3
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	b29b      	uxth	r3, r3
 8001254:	330a      	adds	r3, #10
 8001256:	b29a      	uxth	r2, r3
 8001258:	79bb      	ldrb	r3, [r7, #6]
 800125a:	b29b      	uxth	r3, r3
 800125c:	330d      	adds	r3, #13
 800125e:	b29b      	uxth	r3, r3
 8001260:	2401      	movs	r4, #1
 8001262:	9400      	str	r4, [sp, #0]
 8001264:	f001 f90a 	bl	800247c <SSD1306_DrawLine>
	  SSD1306_DrawLine((8+x), (y+2), (10+x), (y+2), 1);
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	b29b      	uxth	r3, r3
 800126c:	3308      	adds	r3, #8
 800126e:	b298      	uxth	r0, r3
 8001270:	79bb      	ldrb	r3, [r7, #6]
 8001272:	b29b      	uxth	r3, r3
 8001274:	3302      	adds	r3, #2
 8001276:	b299      	uxth	r1, r3
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	b29b      	uxth	r3, r3
 800127c:	330a      	adds	r3, #10
 800127e:	b29a      	uxth	r2, r3
 8001280:	79bb      	ldrb	r3, [r7, #6]
 8001282:	b29b      	uxth	r3, r3
 8001284:	3302      	adds	r3, #2
 8001286:	b29b      	uxth	r3, r3
 8001288:	2401      	movs	r4, #1
 800128a:	9400      	str	r4, [sp, #0]
 800128c:	f001 f8f6 	bl	800247c <SSD1306_DrawLine>
	  SSD1306_DrawLine((8+x), (y+3), (10+x), (y+3), 1);
 8001290:	79fb      	ldrb	r3, [r7, #7]
 8001292:	b29b      	uxth	r3, r3
 8001294:	3308      	adds	r3, #8
 8001296:	b298      	uxth	r0, r3
 8001298:	79bb      	ldrb	r3, [r7, #6]
 800129a:	b29b      	uxth	r3, r3
 800129c:	3303      	adds	r3, #3
 800129e:	b299      	uxth	r1, r3
 80012a0:	79fb      	ldrb	r3, [r7, #7]
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	330a      	adds	r3, #10
 80012a6:	b29a      	uxth	r2, r3
 80012a8:	79bb      	ldrb	r3, [r7, #6]
 80012aa:	b29b      	uxth	r3, r3
 80012ac:	3303      	adds	r3, #3
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	2401      	movs	r4, #1
 80012b2:	9400      	str	r4, [sp, #0]
 80012b4:	f001 f8e2 	bl	800247c <SSD1306_DrawLine>
	  SSD1306_DrawLine((11+x), (y+3), (11+x), (y+4), 1);
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	b29b      	uxth	r3, r3
 80012bc:	330b      	adds	r3, #11
 80012be:	b298      	uxth	r0, r3
 80012c0:	79bb      	ldrb	r3, [r7, #6]
 80012c2:	b29b      	uxth	r3, r3
 80012c4:	3303      	adds	r3, #3
 80012c6:	b299      	uxth	r1, r3
 80012c8:	79fb      	ldrb	r3, [r7, #7]
 80012ca:	b29b      	uxth	r3, r3
 80012cc:	330b      	adds	r3, #11
 80012ce:	b29a      	uxth	r2, r3
 80012d0:	79bb      	ldrb	r3, [r7, #6]
 80012d2:	b29b      	uxth	r3, r3
 80012d4:	3304      	adds	r3, #4
 80012d6:	b29b      	uxth	r3, r3
 80012d8:	2401      	movs	r4, #1
 80012da:	9400      	str	r4, [sp, #0]
 80012dc:	f001 f8ce 	bl	800247c <SSD1306_DrawLine>
	  SSD1306_DrawLine((11+x), (y+13), (11+x), (y+12), 1);
 80012e0:	79fb      	ldrb	r3, [r7, #7]
 80012e2:	b29b      	uxth	r3, r3
 80012e4:	330b      	adds	r3, #11
 80012e6:	b298      	uxth	r0, r3
 80012e8:	79bb      	ldrb	r3, [r7, #6]
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	330d      	adds	r3, #13
 80012ee:	b299      	uxth	r1, r3
 80012f0:	79fb      	ldrb	r3, [r7, #7]
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	330b      	adds	r3, #11
 80012f6:	b29a      	uxth	r2, r3
 80012f8:	79bb      	ldrb	r3, [r7, #6]
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	330c      	adds	r3, #12
 80012fe:	b29b      	uxth	r3, r3
 8001300:	2401      	movs	r4, #1
 8001302:	9400      	str	r4, [sp, #0]
 8001304:	f001 f8ba 	bl	800247c <SSD1306_DrawLine>
	  SSD1306_DrawLine((12+x), (y+4), (12+x), (y+6), 1);
 8001308:	79fb      	ldrb	r3, [r7, #7]
 800130a:	b29b      	uxth	r3, r3
 800130c:	330c      	adds	r3, #12
 800130e:	b298      	uxth	r0, r3
 8001310:	79bb      	ldrb	r3, [r7, #6]
 8001312:	b29b      	uxth	r3, r3
 8001314:	3304      	adds	r3, #4
 8001316:	b299      	uxth	r1, r3
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	b29b      	uxth	r3, r3
 800131c:	330c      	adds	r3, #12
 800131e:	b29a      	uxth	r2, r3
 8001320:	79bb      	ldrb	r3, [r7, #6]
 8001322:	b29b      	uxth	r3, r3
 8001324:	3306      	adds	r3, #6
 8001326:	b29b      	uxth	r3, r3
 8001328:	2401      	movs	r4, #1
 800132a:	9400      	str	r4, [sp, #0]
 800132c:	f001 f8a6 	bl	800247c <SSD1306_DrawLine>
	  SSD1306_DrawLine((12+x), (y+12), (12+x), (y+10), 1);
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	b29b      	uxth	r3, r3
 8001334:	330c      	adds	r3, #12
 8001336:	b298      	uxth	r0, r3
 8001338:	79bb      	ldrb	r3, [r7, #6]
 800133a:	b29b      	uxth	r3, r3
 800133c:	330c      	adds	r3, #12
 800133e:	b299      	uxth	r1, r3
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	b29b      	uxth	r3, r3
 8001344:	330c      	adds	r3, #12
 8001346:	b29a      	uxth	r2, r3
 8001348:	79bb      	ldrb	r3, [r7, #6]
 800134a:	b29b      	uxth	r3, r3
 800134c:	330a      	adds	r3, #10
 800134e:	b29b      	uxth	r3, r3
 8001350:	2401      	movs	r4, #1
 8001352:	9400      	str	r4, [sp, #0]
 8001354:	f001 f892 	bl	800247c <SSD1306_DrawLine>
}
 8001358:	bf00      	nop
 800135a:	370c      	adds	r7, #12
 800135c:	46bd      	mov	sp, r7
 800135e:	bd90      	pop	{r4, r7, pc}

08001360 <drawmenu1>:
void drawmenu1(uint8_t cursorm1, uint8_t cvcc, float x, float y)
{
 8001360:	b590      	push	{r4, r7, lr}
 8001362:	b08b      	sub	sp, #44	; 0x2c
 8001364:	af02      	add	r7, sp, #8
 8001366:	60ba      	str	r2, [r7, #8]
 8001368:	607b      	str	r3, [r7, #4]
 800136a:	4603      	mov	r3, r0
 800136c:	73fb      	strb	r3, [r7, #15]
 800136e:	460b      	mov	r3, r1
 8001370:	73bb      	strb	r3, [r7, #14]
	  SSD1306_Clear();
 8001372:	f001 f97e 	bl	8002672 <SSD1306_Clear>
	  cursorm1 = ~cursorm1;
 8001376:	7bfb      	ldrb	r3, [r7, #15]
 8001378:	43db      	mvns	r3, r3
 800137a:	73fb      	strb	r3, [r7, #15]
	  char* mecha = trimm(y);
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f7ff fe97 	bl	80010b0 <trimm>
 8001382:	61b8      	str	r0, [r7, #24]
	  SSD1306_GotoXY (26,3);
 8001384:	2103      	movs	r1, #3
 8001386:	201a      	movs	r0, #26
 8001388:	f000 ffe2 	bl	8002350 <SSD1306_GotoXY>
	  SSD1306_Putc (mecha[0], &Font_11x18, ((cursorm1 & 0x08)>>3));
 800138c:	69bb      	ldr	r3, [r7, #24]
 800138e:	7818      	ldrb	r0, [r3, #0]
 8001390:	7bfb      	ldrb	r3, [r7, #15]
 8001392:	10db      	asrs	r3, r3, #3
 8001394:	b2db      	uxtb	r3, r3
 8001396:	f003 0301 	and.w	r3, r3, #1
 800139a:	b2db      	uxtb	r3, r3
 800139c:	461a      	mov	r2, r3
 800139e:	4952      	ldr	r1, [pc, #328]	; (80014e8 <drawmenu1+0x188>)
 80013a0:	f000 ffec 	bl	800237c <SSD1306_Putc>
	  SSD1306_GotoXY (37,3);
 80013a4:	2103      	movs	r1, #3
 80013a6:	2025      	movs	r0, #37	; 0x25
 80013a8:	f000 ffd2 	bl	8002350 <SSD1306_GotoXY>
	  SSD1306_Putc (mecha[1], &Font_11x18, ((cursorm1 & 0x04)>>2));
 80013ac:	69bb      	ldr	r3, [r7, #24]
 80013ae:	3301      	adds	r3, #1
 80013b0:	7818      	ldrb	r0, [r3, #0]
 80013b2:	7bfb      	ldrb	r3, [r7, #15]
 80013b4:	109b      	asrs	r3, r3, #2
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	f003 0301 	and.w	r3, r3, #1
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	461a      	mov	r2, r3
 80013c0:	4949      	ldr	r1, [pc, #292]	; (80014e8 <drawmenu1+0x188>)
 80013c2:	f000 ffdb 	bl	800237c <SSD1306_Putc>
	  SSD1306_GotoXY (48,3);
 80013c6:	2103      	movs	r1, #3
 80013c8:	2030      	movs	r0, #48	; 0x30
 80013ca:	f000 ffc1 	bl	8002350 <SSD1306_GotoXY>
	  SSD1306_Putc(',', &Font_11x18, 1);
 80013ce:	2201      	movs	r2, #1
 80013d0:	4945      	ldr	r1, [pc, #276]	; (80014e8 <drawmenu1+0x188>)
 80013d2:	202c      	movs	r0, #44	; 0x2c
 80013d4:	f000 ffd2 	bl	800237c <SSD1306_Putc>
	  SSD1306_GotoXY (59,3);
 80013d8:	2103      	movs	r1, #3
 80013da:	203b      	movs	r0, #59	; 0x3b
 80013dc:	f000 ffb8 	bl	8002350 <SSD1306_GotoXY>
	  SSD1306_Putc (mecha[2], &Font_11x18, ((cursorm1 & 0x02)>>1));
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	3302      	adds	r3, #2
 80013e4:	7818      	ldrb	r0, [r3, #0]
 80013e6:	7bfb      	ldrb	r3, [r7, #15]
 80013e8:	105b      	asrs	r3, r3, #1
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	f003 0301 	and.w	r3, r3, #1
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	461a      	mov	r2, r3
 80013f4:	493c      	ldr	r1, [pc, #240]	; (80014e8 <drawmenu1+0x188>)
 80013f6:	f000 ffc1 	bl	800237c <SSD1306_Putc>
	  SSD1306_GotoXY (70,3);
 80013fa:	2103      	movs	r1, #3
 80013fc:	2046      	movs	r0, #70	; 0x46
 80013fe:	f000 ffa7 	bl	8002350 <SSD1306_GotoXY>
	  SSD1306_Putc (mecha[3], &Font_11x18, (cursorm1 & 0x01));
 8001402:	69bb      	ldr	r3, [r7, #24]
 8001404:	3303      	adds	r3, #3
 8001406:	7818      	ldrb	r0, [r3, #0]
 8001408:	7bfb      	ldrb	r3, [r7, #15]
 800140a:	f003 0301 	and.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	461a      	mov	r2, r3
 8001412:	4935      	ldr	r1, [pc, #212]	; (80014e8 <drawmenu1+0x188>)
 8001414:	f000 ffb2 	bl	800237c <SSD1306_Putc>
	  SSD1306_GotoXY (107,3);
 8001418:	2103      	movs	r1, #3
 800141a:	206b      	movs	r0, #107	; 0x6b
 800141c:	f000 ff98 	bl	8002350 <SSD1306_GotoXY>
	  SSD1306_Putc('V', &Font_11x18, 1);
 8001420:	2201      	movs	r2, #1
 8001422:	4931      	ldr	r1, [pc, #196]	; (80014e8 <drawmenu1+0x188>)
 8001424:	2056      	movs	r0, #86	; 0x56
 8001426:	f000 ffa9 	bl	800237c <SSD1306_Putc>
	  char* proud = trimm(x);
 800142a:	68b8      	ldr	r0, [r7, #8]
 800142c:	f7ff fe40 	bl	80010b0 <trimm>
 8001430:	6178      	str	r0, [r7, #20]
	  SSD1306_GotoXY (26,25);
 8001432:	2119      	movs	r1, #25
 8001434:	201a      	movs	r0, #26
 8001436:	f000 ff8b 	bl	8002350 <SSD1306_GotoXY>
	  SSD1306_Putc (proud[0], &Font_11x18, ((cursorm1 & 0x80)>>7));
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	7818      	ldrb	r0, [r3, #0]
 800143e:	7bfb      	ldrb	r3, [r7, #15]
 8001440:	09db      	lsrs	r3, r3, #7
 8001442:	b2db      	uxtb	r3, r3
 8001444:	461a      	mov	r2, r3
 8001446:	4928      	ldr	r1, [pc, #160]	; (80014e8 <drawmenu1+0x188>)
 8001448:	f000 ff98 	bl	800237c <SSD1306_Putc>
	  SSD1306_GotoXY (37,25);
 800144c:	2119      	movs	r1, #25
 800144e:	2025      	movs	r0, #37	; 0x25
 8001450:	f000 ff7e 	bl	8002350 <SSD1306_GotoXY>
	  SSD1306_Putc (proud[1], &Font_11x18, ((cursorm1 & 0x40)>>6));
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	3301      	adds	r3, #1
 8001458:	7818      	ldrb	r0, [r3, #0]
 800145a:	7bfb      	ldrb	r3, [r7, #15]
 800145c:	119b      	asrs	r3, r3, #6
 800145e:	b2db      	uxtb	r3, r3
 8001460:	f003 0301 	and.w	r3, r3, #1
 8001464:	b2db      	uxtb	r3, r3
 8001466:	461a      	mov	r2, r3
 8001468:	491f      	ldr	r1, [pc, #124]	; (80014e8 <drawmenu1+0x188>)
 800146a:	f000 ff87 	bl	800237c <SSD1306_Putc>
	  SSD1306_GotoXY (48,25);
 800146e:	2119      	movs	r1, #25
 8001470:	2030      	movs	r0, #48	; 0x30
 8001472:	f000 ff6d 	bl	8002350 <SSD1306_GotoXY>
	  SSD1306_Putc(',', &Font_11x18, 1);
 8001476:	2201      	movs	r2, #1
 8001478:	491b      	ldr	r1, [pc, #108]	; (80014e8 <drawmenu1+0x188>)
 800147a:	202c      	movs	r0, #44	; 0x2c
 800147c:	f000 ff7e 	bl	800237c <SSD1306_Putc>
	  SSD1306_GotoXY (59,25);
 8001480:	2119      	movs	r1, #25
 8001482:	203b      	movs	r0, #59	; 0x3b
 8001484:	f000 ff64 	bl	8002350 <SSD1306_GotoXY>
	  SSD1306_Putc (proud[2], &Font_11x18, ((cursorm1 & 0x20)>>5));
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	3302      	adds	r3, #2
 800148c:	7818      	ldrb	r0, [r3, #0]
 800148e:	7bfb      	ldrb	r3, [r7, #15]
 8001490:	115b      	asrs	r3, r3, #5
 8001492:	b2db      	uxtb	r3, r3
 8001494:	f003 0301 	and.w	r3, r3, #1
 8001498:	b2db      	uxtb	r3, r3
 800149a:	461a      	mov	r2, r3
 800149c:	4912      	ldr	r1, [pc, #72]	; (80014e8 <drawmenu1+0x188>)
 800149e:	f000 ff6d 	bl	800237c <SSD1306_Putc>
	  SSD1306_GotoXY (70,25);
 80014a2:	2119      	movs	r1, #25
 80014a4:	2046      	movs	r0, #70	; 0x46
 80014a6:	f000 ff53 	bl	8002350 <SSD1306_GotoXY>
	  SSD1306_Putc (proud[3], &Font_11x18, ((cursorm1 & 0x10)>>4));
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	3303      	adds	r3, #3
 80014ae:	7818      	ldrb	r0, [r3, #0]
 80014b0:	7bfb      	ldrb	r3, [r7, #15]
 80014b2:	111b      	asrs	r3, r3, #4
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	f003 0301 	and.w	r3, r3, #1
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	461a      	mov	r2, r3
 80014be:	490a      	ldr	r1, [pc, #40]	; (80014e8 <drawmenu1+0x188>)
 80014c0:	f000 ff5c 	bl	800237c <SSD1306_Putc>
	  SSD1306_GotoXY (107,25);
 80014c4:	2119      	movs	r1, #25
 80014c6:	206b      	movs	r0, #107	; 0x6b
 80014c8:	f000 ff42 	bl	8002350 <SSD1306_GotoXY>
	  SSD1306_Putc('A', &Font_11x18, 1);
 80014cc:	2201      	movs	r2, #1
 80014ce:	4906      	ldr	r1, [pc, #24]	; (80014e8 <drawmenu1+0x188>)
 80014d0:	2041      	movs	r0, #65	; 0x41
 80014d2:	f000 ff53 	bl	800237c <SSD1306_Putc>
	  uint8_t xcvcc = 0;
 80014d6:	2300      	movs	r3, #0
 80014d8:	77fb      	strb	r3, [r7, #31]
	  uint8_t ycvcc = 0;
 80014da:	2300      	movs	r3, #0
 80014dc:	77bb      	strb	r3, [r7, #30]
	  if (cvcc) {
 80014de:	7bbb      	ldrb	r3, [r7, #14]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	f000 80c5 	beq.w	8001670 <drawmenu1+0x310>
 80014e6:	e001      	b.n	80014ec <drawmenu1+0x18c>
 80014e8:	20000000 	.word	0x20000000
		  xcvcc = 81;
 80014ec:	2351      	movs	r3, #81	; 0x51
 80014ee:	77fb      	strb	r3, [r7, #31]
		  ycvcc = 45;
 80014f0:	232d      	movs	r3, #45	; 0x2d
 80014f2:	77bb      	strb	r3, [r7, #30]
		  drawlogoC(92, ycvcc);
 80014f4:	7fbb      	ldrb	r3, [r7, #30]
 80014f6:	4619      	mov	r1, r3
 80014f8:	205c      	movs	r0, #92	; 0x5c
 80014fa:	f7ff fe35 	bl	8001168 <drawlogoC>
		  SSD1306_DrawLine((5+xcvcc), (ycvcc+2), (5+xcvcc), (ycvcc+6), 1);
 80014fe:	7ffb      	ldrb	r3, [r7, #31]
 8001500:	b29b      	uxth	r3, r3
 8001502:	3305      	adds	r3, #5
 8001504:	b298      	uxth	r0, r3
 8001506:	7fbb      	ldrb	r3, [r7, #30]
 8001508:	b29b      	uxth	r3, r3
 800150a:	3302      	adds	r3, #2
 800150c:	b299      	uxth	r1, r3
 800150e:	7ffb      	ldrb	r3, [r7, #31]
 8001510:	b29b      	uxth	r3, r3
 8001512:	3305      	adds	r3, #5
 8001514:	b29a      	uxth	r2, r3
 8001516:	7fbb      	ldrb	r3, [r7, #30]
 8001518:	b29b      	uxth	r3, r3
 800151a:	3306      	adds	r3, #6
 800151c:	b29b      	uxth	r3, r3
 800151e:	2401      	movs	r4, #1
 8001520:	9400      	str	r4, [sp, #0]
 8001522:	f000 ffab 	bl	800247c <SSD1306_DrawLine>
		  SSD1306_DrawLine((13+xcvcc), (ycvcc+2), (13+xcvcc), (ycvcc+6), 1);
 8001526:	7ffb      	ldrb	r3, [r7, #31]
 8001528:	b29b      	uxth	r3, r3
 800152a:	330d      	adds	r3, #13
 800152c:	b298      	uxth	r0, r3
 800152e:	7fbb      	ldrb	r3, [r7, #30]
 8001530:	b29b      	uxth	r3, r3
 8001532:	3302      	adds	r3, #2
 8001534:	b299      	uxth	r1, r3
 8001536:	7ffb      	ldrb	r3, [r7, #31]
 8001538:	b29b      	uxth	r3, r3
 800153a:	330d      	adds	r3, #13
 800153c:	b29a      	uxth	r2, r3
 800153e:	7fbb      	ldrb	r3, [r7, #30]
 8001540:	b29b      	uxth	r3, r3
 8001542:	3306      	adds	r3, #6
 8001544:	b29b      	uxth	r3, r3
 8001546:	2401      	movs	r4, #1
 8001548:	9400      	str	r4, [sp, #0]
 800154a:	f000 ff97 	bl	800247c <SSD1306_DrawLine>
		  SSD1306_DrawLine((6+xcvcc), (ycvcc+2), (6+xcvcc), (ycvcc+11), 1);
 800154e:	7ffb      	ldrb	r3, [r7, #31]
 8001550:	b29b      	uxth	r3, r3
 8001552:	3306      	adds	r3, #6
 8001554:	b298      	uxth	r0, r3
 8001556:	7fbb      	ldrb	r3, [r7, #30]
 8001558:	b29b      	uxth	r3, r3
 800155a:	3302      	adds	r3, #2
 800155c:	b299      	uxth	r1, r3
 800155e:	7ffb      	ldrb	r3, [r7, #31]
 8001560:	b29b      	uxth	r3, r3
 8001562:	3306      	adds	r3, #6
 8001564:	b29a      	uxth	r2, r3
 8001566:	7fbb      	ldrb	r3, [r7, #30]
 8001568:	b29b      	uxth	r3, r3
 800156a:	330b      	adds	r3, #11
 800156c:	b29b      	uxth	r3, r3
 800156e:	2401      	movs	r4, #1
 8001570:	9400      	str	r4, [sp, #0]
 8001572:	f000 ff83 	bl	800247c <SSD1306_DrawLine>
		  SSD1306_DrawLine((12+xcvcc), (ycvcc+2), (12+xcvcc), (ycvcc+11), 1);
 8001576:	7ffb      	ldrb	r3, [r7, #31]
 8001578:	b29b      	uxth	r3, r3
 800157a:	330c      	adds	r3, #12
 800157c:	b298      	uxth	r0, r3
 800157e:	7fbb      	ldrb	r3, [r7, #30]
 8001580:	b29b      	uxth	r3, r3
 8001582:	3302      	adds	r3, #2
 8001584:	b299      	uxth	r1, r3
 8001586:	7ffb      	ldrb	r3, [r7, #31]
 8001588:	b29b      	uxth	r3, r3
 800158a:	330c      	adds	r3, #12
 800158c:	b29a      	uxth	r2, r3
 800158e:	7fbb      	ldrb	r3, [r7, #30]
 8001590:	b29b      	uxth	r3, r3
 8001592:	330b      	adds	r3, #11
 8001594:	b29b      	uxth	r3, r3
 8001596:	2401      	movs	r4, #1
 8001598:	9400      	str	r4, [sp, #0]
 800159a:	f000 ff6f 	bl	800247c <SSD1306_DrawLine>
		  SSD1306_DrawLine((7+xcvcc), (ycvcc+6), (7+xcvcc), (ycvcc+13), 1);
 800159e:	7ffb      	ldrb	r3, [r7, #31]
 80015a0:	b29b      	uxth	r3, r3
 80015a2:	3307      	adds	r3, #7
 80015a4:	b298      	uxth	r0, r3
 80015a6:	7fbb      	ldrb	r3, [r7, #30]
 80015a8:	b29b      	uxth	r3, r3
 80015aa:	3306      	adds	r3, #6
 80015ac:	b299      	uxth	r1, r3
 80015ae:	7ffb      	ldrb	r3, [r7, #31]
 80015b0:	b29b      	uxth	r3, r3
 80015b2:	3307      	adds	r3, #7
 80015b4:	b29a      	uxth	r2, r3
 80015b6:	7fbb      	ldrb	r3, [r7, #30]
 80015b8:	b29b      	uxth	r3, r3
 80015ba:	330d      	adds	r3, #13
 80015bc:	b29b      	uxth	r3, r3
 80015be:	2401      	movs	r4, #1
 80015c0:	9400      	str	r4, [sp, #0]
 80015c2:	f000 ff5b 	bl	800247c <SSD1306_DrawLine>
		  SSD1306_DrawLine((11+xcvcc), (ycvcc+6), (11+xcvcc), (ycvcc+13), 1);
 80015c6:	7ffb      	ldrb	r3, [r7, #31]
 80015c8:	b29b      	uxth	r3, r3
 80015ca:	330b      	adds	r3, #11
 80015cc:	b298      	uxth	r0, r3
 80015ce:	7fbb      	ldrb	r3, [r7, #30]
 80015d0:	b29b      	uxth	r3, r3
 80015d2:	3306      	adds	r3, #6
 80015d4:	b299      	uxth	r1, r3
 80015d6:	7ffb      	ldrb	r3, [r7, #31]
 80015d8:	b29b      	uxth	r3, r3
 80015da:	330b      	adds	r3, #11
 80015dc:	b29a      	uxth	r2, r3
 80015de:	7fbb      	ldrb	r3, [r7, #30]
 80015e0:	b29b      	uxth	r3, r3
 80015e2:	330d      	adds	r3, #13
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	2401      	movs	r4, #1
 80015e8:	9400      	str	r4, [sp, #0]
 80015ea:	f000 ff47 	bl	800247c <SSD1306_DrawLine>
		  SSD1306_DrawLine((8+xcvcc), (ycvcc+11), (8+xcvcc), (ycvcc+14), 1);
 80015ee:	7ffb      	ldrb	r3, [r7, #31]
 80015f0:	b29b      	uxth	r3, r3
 80015f2:	3308      	adds	r3, #8
 80015f4:	b298      	uxth	r0, r3
 80015f6:	7fbb      	ldrb	r3, [r7, #30]
 80015f8:	b29b      	uxth	r3, r3
 80015fa:	330b      	adds	r3, #11
 80015fc:	b299      	uxth	r1, r3
 80015fe:	7ffb      	ldrb	r3, [r7, #31]
 8001600:	b29b      	uxth	r3, r3
 8001602:	3308      	adds	r3, #8
 8001604:	b29a      	uxth	r2, r3
 8001606:	7fbb      	ldrb	r3, [r7, #30]
 8001608:	b29b      	uxth	r3, r3
 800160a:	330e      	adds	r3, #14
 800160c:	b29b      	uxth	r3, r3
 800160e:	2401      	movs	r4, #1
 8001610:	9400      	str	r4, [sp, #0]
 8001612:	f000 ff33 	bl	800247c <SSD1306_DrawLine>
		  SSD1306_DrawLine((10+xcvcc), (ycvcc+11), (10+xcvcc), (ycvcc+14), 1);
 8001616:	7ffb      	ldrb	r3, [r7, #31]
 8001618:	b29b      	uxth	r3, r3
 800161a:	330a      	adds	r3, #10
 800161c:	b298      	uxth	r0, r3
 800161e:	7fbb      	ldrb	r3, [r7, #30]
 8001620:	b29b      	uxth	r3, r3
 8001622:	330b      	adds	r3, #11
 8001624:	b299      	uxth	r1, r3
 8001626:	7ffb      	ldrb	r3, [r7, #31]
 8001628:	b29b      	uxth	r3, r3
 800162a:	330a      	adds	r3, #10
 800162c:	b29a      	uxth	r2, r3
 800162e:	7fbb      	ldrb	r3, [r7, #30]
 8001630:	b29b      	uxth	r3, r3
 8001632:	330e      	adds	r3, #14
 8001634:	b29b      	uxth	r3, r3
 8001636:	2401      	movs	r4, #1
 8001638:	9400      	str	r4, [sp, #0]
 800163a:	f000 ff1f 	bl	800247c <SSD1306_DrawLine>
		  SSD1306_DrawPixel((9+xcvcc), (ycvcc+13), 1);
 800163e:	7ffb      	ldrb	r3, [r7, #31]
 8001640:	b29b      	uxth	r3, r3
 8001642:	3309      	adds	r3, #9
 8001644:	b298      	uxth	r0, r3
 8001646:	7fbb      	ldrb	r3, [r7, #30]
 8001648:	b29b      	uxth	r3, r3
 800164a:	330d      	adds	r3, #13
 800164c:	b29b      	uxth	r3, r3
 800164e:	2201      	movs	r2, #1
 8001650:	4619      	mov	r1, r3
 8001652:	f000 fe1f 	bl	8002294 <SSD1306_DrawPixel>
		  SSD1306_DrawPixel((9+xcvcc), (ycvcc+14), 1);
 8001656:	7ffb      	ldrb	r3, [r7, #31]
 8001658:	b29b      	uxth	r3, r3
 800165a:	3309      	adds	r3, #9
 800165c:	b298      	uxth	r0, r3
 800165e:	7fbb      	ldrb	r3, [r7, #30]
 8001660:	b29b      	uxth	r3, r3
 8001662:	330e      	adds	r3, #14
 8001664:	b29b      	uxth	r3, r3
 8001666:	2201      	movs	r2, #1
 8001668:	4619      	mov	r1, r3
 800166a:	f000 fe13 	bl	8002294 <SSD1306_DrawPixel>
 800166e:	e011      	b.n	8001694 <drawmenu1+0x334>
	  } else {
		  xcvcc = 20;
 8001670:	2314      	movs	r3, #20
 8001672:	77fb      	strb	r3, [r7, #31]
		  ycvcc = 45;
 8001674:	232d      	movs	r3, #45	; 0x2d
 8001676:	77bb      	strb	r3, [r7, #30]
		  drawlogoC(xcvcc, ycvcc);
 8001678:	7fba      	ldrb	r2, [r7, #30]
 800167a:	7ffb      	ldrb	r3, [r7, #31]
 800167c:	4611      	mov	r1, r2
 800167e:	4618      	mov	r0, r3
 8001680:	f7ff fd72 	bl	8001168 <drawlogoC>
		  drawlogoC((xcvcc+10), ycvcc);
 8001684:	7ffb      	ldrb	r3, [r7, #31]
 8001686:	330a      	adds	r3, #10
 8001688:	b2db      	uxtb	r3, r3
 800168a:	7fba      	ldrb	r2, [r7, #30]
 800168c:	4611      	mov	r1, r2
 800168e:	4618      	mov	r0, r3
 8001690:	f7ff fd6a 	bl	8001168 <drawlogoC>
	  }
	  SSD1306_DrawLine((2+xcvcc), ycvcc , (25+xcvcc), ycvcc, 1);
 8001694:	7ffb      	ldrb	r3, [r7, #31]
 8001696:	b29b      	uxth	r3, r3
 8001698:	3302      	adds	r3, #2
 800169a:	b298      	uxth	r0, r3
 800169c:	7fbb      	ldrb	r3, [r7, #30]
 800169e:	b299      	uxth	r1, r3
 80016a0:	7ffb      	ldrb	r3, [r7, #31]
 80016a2:	b29b      	uxth	r3, r3
 80016a4:	3319      	adds	r3, #25
 80016a6:	b29a      	uxth	r2, r3
 80016a8:	7fbb      	ldrb	r3, [r7, #30]
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	2401      	movs	r4, #1
 80016ae:	9400      	str	r4, [sp, #0]
 80016b0:	f000 fee4 	bl	800247c <SSD1306_DrawLine>
	  SSD1306_DrawLine(xcvcc, (ycvcc+2), xcvcc, (ycvcc+15), 1);
 80016b4:	7ffb      	ldrb	r3, [r7, #31]
 80016b6:	b298      	uxth	r0, r3
 80016b8:	7fbb      	ldrb	r3, [r7, #30]
 80016ba:	b29b      	uxth	r3, r3
 80016bc:	3302      	adds	r3, #2
 80016be:	b299      	uxth	r1, r3
 80016c0:	7ffb      	ldrb	r3, [r7, #31]
 80016c2:	b29a      	uxth	r2, r3
 80016c4:	7fbb      	ldrb	r3, [r7, #30]
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	330f      	adds	r3, #15
 80016ca:	b29b      	uxth	r3, r3
 80016cc:	2401      	movs	r4, #1
 80016ce:	9400      	str	r4, [sp, #0]
 80016d0:	f000 fed4 	bl	800247c <SSD1306_DrawLine>
	  SSD1306_DrawLine((2+xcvcc), (ycvcc+17), (25+xcvcc), (ycvcc+17), 1);
 80016d4:	7ffb      	ldrb	r3, [r7, #31]
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	3302      	adds	r3, #2
 80016da:	b298      	uxth	r0, r3
 80016dc:	7fbb      	ldrb	r3, [r7, #30]
 80016de:	b29b      	uxth	r3, r3
 80016e0:	3311      	adds	r3, #17
 80016e2:	b299      	uxth	r1, r3
 80016e4:	7ffb      	ldrb	r3, [r7, #31]
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	3319      	adds	r3, #25
 80016ea:	b29a      	uxth	r2, r3
 80016ec:	7fbb      	ldrb	r3, [r7, #30]
 80016ee:	b29b      	uxth	r3, r3
 80016f0:	3311      	adds	r3, #17
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	2401      	movs	r4, #1
 80016f6:	9400      	str	r4, [sp, #0]
 80016f8:	f000 fec0 	bl	800247c <SSD1306_DrawLine>
	  SSD1306_DrawLine((27+xcvcc), (ycvcc+2), (27+xcvcc), (ycvcc+15), 1);
 80016fc:	7ffb      	ldrb	r3, [r7, #31]
 80016fe:	b29b      	uxth	r3, r3
 8001700:	331b      	adds	r3, #27
 8001702:	b298      	uxth	r0, r3
 8001704:	7fbb      	ldrb	r3, [r7, #30]
 8001706:	b29b      	uxth	r3, r3
 8001708:	3302      	adds	r3, #2
 800170a:	b299      	uxth	r1, r3
 800170c:	7ffb      	ldrb	r3, [r7, #31]
 800170e:	b29b      	uxth	r3, r3
 8001710:	331b      	adds	r3, #27
 8001712:	b29a      	uxth	r2, r3
 8001714:	7fbb      	ldrb	r3, [r7, #30]
 8001716:	b29b      	uxth	r3, r3
 8001718:	330f      	adds	r3, #15
 800171a:	b29b      	uxth	r3, r3
 800171c:	2401      	movs	r4, #1
 800171e:	9400      	str	r4, [sp, #0]
 8001720:	f000 feac 	bl	800247c <SSD1306_DrawLine>
	  SSD1306_DrawPixel((1+xcvcc), (ycvcc+1), 1);
 8001724:	7ffb      	ldrb	r3, [r7, #31]
 8001726:	b29b      	uxth	r3, r3
 8001728:	3301      	adds	r3, #1
 800172a:	b298      	uxth	r0, r3
 800172c:	7fbb      	ldrb	r3, [r7, #30]
 800172e:	b29b      	uxth	r3, r3
 8001730:	3301      	adds	r3, #1
 8001732:	b29b      	uxth	r3, r3
 8001734:	2201      	movs	r2, #1
 8001736:	4619      	mov	r1, r3
 8001738:	f000 fdac 	bl	8002294 <SSD1306_DrawPixel>
	  SSD1306_DrawPixel((1+xcvcc), (ycvcc+16), 1);
 800173c:	7ffb      	ldrb	r3, [r7, #31]
 800173e:	b29b      	uxth	r3, r3
 8001740:	3301      	adds	r3, #1
 8001742:	b298      	uxth	r0, r3
 8001744:	7fbb      	ldrb	r3, [r7, #30]
 8001746:	b29b      	uxth	r3, r3
 8001748:	3310      	adds	r3, #16
 800174a:	b29b      	uxth	r3, r3
 800174c:	2201      	movs	r2, #1
 800174e:	4619      	mov	r1, r3
 8001750:	f000 fda0 	bl	8002294 <SSD1306_DrawPixel>
	  SSD1306_DrawPixel((26+xcvcc), (ycvcc+1), 1);
 8001754:	7ffb      	ldrb	r3, [r7, #31]
 8001756:	b29b      	uxth	r3, r3
 8001758:	331a      	adds	r3, #26
 800175a:	b298      	uxth	r0, r3
 800175c:	7fbb      	ldrb	r3, [r7, #30]
 800175e:	b29b      	uxth	r3, r3
 8001760:	3301      	adds	r3, #1
 8001762:	b29b      	uxth	r3, r3
 8001764:	2201      	movs	r2, #1
 8001766:	4619      	mov	r1, r3
 8001768:	f000 fd94 	bl	8002294 <SSD1306_DrawPixel>
	  SSD1306_DrawPixel((26+xcvcc), (ycvcc+16), 1);
 800176c:	7ffb      	ldrb	r3, [r7, #31]
 800176e:	b29b      	uxth	r3, r3
 8001770:	331a      	adds	r3, #26
 8001772:	b298      	uxth	r0, r3
 8001774:	7fbb      	ldrb	r3, [r7, #30]
 8001776:	b29b      	uxth	r3, r3
 8001778:	3310      	adds	r3, #16
 800177a:	b29b      	uxth	r3, r3
 800177c:	2201      	movs	r2, #1
 800177e:	4619      	mov	r1, r3
 8001780:	f000 fd88 	bl	8002294 <SSD1306_DrawPixel>

	  SSD1306_UpdateScreen(); // update screen
 8001784:	f000 fd40 	bl	8002208 <SSD1306_UpdateScreen>
}
 8001788:	bf00      	nop
 800178a:	3724      	adds	r7, #36	; 0x24
 800178c:	46bd      	mov	sp, r7
 800178e:	bd90      	pop	{r4, r7, pc}

08001790 <setDAC1>:
void setDAC1 (uint16_t data) // zapíše vpravo zarovnaná 12-bit data do DAC1 na I2C2
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af02      	add	r7, sp, #8
 8001796:	4603      	mov	r3, r0
 8001798:	80fb      	strh	r3, [r7, #6]
	dataDAC [1] = (data >> 4);
 800179a:	88fb      	ldrh	r3, [r7, #6]
 800179c:	091b      	lsrs	r3, r3, #4
 800179e:	b29b      	uxth	r3, r3
 80017a0:	b2da      	uxtb	r2, r3
 80017a2:	4b09      	ldr	r3, [pc, #36]	; (80017c8 <setDAC1+0x38>)
 80017a4:	705a      	strb	r2, [r3, #1]
	dataDAC [2] = (data << 4) & 0xf0;
 80017a6:	88fb      	ldrh	r3, [r7, #6]
 80017a8:	011b      	lsls	r3, r3, #4
 80017aa:	b2da      	uxtb	r2, r3
 80017ac:	4b06      	ldr	r3, [pc, #24]	; (80017c8 <setDAC1+0x38>)
 80017ae:	709a      	strb	r2, [r3, #2]
	HAL_I2C_Master_Transmit(&hi2c2, (0b1100001<<1), dataDAC, 3, 10);
 80017b0:	230a      	movs	r3, #10
 80017b2:	9300      	str	r3, [sp, #0]
 80017b4:	2303      	movs	r3, #3
 80017b6:	4a04      	ldr	r2, [pc, #16]	; (80017c8 <setDAC1+0x38>)
 80017b8:	21c2      	movs	r1, #194	; 0xc2
 80017ba:	4804      	ldr	r0, [pc, #16]	; (80017cc <setDAC1+0x3c>)
 80017bc:	f002 fc58 	bl	8004070 <HAL_I2C_Master_Transmit>
}
 80017c0:	bf00      	nop
 80017c2:	3708      	adds	r7, #8
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	2000000c 	.word	0x2000000c
 80017cc:	20000514 	.word	0x20000514

080017d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80017d4:	b084      	sub	sp, #16
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017d8:	f001 f9a6 	bl	8002b28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017dc:	f000 fa36 	bl	8001c4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017e0:	f000 fbee 	bl	8001fc0 <MX_GPIO_Init>
  MX_I2C1_Init();
 80017e4:	f000 faee 	bl	8001dc4 <MX_I2C1_Init>
  MX_I2C2_Init();
 80017e8:	f000 fb1a 	bl	8001e20 <MX_I2C2_Init>
  MX_DMA_Init();
 80017ec:	f000 fbca 	bl	8001f84 <MX_DMA_Init>
  MX_ADC1_Init();
 80017f0:	f000 fa7e 	bl	8001cf0 <MX_ADC1_Init>
  MX_TIM1_Init();
 80017f4:	f000 fb42 	bl	8001e7c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init();
 80017f8:	f000 fc42 	bl	8002080 <SSD1306_Init>
  HAL_ADC_Start_DMA(&hadc1, ADCout, 4);
 80017fc:	2204      	movs	r2, #4
 80017fe:	491a      	ldr	r1, [pc, #104]	; (8001868 <main+0x98>)
 8001800:	481a      	ldr	r0, [pc, #104]	; (800186c <main+0x9c>)
 8001802:	f001 faef 	bl	8002de4 <HAL_ADC_Start_DMA>
  drawmenu1(pointer_p1, 1,0, 0);
 8001806:	4b1a      	ldr	r3, [pc, #104]	; (8001870 <main+0xa0>)
 8001808:	7818      	ldrb	r0, [r3, #0]
 800180a:	f04f 0300 	mov.w	r3, #0
 800180e:	f04f 0200 	mov.w	r2, #0
 8001812:	2101      	movs	r1, #1
 8001814:	f7ff fda4 	bl	8001360 <drawmenu1>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  float rozdilchI = 0;
 8001818:	f04f 0300 	mov.w	r3, #0
 800181c:	60bb      	str	r3, [r7, #8]
	  float rozdilchU = 0;
 800181e:	f04f 0300 	mov.w	r3, #0
 8001822:	607b      	str	r3, [r7, #4]
	  uint8_t refreshflag = 0;
 8001824:	2300      	movs	r3, #0
 8001826:	73fb      	strb	r3, [r7, #15]
	  p += 1;
 8001828:	4b12      	ldr	r3, [pc, #72]	; (8001874 <main+0xa4>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001830:	4618      	mov	r0, r3
 8001832:	f7ff f94f 	bl	8000ad4 <__addsf3>
 8001836:	4603      	mov	r3, r0
 8001838:	461a      	mov	r2, r3
 800183a:	4b0e      	ldr	r3, [pc, #56]	; (8001874 <main+0xa4>)
 800183c:	601a      	str	r2, [r3, #0]
	  if(setmodeflag>0)
 800183e:	4b0e      	ldr	r3, [pc, #56]	; (8001878 <main+0xa8>)
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d01c      	beq.n	8001880 <main+0xb0>
	  {

		  drawmenu1(2, 1, 22.22 , 22.22);
 8001846:	4b0d      	ldr	r3, [pc, #52]	; (800187c <main+0xac>)
 8001848:	4a0c      	ldr	r2, [pc, #48]	; (800187c <main+0xac>)
 800184a:	2101      	movs	r1, #1
 800184c:	2002      	movs	r0, #2
 800184e:	f7ff fd87 	bl	8001360 <drawmenu1>
		  setmodeflag--;
 8001852:	4b09      	ldr	r3, [pc, #36]	; (8001878 <main+0xa8>)
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	3b01      	subs	r3, #1
 8001858:	b2da      	uxtb	r2, r3
 800185a:	4b07      	ldr	r3, [pc, #28]	; (8001878 <main+0xa8>)
 800185c:	701a      	strb	r2, [r3, #0]
		  HAL_Delay(10);
 800185e:	200a      	movs	r0, #10
 8001860:	f001 f9c4 	bl	8002bec <HAL_Delay>
 8001864:	e1d2      	b.n	8001c0c <main+0x43c>
 8001866:	bf00      	nop
 8001868:	20000598 	.word	0x20000598
 800186c:	20000568 	.word	0x20000568
 8001870:	20000008 	.word	0x20000008
 8001874:	200000ac 	.word	0x200000ac
 8001878:	200000b0 	.word	0x200000b0
 800187c:	41b1c28f 	.word	0x41b1c28f
	  }
	  else
	  {
		  // není v setmode
		  rozdilchI = Im - ((ADCout[0]*6.6)/4095);  // Aktualní - nová hodnota
 8001880:	4bd1      	ldr	r3, [pc, #836]	; (8001bc8 <main+0x3f8>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4618      	mov	r0, r3
 8001886:	f7fe fdc7 	bl	8000418 <__aeabi_f2d>
 800188a:	4604      	mov	r4, r0
 800188c:	460d      	mov	r5, r1
 800188e:	4bcf      	ldr	r3, [pc, #828]	; (8001bcc <main+0x3fc>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4618      	mov	r0, r3
 8001894:	f7fe fd9e 	bl	80003d4 <__aeabi_ui2d>
 8001898:	a3bb      	add	r3, pc, #748	; (adr r3, 8001b88 <main+0x3b8>)
 800189a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800189e:	f7fe fe13 	bl	80004c8 <__aeabi_dmul>
 80018a2:	4602      	mov	r2, r0
 80018a4:	460b      	mov	r3, r1
 80018a6:	4610      	mov	r0, r2
 80018a8:	4619      	mov	r1, r3
 80018aa:	a3b9      	add	r3, pc, #740	; (adr r3, 8001b90 <main+0x3c0>)
 80018ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b0:	f7fe ff34 	bl	800071c <__aeabi_ddiv>
 80018b4:	4602      	mov	r2, r0
 80018b6:	460b      	mov	r3, r1
 80018b8:	4620      	mov	r0, r4
 80018ba:	4629      	mov	r1, r5
 80018bc:	f7fe fc4c 	bl	8000158 <__aeabi_dsub>
 80018c0:	4602      	mov	r2, r0
 80018c2:	460b      	mov	r3, r1
 80018c4:	4610      	mov	r0, r2
 80018c6:	4619      	mov	r1, r3
 80018c8:	f7ff f8ae 	bl	8000a28 <__aeabi_d2f>
 80018cc:	4603      	mov	r3, r0
 80018ce:	60bb      	str	r3, [r7, #8]
		  if((rozdilchI > 0.01)||(rozdilchI < -0.01))
 80018d0:	68b8      	ldr	r0, [r7, #8]
 80018d2:	f7fe fda1 	bl	8000418 <__aeabi_f2d>
 80018d6:	a3b0      	add	r3, pc, #704	; (adr r3, 8001b98 <main+0x3c8>)
 80018d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018dc:	f7ff f884 	bl	80009e8 <__aeabi_dcmpgt>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d10a      	bne.n	80018fc <main+0x12c>
 80018e6:	68b8      	ldr	r0, [r7, #8]
 80018e8:	f7fe fd96 	bl	8000418 <__aeabi_f2d>
 80018ec:	a3ac      	add	r3, pc, #688	; (adr r3, 8001ba0 <main+0x3d0>)
 80018ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f2:	f7ff f85b 	bl	80009ac <__aeabi_dcmplt>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d01f      	beq.n	800193c <main+0x16c>
		  {
			  Im = (ADCout[0]*6.6)/ 4095;
 80018fc:	4bb3      	ldr	r3, [pc, #716]	; (8001bcc <main+0x3fc>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4618      	mov	r0, r3
 8001902:	f7fe fd67 	bl	80003d4 <__aeabi_ui2d>
 8001906:	a3a0      	add	r3, pc, #640	; (adr r3, 8001b88 <main+0x3b8>)
 8001908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800190c:	f7fe fddc 	bl	80004c8 <__aeabi_dmul>
 8001910:	4602      	mov	r2, r0
 8001912:	460b      	mov	r3, r1
 8001914:	4610      	mov	r0, r2
 8001916:	4619      	mov	r1, r3
 8001918:	a39d      	add	r3, pc, #628	; (adr r3, 8001b90 <main+0x3c0>)
 800191a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800191e:	f7fe fefd 	bl	800071c <__aeabi_ddiv>
 8001922:	4602      	mov	r2, r0
 8001924:	460b      	mov	r3, r1
 8001926:	4610      	mov	r0, r2
 8001928:	4619      	mov	r1, r3
 800192a:	f7ff f87d 	bl	8000a28 <__aeabi_d2f>
 800192e:	4603      	mov	r3, r0
 8001930:	4aa5      	ldr	r2, [pc, #660]	; (8001bc8 <main+0x3f8>)
 8001932:	6013      	str	r3, [r2, #0]
			  refreshflag |= 0x01;
 8001934:	7bfb      	ldrb	r3, [r7, #15]
 8001936:	f043 0301 	orr.w	r3, r3, #1
 800193a:	73fb      	strb	r3, [r7, #15]
		  }
		  rozdilchU = Um - (((ADCout[1]*6.6)/4095)-((ADCout[2]*6.6)/4095)); // Aktualní - nová hodnota
 800193c:	4ba4      	ldr	r3, [pc, #656]	; (8001bd0 <main+0x400>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4618      	mov	r0, r3
 8001942:	f7fe fd69 	bl	8000418 <__aeabi_f2d>
 8001946:	4604      	mov	r4, r0
 8001948:	460d      	mov	r5, r1
 800194a:	4ba0      	ldr	r3, [pc, #640]	; (8001bcc <main+0x3fc>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	4618      	mov	r0, r3
 8001950:	f7fe fd40 	bl	80003d4 <__aeabi_ui2d>
 8001954:	a38c      	add	r3, pc, #560	; (adr r3, 8001b88 <main+0x3b8>)
 8001956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195a:	f7fe fdb5 	bl	80004c8 <__aeabi_dmul>
 800195e:	4602      	mov	r2, r0
 8001960:	460b      	mov	r3, r1
 8001962:	4610      	mov	r0, r2
 8001964:	4619      	mov	r1, r3
 8001966:	a38a      	add	r3, pc, #552	; (adr r3, 8001b90 <main+0x3c0>)
 8001968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800196c:	f7fe fed6 	bl	800071c <__aeabi_ddiv>
 8001970:	4602      	mov	r2, r0
 8001972:	460b      	mov	r3, r1
 8001974:	4690      	mov	r8, r2
 8001976:	4699      	mov	r9, r3
 8001978:	4b94      	ldr	r3, [pc, #592]	; (8001bcc <main+0x3fc>)
 800197a:	689b      	ldr	r3, [r3, #8]
 800197c:	4618      	mov	r0, r3
 800197e:	f7fe fd29 	bl	80003d4 <__aeabi_ui2d>
 8001982:	a381      	add	r3, pc, #516	; (adr r3, 8001b88 <main+0x3b8>)
 8001984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001988:	f7fe fd9e 	bl	80004c8 <__aeabi_dmul>
 800198c:	4602      	mov	r2, r0
 800198e:	460b      	mov	r3, r1
 8001990:	4610      	mov	r0, r2
 8001992:	4619      	mov	r1, r3
 8001994:	a37e      	add	r3, pc, #504	; (adr r3, 8001b90 <main+0x3c0>)
 8001996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800199a:	f7fe febf 	bl	800071c <__aeabi_ddiv>
 800199e:	4602      	mov	r2, r0
 80019a0:	460b      	mov	r3, r1
 80019a2:	4640      	mov	r0, r8
 80019a4:	4649      	mov	r1, r9
 80019a6:	f7fe fbd7 	bl	8000158 <__aeabi_dsub>
 80019aa:	4602      	mov	r2, r0
 80019ac:	460b      	mov	r3, r1
 80019ae:	4620      	mov	r0, r4
 80019b0:	4629      	mov	r1, r5
 80019b2:	f7fe fbd1 	bl	8000158 <__aeabi_dsub>
 80019b6:	4602      	mov	r2, r0
 80019b8:	460b      	mov	r3, r1
 80019ba:	4610      	mov	r0, r2
 80019bc:	4619      	mov	r1, r3
 80019be:	f7ff f833 	bl	8000a28 <__aeabi_d2f>
 80019c2:	4603      	mov	r3, r0
 80019c4:	607b      	str	r3, [r7, #4]
		  if((rozdilchU > 0.01)||(rozdilchU < -0.01))
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f7fe fd26 	bl	8000418 <__aeabi_f2d>
 80019cc:	a372      	add	r3, pc, #456	; (adr r3, 8001b98 <main+0x3c8>)
 80019ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d2:	f7ff f809 	bl	80009e8 <__aeabi_dcmpgt>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d10a      	bne.n	80019f2 <main+0x222>
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f7fe fd1b 	bl	8000418 <__aeabi_f2d>
 80019e2:	a36f      	add	r3, pc, #444	; (adr r3, 8001ba0 <main+0x3d0>)
 80019e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e8:	f7fe ffe0 	bl	80009ac <__aeabi_dcmplt>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d03c      	beq.n	8001a6c <main+0x29c>
		  {
			  Um = (((ADCout[1]*6.6)/4095)-((ADCout[2]*6.6)/4095));
 80019f2:	4b76      	ldr	r3, [pc, #472]	; (8001bcc <main+0x3fc>)
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	4618      	mov	r0, r3
 80019f8:	f7fe fcec 	bl	80003d4 <__aeabi_ui2d>
 80019fc:	a362      	add	r3, pc, #392	; (adr r3, 8001b88 <main+0x3b8>)
 80019fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a02:	f7fe fd61 	bl	80004c8 <__aeabi_dmul>
 8001a06:	4602      	mov	r2, r0
 8001a08:	460b      	mov	r3, r1
 8001a0a:	4610      	mov	r0, r2
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	a360      	add	r3, pc, #384	; (adr r3, 8001b90 <main+0x3c0>)
 8001a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a14:	f7fe fe82 	bl	800071c <__aeabi_ddiv>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	4614      	mov	r4, r2
 8001a1e:	461d      	mov	r5, r3
 8001a20:	4b6a      	ldr	r3, [pc, #424]	; (8001bcc <main+0x3fc>)
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7fe fcd5 	bl	80003d4 <__aeabi_ui2d>
 8001a2a:	a357      	add	r3, pc, #348	; (adr r3, 8001b88 <main+0x3b8>)
 8001a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a30:	f7fe fd4a 	bl	80004c8 <__aeabi_dmul>
 8001a34:	4602      	mov	r2, r0
 8001a36:	460b      	mov	r3, r1
 8001a38:	4610      	mov	r0, r2
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	a354      	add	r3, pc, #336	; (adr r3, 8001b90 <main+0x3c0>)
 8001a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a42:	f7fe fe6b 	bl	800071c <__aeabi_ddiv>
 8001a46:	4602      	mov	r2, r0
 8001a48:	460b      	mov	r3, r1
 8001a4a:	4620      	mov	r0, r4
 8001a4c:	4629      	mov	r1, r5
 8001a4e:	f7fe fb83 	bl	8000158 <__aeabi_dsub>
 8001a52:	4602      	mov	r2, r0
 8001a54:	460b      	mov	r3, r1
 8001a56:	4610      	mov	r0, r2
 8001a58:	4619      	mov	r1, r3
 8001a5a:	f7fe ffe5 	bl	8000a28 <__aeabi_d2f>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	4a5b      	ldr	r2, [pc, #364]	; (8001bd0 <main+0x400>)
 8001a62:	6013      	str	r3, [r2, #0]
			  refreshflag |= 0x01;
 8001a64:	7bfb      	ldrb	r3, [r7, #15]
 8001a66:	f043 0301 	orr.w	r3, r3, #1
 8001a6a:	73fb      	strb	r3, [r7, #15]
		  }
		  teplota = (ADCout[3]*3.3)/ 4095; // adc => V
 8001a6c:	4b57      	ldr	r3, [pc, #348]	; (8001bcc <main+0x3fc>)
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7fe fcaf 	bl	80003d4 <__aeabi_ui2d>
 8001a76:	a34c      	add	r3, pc, #304	; (adr r3, 8001ba8 <main+0x3d8>)
 8001a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a7c:	f7fe fd24 	bl	80004c8 <__aeabi_dmul>
 8001a80:	4602      	mov	r2, r0
 8001a82:	460b      	mov	r3, r1
 8001a84:	4610      	mov	r0, r2
 8001a86:	4619      	mov	r1, r3
 8001a88:	a341      	add	r3, pc, #260	; (adr r3, 8001b90 <main+0x3c0>)
 8001a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a8e:	f7fe fe45 	bl	800071c <__aeabi_ddiv>
 8001a92:	4602      	mov	r2, r0
 8001a94:	460b      	mov	r3, r1
 8001a96:	4610      	mov	r0, r2
 8001a98:	4619      	mov	r1, r3
 8001a9a:	f7fe ffc5 	bl	8000a28 <__aeabi_d2f>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	4a4c      	ldr	r2, [pc, #304]	; (8001bd4 <main+0x404>)
 8001aa2:	6013      	str	r3, [r2, #0]
		  teplota = 10000 * (teplota / ( 3.3 - teplota)); // V => R NTC
 8001aa4:	4b4b      	ldr	r3, [pc, #300]	; (8001bd4 <main+0x404>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7fe fcb5 	bl	8000418 <__aeabi_f2d>
 8001aae:	4604      	mov	r4, r0
 8001ab0:	460d      	mov	r5, r1
 8001ab2:	4b48      	ldr	r3, [pc, #288]	; (8001bd4 <main+0x404>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7fe fcae 	bl	8000418 <__aeabi_f2d>
 8001abc:	4602      	mov	r2, r0
 8001abe:	460b      	mov	r3, r1
 8001ac0:	a139      	add	r1, pc, #228	; (adr r1, 8001ba8 <main+0x3d8>)
 8001ac2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001ac6:	f7fe fb47 	bl	8000158 <__aeabi_dsub>
 8001aca:	4602      	mov	r2, r0
 8001acc:	460b      	mov	r3, r1
 8001ace:	4620      	mov	r0, r4
 8001ad0:	4629      	mov	r1, r5
 8001ad2:	f7fe fe23 	bl	800071c <__aeabi_ddiv>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	460b      	mov	r3, r1
 8001ada:	4610      	mov	r0, r2
 8001adc:	4619      	mov	r1, r3
 8001ade:	a334      	add	r3, pc, #208	; (adr r3, 8001bb0 <main+0x3e0>)
 8001ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae4:	f7fe fcf0 	bl	80004c8 <__aeabi_dmul>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	460b      	mov	r3, r1
 8001aec:	4610      	mov	r0, r2
 8001aee:	4619      	mov	r1, r3
 8001af0:	f7fe ff9a 	bl	8000a28 <__aeabi_d2f>
 8001af4:	4603      	mov	r3, r0
 8001af6:	4a37      	ldr	r2, [pc, #220]	; (8001bd4 <main+0x404>)
 8001af8:	6013      	str	r3, [r2, #0]
		  teplota = 1/((log(teplota/100000)/4000)+(1/298.15)); // RNTC => K
 8001afa:	4b36      	ldr	r3, [pc, #216]	; (8001bd4 <main+0x404>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4936      	ldr	r1, [pc, #216]	; (8001bd8 <main+0x408>)
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7ff f9a3 	bl	8000e4c <__aeabi_fdiv>
 8001b06:	4603      	mov	r3, r0
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7fe fc85 	bl	8000418 <__aeabi_f2d>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	460b      	mov	r3, r1
 8001b12:	4610      	mov	r0, r2
 8001b14:	4619      	mov	r1, r3
 8001b16:	f004 faef 	bl	80060f8 <log>
 8001b1a:	f04f 0200 	mov.w	r2, #0
 8001b1e:	4b2f      	ldr	r3, [pc, #188]	; (8001bdc <main+0x40c>)
 8001b20:	f7fe fdfc 	bl	800071c <__aeabi_ddiv>
 8001b24:	4602      	mov	r2, r0
 8001b26:	460b      	mov	r3, r1
 8001b28:	4610      	mov	r0, r2
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	a322      	add	r3, pc, #136	; (adr r3, 8001bb8 <main+0x3e8>)
 8001b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b32:	f7fe fb13 	bl	800015c <__adddf3>
 8001b36:	4602      	mov	r2, r0
 8001b38:	460b      	mov	r3, r1
 8001b3a:	f04f 0000 	mov.w	r0, #0
 8001b3e:	4928      	ldr	r1, [pc, #160]	; (8001be0 <main+0x410>)
 8001b40:	f7fe fdec 	bl	800071c <__aeabi_ddiv>
 8001b44:	4602      	mov	r2, r0
 8001b46:	460b      	mov	r3, r1
 8001b48:	4610      	mov	r0, r2
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	f7fe ff6c 	bl	8000a28 <__aeabi_d2f>
 8001b50:	4603      	mov	r3, r0
 8001b52:	4a20      	ldr	r2, [pc, #128]	; (8001bd4 <main+0x404>)
 8001b54:	6013      	str	r3, [r2, #0]
		  teplota = teplota - 273.15; // K => C
 8001b56:	4b1f      	ldr	r3, [pc, #124]	; (8001bd4 <main+0x404>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7fe fc5c 	bl	8000418 <__aeabi_f2d>
 8001b60:	a317      	add	r3, pc, #92	; (adr r3, 8001bc0 <main+0x3f0>)
 8001b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b66:	f7fe faf7 	bl	8000158 <__aeabi_dsub>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	4610      	mov	r0, r2
 8001b70:	4619      	mov	r1, r3
 8001b72:	f7fe ff59 	bl	8000a28 <__aeabi_d2f>
 8001b76:	4603      	mov	r3, r0
 8001b78:	4a16      	ldr	r2, [pc, #88]	; (8001bd4 <main+0x404>)
 8001b7a:	6013      	str	r3, [r2, #0]

		  if(refreshflag > 0)  // pokud je příznak změny údajů na display obnoví display
 8001b7c:	7bfb      	ldrb	r3, [r7, #15]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	e030      	b.n	8001be4 <main+0x414>
 8001b82:	bf00      	nop
 8001b84:	f3af 8000 	nop.w
 8001b88:	66666666 	.word	0x66666666
 8001b8c:	401a6666 	.word	0x401a6666
 8001b90:	00000000 	.word	0x00000000
 8001b94:	40affe00 	.word	0x40affe00
 8001b98:	47ae147b 	.word	0x47ae147b
 8001b9c:	3f847ae1 	.word	0x3f847ae1
 8001ba0:	47ae147b 	.word	0x47ae147b
 8001ba4:	bf847ae1 	.word	0xbf847ae1
 8001ba8:	66666666 	.word	0x66666666
 8001bac:	400a6666 	.word	0x400a6666
 8001bb0:	00000000 	.word	0x00000000
 8001bb4:	40c38800 	.word	0x40c38800
 8001bb8:	dcb5db83 	.word	0xdcb5db83
 8001bbc:	3f6b79e1 	.word	0x3f6b79e1
 8001bc0:	66666666 	.word	0x66666666
 8001bc4:	40711266 	.word	0x40711266
 8001bc8:	200000a0 	.word	0x200000a0
 8001bcc:	20000598 	.word	0x20000598
 8001bd0:	200000a4 	.word	0x200000a4
 8001bd4:	200000a8 	.word	0x200000a8
 8001bd8:	47c35000 	.word	0x47c35000
 8001bdc:	40af4000 	.word	0x40af4000
 8001be0:	3ff00000 	.word	0x3ff00000
 8001be4:	d012      	beq.n	8001c0c <main+0x43c>
		  {
			  drawmenu1(0, 1, Im , ((p*5)/4095));
 8001be6:	4b15      	ldr	r3, [pc, #84]	; (8001c3c <main+0x46c>)
 8001be8:	681c      	ldr	r4, [r3, #0]
 8001bea:	4b15      	ldr	r3, [pc, #84]	; (8001c40 <main+0x470>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4915      	ldr	r1, [pc, #84]	; (8001c44 <main+0x474>)
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff f877 	bl	8000ce4 <__aeabi_fmul>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	4913      	ldr	r1, [pc, #76]	; (8001c48 <main+0x478>)
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7ff f926 	bl	8000e4c <__aeabi_fdiv>
 8001c00:	4603      	mov	r3, r0
 8001c02:	4622      	mov	r2, r4
 8001c04:	2101      	movs	r1, #1
 8001c06:	2000      	movs	r0, #0
 8001c08:	f7ff fbaa 	bl	8001360 <drawmenu1>
		  }
	  }

	  if(p>0xFFF){p=0;}
 8001c0c:	4b0c      	ldr	r3, [pc, #48]	; (8001c40 <main+0x470>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	490d      	ldr	r1, [pc, #52]	; (8001c48 <main+0x478>)
 8001c12:	4618      	mov	r0, r3
 8001c14:	f7ff fa22 	bl	800105c <__aeabi_fcmpgt>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d003      	beq.n	8001c26 <main+0x456>
 8001c1e:	4b08      	ldr	r3, [pc, #32]	; (8001c40 <main+0x470>)
 8001c20:	f04f 0200 	mov.w	r2, #0
 8001c24:	601a      	str	r2, [r3, #0]
	  setDAC1(p);
 8001c26:	4b06      	ldr	r3, [pc, #24]	; (8001c40 <main+0x470>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f7ff fa20 	bl	8001070 <__aeabi_f2uiz>
 8001c30:	4603      	mov	r3, r0
 8001c32:	b29b      	uxth	r3, r3
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7ff fdab 	bl	8001790 <setDAC1>
  {
 8001c3a:	e5ed      	b.n	8001818 <main+0x48>
 8001c3c:	200000a0 	.word	0x200000a0
 8001c40:	200000ac 	.word	0x200000ac
 8001c44:	40a00000 	.word	0x40a00000
 8001c48:	457ff000 	.word	0x457ff000

08001c4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b094      	sub	sp, #80	; 0x50
 8001c50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c52:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c56:	2228      	movs	r2, #40	; 0x28
 8001c58:	2100      	movs	r1, #0
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f004 fa02 	bl	8006064 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c60:	f107 0314 	add.w	r3, r7, #20
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	605a      	str	r2, [r3, #4]
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	60da      	str	r2, [r3, #12]
 8001c6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c70:	1d3b      	adds	r3, r7, #4
 8001c72:	2200      	movs	r2, #0
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	605a      	str	r2, [r3, #4]
 8001c78:	609a      	str	r2, [r3, #8]
 8001c7a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c80:	2301      	movs	r3, #1
 8001c82:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c84:	2310      	movs	r3, #16
 8001c86:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c8c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c90:	4618      	mov	r0, r3
 8001c92:	f003 f93f 	bl	8004f14 <HAL_RCC_OscConfig>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8001c9c:	f000 f9ea 	bl	8002074 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ca0:	230f      	movs	r3, #15
 8001ca2:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001cac:	2300      	movs	r3, #0
 8001cae:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001cb0:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001cb4:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001cb6:	f107 0314 	add.w	r3, r7, #20
 8001cba:	2100      	movs	r1, #0
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f003 fba9 	bl	8005414 <HAL_RCC_ClockConfig>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d001      	beq.n	8001ccc <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001cc8:	f000 f9d4 	bl	8002074 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001ccc:	2302      	movs	r3, #2
 8001cce:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8001cd0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001cd4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cd6:	1d3b      	adds	r3, r7, #4
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f003 fd21 	bl	8005720 <HAL_RCCEx_PeriphCLKConfig>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001ce4:	f000 f9c6 	bl	8002074 <Error_Handler>
  }
}
 8001ce8:	bf00      	nop
 8001cea:	3750      	adds	r7, #80	; 0x50
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}

08001cf0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001cf6:	1d3b      	adds	r3, r7, #4
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
 8001cfc:	605a      	str	r2, [r3, #4]
 8001cfe:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001d00:	4b2e      	ldr	r3, [pc, #184]	; (8001dbc <MX_ADC1_Init+0xcc>)
 8001d02:	4a2f      	ldr	r2, [pc, #188]	; (8001dc0 <MX_ADC1_Init+0xd0>)
 8001d04:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001d06:	4b2d      	ldr	r3, [pc, #180]	; (8001dbc <MX_ADC1_Init+0xcc>)
 8001d08:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d0c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001d0e:	4b2b      	ldr	r3, [pc, #172]	; (8001dbc <MX_ADC1_Init+0xcc>)
 8001d10:	2201      	movs	r2, #1
 8001d12:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001d14:	4b29      	ldr	r3, [pc, #164]	; (8001dbc <MX_ADC1_Init+0xcc>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001d1a:	4b28      	ldr	r3, [pc, #160]	; (8001dbc <MX_ADC1_Init+0xcc>)
 8001d1c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001d20:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001d22:	4b26      	ldr	r3, [pc, #152]	; (8001dbc <MX_ADC1_Init+0xcc>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8001d28:	4b24      	ldr	r3, [pc, #144]	; (8001dbc <MX_ADC1_Init+0xcc>)
 8001d2a:	2204      	movs	r2, #4
 8001d2c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001d2e:	4823      	ldr	r0, [pc, #140]	; (8001dbc <MX_ADC1_Init+0xcc>)
 8001d30:	f000 ff80 	bl	8002c34 <HAL_ADC_Init>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d001      	beq.n	8001d3e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001d3a:	f000 f99b 	bl	8002074 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001d42:	2301      	movs	r3, #1
 8001d44:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8001d46:	2302      	movs	r3, #2
 8001d48:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d4a:	1d3b      	adds	r3, r7, #4
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	481b      	ldr	r0, [pc, #108]	; (8001dbc <MX_ADC1_Init+0xcc>)
 8001d50:	f001 f942 	bl	8002fd8 <HAL_ADC_ConfigChannel>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001d5a:	f000 f98b 	bl	8002074 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001d62:	2302      	movs	r3, #2
 8001d64:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d66:	1d3b      	adds	r3, r7, #4
 8001d68:	4619      	mov	r1, r3
 8001d6a:	4814      	ldr	r0, [pc, #80]	; (8001dbc <MX_ADC1_Init+0xcc>)
 8001d6c:	f001 f934 	bl	8002fd8 <HAL_ADC_ConfigChannel>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001d76:	f000 f97d 	bl	8002074 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d82:	1d3b      	adds	r3, r7, #4
 8001d84:	4619      	mov	r1, r3
 8001d86:	480d      	ldr	r0, [pc, #52]	; (8001dbc <MX_ADC1_Init+0xcc>)
 8001d88:	f001 f926 	bl	8002fd8 <HAL_ADC_ConfigChannel>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001d92:	f000 f96f 	bl	8002074 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001d96:	2303      	movs	r3, #3
 8001d98:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001d9a:	2304      	movs	r3, #4
 8001d9c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d9e:	1d3b      	adds	r3, r7, #4
 8001da0:	4619      	mov	r1, r3
 8001da2:	4806      	ldr	r0, [pc, #24]	; (8001dbc <MX_ADC1_Init+0xcc>)
 8001da4:	f001 f918 	bl	8002fd8 <HAL_ADC_ConfigChannel>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8001dae:	f000 f961 	bl	8002074 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001db2:	bf00      	nop
 8001db4:	3710      	adds	r7, #16
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	20000568 	.word	0x20000568
 8001dc0:	40012400 	.word	0x40012400

08001dc4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001dc8:	4b12      	ldr	r3, [pc, #72]	; (8001e14 <MX_I2C1_Init+0x50>)
 8001dca:	4a13      	ldr	r2, [pc, #76]	; (8001e18 <MX_I2C1_Init+0x54>)
 8001dcc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001dce:	4b11      	ldr	r3, [pc, #68]	; (8001e14 <MX_I2C1_Init+0x50>)
 8001dd0:	4a12      	ldr	r2, [pc, #72]	; (8001e1c <MX_I2C1_Init+0x58>)
 8001dd2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001dd4:	4b0f      	ldr	r3, [pc, #60]	; (8001e14 <MX_I2C1_Init+0x50>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001dda:	4b0e      	ldr	r3, [pc, #56]	; (8001e14 <MX_I2C1_Init+0x50>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001de0:	4b0c      	ldr	r3, [pc, #48]	; (8001e14 <MX_I2C1_Init+0x50>)
 8001de2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001de6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001de8:	4b0a      	ldr	r3, [pc, #40]	; (8001e14 <MX_I2C1_Init+0x50>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001dee:	4b09      	ldr	r3, [pc, #36]	; (8001e14 <MX_I2C1_Init+0x50>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001df4:	4b07      	ldr	r3, [pc, #28]	; (8001e14 <MX_I2C1_Init+0x50>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001dfa:	4b06      	ldr	r3, [pc, #24]	; (8001e14 <MX_I2C1_Init+0x50>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e00:	4804      	ldr	r0, [pc, #16]	; (8001e14 <MX_I2C1_Init+0x50>)
 8001e02:	f001 fff1 	bl	8003de8 <HAL_I2C_Init>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001e0c:	f000 f932 	bl	8002074 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e10:	bf00      	nop
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	200004c0 	.word	0x200004c0
 8001e18:	40005400 	.word	0x40005400
 8001e1c:	00061a80 	.word	0x00061a80

08001e20 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001e24:	4b12      	ldr	r3, [pc, #72]	; (8001e70 <MX_I2C2_Init+0x50>)
 8001e26:	4a13      	ldr	r2, [pc, #76]	; (8001e74 <MX_I2C2_Init+0x54>)
 8001e28:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001e2a:	4b11      	ldr	r3, [pc, #68]	; (8001e70 <MX_I2C2_Init+0x50>)
 8001e2c:	4a12      	ldr	r2, [pc, #72]	; (8001e78 <MX_I2C2_Init+0x58>)
 8001e2e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e30:	4b0f      	ldr	r3, [pc, #60]	; (8001e70 <MX_I2C2_Init+0x50>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001e36:	4b0e      	ldr	r3, [pc, #56]	; (8001e70 <MX_I2C2_Init+0x50>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e3c:	4b0c      	ldr	r3, [pc, #48]	; (8001e70 <MX_I2C2_Init+0x50>)
 8001e3e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e42:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e44:	4b0a      	ldr	r3, [pc, #40]	; (8001e70 <MX_I2C2_Init+0x50>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001e4a:	4b09      	ldr	r3, [pc, #36]	; (8001e70 <MX_I2C2_Init+0x50>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e50:	4b07      	ldr	r3, [pc, #28]	; (8001e70 <MX_I2C2_Init+0x50>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e56:	4b06      	ldr	r3, [pc, #24]	; (8001e70 <MX_I2C2_Init+0x50>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001e5c:	4804      	ldr	r0, [pc, #16]	; (8001e70 <MX_I2C2_Init+0x50>)
 8001e5e:	f001 ffc3 	bl	8003de8 <HAL_I2C_Init>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001e68:	f000 f904 	bl	8002074 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001e6c:	bf00      	nop
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	20000514 	.word	0x20000514
 8001e74:	40005800 	.word	0x40005800
 8001e78:	000186a0 	.word	0x000186a0

08001e7c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b092      	sub	sp, #72	; 0x48
 8001e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e82:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001e86:	2200      	movs	r2, #0
 8001e88:	601a      	str	r2, [r3, #0]
 8001e8a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]
 8001e94:	605a      	str	r2, [r3, #4]
 8001e96:	609a      	str	r2, [r3, #8]
 8001e98:	60da      	str	r2, [r3, #12]
 8001e9a:	611a      	str	r2, [r3, #16]
 8001e9c:	615a      	str	r2, [r3, #20]
 8001e9e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ea0:	1d3b      	adds	r3, r7, #4
 8001ea2:	2220      	movs	r2, #32
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f004 f8dc 	bl	8006064 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001eac:	4b33      	ldr	r3, [pc, #204]	; (8001f7c <MX_TIM1_Init+0x100>)
 8001eae:	4a34      	ldr	r2, [pc, #208]	; (8001f80 <MX_TIM1_Init+0x104>)
 8001eb0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001eb2:	4b32      	ldr	r3, [pc, #200]	; (8001f7c <MX_TIM1_Init+0x100>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eb8:	4b30      	ldr	r3, [pc, #192]	; (8001f7c <MX_TIM1_Init+0x100>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001ebe:	4b2f      	ldr	r3, [pc, #188]	; (8001f7c <MX_TIM1_Init+0x100>)
 8001ec0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ec4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ec6:	4b2d      	ldr	r3, [pc, #180]	; (8001f7c <MX_TIM1_Init+0x100>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ecc:	4b2b      	ldr	r3, [pc, #172]	; (8001f7c <MX_TIM1_Init+0x100>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ed2:	4b2a      	ldr	r3, [pc, #168]	; (8001f7c <MX_TIM1_Init+0x100>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ed8:	4828      	ldr	r0, [pc, #160]	; (8001f7c <MX_TIM1_Init+0x100>)
 8001eda:	f003 fcd7 	bl	800588c <HAL_TIM_PWM_Init>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001ee4:	f000 f8c6 	bl	8002074 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eec:	2300      	movs	r3, #0
 8001eee:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ef0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	4821      	ldr	r0, [pc, #132]	; (8001f7c <MX_TIM1_Init+0x100>)
 8001ef8:	f003 ffc0 	bl	8005e7c <HAL_TIMEx_MasterConfigSynchronization>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001f02:	f000 f8b7 	bl	8002074 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f06:	2360      	movs	r3, #96	; 0x60
 8001f08:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f12:	2300      	movs	r3, #0
 8001f14:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f16:	2300      	movs	r3, #0
 8001f18:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f26:	2200      	movs	r2, #0
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4814      	ldr	r0, [pc, #80]	; (8001f7c <MX_TIM1_Init+0x100>)
 8001f2c:	f003 fcfe 	bl	800592c <HAL_TIM_PWM_ConfigChannel>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001f36:	f000 f89d 	bl	8002074 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f42:	2300      	movs	r3, #0
 8001f44:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f46:	2300      	movs	r3, #0
 8001f48:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f52:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f54:	2300      	movs	r3, #0
 8001f56:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f58:	1d3b      	adds	r3, r7, #4
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4807      	ldr	r0, [pc, #28]	; (8001f7c <MX_TIM1_Init+0x100>)
 8001f5e:	f003 ffeb 	bl	8005f38 <HAL_TIMEx_ConfigBreakDeadTime>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8001f68:	f000 f884 	bl	8002074 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001f6c:	4803      	ldr	r0, [pc, #12]	; (8001f7c <MX_TIM1_Init+0x100>)
 8001f6e:	f000 fd35 	bl	80029dc <HAL_TIM_MspPostInit>

}
 8001f72:	bf00      	nop
 8001f74:	3748      	adds	r7, #72	; 0x48
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	200005ec 	.word	0x200005ec
 8001f80:	40012c00 	.word	0x40012c00

08001f84 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f8a:	4b0c      	ldr	r3, [pc, #48]	; (8001fbc <MX_DMA_Init+0x38>)
 8001f8c:	695b      	ldr	r3, [r3, #20]
 8001f8e:	4a0b      	ldr	r2, [pc, #44]	; (8001fbc <MX_DMA_Init+0x38>)
 8001f90:	f043 0301 	orr.w	r3, r3, #1
 8001f94:	6153      	str	r3, [r2, #20]
 8001f96:	4b09      	ldr	r3, [pc, #36]	; (8001fbc <MX_DMA_Init+0x38>)
 8001f98:	695b      	ldr	r3, [r3, #20]
 8001f9a:	f003 0301 	and.w	r3, r3, #1
 8001f9e:	607b      	str	r3, [r7, #4]
 8001fa0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	200b      	movs	r0, #11
 8001fa8:	f001 fae7 	bl	800357a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001fac:	200b      	movs	r0, #11
 8001fae:	f001 fb00 	bl	80035b2 <HAL_NVIC_EnableIRQ>

}
 8001fb2:	bf00      	nop
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	40021000 	.word	0x40021000

08001fc0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b086      	sub	sp, #24
 8001fc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc6:	f107 0308 	add.w	r3, r7, #8
 8001fca:	2200      	movs	r2, #0
 8001fcc:	601a      	str	r2, [r3, #0]
 8001fce:	605a      	str	r2, [r3, #4]
 8001fd0:	609a      	str	r2, [r3, #8]
 8001fd2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fd4:	4b24      	ldr	r3, [pc, #144]	; (8002068 <MX_GPIO_Init+0xa8>)
 8001fd6:	699b      	ldr	r3, [r3, #24]
 8001fd8:	4a23      	ldr	r2, [pc, #140]	; (8002068 <MX_GPIO_Init+0xa8>)
 8001fda:	f043 0304 	orr.w	r3, r3, #4
 8001fde:	6193      	str	r3, [r2, #24]
 8001fe0:	4b21      	ldr	r3, [pc, #132]	; (8002068 <MX_GPIO_Init+0xa8>)
 8001fe2:	699b      	ldr	r3, [r3, #24]
 8001fe4:	f003 0304 	and.w	r3, r3, #4
 8001fe8:	607b      	str	r3, [r7, #4]
 8001fea:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fec:	4b1e      	ldr	r3, [pc, #120]	; (8002068 <MX_GPIO_Init+0xa8>)
 8001fee:	699b      	ldr	r3, [r3, #24]
 8001ff0:	4a1d      	ldr	r2, [pc, #116]	; (8002068 <MX_GPIO_Init+0xa8>)
 8001ff2:	f043 0308 	orr.w	r3, r3, #8
 8001ff6:	6193      	str	r3, [r2, #24]
 8001ff8:	4b1b      	ldr	r3, [pc, #108]	; (8002068 <MX_GPIO_Init+0xa8>)
 8001ffa:	699b      	ldr	r3, [r3, #24]
 8001ffc:	f003 0308 	and.w	r3, r3, #8
 8002000:	603b      	str	r3, [r7, #0]
 8002002:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8002004:	2200      	movs	r2, #0
 8002006:	f24e 0104 	movw	r1, #57348	; 0xe004
 800200a:	4818      	ldr	r0, [pc, #96]	; (800206c <MX_GPIO_Init+0xac>)
 800200c:	f001 fed4 	bl	8003db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002010:	23f0      	movs	r3, #240	; 0xf0
 8002012:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002014:	2300      	movs	r3, #0
 8002016:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002018:	2300      	movs	r3, #0
 800201a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800201c:	f107 0308 	add.w	r3, r7, #8
 8002020:	4619      	mov	r1, r3
 8002022:	4813      	ldr	r0, [pc, #76]	; (8002070 <MX_GPIO_Init+0xb0>)
 8002024:	f001 fd44 	bl	8003ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002028:	2303      	movs	r3, #3
 800202a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800202c:	2300      	movs	r3, #0
 800202e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002030:	2300      	movs	r3, #0
 8002032:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002034:	f107 0308 	add.w	r3, r7, #8
 8002038:	4619      	mov	r1, r3
 800203a:	480c      	ldr	r0, [pc, #48]	; (800206c <MX_GPIO_Init+0xac>)
 800203c:	f001 fd38 	bl	8003ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002040:	f24e 0304 	movw	r3, #57348	; 0xe004
 8002044:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002046:	2301      	movs	r3, #1
 8002048:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204a:	2300      	movs	r3, #0
 800204c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800204e:	2302      	movs	r3, #2
 8002050:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002052:	f107 0308 	add.w	r3, r7, #8
 8002056:	4619      	mov	r1, r3
 8002058:	4804      	ldr	r0, [pc, #16]	; (800206c <MX_GPIO_Init+0xac>)
 800205a:	f001 fd29 	bl	8003ab0 <HAL_GPIO_Init>

}
 800205e:	bf00      	nop
 8002060:	3718      	adds	r7, #24
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	40021000 	.word	0x40021000
 800206c:	40010c00 	.word	0x40010c00
 8002070:	40010800 	.word	0x40010800

08002074 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002078:	b672      	cpsid	i
}
 800207a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800207c:	e7fe      	b.n	800207c <Error_Handler+0x8>
	...

08002080 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8002086:	f000 fafb 	bl	8002680 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 800208a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800208e:	2201      	movs	r2, #1
 8002090:	2178      	movs	r1, #120	; 0x78
 8002092:	485b      	ldr	r0, [pc, #364]	; (8002200 <SSD1306_Init+0x180>)
 8002094:	f002 f8ea 	bl	800426c <HAL_I2C_IsDeviceReady>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 800209e:	2300      	movs	r3, #0
 80020a0:	e0a9      	b.n	80021f6 <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 80020a2:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80020a6:	607b      	str	r3, [r7, #4]
	while(p>0)
 80020a8:	e002      	b.n	80020b0 <SSD1306_Init+0x30>
		p--;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	3b01      	subs	r3, #1
 80020ae:	607b      	str	r3, [r7, #4]
	while(p>0)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d1f9      	bne.n	80020aa <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80020b6:	22ae      	movs	r2, #174	; 0xae
 80020b8:	2100      	movs	r1, #0
 80020ba:	2078      	movs	r0, #120	; 0x78
 80020bc:	f000 fb3c 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 80020c0:	2220      	movs	r2, #32
 80020c2:	2100      	movs	r1, #0
 80020c4:	2078      	movs	r0, #120	; 0x78
 80020c6:	f000 fb37 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80020ca:	2210      	movs	r2, #16
 80020cc:	2100      	movs	r1, #0
 80020ce:	2078      	movs	r0, #120	; 0x78
 80020d0:	f000 fb32 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80020d4:	22b0      	movs	r2, #176	; 0xb0
 80020d6:	2100      	movs	r1, #0
 80020d8:	2078      	movs	r0, #120	; 0x78
 80020da:	f000 fb2d 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80020de:	22c8      	movs	r2, #200	; 0xc8
 80020e0:	2100      	movs	r1, #0
 80020e2:	2078      	movs	r0, #120	; 0x78
 80020e4:	f000 fb28 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80020e8:	2200      	movs	r2, #0
 80020ea:	2100      	movs	r1, #0
 80020ec:	2078      	movs	r0, #120	; 0x78
 80020ee:	f000 fb23 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80020f2:	2210      	movs	r2, #16
 80020f4:	2100      	movs	r1, #0
 80020f6:	2078      	movs	r0, #120	; 0x78
 80020f8:	f000 fb1e 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80020fc:	2240      	movs	r2, #64	; 0x40
 80020fe:	2100      	movs	r1, #0
 8002100:	2078      	movs	r0, #120	; 0x78
 8002102:	f000 fb19 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8002106:	2281      	movs	r2, #129	; 0x81
 8002108:	2100      	movs	r1, #0
 800210a:	2078      	movs	r0, #120	; 0x78
 800210c:	f000 fb14 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8002110:	22ff      	movs	r2, #255	; 0xff
 8002112:	2100      	movs	r1, #0
 8002114:	2078      	movs	r0, #120	; 0x78
 8002116:	f000 fb0f 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800211a:	22a1      	movs	r2, #161	; 0xa1
 800211c:	2100      	movs	r1, #0
 800211e:	2078      	movs	r0, #120	; 0x78
 8002120:	f000 fb0a 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8002124:	22a6      	movs	r2, #166	; 0xa6
 8002126:	2100      	movs	r1, #0
 8002128:	2078      	movs	r0, #120	; 0x78
 800212a:	f000 fb05 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 800212e:	22a8      	movs	r2, #168	; 0xa8
 8002130:	2100      	movs	r1, #0
 8002132:	2078      	movs	r0, #120	; 0x78
 8002134:	f000 fb00 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8002138:	223f      	movs	r2, #63	; 0x3f
 800213a:	2100      	movs	r1, #0
 800213c:	2078      	movs	r0, #120	; 0x78
 800213e:	f000 fafb 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002142:	22a4      	movs	r2, #164	; 0xa4
 8002144:	2100      	movs	r1, #0
 8002146:	2078      	movs	r0, #120	; 0x78
 8002148:	f000 faf6 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 800214c:	22d3      	movs	r2, #211	; 0xd3
 800214e:	2100      	movs	r1, #0
 8002150:	2078      	movs	r0, #120	; 0x78
 8002152:	f000 faf1 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8002156:	2200      	movs	r2, #0
 8002158:	2100      	movs	r1, #0
 800215a:	2078      	movs	r0, #120	; 0x78
 800215c:	f000 faec 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8002160:	22d5      	movs	r2, #213	; 0xd5
 8002162:	2100      	movs	r1, #0
 8002164:	2078      	movs	r0, #120	; 0x78
 8002166:	f000 fae7 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800216a:	22f0      	movs	r2, #240	; 0xf0
 800216c:	2100      	movs	r1, #0
 800216e:	2078      	movs	r0, #120	; 0x78
 8002170:	f000 fae2 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8002174:	22d9      	movs	r2, #217	; 0xd9
 8002176:	2100      	movs	r1, #0
 8002178:	2078      	movs	r0, #120	; 0x78
 800217a:	f000 fadd 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800217e:	2222      	movs	r2, #34	; 0x22
 8002180:	2100      	movs	r1, #0
 8002182:	2078      	movs	r0, #120	; 0x78
 8002184:	f000 fad8 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8002188:	22da      	movs	r2, #218	; 0xda
 800218a:	2100      	movs	r1, #0
 800218c:	2078      	movs	r0, #120	; 0x78
 800218e:	f000 fad3 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8002192:	2212      	movs	r2, #18
 8002194:	2100      	movs	r1, #0
 8002196:	2078      	movs	r0, #120	; 0x78
 8002198:	f000 face 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 800219c:	22db      	movs	r2, #219	; 0xdb
 800219e:	2100      	movs	r1, #0
 80021a0:	2078      	movs	r0, #120	; 0x78
 80021a2:	f000 fac9 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80021a6:	2220      	movs	r2, #32
 80021a8:	2100      	movs	r1, #0
 80021aa:	2078      	movs	r0, #120	; 0x78
 80021ac:	f000 fac4 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80021b0:	228d      	movs	r2, #141	; 0x8d
 80021b2:	2100      	movs	r1, #0
 80021b4:	2078      	movs	r0, #120	; 0x78
 80021b6:	f000 fabf 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80021ba:	2214      	movs	r2, #20
 80021bc:	2100      	movs	r1, #0
 80021be:	2078      	movs	r0, #120	; 0x78
 80021c0:	f000 faba 	bl	8002738 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80021c4:	22af      	movs	r2, #175	; 0xaf
 80021c6:	2100      	movs	r1, #0
 80021c8:	2078      	movs	r0, #120	; 0x78
 80021ca:	f000 fab5 	bl	8002738 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80021ce:	222e      	movs	r2, #46	; 0x2e
 80021d0:	2100      	movs	r1, #0
 80021d2:	2078      	movs	r0, #120	; 0x78
 80021d4:	f000 fab0 	bl	8002738 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80021d8:	2000      	movs	r0, #0
 80021da:	f000 f843 	bl	8002264 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 80021de:	f000 f813 	bl	8002208 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 80021e2:	4b08      	ldr	r3, [pc, #32]	; (8002204 <SSD1306_Init+0x184>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80021e8:	4b06      	ldr	r3, [pc, #24]	; (8002204 <SSD1306_Init+0x184>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 80021ee:	4b05      	ldr	r3, [pc, #20]	; (8002204 <SSD1306_Init+0x184>)
 80021f0:	2201      	movs	r2, #1
 80021f2:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 80021f4:	2301      	movs	r3, #1
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	200004c0 	.word	0x200004c0
 8002204:	200004b8 	.word	0x200004b8

08002208 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 800220e:	2300      	movs	r3, #0
 8002210:	71fb      	strb	r3, [r7, #7]
 8002212:	e01d      	b.n	8002250 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8002214:	79fb      	ldrb	r3, [r7, #7]
 8002216:	3b50      	subs	r3, #80	; 0x50
 8002218:	b2db      	uxtb	r3, r3
 800221a:	461a      	mov	r2, r3
 800221c:	2100      	movs	r1, #0
 800221e:	2078      	movs	r0, #120	; 0x78
 8002220:	f000 fa8a 	bl	8002738 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8002224:	2200      	movs	r2, #0
 8002226:	2100      	movs	r1, #0
 8002228:	2078      	movs	r0, #120	; 0x78
 800222a:	f000 fa85 	bl	8002738 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800222e:	2210      	movs	r2, #16
 8002230:	2100      	movs	r1, #0
 8002232:	2078      	movs	r0, #120	; 0x78
 8002234:	f000 fa80 	bl	8002738 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8002238:	79fb      	ldrb	r3, [r7, #7]
 800223a:	01db      	lsls	r3, r3, #7
 800223c:	4a08      	ldr	r2, [pc, #32]	; (8002260 <SSD1306_UpdateScreen+0x58>)
 800223e:	441a      	add	r2, r3
 8002240:	2380      	movs	r3, #128	; 0x80
 8002242:	2140      	movs	r1, #64	; 0x40
 8002244:	2078      	movs	r0, #120	; 0x78
 8002246:	f000 fa2f 	bl	80026a8 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800224a:	79fb      	ldrb	r3, [r7, #7]
 800224c:	3301      	adds	r3, #1
 800224e:	71fb      	strb	r3, [r7, #7]
 8002250:	79fb      	ldrb	r3, [r7, #7]
 8002252:	2b07      	cmp	r3, #7
 8002254:	d9de      	bls.n	8002214 <SSD1306_UpdateScreen+0xc>
	}
}
 8002256:	bf00      	nop
 8002258:	bf00      	nop
 800225a:	3708      	adds	r7, #8
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	200000b8 	.word	0x200000b8

08002264 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	4603      	mov	r3, r0
 800226c:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800226e:	79fb      	ldrb	r3, [r7, #7]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d101      	bne.n	8002278 <SSD1306_Fill+0x14>
 8002274:	2300      	movs	r3, #0
 8002276:	e000      	b.n	800227a <SSD1306_Fill+0x16>
 8002278:	23ff      	movs	r3, #255	; 0xff
 800227a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800227e:	4619      	mov	r1, r3
 8002280:	4803      	ldr	r0, [pc, #12]	; (8002290 <SSD1306_Fill+0x2c>)
 8002282:	f003 feef 	bl	8006064 <memset>
}
 8002286:	bf00      	nop
 8002288:	3708      	adds	r7, #8
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	200000b8 	.word	0x200000b8

08002294 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	80fb      	strh	r3, [r7, #6]
 800229e:	460b      	mov	r3, r1
 80022a0:	80bb      	strh	r3, [r7, #4]
 80022a2:	4613      	mov	r3, r2
 80022a4:	70fb      	strb	r3, [r7, #3]
	if (
 80022a6:	88fb      	ldrh	r3, [r7, #6]
 80022a8:	2b7f      	cmp	r3, #127	; 0x7f
 80022aa:	d848      	bhi.n	800233e <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80022ac:	88bb      	ldrh	r3, [r7, #4]
 80022ae:	2b3f      	cmp	r3, #63	; 0x3f
 80022b0:	d845      	bhi.n	800233e <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80022b2:	4b25      	ldr	r3, [pc, #148]	; (8002348 <SSD1306_DrawPixel+0xb4>)
 80022b4:	791b      	ldrb	r3, [r3, #4]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d006      	beq.n	80022c8 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80022ba:	78fb      	ldrb	r3, [r7, #3]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	bf0c      	ite	eq
 80022c0:	2301      	moveq	r3, #1
 80022c2:	2300      	movne	r3, #0
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80022c8:	78fb      	ldrb	r3, [r7, #3]
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d11a      	bne.n	8002304 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80022ce:	88fa      	ldrh	r2, [r7, #6]
 80022d0:	88bb      	ldrh	r3, [r7, #4]
 80022d2:	08db      	lsrs	r3, r3, #3
 80022d4:	b298      	uxth	r0, r3
 80022d6:	4603      	mov	r3, r0
 80022d8:	01db      	lsls	r3, r3, #7
 80022da:	4413      	add	r3, r2
 80022dc:	4a1b      	ldr	r2, [pc, #108]	; (800234c <SSD1306_DrawPixel+0xb8>)
 80022de:	5cd3      	ldrb	r3, [r2, r3]
 80022e0:	b25a      	sxtb	r2, r3
 80022e2:	88bb      	ldrh	r3, [r7, #4]
 80022e4:	f003 0307 	and.w	r3, r3, #7
 80022e8:	2101      	movs	r1, #1
 80022ea:	fa01 f303 	lsl.w	r3, r1, r3
 80022ee:	b25b      	sxtb	r3, r3
 80022f0:	4313      	orrs	r3, r2
 80022f2:	b259      	sxtb	r1, r3
 80022f4:	88fa      	ldrh	r2, [r7, #6]
 80022f6:	4603      	mov	r3, r0
 80022f8:	01db      	lsls	r3, r3, #7
 80022fa:	4413      	add	r3, r2
 80022fc:	b2c9      	uxtb	r1, r1
 80022fe:	4a13      	ldr	r2, [pc, #76]	; (800234c <SSD1306_DrawPixel+0xb8>)
 8002300:	54d1      	strb	r1, [r2, r3]
 8002302:	e01d      	b.n	8002340 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002304:	88fa      	ldrh	r2, [r7, #6]
 8002306:	88bb      	ldrh	r3, [r7, #4]
 8002308:	08db      	lsrs	r3, r3, #3
 800230a:	b298      	uxth	r0, r3
 800230c:	4603      	mov	r3, r0
 800230e:	01db      	lsls	r3, r3, #7
 8002310:	4413      	add	r3, r2
 8002312:	4a0e      	ldr	r2, [pc, #56]	; (800234c <SSD1306_DrawPixel+0xb8>)
 8002314:	5cd3      	ldrb	r3, [r2, r3]
 8002316:	b25a      	sxtb	r2, r3
 8002318:	88bb      	ldrh	r3, [r7, #4]
 800231a:	f003 0307 	and.w	r3, r3, #7
 800231e:	2101      	movs	r1, #1
 8002320:	fa01 f303 	lsl.w	r3, r1, r3
 8002324:	b25b      	sxtb	r3, r3
 8002326:	43db      	mvns	r3, r3
 8002328:	b25b      	sxtb	r3, r3
 800232a:	4013      	ands	r3, r2
 800232c:	b259      	sxtb	r1, r3
 800232e:	88fa      	ldrh	r2, [r7, #6]
 8002330:	4603      	mov	r3, r0
 8002332:	01db      	lsls	r3, r3, #7
 8002334:	4413      	add	r3, r2
 8002336:	b2c9      	uxtb	r1, r1
 8002338:	4a04      	ldr	r2, [pc, #16]	; (800234c <SSD1306_DrawPixel+0xb8>)
 800233a:	54d1      	strb	r1, [r2, r3]
 800233c:	e000      	b.n	8002340 <SSD1306_DrawPixel+0xac>
		return;
 800233e:	bf00      	nop
	}
}
 8002340:	370c      	adds	r7, #12
 8002342:	46bd      	mov	sp, r7
 8002344:	bc80      	pop	{r7}
 8002346:	4770      	bx	lr
 8002348:	200004b8 	.word	0x200004b8
 800234c:	200000b8 	.word	0x200000b8

08002350 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	4603      	mov	r3, r0
 8002358:	460a      	mov	r2, r1
 800235a:	80fb      	strh	r3, [r7, #6]
 800235c:	4613      	mov	r3, r2
 800235e:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8002360:	4a05      	ldr	r2, [pc, #20]	; (8002378 <SSD1306_GotoXY+0x28>)
 8002362:	88fb      	ldrh	r3, [r7, #6]
 8002364:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8002366:	4a04      	ldr	r2, [pc, #16]	; (8002378 <SSD1306_GotoXY+0x28>)
 8002368:	88bb      	ldrh	r3, [r7, #4]
 800236a:	8053      	strh	r3, [r2, #2]
}
 800236c:	bf00      	nop
 800236e:	370c      	adds	r7, #12
 8002370:	46bd      	mov	sp, r7
 8002372:	bc80      	pop	{r7}
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	200004b8 	.word	0x200004b8

0800237c <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 800237c:	b580      	push	{r7, lr}
 800237e:	b086      	sub	sp, #24
 8002380:	af00      	add	r7, sp, #0
 8002382:	4603      	mov	r3, r0
 8002384:	6039      	str	r1, [r7, #0]
 8002386:	71fb      	strb	r3, [r7, #7]
 8002388:	4613      	mov	r3, r2
 800238a:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800238c:	4b3a      	ldr	r3, [pc, #232]	; (8002478 <SSD1306_Putc+0xfc>)
 800238e:	881b      	ldrh	r3, [r3, #0]
 8002390:	461a      	mov	r2, r3
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	4413      	add	r3, r2
	if (
 8002398:	2b7f      	cmp	r3, #127	; 0x7f
 800239a:	dc07      	bgt.n	80023ac <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 800239c:	4b36      	ldr	r3, [pc, #216]	; (8002478 <SSD1306_Putc+0xfc>)
 800239e:	885b      	ldrh	r3, [r3, #2]
 80023a0:	461a      	mov	r2, r3
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	785b      	ldrb	r3, [r3, #1]
 80023a6:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80023a8:	2b3f      	cmp	r3, #63	; 0x3f
 80023aa:	dd01      	ble.n	80023b0 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80023ac:	2300      	movs	r3, #0
 80023ae:	e05e      	b.n	800246e <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80023b0:	2300      	movs	r3, #0
 80023b2:	617b      	str	r3, [r7, #20]
 80023b4:	e04b      	b.n	800244e <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	685a      	ldr	r2, [r3, #4]
 80023ba:	79fb      	ldrb	r3, [r7, #7]
 80023bc:	3b20      	subs	r3, #32
 80023be:	6839      	ldr	r1, [r7, #0]
 80023c0:	7849      	ldrb	r1, [r1, #1]
 80023c2:	fb01 f303 	mul.w	r3, r1, r3
 80023c6:	4619      	mov	r1, r3
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	440b      	add	r3, r1
 80023cc:	005b      	lsls	r3, r3, #1
 80023ce:	4413      	add	r3, r2
 80023d0:	881b      	ldrh	r3, [r3, #0]
 80023d2:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80023d4:	2300      	movs	r3, #0
 80023d6:	613b      	str	r3, [r7, #16]
 80023d8:	e030      	b.n	800243c <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80023da:	68fa      	ldr	r2, [r7, #12]
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	fa02 f303 	lsl.w	r3, r2, r3
 80023e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d010      	beq.n	800240c <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80023ea:	4b23      	ldr	r3, [pc, #140]	; (8002478 <SSD1306_Putc+0xfc>)
 80023ec:	881a      	ldrh	r2, [r3, #0]
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	b29b      	uxth	r3, r3
 80023f2:	4413      	add	r3, r2
 80023f4:	b298      	uxth	r0, r3
 80023f6:	4b20      	ldr	r3, [pc, #128]	; (8002478 <SSD1306_Putc+0xfc>)
 80023f8:	885a      	ldrh	r2, [r3, #2]
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	b29b      	uxth	r3, r3
 80023fe:	4413      	add	r3, r2
 8002400:	b29b      	uxth	r3, r3
 8002402:	79ba      	ldrb	r2, [r7, #6]
 8002404:	4619      	mov	r1, r3
 8002406:	f7ff ff45 	bl	8002294 <SSD1306_DrawPixel>
 800240a:	e014      	b.n	8002436 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 800240c:	4b1a      	ldr	r3, [pc, #104]	; (8002478 <SSD1306_Putc+0xfc>)
 800240e:	881a      	ldrh	r2, [r3, #0]
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	b29b      	uxth	r3, r3
 8002414:	4413      	add	r3, r2
 8002416:	b298      	uxth	r0, r3
 8002418:	4b17      	ldr	r3, [pc, #92]	; (8002478 <SSD1306_Putc+0xfc>)
 800241a:	885a      	ldrh	r2, [r3, #2]
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	b29b      	uxth	r3, r3
 8002420:	4413      	add	r3, r2
 8002422:	b299      	uxth	r1, r3
 8002424:	79bb      	ldrb	r3, [r7, #6]
 8002426:	2b00      	cmp	r3, #0
 8002428:	bf0c      	ite	eq
 800242a:	2301      	moveq	r3, #1
 800242c:	2300      	movne	r3, #0
 800242e:	b2db      	uxtb	r3, r3
 8002430:	461a      	mov	r2, r3
 8002432:	f7ff ff2f 	bl	8002294 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	3301      	adds	r3, #1
 800243a:	613b      	str	r3, [r7, #16]
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	461a      	mov	r2, r3
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	4293      	cmp	r3, r2
 8002446:	d3c8      	bcc.n	80023da <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	3301      	adds	r3, #1
 800244c:	617b      	str	r3, [r7, #20]
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	785b      	ldrb	r3, [r3, #1]
 8002452:	461a      	mov	r2, r3
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	4293      	cmp	r3, r2
 8002458:	d3ad      	bcc.n	80023b6 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800245a:	4b07      	ldr	r3, [pc, #28]	; (8002478 <SSD1306_Putc+0xfc>)
 800245c:	881a      	ldrh	r2, [r3, #0]
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	b29b      	uxth	r3, r3
 8002464:	4413      	add	r3, r2
 8002466:	b29a      	uxth	r2, r3
 8002468:	4b03      	ldr	r3, [pc, #12]	; (8002478 <SSD1306_Putc+0xfc>)
 800246a:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 800246c:	79fb      	ldrb	r3, [r7, #7]
}
 800246e:	4618      	mov	r0, r3
 8002470:	3718      	adds	r7, #24
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	200004b8 	.word	0x200004b8

0800247c <SSD1306_DrawLine>:
	/* Everything OK, zero should be returned */
	return *str;
}
 

void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 800247c:	b590      	push	{r4, r7, lr}
 800247e:	b087      	sub	sp, #28
 8002480:	af00      	add	r7, sp, #0
 8002482:	4604      	mov	r4, r0
 8002484:	4608      	mov	r0, r1
 8002486:	4611      	mov	r1, r2
 8002488:	461a      	mov	r2, r3
 800248a:	4623      	mov	r3, r4
 800248c:	80fb      	strh	r3, [r7, #6]
 800248e:	4603      	mov	r3, r0
 8002490:	80bb      	strh	r3, [r7, #4]
 8002492:	460b      	mov	r3, r1
 8002494:	807b      	strh	r3, [r7, #2]
 8002496:	4613      	mov	r3, r2
 8002498:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp; 
	
	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 800249a:	88fb      	ldrh	r3, [r7, #6]
 800249c:	2b7f      	cmp	r3, #127	; 0x7f
 800249e:	d901      	bls.n	80024a4 <SSD1306_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 80024a0:	237f      	movs	r3, #127	; 0x7f
 80024a2:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 80024a4:	887b      	ldrh	r3, [r7, #2]
 80024a6:	2b7f      	cmp	r3, #127	; 0x7f
 80024a8:	d901      	bls.n	80024ae <SSD1306_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 80024aa:	237f      	movs	r3, #127	; 0x7f
 80024ac:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 80024ae:	88bb      	ldrh	r3, [r7, #4]
 80024b0:	2b3f      	cmp	r3, #63	; 0x3f
 80024b2:	d901      	bls.n	80024b8 <SSD1306_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 80024b4:	233f      	movs	r3, #63	; 0x3f
 80024b6:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 80024b8:	883b      	ldrh	r3, [r7, #0]
 80024ba:	2b3f      	cmp	r3, #63	; 0x3f
 80024bc:	d901      	bls.n	80024c2 <SSD1306_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 80024be:	233f      	movs	r3, #63	; 0x3f
 80024c0:	803b      	strh	r3, [r7, #0]
	}
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 80024c2:	88fa      	ldrh	r2, [r7, #6]
 80024c4:	887b      	ldrh	r3, [r7, #2]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d205      	bcs.n	80024d6 <SSD1306_DrawLine+0x5a>
 80024ca:	887a      	ldrh	r2, [r7, #2]
 80024cc:	88fb      	ldrh	r3, [r7, #6]
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	b21b      	sxth	r3, r3
 80024d4:	e004      	b.n	80024e0 <SSD1306_DrawLine+0x64>
 80024d6:	88fa      	ldrh	r2, [r7, #6]
 80024d8:	887b      	ldrh	r3, [r7, #2]
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	b29b      	uxth	r3, r3
 80024de:	b21b      	sxth	r3, r3
 80024e0:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 80024e2:	88ba      	ldrh	r2, [r7, #4]
 80024e4:	883b      	ldrh	r3, [r7, #0]
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d205      	bcs.n	80024f6 <SSD1306_DrawLine+0x7a>
 80024ea:	883a      	ldrh	r2, [r7, #0]
 80024ec:	88bb      	ldrh	r3, [r7, #4]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	b29b      	uxth	r3, r3
 80024f2:	b21b      	sxth	r3, r3
 80024f4:	e004      	b.n	8002500 <SSD1306_DrawLine+0x84>
 80024f6:	88ba      	ldrh	r2, [r7, #4]
 80024f8:	883b      	ldrh	r3, [r7, #0]
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	b21b      	sxth	r3, r3
 8002500:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1; 
 8002502:	88fa      	ldrh	r2, [r7, #6]
 8002504:	887b      	ldrh	r3, [r7, #2]
 8002506:	429a      	cmp	r2, r3
 8002508:	d201      	bcs.n	800250e <SSD1306_DrawLine+0x92>
 800250a:	2301      	movs	r3, #1
 800250c:	e001      	b.n	8002512 <SSD1306_DrawLine+0x96>
 800250e:	f04f 33ff 	mov.w	r3, #4294967295
 8002512:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1; 
 8002514:	88ba      	ldrh	r2, [r7, #4]
 8002516:	883b      	ldrh	r3, [r7, #0]
 8002518:	429a      	cmp	r2, r3
 800251a:	d201      	bcs.n	8002520 <SSD1306_DrawLine+0xa4>
 800251c:	2301      	movs	r3, #1
 800251e:	e001      	b.n	8002524 <SSD1306_DrawLine+0xa8>
 8002520:	f04f 33ff 	mov.w	r3, #4294967295
 8002524:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2; 
 8002526:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800252a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800252e:	429a      	cmp	r2, r3
 8002530:	dd06      	ble.n	8002540 <SSD1306_DrawLine+0xc4>
 8002532:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002536:	0fda      	lsrs	r2, r3, #31
 8002538:	4413      	add	r3, r2
 800253a:	105b      	asrs	r3, r3, #1
 800253c:	b21b      	sxth	r3, r3
 800253e:	e006      	b.n	800254e <SSD1306_DrawLine+0xd2>
 8002540:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002544:	0fda      	lsrs	r2, r3, #31
 8002546:	4413      	add	r3, r2
 8002548:	105b      	asrs	r3, r3, #1
 800254a:	425b      	negs	r3, r3
 800254c:	b21b      	sxth	r3, r3
 800254e:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 8002550:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d129      	bne.n	80025ac <SSD1306_DrawLine+0x130>
		if (y1 < y0) {
 8002558:	883a      	ldrh	r2, [r7, #0]
 800255a:	88bb      	ldrh	r3, [r7, #4]
 800255c:	429a      	cmp	r2, r3
 800255e:	d205      	bcs.n	800256c <SSD1306_DrawLine+0xf0>
			tmp = y1;
 8002560:	883b      	ldrh	r3, [r7, #0]
 8002562:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8002564:	88bb      	ldrh	r3, [r7, #4]
 8002566:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8002568:	893b      	ldrh	r3, [r7, #8]
 800256a:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 800256c:	887a      	ldrh	r2, [r7, #2]
 800256e:	88fb      	ldrh	r3, [r7, #6]
 8002570:	429a      	cmp	r2, r3
 8002572:	d205      	bcs.n	8002580 <SSD1306_DrawLine+0x104>
			tmp = x1;
 8002574:	887b      	ldrh	r3, [r7, #2]
 8002576:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8002578:	88fb      	ldrh	r3, [r7, #6]
 800257a:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 800257c:	893b      	ldrh	r3, [r7, #8]
 800257e:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 8002580:	88bb      	ldrh	r3, [r7, #4]
 8002582:	82bb      	strh	r3, [r7, #20]
 8002584:	e00c      	b.n	80025a0 <SSD1306_DrawLine+0x124>
			SSD1306_DrawPixel(x0, i, c);
 8002586:	8ab9      	ldrh	r1, [r7, #20]
 8002588:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800258c:	88fb      	ldrh	r3, [r7, #6]
 800258e:	4618      	mov	r0, r3
 8002590:	f7ff fe80 	bl	8002294 <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8002594:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002598:	b29b      	uxth	r3, r3
 800259a:	3301      	adds	r3, #1
 800259c:	b29b      	uxth	r3, r3
 800259e:	82bb      	strh	r3, [r7, #20]
 80025a0:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80025a4:	883b      	ldrh	r3, [r7, #0]
 80025a6:	429a      	cmp	r2, r3
 80025a8:	dded      	ble.n	8002586 <SSD1306_DrawLine+0x10a>
		}
		
		/* Return from function */
		return;
 80025aa:	e05f      	b.n	800266c <SSD1306_DrawLine+0x1f0>
	}
	
	if (dy == 0) {
 80025ac:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d129      	bne.n	8002608 <SSD1306_DrawLine+0x18c>
		if (y1 < y0) {
 80025b4:	883a      	ldrh	r2, [r7, #0]
 80025b6:	88bb      	ldrh	r3, [r7, #4]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d205      	bcs.n	80025c8 <SSD1306_DrawLine+0x14c>
			tmp = y1;
 80025bc:	883b      	ldrh	r3, [r7, #0]
 80025be:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 80025c0:	88bb      	ldrh	r3, [r7, #4]
 80025c2:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 80025c4:	893b      	ldrh	r3, [r7, #8]
 80025c6:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 80025c8:	887a      	ldrh	r2, [r7, #2]
 80025ca:	88fb      	ldrh	r3, [r7, #6]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d205      	bcs.n	80025dc <SSD1306_DrawLine+0x160>
			tmp = x1;
 80025d0:	887b      	ldrh	r3, [r7, #2]
 80025d2:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 80025d4:	88fb      	ldrh	r3, [r7, #6]
 80025d6:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 80025d8:	893b      	ldrh	r3, [r7, #8]
 80025da:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 80025dc:	88fb      	ldrh	r3, [r7, #6]
 80025de:	82bb      	strh	r3, [r7, #20]
 80025e0:	e00c      	b.n	80025fc <SSD1306_DrawLine+0x180>
			SSD1306_DrawPixel(i, y0, c);
 80025e2:	8abb      	ldrh	r3, [r7, #20]
 80025e4:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80025e8:	88b9      	ldrh	r1, [r7, #4]
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7ff fe52 	bl	8002294 <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 80025f0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	3301      	adds	r3, #1
 80025f8:	b29b      	uxth	r3, r3
 80025fa:	82bb      	strh	r3, [r7, #20]
 80025fc:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8002600:	887b      	ldrh	r3, [r7, #2]
 8002602:	429a      	cmp	r2, r3
 8002604:	dded      	ble.n	80025e2 <SSD1306_DrawLine+0x166>
		}
		
		/* Return from function */
		return;
 8002606:	e031      	b.n	800266c <SSD1306_DrawLine+0x1f0>
	}
	
	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 8002608:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800260c:	88b9      	ldrh	r1, [r7, #4]
 800260e:	88fb      	ldrh	r3, [r7, #6]
 8002610:	4618      	mov	r0, r3
 8002612:	f7ff fe3f 	bl	8002294 <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 8002616:	88fa      	ldrh	r2, [r7, #6]
 8002618:	887b      	ldrh	r3, [r7, #2]
 800261a:	429a      	cmp	r2, r3
 800261c:	d103      	bne.n	8002626 <SSD1306_DrawLine+0x1aa>
 800261e:	88ba      	ldrh	r2, [r7, #4]
 8002620:	883b      	ldrh	r3, [r7, #0]
 8002622:	429a      	cmp	r2, r3
 8002624:	d021      	beq.n	800266a <SSD1306_DrawLine+0x1ee>
			break;
		}
		e2 = err; 
 8002626:	8afb      	ldrh	r3, [r7, #22]
 8002628:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 800262a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800262e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002632:	425b      	negs	r3, r3
 8002634:	429a      	cmp	r2, r3
 8002636:	dd08      	ble.n	800264a <SSD1306_DrawLine+0x1ce>
			err -= dy;
 8002638:	8afa      	ldrh	r2, [r7, #22]
 800263a:	8a3b      	ldrh	r3, [r7, #16]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	b29b      	uxth	r3, r3
 8002640:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8002642:	89fa      	ldrh	r2, [r7, #14]
 8002644:	88fb      	ldrh	r3, [r7, #6]
 8002646:	4413      	add	r3, r2
 8002648:	80fb      	strh	r3, [r7, #6]
		} 
		if (e2 < dy) {
 800264a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800264e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002652:	429a      	cmp	r2, r3
 8002654:	dad8      	bge.n	8002608 <SSD1306_DrawLine+0x18c>
			err += dx;
 8002656:	8afa      	ldrh	r2, [r7, #22]
 8002658:	8a7b      	ldrh	r3, [r7, #18]
 800265a:	4413      	add	r3, r2
 800265c:	b29b      	uxth	r3, r3
 800265e:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8002660:	89ba      	ldrh	r2, [r7, #12]
 8002662:	88bb      	ldrh	r3, [r7, #4]
 8002664:	4413      	add	r3, r2
 8002666:	80bb      	strh	r3, [r7, #4]
		SSD1306_DrawPixel(x0, y0, c);
 8002668:	e7ce      	b.n	8002608 <SSD1306_DrawLine+0x18c>
			break;
 800266a:	bf00      	nop
		} 
	}
}
 800266c:	371c      	adds	r7, #28
 800266e:	46bd      	mov	sp, r7
 8002670:	bd90      	pop	{r4, r7, pc}

08002672 <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 8002672:	b580      	push	{r7, lr}
 8002674:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8002676:	2000      	movs	r0, #0
 8002678:	f7ff fdf4 	bl	8002264 <SSD1306_Fill>
}
 800267c:	bf00      	nop
 800267e:	bd80      	pop	{r7, pc}

08002680 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8002686:	4b07      	ldr	r3, [pc, #28]	; (80026a4 <ssd1306_I2C_Init+0x24>)
 8002688:	607b      	str	r3, [r7, #4]
	while(p>0)
 800268a:	e002      	b.n	8002692 <ssd1306_I2C_Init+0x12>
		p--;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	3b01      	subs	r3, #1
 8002690:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d1f9      	bne.n	800268c <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8002698:	bf00      	nop
 800269a:	bf00      	nop
 800269c:	370c      	adds	r7, #12
 800269e:	46bd      	mov	sp, r7
 80026a0:	bc80      	pop	{r7}
 80026a2:	4770      	bx	lr
 80026a4:	0003d090 	.word	0x0003d090

080026a8 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80026a8:	b590      	push	{r4, r7, lr}
 80026aa:	b0c7      	sub	sp, #284	; 0x11c
 80026ac:	af02      	add	r7, sp, #8
 80026ae:	4604      	mov	r4, r0
 80026b0:	4608      	mov	r0, r1
 80026b2:	4639      	mov	r1, r7
 80026b4:	600a      	str	r2, [r1, #0]
 80026b6:	4619      	mov	r1, r3
 80026b8:	1dfb      	adds	r3, r7, #7
 80026ba:	4622      	mov	r2, r4
 80026bc:	701a      	strb	r2, [r3, #0]
 80026be:	1dbb      	adds	r3, r7, #6
 80026c0:	4602      	mov	r2, r0
 80026c2:	701a      	strb	r2, [r3, #0]
 80026c4:	1d3b      	adds	r3, r7, #4
 80026c6:	460a      	mov	r2, r1
 80026c8:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80026ca:	f107 030c 	add.w	r3, r7, #12
 80026ce:	1dba      	adds	r2, r7, #6
 80026d0:	7812      	ldrb	r2, [r2, #0]
 80026d2:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80026d4:	2300      	movs	r3, #0
 80026d6:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80026da:	e010      	b.n	80026fe <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 80026dc:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80026e0:	463a      	mov	r2, r7
 80026e2:	6812      	ldr	r2, [r2, #0]
 80026e4:	441a      	add	r2, r3
 80026e6:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80026ea:	3301      	adds	r3, #1
 80026ec:	7811      	ldrb	r1, [r2, #0]
 80026ee:	f107 020c 	add.w	r2, r7, #12
 80026f2:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 80026f4:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80026f8:	3301      	adds	r3, #1
 80026fa:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80026fe:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002702:	b29b      	uxth	r3, r3
 8002704:	1d3a      	adds	r2, r7, #4
 8002706:	8812      	ldrh	r2, [r2, #0]
 8002708:	429a      	cmp	r2, r3
 800270a:	d8e7      	bhi.n	80026dc <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 800270c:	1dfb      	adds	r3, r7, #7
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	b299      	uxth	r1, r3
 8002712:	1d3b      	adds	r3, r7, #4
 8002714:	881b      	ldrh	r3, [r3, #0]
 8002716:	3301      	adds	r3, #1
 8002718:	b29b      	uxth	r3, r3
 800271a:	f107 020c 	add.w	r2, r7, #12
 800271e:	200a      	movs	r0, #10
 8002720:	9000      	str	r0, [sp, #0]
 8002722:	4804      	ldr	r0, [pc, #16]	; (8002734 <ssd1306_I2C_WriteMulti+0x8c>)
 8002724:	f001 fca4 	bl	8004070 <HAL_I2C_Master_Transmit>
}
 8002728:	bf00      	nop
 800272a:	f507 778a 	add.w	r7, r7, #276	; 0x114
 800272e:	46bd      	mov	sp, r7
 8002730:	bd90      	pop	{r4, r7, pc}
 8002732:	bf00      	nop
 8002734:	200004c0 	.word	0x200004c0

08002738 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af02      	add	r7, sp, #8
 800273e:	4603      	mov	r3, r0
 8002740:	71fb      	strb	r3, [r7, #7]
 8002742:	460b      	mov	r3, r1
 8002744:	71bb      	strb	r3, [r7, #6]
 8002746:	4613      	mov	r3, r2
 8002748:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 800274a:	79bb      	ldrb	r3, [r7, #6]
 800274c:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 800274e:	797b      	ldrb	r3, [r7, #5]
 8002750:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8002752:	79fb      	ldrb	r3, [r7, #7]
 8002754:	b299      	uxth	r1, r3
 8002756:	f107 020c 	add.w	r2, r7, #12
 800275a:	230a      	movs	r3, #10
 800275c:	9300      	str	r3, [sp, #0]
 800275e:	2302      	movs	r3, #2
 8002760:	4803      	ldr	r0, [pc, #12]	; (8002770 <ssd1306_I2C_Write+0x38>)
 8002762:	f001 fc85 	bl	8004070 <HAL_I2C_Master_Transmit>
}
 8002766:	bf00      	nop
 8002768:	3710      	adds	r7, #16
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	200004c0 	.word	0x200004c0

08002774 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002774:	b480      	push	{r7}
 8002776:	b085      	sub	sp, #20
 8002778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800277a:	4b15      	ldr	r3, [pc, #84]	; (80027d0 <HAL_MspInit+0x5c>)
 800277c:	699b      	ldr	r3, [r3, #24]
 800277e:	4a14      	ldr	r2, [pc, #80]	; (80027d0 <HAL_MspInit+0x5c>)
 8002780:	f043 0301 	orr.w	r3, r3, #1
 8002784:	6193      	str	r3, [r2, #24]
 8002786:	4b12      	ldr	r3, [pc, #72]	; (80027d0 <HAL_MspInit+0x5c>)
 8002788:	699b      	ldr	r3, [r3, #24]
 800278a:	f003 0301 	and.w	r3, r3, #1
 800278e:	60bb      	str	r3, [r7, #8]
 8002790:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002792:	4b0f      	ldr	r3, [pc, #60]	; (80027d0 <HAL_MspInit+0x5c>)
 8002794:	69db      	ldr	r3, [r3, #28]
 8002796:	4a0e      	ldr	r2, [pc, #56]	; (80027d0 <HAL_MspInit+0x5c>)
 8002798:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800279c:	61d3      	str	r3, [r2, #28]
 800279e:	4b0c      	ldr	r3, [pc, #48]	; (80027d0 <HAL_MspInit+0x5c>)
 80027a0:	69db      	ldr	r3, [r3, #28]
 80027a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027a6:	607b      	str	r3, [r7, #4]
 80027a8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80027aa:	4b0a      	ldr	r3, [pc, #40]	; (80027d4 <HAL_MspInit+0x60>)
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	60fb      	str	r3, [r7, #12]
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80027b6:	60fb      	str	r3, [r7, #12]
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80027be:	60fb      	str	r3, [r7, #12]
 80027c0:	4a04      	ldr	r2, [pc, #16]	; (80027d4 <HAL_MspInit+0x60>)
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027c6:	bf00      	nop
 80027c8:	3714      	adds	r7, #20
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bc80      	pop	{r7}
 80027ce:	4770      	bx	lr
 80027d0:	40021000 	.word	0x40021000
 80027d4:	40010000 	.word	0x40010000

080027d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b088      	sub	sp, #32
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e0:	f107 0310 	add.w	r3, r7, #16
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	605a      	str	r2, [r3, #4]
 80027ea:	609a      	str	r2, [r3, #8]
 80027ec:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a28      	ldr	r2, [pc, #160]	; (8002894 <HAL_ADC_MspInit+0xbc>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d149      	bne.n	800288c <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80027f8:	4b27      	ldr	r3, [pc, #156]	; (8002898 <HAL_ADC_MspInit+0xc0>)
 80027fa:	699b      	ldr	r3, [r3, #24]
 80027fc:	4a26      	ldr	r2, [pc, #152]	; (8002898 <HAL_ADC_MspInit+0xc0>)
 80027fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002802:	6193      	str	r3, [r2, #24]
 8002804:	4b24      	ldr	r3, [pc, #144]	; (8002898 <HAL_ADC_MspInit+0xc0>)
 8002806:	699b      	ldr	r3, [r3, #24]
 8002808:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800280c:	60fb      	str	r3, [r7, #12]
 800280e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002810:	4b21      	ldr	r3, [pc, #132]	; (8002898 <HAL_ADC_MspInit+0xc0>)
 8002812:	699b      	ldr	r3, [r3, #24]
 8002814:	4a20      	ldr	r2, [pc, #128]	; (8002898 <HAL_ADC_MspInit+0xc0>)
 8002816:	f043 0304 	orr.w	r3, r3, #4
 800281a:	6193      	str	r3, [r2, #24]
 800281c:	4b1e      	ldr	r3, [pc, #120]	; (8002898 <HAL_ADC_MspInit+0xc0>)
 800281e:	699b      	ldr	r3, [r3, #24]
 8002820:	f003 0304 	and.w	r3, r3, #4
 8002824:	60bb      	str	r3, [r7, #8]
 8002826:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002828:	230f      	movs	r3, #15
 800282a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800282c:	2303      	movs	r3, #3
 800282e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002830:	f107 0310 	add.w	r3, r7, #16
 8002834:	4619      	mov	r1, r3
 8002836:	4819      	ldr	r0, [pc, #100]	; (800289c <HAL_ADC_MspInit+0xc4>)
 8002838:	f001 f93a 	bl	8003ab0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800283c:	4b18      	ldr	r3, [pc, #96]	; (80028a0 <HAL_ADC_MspInit+0xc8>)
 800283e:	4a19      	ldr	r2, [pc, #100]	; (80028a4 <HAL_ADC_MspInit+0xcc>)
 8002840:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002842:	4b17      	ldr	r3, [pc, #92]	; (80028a0 <HAL_ADC_MspInit+0xc8>)
 8002844:	2200      	movs	r2, #0
 8002846:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002848:	4b15      	ldr	r3, [pc, #84]	; (80028a0 <HAL_ADC_MspInit+0xc8>)
 800284a:	2200      	movs	r2, #0
 800284c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800284e:	4b14      	ldr	r3, [pc, #80]	; (80028a0 <HAL_ADC_MspInit+0xc8>)
 8002850:	2280      	movs	r2, #128	; 0x80
 8002852:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002854:	4b12      	ldr	r3, [pc, #72]	; (80028a0 <HAL_ADC_MspInit+0xc8>)
 8002856:	f44f 7200 	mov.w	r2, #512	; 0x200
 800285a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800285c:	4b10      	ldr	r3, [pc, #64]	; (80028a0 <HAL_ADC_MspInit+0xc8>)
 800285e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002862:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002864:	4b0e      	ldr	r3, [pc, #56]	; (80028a0 <HAL_ADC_MspInit+0xc8>)
 8002866:	2220      	movs	r2, #32
 8002868:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800286a:	4b0d      	ldr	r3, [pc, #52]	; (80028a0 <HAL_ADC_MspInit+0xc8>)
 800286c:	2200      	movs	r2, #0
 800286e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002870:	480b      	ldr	r0, [pc, #44]	; (80028a0 <HAL_ADC_MspInit+0xc8>)
 8002872:	f000 feb9 	bl	80035e8 <HAL_DMA_Init>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d001      	beq.n	8002880 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 800287c:	f7ff fbfa 	bl	8002074 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	4a07      	ldr	r2, [pc, #28]	; (80028a0 <HAL_ADC_MspInit+0xc8>)
 8002884:	621a      	str	r2, [r3, #32]
 8002886:	4a06      	ldr	r2, [pc, #24]	; (80028a0 <HAL_ADC_MspInit+0xc8>)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800288c:	bf00      	nop
 800288e:	3720      	adds	r7, #32
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	40012400 	.word	0x40012400
 8002898:	40021000 	.word	0x40021000
 800289c:	40010800 	.word	0x40010800
 80028a0:	200005a8 	.word	0x200005a8
 80028a4:	40020008 	.word	0x40020008

080028a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b08a      	sub	sp, #40	; 0x28
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028b0:	f107 0318 	add.w	r3, r7, #24
 80028b4:	2200      	movs	r2, #0
 80028b6:	601a      	str	r2, [r3, #0]
 80028b8:	605a      	str	r2, [r3, #4]
 80028ba:	609a      	str	r2, [r3, #8]
 80028bc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a33      	ldr	r2, [pc, #204]	; (8002990 <HAL_I2C_MspInit+0xe8>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d12c      	bne.n	8002922 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028c8:	4b32      	ldr	r3, [pc, #200]	; (8002994 <HAL_I2C_MspInit+0xec>)
 80028ca:	699b      	ldr	r3, [r3, #24]
 80028cc:	4a31      	ldr	r2, [pc, #196]	; (8002994 <HAL_I2C_MspInit+0xec>)
 80028ce:	f043 0308 	orr.w	r3, r3, #8
 80028d2:	6193      	str	r3, [r2, #24]
 80028d4:	4b2f      	ldr	r3, [pc, #188]	; (8002994 <HAL_I2C_MspInit+0xec>)
 80028d6:	699b      	ldr	r3, [r3, #24]
 80028d8:	f003 0308 	and.w	r3, r3, #8
 80028dc:	617b      	str	r3, [r7, #20]
 80028de:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80028e0:	23c0      	movs	r3, #192	; 0xc0
 80028e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028e4:	2312      	movs	r3, #18
 80028e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028e8:	2303      	movs	r3, #3
 80028ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ec:	f107 0318 	add.w	r3, r7, #24
 80028f0:	4619      	mov	r1, r3
 80028f2:	4829      	ldr	r0, [pc, #164]	; (8002998 <HAL_I2C_MspInit+0xf0>)
 80028f4:	f001 f8dc 	bl	8003ab0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80028f8:	4b26      	ldr	r3, [pc, #152]	; (8002994 <HAL_I2C_MspInit+0xec>)
 80028fa:	69db      	ldr	r3, [r3, #28]
 80028fc:	4a25      	ldr	r2, [pc, #148]	; (8002994 <HAL_I2C_MspInit+0xec>)
 80028fe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002902:	61d3      	str	r3, [r2, #28]
 8002904:	4b23      	ldr	r3, [pc, #140]	; (8002994 <HAL_I2C_MspInit+0xec>)
 8002906:	69db      	ldr	r3, [r3, #28]
 8002908:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800290c:	613b      	str	r3, [r7, #16]
 800290e:	693b      	ldr	r3, [r7, #16]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002910:	2200      	movs	r2, #0
 8002912:	2100      	movs	r1, #0
 8002914:	2020      	movs	r0, #32
 8002916:	f000 fe30 	bl	800357a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800291a:	2020      	movs	r0, #32
 800291c:	f000 fe49 	bl	80035b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002920:	e031      	b.n	8002986 <HAL_I2C_MspInit+0xde>
  else if(hi2c->Instance==I2C2)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a1d      	ldr	r2, [pc, #116]	; (800299c <HAL_I2C_MspInit+0xf4>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d12c      	bne.n	8002986 <HAL_I2C_MspInit+0xde>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800292c:	4b19      	ldr	r3, [pc, #100]	; (8002994 <HAL_I2C_MspInit+0xec>)
 800292e:	699b      	ldr	r3, [r3, #24]
 8002930:	4a18      	ldr	r2, [pc, #96]	; (8002994 <HAL_I2C_MspInit+0xec>)
 8002932:	f043 0308 	orr.w	r3, r3, #8
 8002936:	6193      	str	r3, [r2, #24]
 8002938:	4b16      	ldr	r3, [pc, #88]	; (8002994 <HAL_I2C_MspInit+0xec>)
 800293a:	699b      	ldr	r3, [r3, #24]
 800293c:	f003 0308 	and.w	r3, r3, #8
 8002940:	60fb      	str	r3, [r7, #12]
 8002942:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002944:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002948:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800294a:	2312      	movs	r3, #18
 800294c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800294e:	2303      	movs	r3, #3
 8002950:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002952:	f107 0318 	add.w	r3, r7, #24
 8002956:	4619      	mov	r1, r3
 8002958:	480f      	ldr	r0, [pc, #60]	; (8002998 <HAL_I2C_MspInit+0xf0>)
 800295a:	f001 f8a9 	bl	8003ab0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800295e:	4b0d      	ldr	r3, [pc, #52]	; (8002994 <HAL_I2C_MspInit+0xec>)
 8002960:	69db      	ldr	r3, [r3, #28]
 8002962:	4a0c      	ldr	r2, [pc, #48]	; (8002994 <HAL_I2C_MspInit+0xec>)
 8002964:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002968:	61d3      	str	r3, [r2, #28]
 800296a:	4b0a      	ldr	r3, [pc, #40]	; (8002994 <HAL_I2C_MspInit+0xec>)
 800296c:	69db      	ldr	r3, [r3, #28]
 800296e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002972:	60bb      	str	r3, [r7, #8]
 8002974:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8002976:	2200      	movs	r2, #0
 8002978:	2100      	movs	r1, #0
 800297a:	2022      	movs	r0, #34	; 0x22
 800297c:	f000 fdfd 	bl	800357a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8002980:	2022      	movs	r0, #34	; 0x22
 8002982:	f000 fe16 	bl	80035b2 <HAL_NVIC_EnableIRQ>
}
 8002986:	bf00      	nop
 8002988:	3728      	adds	r7, #40	; 0x28
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	40005400 	.word	0x40005400
 8002994:	40021000 	.word	0x40021000
 8002998:	40010c00 	.word	0x40010c00
 800299c:	40005800 	.word	0x40005800

080029a0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b085      	sub	sp, #20
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a09      	ldr	r2, [pc, #36]	; (80029d4 <HAL_TIM_PWM_MspInit+0x34>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d10b      	bne.n	80029ca <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80029b2:	4b09      	ldr	r3, [pc, #36]	; (80029d8 <HAL_TIM_PWM_MspInit+0x38>)
 80029b4:	699b      	ldr	r3, [r3, #24]
 80029b6:	4a08      	ldr	r2, [pc, #32]	; (80029d8 <HAL_TIM_PWM_MspInit+0x38>)
 80029b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80029bc:	6193      	str	r3, [r2, #24]
 80029be:	4b06      	ldr	r3, [pc, #24]	; (80029d8 <HAL_TIM_PWM_MspInit+0x38>)
 80029c0:	699b      	ldr	r3, [r3, #24]
 80029c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80029c6:	60fb      	str	r3, [r7, #12]
 80029c8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80029ca:	bf00      	nop
 80029cc:	3714      	adds	r7, #20
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bc80      	pop	{r7}
 80029d2:	4770      	bx	lr
 80029d4:	40012c00 	.word	0x40012c00
 80029d8:	40021000 	.word	0x40021000

080029dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b088      	sub	sp, #32
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029e4:	f107 0310 	add.w	r3, r7, #16
 80029e8:	2200      	movs	r2, #0
 80029ea:	601a      	str	r2, [r3, #0]
 80029ec:	605a      	str	r2, [r3, #4]
 80029ee:	609a      	str	r2, [r3, #8]
 80029f0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a10      	ldr	r2, [pc, #64]	; (8002a38 <HAL_TIM_MspPostInit+0x5c>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d118      	bne.n	8002a2e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029fc:	4b0f      	ldr	r3, [pc, #60]	; (8002a3c <HAL_TIM_MspPostInit+0x60>)
 80029fe:	699b      	ldr	r3, [r3, #24]
 8002a00:	4a0e      	ldr	r2, [pc, #56]	; (8002a3c <HAL_TIM_MspPostInit+0x60>)
 8002a02:	f043 0304 	orr.w	r3, r3, #4
 8002a06:	6193      	str	r3, [r2, #24]
 8002a08:	4b0c      	ldr	r3, [pc, #48]	; (8002a3c <HAL_TIM_MspPostInit+0x60>)
 8002a0a:	699b      	ldr	r3, [r3, #24]
 8002a0c:	f003 0304 	and.w	r3, r3, #4
 8002a10:	60fb      	str	r3, [r7, #12]
 8002a12:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002a14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a18:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a1a:	2302      	movs	r3, #2
 8002a1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a1e:	2302      	movs	r3, #2
 8002a20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a22:	f107 0310 	add.w	r3, r7, #16
 8002a26:	4619      	mov	r1, r3
 8002a28:	4805      	ldr	r0, [pc, #20]	; (8002a40 <HAL_TIM_MspPostInit+0x64>)
 8002a2a:	f001 f841 	bl	8003ab0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002a2e:	bf00      	nop
 8002a30:	3720      	adds	r7, #32
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	40012c00 	.word	0x40012c00
 8002a3c:	40021000 	.word	0x40021000
 8002a40:	40010800 	.word	0x40010800

08002a44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a48:	e7fe      	b.n	8002a48 <NMI_Handler+0x4>

08002a4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a4e:	e7fe      	b.n	8002a4e <HardFault_Handler+0x4>

08002a50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a54:	e7fe      	b.n	8002a54 <MemManage_Handler+0x4>

08002a56 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a56:	b480      	push	{r7}
 8002a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a5a:	e7fe      	b.n	8002a5a <BusFault_Handler+0x4>

08002a5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a60:	e7fe      	b.n	8002a60 <UsageFault_Handler+0x4>

08002a62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a62:	b480      	push	{r7}
 8002a64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a66:	bf00      	nop
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bc80      	pop	{r7}
 8002a6c:	4770      	bx	lr

08002a6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a6e:	b480      	push	{r7}
 8002a70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a72:	bf00      	nop
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bc80      	pop	{r7}
 8002a78:	4770      	bx	lr

08002a7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a7a:	b480      	push	{r7}
 8002a7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a7e:	bf00      	nop
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bc80      	pop	{r7}
 8002a84:	4770      	bx	lr

08002a86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a86:	b580      	push	{r7, lr}
 8002a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a8a:	f000 f893 	bl	8002bb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a8e:	bf00      	nop
 8002a90:	bd80      	pop	{r7, pc}
	...

08002a94 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002a98:	4802      	ldr	r0, [pc, #8]	; (8002aa4 <DMA1_Channel1_IRQHandler+0x10>)
 8002a9a:	f000 fed5 	bl	8003848 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002a9e:	bf00      	nop
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	200005a8 	.word	0x200005a8

08002aa8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002aac:	4802      	ldr	r0, [pc, #8]	; (8002ab8 <I2C1_ER_IRQHandler+0x10>)
 8002aae:	f001 fd0b 	bl	80044c8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002ab2:	bf00      	nop
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	200004c0 	.word	0x200004c0

08002abc <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8002ac0:	4802      	ldr	r0, [pc, #8]	; (8002acc <I2C2_ER_IRQHandler+0x10>)
 8002ac2:	f001 fd01 	bl	80044c8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8002ac6:	bf00      	nop
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	20000514 	.word	0x20000514

08002ad0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ad4:	bf00      	nop
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bc80      	pop	{r7}
 8002ada:	4770      	bx	lr

08002adc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002adc:	480c      	ldr	r0, [pc, #48]	; (8002b10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ade:	490d      	ldr	r1, [pc, #52]	; (8002b14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ae0:	4a0d      	ldr	r2, [pc, #52]	; (8002b18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ae2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ae4:	e002      	b.n	8002aec <LoopCopyDataInit>

08002ae6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ae6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ae8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002aea:	3304      	adds	r3, #4

08002aec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002aec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002aee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002af0:	d3f9      	bcc.n	8002ae6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002af2:	4a0a      	ldr	r2, [pc, #40]	; (8002b1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002af4:	4c0a      	ldr	r4, [pc, #40]	; (8002b20 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002af6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002af8:	e001      	b.n	8002afe <LoopFillZerobss>

08002afa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002afa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002afc:	3204      	adds	r2, #4

08002afe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002afe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b00:	d3fb      	bcc.n	8002afa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002b02:	f7ff ffe5 	bl	8002ad0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b06:	f003 fa6f 	bl	8005fe8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002b0a:	f7fe fe61 	bl	80017d0 <main>
  bx lr
 8002b0e:	4770      	bx	lr
  ldr r0, =_sdata
 8002b10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b14:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8002b18:	080072ac 	.word	0x080072ac
  ldr r2, =_sbss
 8002b1c:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8002b20:	20000638 	.word	0x20000638

08002b24 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002b24:	e7fe      	b.n	8002b24 <ADC1_2_IRQHandler>
	...

08002b28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b2c:	4b08      	ldr	r3, [pc, #32]	; (8002b50 <HAL_Init+0x28>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a07      	ldr	r2, [pc, #28]	; (8002b50 <HAL_Init+0x28>)
 8002b32:	f043 0310 	orr.w	r3, r3, #16
 8002b36:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b38:	2003      	movs	r0, #3
 8002b3a:	f000 fd13 	bl	8003564 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b3e:	200f      	movs	r0, #15
 8002b40:	f000 f808 	bl	8002b54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b44:	f7ff fe16 	bl	8002774 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b48:	2300      	movs	r3, #0
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	40022000 	.word	0x40022000

08002b54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b5c:	4b12      	ldr	r3, [pc, #72]	; (8002ba8 <HAL_InitTick+0x54>)
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	4b12      	ldr	r3, [pc, #72]	; (8002bac <HAL_InitTick+0x58>)
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	4619      	mov	r1, r3
 8002b66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b72:	4618      	mov	r0, r3
 8002b74:	f000 fd2b 	bl	80035ce <HAL_SYSTICK_Config>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e00e      	b.n	8002ba0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2b0f      	cmp	r3, #15
 8002b86:	d80a      	bhi.n	8002b9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b88:	2200      	movs	r2, #0
 8002b8a:	6879      	ldr	r1, [r7, #4]
 8002b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b90:	f000 fcf3 	bl	800357a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b94:	4a06      	ldr	r2, [pc, #24]	; (8002bb0 <HAL_InitTick+0x5c>)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	e000      	b.n	8002ba0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3708      	adds	r7, #8
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	20000010 	.word	0x20000010
 8002bac:	20000018 	.word	0x20000018
 8002bb0:	20000014 	.word	0x20000014

08002bb4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bb8:	4b05      	ldr	r3, [pc, #20]	; (8002bd0 <HAL_IncTick+0x1c>)
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	4b05      	ldr	r3, [pc, #20]	; (8002bd4 <HAL_IncTick+0x20>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4413      	add	r3, r2
 8002bc4:	4a03      	ldr	r2, [pc, #12]	; (8002bd4 <HAL_IncTick+0x20>)
 8002bc6:	6013      	str	r3, [r2, #0]
}
 8002bc8:	bf00      	nop
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bc80      	pop	{r7}
 8002bce:	4770      	bx	lr
 8002bd0:	20000018 	.word	0x20000018
 8002bd4:	20000634 	.word	0x20000634

08002bd8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0
  return uwTick;
 8002bdc:	4b02      	ldr	r3, [pc, #8]	; (8002be8 <HAL_GetTick+0x10>)
 8002bde:	681b      	ldr	r3, [r3, #0]
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bc80      	pop	{r7}
 8002be6:	4770      	bx	lr
 8002be8:	20000634 	.word	0x20000634

08002bec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bf4:	f7ff fff0 	bl	8002bd8 <HAL_GetTick>
 8002bf8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c04:	d005      	beq.n	8002c12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c06:	4b0a      	ldr	r3, [pc, #40]	; (8002c30 <HAL_Delay+0x44>)
 8002c08:	781b      	ldrb	r3, [r3, #0]
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	4413      	add	r3, r2
 8002c10:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c12:	bf00      	nop
 8002c14:	f7ff ffe0 	bl	8002bd8 <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	68fa      	ldr	r2, [r7, #12]
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d8f7      	bhi.n	8002c14 <HAL_Delay+0x28>
  {
  }
}
 8002c24:	bf00      	nop
 8002c26:	bf00      	nop
 8002c28:	3710      	adds	r7, #16
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	20000018 	.word	0x20000018

08002c34 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b086      	sub	sp, #24
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002c40:	2300      	movs	r3, #0
 8002c42:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002c44:	2300      	movs	r3, #0
 8002c46:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d101      	bne.n	8002c56 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e0be      	b.n	8002dd4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d109      	bne.n	8002c78 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f7ff fdb0 	bl	80027d8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f000 faff 	bl	800327c <ADC_ConversionStop_Disable>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c86:	f003 0310 	and.w	r3, r3, #16
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	f040 8099 	bne.w	8002dc2 <HAL_ADC_Init+0x18e>
 8002c90:	7dfb      	ldrb	r3, [r7, #23]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	f040 8095 	bne.w	8002dc2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c9c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002ca0:	f023 0302 	bic.w	r3, r3, #2
 8002ca4:	f043 0202 	orr.w	r2, r3, #2
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002cb4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	7b1b      	ldrb	r3, [r3, #12]
 8002cba:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002cbc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002cbe:	68ba      	ldr	r2, [r7, #8]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ccc:	d003      	beq.n	8002cd6 <HAL_ADC_Init+0xa2>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d102      	bne.n	8002cdc <HAL_ADC_Init+0xa8>
 8002cd6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002cda:	e000      	b.n	8002cde <HAL_ADC_Init+0xaa>
 8002cdc:	2300      	movs	r3, #0
 8002cde:	693a      	ldr	r2, [r7, #16]
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	7d1b      	ldrb	r3, [r3, #20]
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d119      	bne.n	8002d20 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	7b1b      	ldrb	r3, [r3, #12]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d109      	bne.n	8002d08 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	699b      	ldr	r3, [r3, #24]
 8002cf8:	3b01      	subs	r3, #1
 8002cfa:	035a      	lsls	r2, r3, #13
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002d04:	613b      	str	r3, [r7, #16]
 8002d06:	e00b      	b.n	8002d20 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d0c:	f043 0220 	orr.w	r2, r3, #32
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d18:	f043 0201 	orr.w	r2, r3, #1
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	693a      	ldr	r2, [r7, #16]
 8002d30:	430a      	orrs	r2, r1
 8002d32:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	689a      	ldr	r2, [r3, #8]
 8002d3a:	4b28      	ldr	r3, [pc, #160]	; (8002ddc <HAL_ADC_Init+0x1a8>)
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	6812      	ldr	r2, [r2, #0]
 8002d42:	68b9      	ldr	r1, [r7, #8]
 8002d44:	430b      	orrs	r3, r1
 8002d46:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d50:	d003      	beq.n	8002d5a <HAL_ADC_Init+0x126>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d104      	bne.n	8002d64 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	691b      	ldr	r3, [r3, #16]
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	051b      	lsls	r3, r3, #20
 8002d62:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d6a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	68fa      	ldr	r2, [r7, #12]
 8002d74:	430a      	orrs	r2, r1
 8002d76:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	689a      	ldr	r2, [r3, #8]
 8002d7e:	4b18      	ldr	r3, [pc, #96]	; (8002de0 <HAL_ADC_Init+0x1ac>)
 8002d80:	4013      	ands	r3, r2
 8002d82:	68ba      	ldr	r2, [r7, #8]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d10b      	bne.n	8002da0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d92:	f023 0303 	bic.w	r3, r3, #3
 8002d96:	f043 0201 	orr.w	r2, r3, #1
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002d9e:	e018      	b.n	8002dd2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002da4:	f023 0312 	bic.w	r3, r3, #18
 8002da8:	f043 0210 	orr.w	r2, r3, #16
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db4:	f043 0201 	orr.w	r2, r3, #1
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002dc0:	e007      	b.n	8002dd2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dc6:	f043 0210 	orr.w	r2, r3, #16
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002dd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3718      	adds	r7, #24
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	ffe1f7fd 	.word	0xffe1f7fd
 8002de0:	ff1f0efe 	.word	0xff1f0efe

08002de4 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b086      	sub	sp, #24
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	60f8      	str	r0, [r7, #12]
 8002dec:	60b9      	str	r1, [r7, #8]
 8002dee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002df0:	2300      	movs	r3, #0
 8002df2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a64      	ldr	r2, [pc, #400]	; (8002f8c <HAL_ADC_Start_DMA+0x1a8>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d004      	beq.n	8002e08 <HAL_ADC_Start_DMA+0x24>
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a63      	ldr	r2, [pc, #396]	; (8002f90 <HAL_ADC_Start_DMA+0x1ac>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d106      	bne.n	8002e16 <HAL_ADC_Start_DMA+0x32>
 8002e08:	4b60      	ldr	r3, [pc, #384]	; (8002f8c <HAL_ADC_Start_DMA+0x1a8>)
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	f040 80b3 	bne.w	8002f7c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d101      	bne.n	8002e24 <HAL_ADC_Start_DMA+0x40>
 8002e20:	2302      	movs	r3, #2
 8002e22:	e0ae      	b.n	8002f82 <HAL_ADC_Start_DMA+0x19e>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2201      	movs	r2, #1
 8002e28:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002e2c:	68f8      	ldr	r0, [r7, #12]
 8002e2e:	f000 f9cb 	bl	80031c8 <ADC_Enable>
 8002e32:	4603      	mov	r3, r0
 8002e34:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002e36:	7dfb      	ldrb	r3, [r7, #23]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	f040 809a 	bne.w	8002f72 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e42:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002e46:	f023 0301 	bic.w	r3, r3, #1
 8002e4a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a4e      	ldr	r2, [pc, #312]	; (8002f90 <HAL_ADC_Start_DMA+0x1ac>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d105      	bne.n	8002e68 <HAL_ADC_Start_DMA+0x84>
 8002e5c:	4b4b      	ldr	r3, [pc, #300]	; (8002f8c <HAL_ADC_Start_DMA+0x1a8>)
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d115      	bne.n	8002e94 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e6c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d026      	beq.n	8002ed0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e86:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e8a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002e92:	e01d      	b.n	8002ed0 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e98:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a39      	ldr	r2, [pc, #228]	; (8002f8c <HAL_ADC_Start_DMA+0x1a8>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d004      	beq.n	8002eb4 <HAL_ADC_Start_DMA+0xd0>
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a38      	ldr	r2, [pc, #224]	; (8002f90 <HAL_ADC_Start_DMA+0x1ac>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d10d      	bne.n	8002ed0 <HAL_ADC_Start_DMA+0xec>
 8002eb4:	4b35      	ldr	r3, [pc, #212]	; (8002f8c <HAL_ADC_Start_DMA+0x1a8>)
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d007      	beq.n	8002ed0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ec4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ec8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d006      	beq.n	8002eea <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ee0:	f023 0206 	bic.w	r2, r3, #6
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	62da      	str	r2, [r3, #44]	; 0x2c
 8002ee8:	e002      	b.n	8002ef0 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2200      	movs	r2, #0
 8002eee:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6a1b      	ldr	r3, [r3, #32]
 8002efc:	4a25      	ldr	r2, [pc, #148]	; (8002f94 <HAL_ADC_Start_DMA+0x1b0>)
 8002efe:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	6a1b      	ldr	r3, [r3, #32]
 8002f04:	4a24      	ldr	r2, [pc, #144]	; (8002f98 <HAL_ADC_Start_DMA+0x1b4>)
 8002f06:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6a1b      	ldr	r3, [r3, #32]
 8002f0c:	4a23      	ldr	r2, [pc, #140]	; (8002f9c <HAL_ADC_Start_DMA+0x1b8>)
 8002f0e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f06f 0202 	mvn.w	r2, #2
 8002f18:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	689a      	ldr	r2, [r3, #8]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f28:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6a18      	ldr	r0, [r3, #32]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	334c      	adds	r3, #76	; 0x4c
 8002f34:	4619      	mov	r1, r3
 8002f36:	68ba      	ldr	r2, [r7, #8]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f000 fbaf 	bl	800369c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002f48:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002f4c:	d108      	bne.n	8002f60 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	689a      	ldr	r2, [r3, #8]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002f5c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002f5e:	e00f      	b.n	8002f80 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	689a      	ldr	r2, [r3, #8]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002f6e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002f70:	e006      	b.n	8002f80 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2200      	movs	r2, #0
 8002f76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8002f7a:	e001      	b.n	8002f80 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002f80:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3718      	adds	r7, #24
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	40012400 	.word	0x40012400
 8002f90:	40012800 	.word	0x40012800
 8002f94:	080032ff 	.word	0x080032ff
 8002f98:	0800337b 	.word	0x0800337b
 8002f9c:	08003397 	.word	0x08003397

08002fa0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002fa8:	bf00      	nop
 8002faa:	370c      	adds	r7, #12
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bc80      	pop	{r7}
 8002fb0:	4770      	bx	lr

08002fb2 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002fb2:	b480      	push	{r7}
 8002fb4:	b083      	sub	sp, #12
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002fba:	bf00      	nop
 8002fbc:	370c      	adds	r7, #12
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bc80      	pop	{r7}
 8002fc2:	4770      	bx	lr

08002fc4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002fcc:	bf00      	nop
 8002fce:	370c      	adds	r7, #12
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bc80      	pop	{r7}
 8002fd4:	4770      	bx	lr
	...

08002fd8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002fd8:	b480      	push	{r7}
 8002fda:	b085      	sub	sp, #20
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d101      	bne.n	8002ff8 <HAL_ADC_ConfigChannel+0x20>
 8002ff4:	2302      	movs	r3, #2
 8002ff6:	e0dc      	b.n	80031b2 <HAL_ADC_ConfigChannel+0x1da>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	2b06      	cmp	r3, #6
 8003006:	d81c      	bhi.n	8003042 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	685a      	ldr	r2, [r3, #4]
 8003012:	4613      	mov	r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	4413      	add	r3, r2
 8003018:	3b05      	subs	r3, #5
 800301a:	221f      	movs	r2, #31
 800301c:	fa02 f303 	lsl.w	r3, r2, r3
 8003020:	43db      	mvns	r3, r3
 8003022:	4019      	ands	r1, r3
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	6818      	ldr	r0, [r3, #0]
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685a      	ldr	r2, [r3, #4]
 800302c:	4613      	mov	r3, r2
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	4413      	add	r3, r2
 8003032:	3b05      	subs	r3, #5
 8003034:	fa00 f203 	lsl.w	r2, r0, r3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	430a      	orrs	r2, r1
 800303e:	635a      	str	r2, [r3, #52]	; 0x34
 8003040:	e03c      	b.n	80030bc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	2b0c      	cmp	r3, #12
 8003048:	d81c      	bhi.n	8003084 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	685a      	ldr	r2, [r3, #4]
 8003054:	4613      	mov	r3, r2
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	4413      	add	r3, r2
 800305a:	3b23      	subs	r3, #35	; 0x23
 800305c:	221f      	movs	r2, #31
 800305e:	fa02 f303 	lsl.w	r3, r2, r3
 8003062:	43db      	mvns	r3, r3
 8003064:	4019      	ands	r1, r3
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	6818      	ldr	r0, [r3, #0]
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	685a      	ldr	r2, [r3, #4]
 800306e:	4613      	mov	r3, r2
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	4413      	add	r3, r2
 8003074:	3b23      	subs	r3, #35	; 0x23
 8003076:	fa00 f203 	lsl.w	r2, r0, r3
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	430a      	orrs	r2, r1
 8003080:	631a      	str	r2, [r3, #48]	; 0x30
 8003082:	e01b      	b.n	80030bc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	685a      	ldr	r2, [r3, #4]
 800308e:	4613      	mov	r3, r2
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	4413      	add	r3, r2
 8003094:	3b41      	subs	r3, #65	; 0x41
 8003096:	221f      	movs	r2, #31
 8003098:	fa02 f303 	lsl.w	r3, r2, r3
 800309c:	43db      	mvns	r3, r3
 800309e:	4019      	ands	r1, r3
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	6818      	ldr	r0, [r3, #0]
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	685a      	ldr	r2, [r3, #4]
 80030a8:	4613      	mov	r3, r2
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	4413      	add	r3, r2
 80030ae:	3b41      	subs	r3, #65	; 0x41
 80030b0:	fa00 f203 	lsl.w	r2, r0, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	430a      	orrs	r2, r1
 80030ba:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2b09      	cmp	r3, #9
 80030c2:	d91c      	bls.n	80030fe <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	68d9      	ldr	r1, [r3, #12]
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	4613      	mov	r3, r2
 80030d0:	005b      	lsls	r3, r3, #1
 80030d2:	4413      	add	r3, r2
 80030d4:	3b1e      	subs	r3, #30
 80030d6:	2207      	movs	r2, #7
 80030d8:	fa02 f303 	lsl.w	r3, r2, r3
 80030dc:	43db      	mvns	r3, r3
 80030de:	4019      	ands	r1, r3
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	6898      	ldr	r0, [r3, #8]
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	4613      	mov	r3, r2
 80030ea:	005b      	lsls	r3, r3, #1
 80030ec:	4413      	add	r3, r2
 80030ee:	3b1e      	subs	r3, #30
 80030f0:	fa00 f203 	lsl.w	r2, r0, r3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	430a      	orrs	r2, r1
 80030fa:	60da      	str	r2, [r3, #12]
 80030fc:	e019      	b.n	8003132 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	6919      	ldr	r1, [r3, #16]
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	4613      	mov	r3, r2
 800310a:	005b      	lsls	r3, r3, #1
 800310c:	4413      	add	r3, r2
 800310e:	2207      	movs	r2, #7
 8003110:	fa02 f303 	lsl.w	r3, r2, r3
 8003114:	43db      	mvns	r3, r3
 8003116:	4019      	ands	r1, r3
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	6898      	ldr	r0, [r3, #8]
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	4613      	mov	r3, r2
 8003122:	005b      	lsls	r3, r3, #1
 8003124:	4413      	add	r3, r2
 8003126:	fa00 f203 	lsl.w	r2, r0, r3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	430a      	orrs	r2, r1
 8003130:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2b10      	cmp	r3, #16
 8003138:	d003      	beq.n	8003142 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800313e:	2b11      	cmp	r3, #17
 8003140:	d132      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a1d      	ldr	r2, [pc, #116]	; (80031bc <HAL_ADC_ConfigChannel+0x1e4>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d125      	bne.n	8003198 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d126      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	689a      	ldr	r2, [r3, #8]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003168:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	2b10      	cmp	r3, #16
 8003170:	d11a      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003172:	4b13      	ldr	r3, [pc, #76]	; (80031c0 <HAL_ADC_ConfigChannel+0x1e8>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a13      	ldr	r2, [pc, #76]	; (80031c4 <HAL_ADC_ConfigChannel+0x1ec>)
 8003178:	fba2 2303 	umull	r2, r3, r2, r3
 800317c:	0c9a      	lsrs	r2, r3, #18
 800317e:	4613      	mov	r3, r2
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	4413      	add	r3, r2
 8003184:	005b      	lsls	r3, r3, #1
 8003186:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003188:	e002      	b.n	8003190 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	3b01      	subs	r3, #1
 800318e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d1f9      	bne.n	800318a <HAL_ADC_ConfigChannel+0x1b2>
 8003196:	e007      	b.n	80031a8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800319c:	f043 0220 	orr.w	r2, r3, #32
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80031b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3714      	adds	r7, #20
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bc80      	pop	{r7}
 80031ba:	4770      	bx	lr
 80031bc:	40012400 	.word	0x40012400
 80031c0:	20000010 	.word	0x20000010
 80031c4:	431bde83 	.word	0x431bde83

080031c8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031d0:	2300      	movs	r3, #0
 80031d2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80031d4:	2300      	movs	r3, #0
 80031d6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f003 0301 	and.w	r3, r3, #1
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d040      	beq.n	8003268 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	689a      	ldr	r2, [r3, #8]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f042 0201 	orr.w	r2, r2, #1
 80031f4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80031f6:	4b1f      	ldr	r3, [pc, #124]	; (8003274 <ADC_Enable+0xac>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a1f      	ldr	r2, [pc, #124]	; (8003278 <ADC_Enable+0xb0>)
 80031fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003200:	0c9b      	lsrs	r3, r3, #18
 8003202:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003204:	e002      	b.n	800320c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	3b01      	subs	r3, #1
 800320a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d1f9      	bne.n	8003206 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003212:	f7ff fce1 	bl	8002bd8 <HAL_GetTick>
 8003216:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003218:	e01f      	b.n	800325a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800321a:	f7ff fcdd 	bl	8002bd8 <HAL_GetTick>
 800321e:	4602      	mov	r2, r0
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	2b02      	cmp	r3, #2
 8003226:	d918      	bls.n	800325a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	f003 0301 	and.w	r3, r3, #1
 8003232:	2b01      	cmp	r3, #1
 8003234:	d011      	beq.n	800325a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800323a:	f043 0210 	orr.w	r2, r3, #16
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003246:	f043 0201 	orr.w	r2, r3, #1
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2200      	movs	r2, #0
 8003252:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e007      	b.n	800326a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	f003 0301 	and.w	r3, r3, #1
 8003264:	2b01      	cmp	r3, #1
 8003266:	d1d8      	bne.n	800321a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003268:	2300      	movs	r3, #0
}
 800326a:	4618      	mov	r0, r3
 800326c:	3710      	adds	r7, #16
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	20000010 	.word	0x20000010
 8003278:	431bde83 	.word	0x431bde83

0800327c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b084      	sub	sp, #16
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003284:	2300      	movs	r3, #0
 8003286:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	f003 0301 	and.w	r3, r3, #1
 8003292:	2b01      	cmp	r3, #1
 8003294:	d12e      	bne.n	80032f4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	689a      	ldr	r2, [r3, #8]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f022 0201 	bic.w	r2, r2, #1
 80032a4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80032a6:	f7ff fc97 	bl	8002bd8 <HAL_GetTick>
 80032aa:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80032ac:	e01b      	b.n	80032e6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80032ae:	f7ff fc93 	bl	8002bd8 <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	d914      	bls.n	80032e6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	f003 0301 	and.w	r3, r3, #1
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d10d      	bne.n	80032e6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ce:	f043 0210 	orr.w	r2, r3, #16
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032da:	f043 0201 	orr.w	r2, r3, #1
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e007      	b.n	80032f6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f003 0301 	and.w	r3, r3, #1
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d0dc      	beq.n	80032ae <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3710      	adds	r7, #16
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}

080032fe <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80032fe:	b580      	push	{r7, lr}
 8003300:	b084      	sub	sp, #16
 8003302:	af00      	add	r7, sp, #0
 8003304:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003310:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003314:	2b00      	cmp	r3, #0
 8003316:	d127      	bne.n	8003368 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800331c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800332e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003332:	d115      	bne.n	8003360 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003338:	2b00      	cmp	r3, #0
 800333a:	d111      	bne.n	8003360 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003340:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800334c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d105      	bne.n	8003360 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003358:	f043 0201 	orr.w	r2, r3, #1
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003360:	68f8      	ldr	r0, [r7, #12]
 8003362:	f7ff fe1d 	bl	8002fa0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003366:	e004      	b.n	8003372 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6a1b      	ldr	r3, [r3, #32]
 800336c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	4798      	blx	r3
}
 8003372:	bf00      	nop
 8003374:	3710      	adds	r7, #16
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}

0800337a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800337a:	b580      	push	{r7, lr}
 800337c:	b084      	sub	sp, #16
 800337e:	af00      	add	r7, sp, #0
 8003380:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003386:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003388:	68f8      	ldr	r0, [r7, #12]
 800338a:	f7ff fe12 	bl	8002fb2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800338e:	bf00      	nop
 8003390:	3710      	adds	r7, #16
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}

08003396 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003396:	b580      	push	{r7, lr}
 8003398:	b084      	sub	sp, #16
 800339a:	af00      	add	r7, sp, #0
 800339c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033a8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033b4:	f043 0204 	orr.w	r2, r3, #4
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80033bc:	68f8      	ldr	r0, [r7, #12]
 80033be:	f7ff fe01 	bl	8002fc4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80033c2:	bf00      	nop
 80033c4:	3710      	adds	r7, #16
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
	...

080033cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b085      	sub	sp, #20
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	f003 0307 	and.w	r3, r3, #7
 80033da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033dc:	4b0c      	ldr	r3, [pc, #48]	; (8003410 <__NVIC_SetPriorityGrouping+0x44>)
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033e2:	68ba      	ldr	r2, [r7, #8]
 80033e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033e8:	4013      	ands	r3, r2
 80033ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80033f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033fe:	4a04      	ldr	r2, [pc, #16]	; (8003410 <__NVIC_SetPriorityGrouping+0x44>)
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	60d3      	str	r3, [r2, #12]
}
 8003404:	bf00      	nop
 8003406:	3714      	adds	r7, #20
 8003408:	46bd      	mov	sp, r7
 800340a:	bc80      	pop	{r7}
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	e000ed00 	.word	0xe000ed00

08003414 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003414:	b480      	push	{r7}
 8003416:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003418:	4b04      	ldr	r3, [pc, #16]	; (800342c <__NVIC_GetPriorityGrouping+0x18>)
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	0a1b      	lsrs	r3, r3, #8
 800341e:	f003 0307 	and.w	r3, r3, #7
}
 8003422:	4618      	mov	r0, r3
 8003424:	46bd      	mov	sp, r7
 8003426:	bc80      	pop	{r7}
 8003428:	4770      	bx	lr
 800342a:	bf00      	nop
 800342c:	e000ed00 	.word	0xe000ed00

08003430 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	4603      	mov	r3, r0
 8003438:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800343a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800343e:	2b00      	cmp	r3, #0
 8003440:	db0b      	blt.n	800345a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003442:	79fb      	ldrb	r3, [r7, #7]
 8003444:	f003 021f 	and.w	r2, r3, #31
 8003448:	4906      	ldr	r1, [pc, #24]	; (8003464 <__NVIC_EnableIRQ+0x34>)
 800344a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800344e:	095b      	lsrs	r3, r3, #5
 8003450:	2001      	movs	r0, #1
 8003452:	fa00 f202 	lsl.w	r2, r0, r2
 8003456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800345a:	bf00      	nop
 800345c:	370c      	adds	r7, #12
 800345e:	46bd      	mov	sp, r7
 8003460:	bc80      	pop	{r7}
 8003462:	4770      	bx	lr
 8003464:	e000e100 	.word	0xe000e100

08003468 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	4603      	mov	r3, r0
 8003470:	6039      	str	r1, [r7, #0]
 8003472:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003474:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003478:	2b00      	cmp	r3, #0
 800347a:	db0a      	blt.n	8003492 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	b2da      	uxtb	r2, r3
 8003480:	490c      	ldr	r1, [pc, #48]	; (80034b4 <__NVIC_SetPriority+0x4c>)
 8003482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003486:	0112      	lsls	r2, r2, #4
 8003488:	b2d2      	uxtb	r2, r2
 800348a:	440b      	add	r3, r1
 800348c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003490:	e00a      	b.n	80034a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	b2da      	uxtb	r2, r3
 8003496:	4908      	ldr	r1, [pc, #32]	; (80034b8 <__NVIC_SetPriority+0x50>)
 8003498:	79fb      	ldrb	r3, [r7, #7]
 800349a:	f003 030f 	and.w	r3, r3, #15
 800349e:	3b04      	subs	r3, #4
 80034a0:	0112      	lsls	r2, r2, #4
 80034a2:	b2d2      	uxtb	r2, r2
 80034a4:	440b      	add	r3, r1
 80034a6:	761a      	strb	r2, [r3, #24]
}
 80034a8:	bf00      	nop
 80034aa:	370c      	adds	r7, #12
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bc80      	pop	{r7}
 80034b0:	4770      	bx	lr
 80034b2:	bf00      	nop
 80034b4:	e000e100 	.word	0xe000e100
 80034b8:	e000ed00 	.word	0xe000ed00

080034bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034bc:	b480      	push	{r7}
 80034be:	b089      	sub	sp, #36	; 0x24
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	60f8      	str	r0, [r7, #12]
 80034c4:	60b9      	str	r1, [r7, #8]
 80034c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f003 0307 	and.w	r3, r3, #7
 80034ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	f1c3 0307 	rsb	r3, r3, #7
 80034d6:	2b04      	cmp	r3, #4
 80034d8:	bf28      	it	cs
 80034da:	2304      	movcs	r3, #4
 80034dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	3304      	adds	r3, #4
 80034e2:	2b06      	cmp	r3, #6
 80034e4:	d902      	bls.n	80034ec <NVIC_EncodePriority+0x30>
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	3b03      	subs	r3, #3
 80034ea:	e000      	b.n	80034ee <NVIC_EncodePriority+0x32>
 80034ec:	2300      	movs	r3, #0
 80034ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034f0:	f04f 32ff 	mov.w	r2, #4294967295
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	fa02 f303 	lsl.w	r3, r2, r3
 80034fa:	43da      	mvns	r2, r3
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	401a      	ands	r2, r3
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003504:	f04f 31ff 	mov.w	r1, #4294967295
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	fa01 f303 	lsl.w	r3, r1, r3
 800350e:	43d9      	mvns	r1, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003514:	4313      	orrs	r3, r2
         );
}
 8003516:	4618      	mov	r0, r3
 8003518:	3724      	adds	r7, #36	; 0x24
 800351a:	46bd      	mov	sp, r7
 800351c:	bc80      	pop	{r7}
 800351e:	4770      	bx	lr

08003520 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	3b01      	subs	r3, #1
 800352c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003530:	d301      	bcc.n	8003536 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003532:	2301      	movs	r3, #1
 8003534:	e00f      	b.n	8003556 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003536:	4a0a      	ldr	r2, [pc, #40]	; (8003560 <SysTick_Config+0x40>)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	3b01      	subs	r3, #1
 800353c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800353e:	210f      	movs	r1, #15
 8003540:	f04f 30ff 	mov.w	r0, #4294967295
 8003544:	f7ff ff90 	bl	8003468 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003548:	4b05      	ldr	r3, [pc, #20]	; (8003560 <SysTick_Config+0x40>)
 800354a:	2200      	movs	r2, #0
 800354c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800354e:	4b04      	ldr	r3, [pc, #16]	; (8003560 <SysTick_Config+0x40>)
 8003550:	2207      	movs	r2, #7
 8003552:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003554:	2300      	movs	r3, #0
}
 8003556:	4618      	mov	r0, r3
 8003558:	3708      	adds	r7, #8
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	e000e010 	.word	0xe000e010

08003564 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b082      	sub	sp, #8
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f7ff ff2d 	bl	80033cc <__NVIC_SetPriorityGrouping>
}
 8003572:	bf00      	nop
 8003574:	3708      	adds	r7, #8
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}

0800357a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800357a:	b580      	push	{r7, lr}
 800357c:	b086      	sub	sp, #24
 800357e:	af00      	add	r7, sp, #0
 8003580:	4603      	mov	r3, r0
 8003582:	60b9      	str	r1, [r7, #8]
 8003584:	607a      	str	r2, [r7, #4]
 8003586:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003588:	2300      	movs	r3, #0
 800358a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800358c:	f7ff ff42 	bl	8003414 <__NVIC_GetPriorityGrouping>
 8003590:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	68b9      	ldr	r1, [r7, #8]
 8003596:	6978      	ldr	r0, [r7, #20]
 8003598:	f7ff ff90 	bl	80034bc <NVIC_EncodePriority>
 800359c:	4602      	mov	r2, r0
 800359e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035a2:	4611      	mov	r1, r2
 80035a4:	4618      	mov	r0, r3
 80035a6:	f7ff ff5f 	bl	8003468 <__NVIC_SetPriority>
}
 80035aa:	bf00      	nop
 80035ac:	3718      	adds	r7, #24
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}

080035b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035b2:	b580      	push	{r7, lr}
 80035b4:	b082      	sub	sp, #8
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	4603      	mov	r3, r0
 80035ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7ff ff35 	bl	8003430 <__NVIC_EnableIRQ>
}
 80035c6:	bf00      	nop
 80035c8:	3708      	adds	r7, #8
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}

080035ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035ce:	b580      	push	{r7, lr}
 80035d0:	b082      	sub	sp, #8
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f7ff ffa2 	bl	8003520 <SysTick_Config>
 80035dc:	4603      	mov	r3, r0
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3708      	adds	r7, #8
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}
	...

080035e8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b085      	sub	sp, #20
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80035f0:	2300      	movs	r3, #0
 80035f2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d101      	bne.n	80035fe <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e043      	b.n	8003686 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	461a      	mov	r2, r3
 8003604:	4b22      	ldr	r3, [pc, #136]	; (8003690 <HAL_DMA_Init+0xa8>)
 8003606:	4413      	add	r3, r2
 8003608:	4a22      	ldr	r2, [pc, #136]	; (8003694 <HAL_DMA_Init+0xac>)
 800360a:	fba2 2303 	umull	r2, r3, r2, r3
 800360e:	091b      	lsrs	r3, r3, #4
 8003610:	009a      	lsls	r2, r3, #2
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a1f      	ldr	r2, [pc, #124]	; (8003698 <HAL_DMA_Init+0xb0>)
 800361a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2202      	movs	r2, #2
 8003620:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003632:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003636:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003640:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	68db      	ldr	r3, [r3, #12]
 8003646:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800364c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	695b      	ldr	r3, [r3, #20]
 8003652:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003658:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	69db      	ldr	r3, [r3, #28]
 800365e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003660:	68fa      	ldr	r2, [r7, #12]
 8003662:	4313      	orrs	r3, r2
 8003664:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	68fa      	ldr	r2, [r7, #12]
 800366c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2201      	movs	r2, #1
 8003678:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	3714      	adds	r7, #20
 800368a:	46bd      	mov	sp, r7
 800368c:	bc80      	pop	{r7}
 800368e:	4770      	bx	lr
 8003690:	bffdfff8 	.word	0xbffdfff8
 8003694:	cccccccd 	.word	0xcccccccd
 8003698:	40020000 	.word	0x40020000

0800369c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b086      	sub	sp, #24
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	60f8      	str	r0, [r7, #12]
 80036a4:	60b9      	str	r1, [r7, #8]
 80036a6:	607a      	str	r2, [r7, #4]
 80036a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036aa:	2300      	movs	r3, #0
 80036ac:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036b4:	2b01      	cmp	r3, #1
 80036b6:	d101      	bne.n	80036bc <HAL_DMA_Start_IT+0x20>
 80036b8:	2302      	movs	r3, #2
 80036ba:	e04a      	b.n	8003752 <HAL_DMA_Start_IT+0xb6>
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2201      	movs	r2, #1
 80036c0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	d13a      	bne.n	8003744 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2202      	movs	r2, #2
 80036d2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2200      	movs	r2, #0
 80036da:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f022 0201 	bic.w	r2, r2, #1
 80036ea:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	68b9      	ldr	r1, [r7, #8]
 80036f2:	68f8      	ldr	r0, [r7, #12]
 80036f4:	f000 f9ae 	bl	8003a54 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d008      	beq.n	8003712 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f042 020e 	orr.w	r2, r2, #14
 800370e:	601a      	str	r2, [r3, #0]
 8003710:	e00f      	b.n	8003732 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f022 0204 	bic.w	r2, r2, #4
 8003720:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f042 020a 	orr.w	r2, r2, #10
 8003730:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f042 0201 	orr.w	r2, r2, #1
 8003740:	601a      	str	r2, [r3, #0]
 8003742:	e005      	b.n	8003750 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2200      	movs	r2, #0
 8003748:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800374c:	2302      	movs	r3, #2
 800374e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003750:	7dfb      	ldrb	r3, [r7, #23]
}
 8003752:	4618      	mov	r0, r3
 8003754:	3718      	adds	r7, #24
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
	...

0800375c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003764:	2300      	movs	r3, #0
 8003766:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800376e:	2b02      	cmp	r3, #2
 8003770:	d005      	beq.n	800377e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2204      	movs	r2, #4
 8003776:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	73fb      	strb	r3, [r7, #15]
 800377c:	e051      	b.n	8003822 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f022 020e 	bic.w	r2, r2, #14
 800378c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f022 0201 	bic.w	r2, r2, #1
 800379c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a22      	ldr	r2, [pc, #136]	; (800382c <HAL_DMA_Abort_IT+0xd0>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d029      	beq.n	80037fc <HAL_DMA_Abort_IT+0xa0>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a20      	ldr	r2, [pc, #128]	; (8003830 <HAL_DMA_Abort_IT+0xd4>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d022      	beq.n	80037f8 <HAL_DMA_Abort_IT+0x9c>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a1f      	ldr	r2, [pc, #124]	; (8003834 <HAL_DMA_Abort_IT+0xd8>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d01a      	beq.n	80037f2 <HAL_DMA_Abort_IT+0x96>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a1d      	ldr	r2, [pc, #116]	; (8003838 <HAL_DMA_Abort_IT+0xdc>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d012      	beq.n	80037ec <HAL_DMA_Abort_IT+0x90>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a1c      	ldr	r2, [pc, #112]	; (800383c <HAL_DMA_Abort_IT+0xe0>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d00a      	beq.n	80037e6 <HAL_DMA_Abort_IT+0x8a>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a1a      	ldr	r2, [pc, #104]	; (8003840 <HAL_DMA_Abort_IT+0xe4>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d102      	bne.n	80037e0 <HAL_DMA_Abort_IT+0x84>
 80037da:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80037de:	e00e      	b.n	80037fe <HAL_DMA_Abort_IT+0xa2>
 80037e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80037e4:	e00b      	b.n	80037fe <HAL_DMA_Abort_IT+0xa2>
 80037e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80037ea:	e008      	b.n	80037fe <HAL_DMA_Abort_IT+0xa2>
 80037ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037f0:	e005      	b.n	80037fe <HAL_DMA_Abort_IT+0xa2>
 80037f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80037f6:	e002      	b.n	80037fe <HAL_DMA_Abort_IT+0xa2>
 80037f8:	2310      	movs	r3, #16
 80037fa:	e000      	b.n	80037fe <HAL_DMA_Abort_IT+0xa2>
 80037fc:	2301      	movs	r3, #1
 80037fe:	4a11      	ldr	r2, [pc, #68]	; (8003844 <HAL_DMA_Abort_IT+0xe8>)
 8003800:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2201      	movs	r2, #1
 8003806:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003816:	2b00      	cmp	r3, #0
 8003818:	d003      	beq.n	8003822 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	4798      	blx	r3
    } 
  }
  return status;
 8003822:	7bfb      	ldrb	r3, [r7, #15]
}
 8003824:	4618      	mov	r0, r3
 8003826:	3710      	adds	r7, #16
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}
 800382c:	40020008 	.word	0x40020008
 8003830:	4002001c 	.word	0x4002001c
 8003834:	40020030 	.word	0x40020030
 8003838:	40020044 	.word	0x40020044
 800383c:	40020058 	.word	0x40020058
 8003840:	4002006c 	.word	0x4002006c
 8003844:	40020000 	.word	0x40020000

08003848 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b084      	sub	sp, #16
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003864:	2204      	movs	r2, #4
 8003866:	409a      	lsls	r2, r3
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	4013      	ands	r3, r2
 800386c:	2b00      	cmp	r3, #0
 800386e:	d04f      	beq.n	8003910 <HAL_DMA_IRQHandler+0xc8>
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	f003 0304 	and.w	r3, r3, #4
 8003876:	2b00      	cmp	r3, #0
 8003878:	d04a      	beq.n	8003910 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 0320 	and.w	r3, r3, #32
 8003884:	2b00      	cmp	r3, #0
 8003886:	d107      	bne.n	8003898 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f022 0204 	bic.w	r2, r2, #4
 8003896:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a66      	ldr	r2, [pc, #408]	; (8003a38 <HAL_DMA_IRQHandler+0x1f0>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d029      	beq.n	80038f6 <HAL_DMA_IRQHandler+0xae>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a65      	ldr	r2, [pc, #404]	; (8003a3c <HAL_DMA_IRQHandler+0x1f4>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d022      	beq.n	80038f2 <HAL_DMA_IRQHandler+0xaa>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a63      	ldr	r2, [pc, #396]	; (8003a40 <HAL_DMA_IRQHandler+0x1f8>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d01a      	beq.n	80038ec <HAL_DMA_IRQHandler+0xa4>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a62      	ldr	r2, [pc, #392]	; (8003a44 <HAL_DMA_IRQHandler+0x1fc>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d012      	beq.n	80038e6 <HAL_DMA_IRQHandler+0x9e>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a60      	ldr	r2, [pc, #384]	; (8003a48 <HAL_DMA_IRQHandler+0x200>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d00a      	beq.n	80038e0 <HAL_DMA_IRQHandler+0x98>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a5f      	ldr	r2, [pc, #380]	; (8003a4c <HAL_DMA_IRQHandler+0x204>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d102      	bne.n	80038da <HAL_DMA_IRQHandler+0x92>
 80038d4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80038d8:	e00e      	b.n	80038f8 <HAL_DMA_IRQHandler+0xb0>
 80038da:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80038de:	e00b      	b.n	80038f8 <HAL_DMA_IRQHandler+0xb0>
 80038e0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80038e4:	e008      	b.n	80038f8 <HAL_DMA_IRQHandler+0xb0>
 80038e6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80038ea:	e005      	b.n	80038f8 <HAL_DMA_IRQHandler+0xb0>
 80038ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038f0:	e002      	b.n	80038f8 <HAL_DMA_IRQHandler+0xb0>
 80038f2:	2340      	movs	r3, #64	; 0x40
 80038f4:	e000      	b.n	80038f8 <HAL_DMA_IRQHandler+0xb0>
 80038f6:	2304      	movs	r3, #4
 80038f8:	4a55      	ldr	r2, [pc, #340]	; (8003a50 <HAL_DMA_IRQHandler+0x208>)
 80038fa:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003900:	2b00      	cmp	r3, #0
 8003902:	f000 8094 	beq.w	8003a2e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800390a:	6878      	ldr	r0, [r7, #4]
 800390c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800390e:	e08e      	b.n	8003a2e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003914:	2202      	movs	r2, #2
 8003916:	409a      	lsls	r2, r3
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	4013      	ands	r3, r2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d056      	beq.n	80039ce <HAL_DMA_IRQHandler+0x186>
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	f003 0302 	and.w	r3, r3, #2
 8003926:	2b00      	cmp	r3, #0
 8003928:	d051      	beq.n	80039ce <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 0320 	and.w	r3, r3, #32
 8003934:	2b00      	cmp	r3, #0
 8003936:	d10b      	bne.n	8003950 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f022 020a 	bic.w	r2, r2, #10
 8003946:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a38      	ldr	r2, [pc, #224]	; (8003a38 <HAL_DMA_IRQHandler+0x1f0>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d029      	beq.n	80039ae <HAL_DMA_IRQHandler+0x166>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a37      	ldr	r2, [pc, #220]	; (8003a3c <HAL_DMA_IRQHandler+0x1f4>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d022      	beq.n	80039aa <HAL_DMA_IRQHandler+0x162>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a35      	ldr	r2, [pc, #212]	; (8003a40 <HAL_DMA_IRQHandler+0x1f8>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d01a      	beq.n	80039a4 <HAL_DMA_IRQHandler+0x15c>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a34      	ldr	r2, [pc, #208]	; (8003a44 <HAL_DMA_IRQHandler+0x1fc>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d012      	beq.n	800399e <HAL_DMA_IRQHandler+0x156>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a32      	ldr	r2, [pc, #200]	; (8003a48 <HAL_DMA_IRQHandler+0x200>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d00a      	beq.n	8003998 <HAL_DMA_IRQHandler+0x150>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a31      	ldr	r2, [pc, #196]	; (8003a4c <HAL_DMA_IRQHandler+0x204>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d102      	bne.n	8003992 <HAL_DMA_IRQHandler+0x14a>
 800398c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003990:	e00e      	b.n	80039b0 <HAL_DMA_IRQHandler+0x168>
 8003992:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003996:	e00b      	b.n	80039b0 <HAL_DMA_IRQHandler+0x168>
 8003998:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800399c:	e008      	b.n	80039b0 <HAL_DMA_IRQHandler+0x168>
 800399e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80039a2:	e005      	b.n	80039b0 <HAL_DMA_IRQHandler+0x168>
 80039a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039a8:	e002      	b.n	80039b0 <HAL_DMA_IRQHandler+0x168>
 80039aa:	2320      	movs	r3, #32
 80039ac:	e000      	b.n	80039b0 <HAL_DMA_IRQHandler+0x168>
 80039ae:	2302      	movs	r3, #2
 80039b0:	4a27      	ldr	r2, [pc, #156]	; (8003a50 <HAL_DMA_IRQHandler+0x208>)
 80039b2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2200      	movs	r2, #0
 80039b8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d034      	beq.n	8003a2e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80039cc:	e02f      	b.n	8003a2e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d2:	2208      	movs	r2, #8
 80039d4:	409a      	lsls	r2, r3
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	4013      	ands	r3, r2
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d028      	beq.n	8003a30 <HAL_DMA_IRQHandler+0x1e8>
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	f003 0308 	and.w	r3, r3, #8
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d023      	beq.n	8003a30 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f022 020e 	bic.w	r2, r2, #14
 80039f6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a00:	2101      	movs	r1, #1
 8003a02:	fa01 f202 	lsl.w	r2, r1, r2
 8003a06:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2201      	movs	r2, #1
 8003a12:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d004      	beq.n	8003a30 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	4798      	blx	r3
    }
  }
  return;
 8003a2e:	bf00      	nop
 8003a30:	bf00      	nop
}
 8003a32:	3710      	adds	r7, #16
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	40020008 	.word	0x40020008
 8003a3c:	4002001c 	.word	0x4002001c
 8003a40:	40020030 	.word	0x40020030
 8003a44:	40020044 	.word	0x40020044
 8003a48:	40020058 	.word	0x40020058
 8003a4c:	4002006c 	.word	0x4002006c
 8003a50:	40020000 	.word	0x40020000

08003a54 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b085      	sub	sp, #20
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	60f8      	str	r0, [r7, #12]
 8003a5c:	60b9      	str	r1, [r7, #8]
 8003a5e:	607a      	str	r2, [r7, #4]
 8003a60:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a6a:	2101      	movs	r1, #1
 8003a6c:	fa01 f202 	lsl.w	r2, r1, r2
 8003a70:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	683a      	ldr	r2, [r7, #0]
 8003a78:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	2b10      	cmp	r3, #16
 8003a80:	d108      	bne.n	8003a94 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	687a      	ldr	r2, [r7, #4]
 8003a88:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	68ba      	ldr	r2, [r7, #8]
 8003a90:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003a92:	e007      	b.n	8003aa4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	68ba      	ldr	r2, [r7, #8]
 8003a9a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	60da      	str	r2, [r3, #12]
}
 8003aa4:	bf00      	nop
 8003aa6:	3714      	adds	r7, #20
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bc80      	pop	{r7}
 8003aac:	4770      	bx	lr
	...

08003ab0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b08b      	sub	sp, #44	; 0x2c
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003aba:	2300      	movs	r3, #0
 8003abc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ac2:	e169      	b.n	8003d98 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8003acc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	69fa      	ldr	r2, [r7, #28]
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003ad8:	69ba      	ldr	r2, [r7, #24]
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	429a      	cmp	r2, r3
 8003ade:	f040 8158 	bne.w	8003d92 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	4a9a      	ldr	r2, [pc, #616]	; (8003d50 <HAL_GPIO_Init+0x2a0>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d05e      	beq.n	8003baa <HAL_GPIO_Init+0xfa>
 8003aec:	4a98      	ldr	r2, [pc, #608]	; (8003d50 <HAL_GPIO_Init+0x2a0>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d875      	bhi.n	8003bde <HAL_GPIO_Init+0x12e>
 8003af2:	4a98      	ldr	r2, [pc, #608]	; (8003d54 <HAL_GPIO_Init+0x2a4>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d058      	beq.n	8003baa <HAL_GPIO_Init+0xfa>
 8003af8:	4a96      	ldr	r2, [pc, #600]	; (8003d54 <HAL_GPIO_Init+0x2a4>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d86f      	bhi.n	8003bde <HAL_GPIO_Init+0x12e>
 8003afe:	4a96      	ldr	r2, [pc, #600]	; (8003d58 <HAL_GPIO_Init+0x2a8>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d052      	beq.n	8003baa <HAL_GPIO_Init+0xfa>
 8003b04:	4a94      	ldr	r2, [pc, #592]	; (8003d58 <HAL_GPIO_Init+0x2a8>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d869      	bhi.n	8003bde <HAL_GPIO_Init+0x12e>
 8003b0a:	4a94      	ldr	r2, [pc, #592]	; (8003d5c <HAL_GPIO_Init+0x2ac>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d04c      	beq.n	8003baa <HAL_GPIO_Init+0xfa>
 8003b10:	4a92      	ldr	r2, [pc, #584]	; (8003d5c <HAL_GPIO_Init+0x2ac>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d863      	bhi.n	8003bde <HAL_GPIO_Init+0x12e>
 8003b16:	4a92      	ldr	r2, [pc, #584]	; (8003d60 <HAL_GPIO_Init+0x2b0>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d046      	beq.n	8003baa <HAL_GPIO_Init+0xfa>
 8003b1c:	4a90      	ldr	r2, [pc, #576]	; (8003d60 <HAL_GPIO_Init+0x2b0>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d85d      	bhi.n	8003bde <HAL_GPIO_Init+0x12e>
 8003b22:	2b12      	cmp	r3, #18
 8003b24:	d82a      	bhi.n	8003b7c <HAL_GPIO_Init+0xcc>
 8003b26:	2b12      	cmp	r3, #18
 8003b28:	d859      	bhi.n	8003bde <HAL_GPIO_Init+0x12e>
 8003b2a:	a201      	add	r2, pc, #4	; (adr r2, 8003b30 <HAL_GPIO_Init+0x80>)
 8003b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b30:	08003bab 	.word	0x08003bab
 8003b34:	08003b85 	.word	0x08003b85
 8003b38:	08003b97 	.word	0x08003b97
 8003b3c:	08003bd9 	.word	0x08003bd9
 8003b40:	08003bdf 	.word	0x08003bdf
 8003b44:	08003bdf 	.word	0x08003bdf
 8003b48:	08003bdf 	.word	0x08003bdf
 8003b4c:	08003bdf 	.word	0x08003bdf
 8003b50:	08003bdf 	.word	0x08003bdf
 8003b54:	08003bdf 	.word	0x08003bdf
 8003b58:	08003bdf 	.word	0x08003bdf
 8003b5c:	08003bdf 	.word	0x08003bdf
 8003b60:	08003bdf 	.word	0x08003bdf
 8003b64:	08003bdf 	.word	0x08003bdf
 8003b68:	08003bdf 	.word	0x08003bdf
 8003b6c:	08003bdf 	.word	0x08003bdf
 8003b70:	08003bdf 	.word	0x08003bdf
 8003b74:	08003b8d 	.word	0x08003b8d
 8003b78:	08003ba1 	.word	0x08003ba1
 8003b7c:	4a79      	ldr	r2, [pc, #484]	; (8003d64 <HAL_GPIO_Init+0x2b4>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d013      	beq.n	8003baa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003b82:	e02c      	b.n	8003bde <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	623b      	str	r3, [r7, #32]
          break;
 8003b8a:	e029      	b.n	8003be0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	3304      	adds	r3, #4
 8003b92:	623b      	str	r3, [r7, #32]
          break;
 8003b94:	e024      	b.n	8003be0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	68db      	ldr	r3, [r3, #12]
 8003b9a:	3308      	adds	r3, #8
 8003b9c:	623b      	str	r3, [r7, #32]
          break;
 8003b9e:	e01f      	b.n	8003be0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	330c      	adds	r3, #12
 8003ba6:	623b      	str	r3, [r7, #32]
          break;
 8003ba8:	e01a      	b.n	8003be0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d102      	bne.n	8003bb8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003bb2:	2304      	movs	r3, #4
 8003bb4:	623b      	str	r3, [r7, #32]
          break;
 8003bb6:	e013      	b.n	8003be0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	2b01      	cmp	r3, #1
 8003bbe:	d105      	bne.n	8003bcc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003bc0:	2308      	movs	r3, #8
 8003bc2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	69fa      	ldr	r2, [r7, #28]
 8003bc8:	611a      	str	r2, [r3, #16]
          break;
 8003bca:	e009      	b.n	8003be0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003bcc:	2308      	movs	r3, #8
 8003bce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	69fa      	ldr	r2, [r7, #28]
 8003bd4:	615a      	str	r2, [r3, #20]
          break;
 8003bd6:	e003      	b.n	8003be0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	623b      	str	r3, [r7, #32]
          break;
 8003bdc:	e000      	b.n	8003be0 <HAL_GPIO_Init+0x130>
          break;
 8003bde:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	2bff      	cmp	r3, #255	; 0xff
 8003be4:	d801      	bhi.n	8003bea <HAL_GPIO_Init+0x13a>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	e001      	b.n	8003bee <HAL_GPIO_Init+0x13e>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	3304      	adds	r3, #4
 8003bee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003bf0:	69bb      	ldr	r3, [r7, #24]
 8003bf2:	2bff      	cmp	r3, #255	; 0xff
 8003bf4:	d802      	bhi.n	8003bfc <HAL_GPIO_Init+0x14c>
 8003bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	e002      	b.n	8003c02 <HAL_GPIO_Init+0x152>
 8003bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfe:	3b08      	subs	r3, #8
 8003c00:	009b      	lsls	r3, r3, #2
 8003c02:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	210f      	movs	r1, #15
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c10:	43db      	mvns	r3, r3
 8003c12:	401a      	ands	r2, r3
 8003c14:	6a39      	ldr	r1, [r7, #32]
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	fa01 f303 	lsl.w	r3, r1, r3
 8003c1c:	431a      	orrs	r2, r3
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	f000 80b1 	beq.w	8003d92 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003c30:	4b4d      	ldr	r3, [pc, #308]	; (8003d68 <HAL_GPIO_Init+0x2b8>)
 8003c32:	699b      	ldr	r3, [r3, #24]
 8003c34:	4a4c      	ldr	r2, [pc, #304]	; (8003d68 <HAL_GPIO_Init+0x2b8>)
 8003c36:	f043 0301 	orr.w	r3, r3, #1
 8003c3a:	6193      	str	r3, [r2, #24]
 8003c3c:	4b4a      	ldr	r3, [pc, #296]	; (8003d68 <HAL_GPIO_Init+0x2b8>)
 8003c3e:	699b      	ldr	r3, [r3, #24]
 8003c40:	f003 0301 	and.w	r3, r3, #1
 8003c44:	60bb      	str	r3, [r7, #8]
 8003c46:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003c48:	4a48      	ldr	r2, [pc, #288]	; (8003d6c <HAL_GPIO_Init+0x2bc>)
 8003c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4c:	089b      	lsrs	r3, r3, #2
 8003c4e:	3302      	adds	r3, #2
 8003c50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c54:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c58:	f003 0303 	and.w	r3, r3, #3
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	220f      	movs	r2, #15
 8003c60:	fa02 f303 	lsl.w	r3, r2, r3
 8003c64:	43db      	mvns	r3, r3
 8003c66:	68fa      	ldr	r2, [r7, #12]
 8003c68:	4013      	ands	r3, r2
 8003c6a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	4a40      	ldr	r2, [pc, #256]	; (8003d70 <HAL_GPIO_Init+0x2c0>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d013      	beq.n	8003c9c <HAL_GPIO_Init+0x1ec>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	4a3f      	ldr	r2, [pc, #252]	; (8003d74 <HAL_GPIO_Init+0x2c4>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d00d      	beq.n	8003c98 <HAL_GPIO_Init+0x1e8>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	4a3e      	ldr	r2, [pc, #248]	; (8003d78 <HAL_GPIO_Init+0x2c8>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d007      	beq.n	8003c94 <HAL_GPIO_Init+0x1e4>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	4a3d      	ldr	r2, [pc, #244]	; (8003d7c <HAL_GPIO_Init+0x2cc>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d101      	bne.n	8003c90 <HAL_GPIO_Init+0x1e0>
 8003c8c:	2303      	movs	r3, #3
 8003c8e:	e006      	b.n	8003c9e <HAL_GPIO_Init+0x1ee>
 8003c90:	2304      	movs	r3, #4
 8003c92:	e004      	b.n	8003c9e <HAL_GPIO_Init+0x1ee>
 8003c94:	2302      	movs	r3, #2
 8003c96:	e002      	b.n	8003c9e <HAL_GPIO_Init+0x1ee>
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e000      	b.n	8003c9e <HAL_GPIO_Init+0x1ee>
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ca0:	f002 0203 	and.w	r2, r2, #3
 8003ca4:	0092      	lsls	r2, r2, #2
 8003ca6:	4093      	lsls	r3, r2
 8003ca8:	68fa      	ldr	r2, [r7, #12]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003cae:	492f      	ldr	r1, [pc, #188]	; (8003d6c <HAL_GPIO_Init+0x2bc>)
 8003cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb2:	089b      	lsrs	r3, r3, #2
 8003cb4:	3302      	adds	r3, #2
 8003cb6:	68fa      	ldr	r2, [r7, #12]
 8003cb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d006      	beq.n	8003cd6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003cc8:	4b2d      	ldr	r3, [pc, #180]	; (8003d80 <HAL_GPIO_Init+0x2d0>)
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	492c      	ldr	r1, [pc, #176]	; (8003d80 <HAL_GPIO_Init+0x2d0>)
 8003cce:	69bb      	ldr	r3, [r7, #24]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	600b      	str	r3, [r1, #0]
 8003cd4:	e006      	b.n	8003ce4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003cd6:	4b2a      	ldr	r3, [pc, #168]	; (8003d80 <HAL_GPIO_Init+0x2d0>)
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	43db      	mvns	r3, r3
 8003cde:	4928      	ldr	r1, [pc, #160]	; (8003d80 <HAL_GPIO_Init+0x2d0>)
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d006      	beq.n	8003cfe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003cf0:	4b23      	ldr	r3, [pc, #140]	; (8003d80 <HAL_GPIO_Init+0x2d0>)
 8003cf2:	685a      	ldr	r2, [r3, #4]
 8003cf4:	4922      	ldr	r1, [pc, #136]	; (8003d80 <HAL_GPIO_Init+0x2d0>)
 8003cf6:	69bb      	ldr	r3, [r7, #24]
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	604b      	str	r3, [r1, #4]
 8003cfc:	e006      	b.n	8003d0c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003cfe:	4b20      	ldr	r3, [pc, #128]	; (8003d80 <HAL_GPIO_Init+0x2d0>)
 8003d00:	685a      	ldr	r2, [r3, #4]
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	43db      	mvns	r3, r3
 8003d06:	491e      	ldr	r1, [pc, #120]	; (8003d80 <HAL_GPIO_Init+0x2d0>)
 8003d08:	4013      	ands	r3, r2
 8003d0a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d006      	beq.n	8003d26 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003d18:	4b19      	ldr	r3, [pc, #100]	; (8003d80 <HAL_GPIO_Init+0x2d0>)
 8003d1a:	689a      	ldr	r2, [r3, #8]
 8003d1c:	4918      	ldr	r1, [pc, #96]	; (8003d80 <HAL_GPIO_Init+0x2d0>)
 8003d1e:	69bb      	ldr	r3, [r7, #24]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	608b      	str	r3, [r1, #8]
 8003d24:	e006      	b.n	8003d34 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003d26:	4b16      	ldr	r3, [pc, #88]	; (8003d80 <HAL_GPIO_Init+0x2d0>)
 8003d28:	689a      	ldr	r2, [r3, #8]
 8003d2a:	69bb      	ldr	r3, [r7, #24]
 8003d2c:	43db      	mvns	r3, r3
 8003d2e:	4914      	ldr	r1, [pc, #80]	; (8003d80 <HAL_GPIO_Init+0x2d0>)
 8003d30:	4013      	ands	r3, r2
 8003d32:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d021      	beq.n	8003d84 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003d40:	4b0f      	ldr	r3, [pc, #60]	; (8003d80 <HAL_GPIO_Init+0x2d0>)
 8003d42:	68da      	ldr	r2, [r3, #12]
 8003d44:	490e      	ldr	r1, [pc, #56]	; (8003d80 <HAL_GPIO_Init+0x2d0>)
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	60cb      	str	r3, [r1, #12]
 8003d4c:	e021      	b.n	8003d92 <HAL_GPIO_Init+0x2e2>
 8003d4e:	bf00      	nop
 8003d50:	10320000 	.word	0x10320000
 8003d54:	10310000 	.word	0x10310000
 8003d58:	10220000 	.word	0x10220000
 8003d5c:	10210000 	.word	0x10210000
 8003d60:	10120000 	.word	0x10120000
 8003d64:	10110000 	.word	0x10110000
 8003d68:	40021000 	.word	0x40021000
 8003d6c:	40010000 	.word	0x40010000
 8003d70:	40010800 	.word	0x40010800
 8003d74:	40010c00 	.word	0x40010c00
 8003d78:	40011000 	.word	0x40011000
 8003d7c:	40011400 	.word	0x40011400
 8003d80:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003d84:	4b0b      	ldr	r3, [pc, #44]	; (8003db4 <HAL_GPIO_Init+0x304>)
 8003d86:	68da      	ldr	r2, [r3, #12]
 8003d88:	69bb      	ldr	r3, [r7, #24]
 8003d8a:	43db      	mvns	r3, r3
 8003d8c:	4909      	ldr	r1, [pc, #36]	; (8003db4 <HAL_GPIO_Init+0x304>)
 8003d8e:	4013      	ands	r3, r2
 8003d90:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d94:	3301      	adds	r3, #1
 8003d96:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9e:	fa22 f303 	lsr.w	r3, r2, r3
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	f47f ae8e 	bne.w	8003ac4 <HAL_GPIO_Init+0x14>
  }
}
 8003da8:	bf00      	nop
 8003daa:	bf00      	nop
 8003dac:	372c      	adds	r7, #44	; 0x2c
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bc80      	pop	{r7}
 8003db2:	4770      	bx	lr
 8003db4:	40010400 	.word	0x40010400

08003db8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b083      	sub	sp, #12
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	807b      	strh	r3, [r7, #2]
 8003dc4:	4613      	mov	r3, r2
 8003dc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003dc8:	787b      	ldrb	r3, [r7, #1]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d003      	beq.n	8003dd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003dce:	887a      	ldrh	r2, [r7, #2]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003dd4:	e003      	b.n	8003dde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003dd6:	887b      	ldrh	r3, [r7, #2]
 8003dd8:	041a      	lsls	r2, r3, #16
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	611a      	str	r2, [r3, #16]
}
 8003dde:	bf00      	nop
 8003de0:	370c      	adds	r7, #12
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bc80      	pop	{r7}
 8003de6:	4770      	bx	lr

08003de8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b084      	sub	sp, #16
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d101      	bne.n	8003dfa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e12b      	b.n	8004052 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d106      	bne.n	8003e14 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f7fe fd4a 	bl	80028a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2224      	movs	r2, #36	; 0x24
 8003e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f022 0201 	bic.w	r2, r2, #1
 8003e2a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e3a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003e4a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003e4c:	f001 fc36 	bl	80056bc <HAL_RCC_GetPCLK1Freq>
 8003e50:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	4a81      	ldr	r2, [pc, #516]	; (800405c <HAL_I2C_Init+0x274>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d807      	bhi.n	8003e6c <HAL_I2C_Init+0x84>
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	4a80      	ldr	r2, [pc, #512]	; (8004060 <HAL_I2C_Init+0x278>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	bf94      	ite	ls
 8003e64:	2301      	movls	r3, #1
 8003e66:	2300      	movhi	r3, #0
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	e006      	b.n	8003e7a <HAL_I2C_Init+0x92>
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	4a7d      	ldr	r2, [pc, #500]	; (8004064 <HAL_I2C_Init+0x27c>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	bf94      	ite	ls
 8003e74:	2301      	movls	r3, #1
 8003e76:	2300      	movhi	r3, #0
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d001      	beq.n	8003e82 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e0e7      	b.n	8004052 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	4a78      	ldr	r2, [pc, #480]	; (8004068 <HAL_I2C_Init+0x280>)
 8003e86:	fba2 2303 	umull	r2, r3, r2, r3
 8003e8a:	0c9b      	lsrs	r3, r3, #18
 8003e8c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	68ba      	ldr	r2, [r7, #8]
 8003e9e:	430a      	orrs	r2, r1
 8003ea0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	6a1b      	ldr	r3, [r3, #32]
 8003ea8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	4a6a      	ldr	r2, [pc, #424]	; (800405c <HAL_I2C_Init+0x274>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d802      	bhi.n	8003ebc <HAL_I2C_Init+0xd4>
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	3301      	adds	r3, #1
 8003eba:	e009      	b.n	8003ed0 <HAL_I2C_Init+0xe8>
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003ec2:	fb02 f303 	mul.w	r3, r2, r3
 8003ec6:	4a69      	ldr	r2, [pc, #420]	; (800406c <HAL_I2C_Init+0x284>)
 8003ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8003ecc:	099b      	lsrs	r3, r3, #6
 8003ece:	3301      	adds	r3, #1
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	6812      	ldr	r2, [r2, #0]
 8003ed4:	430b      	orrs	r3, r1
 8003ed6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	69db      	ldr	r3, [r3, #28]
 8003ede:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003ee2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	495c      	ldr	r1, [pc, #368]	; (800405c <HAL_I2C_Init+0x274>)
 8003eec:	428b      	cmp	r3, r1
 8003eee:	d819      	bhi.n	8003f24 <HAL_I2C_Init+0x13c>
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	1e59      	subs	r1, r3, #1
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	005b      	lsls	r3, r3, #1
 8003efa:	fbb1 f3f3 	udiv	r3, r1, r3
 8003efe:	1c59      	adds	r1, r3, #1
 8003f00:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003f04:	400b      	ands	r3, r1
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d00a      	beq.n	8003f20 <HAL_I2C_Init+0x138>
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	1e59      	subs	r1, r3, #1
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	005b      	lsls	r3, r3, #1
 8003f14:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f18:	3301      	adds	r3, #1
 8003f1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f1e:	e051      	b.n	8003fc4 <HAL_I2C_Init+0x1dc>
 8003f20:	2304      	movs	r3, #4
 8003f22:	e04f      	b.n	8003fc4 <HAL_I2C_Init+0x1dc>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d111      	bne.n	8003f50 <HAL_I2C_Init+0x168>
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	1e58      	subs	r0, r3, #1
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6859      	ldr	r1, [r3, #4]
 8003f34:	460b      	mov	r3, r1
 8003f36:	005b      	lsls	r3, r3, #1
 8003f38:	440b      	add	r3, r1
 8003f3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f3e:	3301      	adds	r3, #1
 8003f40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	bf0c      	ite	eq
 8003f48:	2301      	moveq	r3, #1
 8003f4a:	2300      	movne	r3, #0
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	e012      	b.n	8003f76 <HAL_I2C_Init+0x18e>
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	1e58      	subs	r0, r3, #1
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6859      	ldr	r1, [r3, #4]
 8003f58:	460b      	mov	r3, r1
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	440b      	add	r3, r1
 8003f5e:	0099      	lsls	r1, r3, #2
 8003f60:	440b      	add	r3, r1
 8003f62:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f66:	3301      	adds	r3, #1
 8003f68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	bf0c      	ite	eq
 8003f70:	2301      	moveq	r3, #1
 8003f72:	2300      	movne	r3, #0
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d001      	beq.n	8003f7e <HAL_I2C_Init+0x196>
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e022      	b.n	8003fc4 <HAL_I2C_Init+0x1dc>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d10e      	bne.n	8003fa4 <HAL_I2C_Init+0x1bc>
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	1e58      	subs	r0, r3, #1
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6859      	ldr	r1, [r3, #4]
 8003f8e:	460b      	mov	r3, r1
 8003f90:	005b      	lsls	r3, r3, #1
 8003f92:	440b      	add	r3, r1
 8003f94:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f98:	3301      	adds	r3, #1
 8003f9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f9e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003fa2:	e00f      	b.n	8003fc4 <HAL_I2C_Init+0x1dc>
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	1e58      	subs	r0, r3, #1
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6859      	ldr	r1, [r3, #4]
 8003fac:	460b      	mov	r3, r1
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	440b      	add	r3, r1
 8003fb2:	0099      	lsls	r1, r3, #2
 8003fb4:	440b      	add	r3, r1
 8003fb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003fba:	3301      	adds	r3, #1
 8003fbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fc0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003fc4:	6879      	ldr	r1, [r7, #4]
 8003fc6:	6809      	ldr	r1, [r1, #0]
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	69da      	ldr	r2, [r3, #28]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6a1b      	ldr	r3, [r3, #32]
 8003fde:	431a      	orrs	r2, r3
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	430a      	orrs	r2, r1
 8003fe6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003ff2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	6911      	ldr	r1, [r2, #16]
 8003ffa:	687a      	ldr	r2, [r7, #4]
 8003ffc:	68d2      	ldr	r2, [r2, #12]
 8003ffe:	4311      	orrs	r1, r2
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	6812      	ldr	r2, [r2, #0]
 8004004:	430b      	orrs	r3, r1
 8004006:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	695a      	ldr	r2, [r3, #20]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	431a      	orrs	r2, r3
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	430a      	orrs	r2, r1
 8004022:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f042 0201 	orr.w	r2, r2, #1
 8004032:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2200      	movs	r2, #0
 8004038:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2220      	movs	r2, #32
 800403e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004050:	2300      	movs	r3, #0
}
 8004052:	4618      	mov	r0, r3
 8004054:	3710      	adds	r7, #16
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	000186a0 	.word	0x000186a0
 8004060:	001e847f 	.word	0x001e847f
 8004064:	003d08ff 	.word	0x003d08ff
 8004068:	431bde83 	.word	0x431bde83
 800406c:	10624dd3 	.word	0x10624dd3

08004070 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b088      	sub	sp, #32
 8004074:	af02      	add	r7, sp, #8
 8004076:	60f8      	str	r0, [r7, #12]
 8004078:	607a      	str	r2, [r7, #4]
 800407a:	461a      	mov	r2, r3
 800407c:	460b      	mov	r3, r1
 800407e:	817b      	strh	r3, [r7, #10]
 8004080:	4613      	mov	r3, r2
 8004082:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004084:	f7fe fda8 	bl	8002bd8 <HAL_GetTick>
 8004088:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004090:	b2db      	uxtb	r3, r3
 8004092:	2b20      	cmp	r3, #32
 8004094:	f040 80e0 	bne.w	8004258 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	9300      	str	r3, [sp, #0]
 800409c:	2319      	movs	r3, #25
 800409e:	2201      	movs	r2, #1
 80040a0:	4970      	ldr	r1, [pc, #448]	; (8004264 <HAL_I2C_Master_Transmit+0x1f4>)
 80040a2:	68f8      	ldr	r0, [r7, #12]
 80040a4:	f000 fdb0 	bl	8004c08 <I2C_WaitOnFlagUntilTimeout>
 80040a8:	4603      	mov	r3, r0
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d001      	beq.n	80040b2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80040ae:	2302      	movs	r3, #2
 80040b0:	e0d3      	b.n	800425a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d101      	bne.n	80040c0 <HAL_I2C_Master_Transmit+0x50>
 80040bc:	2302      	movs	r3, #2
 80040be:	e0cc      	b.n	800425a <HAL_I2C_Master_Transmit+0x1ea>
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 0301 	and.w	r3, r3, #1
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d007      	beq.n	80040e6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f042 0201 	orr.w	r2, r2, #1
 80040e4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040f4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2221      	movs	r2, #33	; 0x21
 80040fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2210      	movs	r2, #16
 8004102:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2200      	movs	r2, #0
 800410a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	893a      	ldrh	r2, [r7, #8]
 8004116:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800411c:	b29a      	uxth	r2, r3
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	4a50      	ldr	r2, [pc, #320]	; (8004268 <HAL_I2C_Master_Transmit+0x1f8>)
 8004126:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004128:	8979      	ldrh	r1, [r7, #10]
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	6a3a      	ldr	r2, [r7, #32]
 800412e:	68f8      	ldr	r0, [r7, #12]
 8004130:	f000 fc40 	bl	80049b4 <I2C_MasterRequestWrite>
 8004134:	4603      	mov	r3, r0
 8004136:	2b00      	cmp	r3, #0
 8004138:	d001      	beq.n	800413e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e08d      	b.n	800425a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800413e:	2300      	movs	r3, #0
 8004140:	613b      	str	r3, [r7, #16]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	695b      	ldr	r3, [r3, #20]
 8004148:	613b      	str	r3, [r7, #16]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	699b      	ldr	r3, [r3, #24]
 8004150:	613b      	str	r3, [r7, #16]
 8004152:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004154:	e066      	b.n	8004224 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004156:	697a      	ldr	r2, [r7, #20]
 8004158:	6a39      	ldr	r1, [r7, #32]
 800415a:	68f8      	ldr	r0, [r7, #12]
 800415c:	f000 fe2a 	bl	8004db4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004160:	4603      	mov	r3, r0
 8004162:	2b00      	cmp	r3, #0
 8004164:	d00d      	beq.n	8004182 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416a:	2b04      	cmp	r3, #4
 800416c:	d107      	bne.n	800417e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800417c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e06b      	b.n	800425a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004186:	781a      	ldrb	r2, [r3, #0]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004192:	1c5a      	adds	r2, r3, #1
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800419c:	b29b      	uxth	r3, r3
 800419e:	3b01      	subs	r3, #1
 80041a0:	b29a      	uxth	r2, r3
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041aa:	3b01      	subs	r3, #1
 80041ac:	b29a      	uxth	r2, r3
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	695b      	ldr	r3, [r3, #20]
 80041b8:	f003 0304 	and.w	r3, r3, #4
 80041bc:	2b04      	cmp	r3, #4
 80041be:	d11b      	bne.n	80041f8 <HAL_I2C_Master_Transmit+0x188>
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d017      	beq.n	80041f8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041cc:	781a      	ldrb	r2, [r3, #0]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d8:	1c5a      	adds	r2, r3, #1
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	3b01      	subs	r3, #1
 80041e6:	b29a      	uxth	r2, r3
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041f0:	3b01      	subs	r3, #1
 80041f2:	b29a      	uxth	r2, r3
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041f8:	697a      	ldr	r2, [r7, #20]
 80041fa:	6a39      	ldr	r1, [r7, #32]
 80041fc:	68f8      	ldr	r0, [r7, #12]
 80041fe:	f000 fe1a 	bl	8004e36 <I2C_WaitOnBTFFlagUntilTimeout>
 8004202:	4603      	mov	r3, r0
 8004204:	2b00      	cmp	r3, #0
 8004206:	d00d      	beq.n	8004224 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800420c:	2b04      	cmp	r3, #4
 800420e:	d107      	bne.n	8004220 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800421e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	e01a      	b.n	800425a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004228:	2b00      	cmp	r3, #0
 800422a:	d194      	bne.n	8004156 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800423a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2220      	movs	r2, #32
 8004240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2200      	movs	r2, #0
 8004248:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2200      	movs	r2, #0
 8004250:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004254:	2300      	movs	r3, #0
 8004256:	e000      	b.n	800425a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004258:	2302      	movs	r3, #2
  }
}
 800425a:	4618      	mov	r0, r3
 800425c:	3718      	adds	r7, #24
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
 8004262:	bf00      	nop
 8004264:	00100002 	.word	0x00100002
 8004268:	ffff0000 	.word	0xffff0000

0800426c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b08a      	sub	sp, #40	; 0x28
 8004270:	af02      	add	r7, sp, #8
 8004272:	60f8      	str	r0, [r7, #12]
 8004274:	607a      	str	r2, [r7, #4]
 8004276:	603b      	str	r3, [r7, #0]
 8004278:	460b      	mov	r3, r1
 800427a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800427c:	f7fe fcac 	bl	8002bd8 <HAL_GetTick>
 8004280:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8004282:	2301      	movs	r3, #1
 8004284:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800428c:	b2db      	uxtb	r3, r3
 800428e:	2b20      	cmp	r3, #32
 8004290:	f040 8111 	bne.w	80044b6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004294:	69fb      	ldr	r3, [r7, #28]
 8004296:	9300      	str	r3, [sp, #0]
 8004298:	2319      	movs	r3, #25
 800429a:	2201      	movs	r2, #1
 800429c:	4988      	ldr	r1, [pc, #544]	; (80044c0 <HAL_I2C_IsDeviceReady+0x254>)
 800429e:	68f8      	ldr	r0, [r7, #12]
 80042a0:	f000 fcb2 	bl	8004c08 <I2C_WaitOnFlagUntilTimeout>
 80042a4:	4603      	mov	r3, r0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d001      	beq.n	80042ae <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80042aa:	2302      	movs	r3, #2
 80042ac:	e104      	b.n	80044b8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d101      	bne.n	80042bc <HAL_I2C_IsDeviceReady+0x50>
 80042b8:	2302      	movs	r3, #2
 80042ba:	e0fd      	b.n	80044b8 <HAL_I2C_IsDeviceReady+0x24c>
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0301 	and.w	r3, r3, #1
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d007      	beq.n	80042e2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f042 0201 	orr.w	r2, r2, #1
 80042e0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042f0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2224      	movs	r2, #36	; 0x24
 80042f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2200      	movs	r2, #0
 80042fe:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	4a70      	ldr	r2, [pc, #448]	; (80044c4 <HAL_I2C_IsDeviceReady+0x258>)
 8004304:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004314:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	9300      	str	r3, [sp, #0]
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	2200      	movs	r2, #0
 800431e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004322:	68f8      	ldr	r0, [r7, #12]
 8004324:	f000 fc70 	bl	8004c08 <I2C_WaitOnFlagUntilTimeout>
 8004328:	4603      	mov	r3, r0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d00d      	beq.n	800434a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004338:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800433c:	d103      	bne.n	8004346 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004344:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e0b6      	b.n	80044b8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800434a:	897b      	ldrh	r3, [r7, #10]
 800434c:	b2db      	uxtb	r3, r3
 800434e:	461a      	mov	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004358:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800435a:	f7fe fc3d 	bl	8002bd8 <HAL_GetTick>
 800435e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	695b      	ldr	r3, [r3, #20]
 8004366:	f003 0302 	and.w	r3, r3, #2
 800436a:	2b02      	cmp	r3, #2
 800436c:	bf0c      	ite	eq
 800436e:	2301      	moveq	r3, #1
 8004370:	2300      	movne	r3, #0
 8004372:	b2db      	uxtb	r3, r3
 8004374:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	695b      	ldr	r3, [r3, #20]
 800437c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004380:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004384:	bf0c      	ite	eq
 8004386:	2301      	moveq	r3, #1
 8004388:	2300      	movne	r3, #0
 800438a:	b2db      	uxtb	r3, r3
 800438c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800438e:	e025      	b.n	80043dc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004390:	f7fe fc22 	bl	8002bd8 <HAL_GetTick>
 8004394:	4602      	mov	r2, r0
 8004396:	69fb      	ldr	r3, [r7, #28]
 8004398:	1ad3      	subs	r3, r2, r3
 800439a:	683a      	ldr	r2, [r7, #0]
 800439c:	429a      	cmp	r2, r3
 800439e:	d302      	bcc.n	80043a6 <HAL_I2C_IsDeviceReady+0x13a>
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d103      	bne.n	80043ae <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	22a0      	movs	r2, #160	; 0xa0
 80043aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	695b      	ldr	r3, [r3, #20]
 80043b4:	f003 0302 	and.w	r3, r3, #2
 80043b8:	2b02      	cmp	r3, #2
 80043ba:	bf0c      	ite	eq
 80043bc:	2301      	moveq	r3, #1
 80043be:	2300      	movne	r3, #0
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	695b      	ldr	r3, [r3, #20]
 80043ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043d2:	bf0c      	ite	eq
 80043d4:	2301      	moveq	r3, #1
 80043d6:	2300      	movne	r3, #0
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	2ba0      	cmp	r3, #160	; 0xa0
 80043e6:	d005      	beq.n	80043f4 <HAL_I2C_IsDeviceReady+0x188>
 80043e8:	7dfb      	ldrb	r3, [r7, #23]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d102      	bne.n	80043f4 <HAL_I2C_IsDeviceReady+0x188>
 80043ee:	7dbb      	ldrb	r3, [r7, #22]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d0cd      	beq.n	8004390 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2220      	movs	r2, #32
 80043f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	695b      	ldr	r3, [r3, #20]
 8004402:	f003 0302 	and.w	r3, r3, #2
 8004406:	2b02      	cmp	r3, #2
 8004408:	d129      	bne.n	800445e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004418:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800441a:	2300      	movs	r3, #0
 800441c:	613b      	str	r3, [r7, #16]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	695b      	ldr	r3, [r3, #20]
 8004424:	613b      	str	r3, [r7, #16]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	699b      	ldr	r3, [r3, #24]
 800442c:	613b      	str	r3, [r7, #16]
 800442e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	9300      	str	r3, [sp, #0]
 8004434:	2319      	movs	r3, #25
 8004436:	2201      	movs	r2, #1
 8004438:	4921      	ldr	r1, [pc, #132]	; (80044c0 <HAL_I2C_IsDeviceReady+0x254>)
 800443a:	68f8      	ldr	r0, [r7, #12]
 800443c:	f000 fbe4 	bl	8004c08 <I2C_WaitOnFlagUntilTimeout>
 8004440:	4603      	mov	r3, r0
 8004442:	2b00      	cmp	r3, #0
 8004444:	d001      	beq.n	800444a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e036      	b.n	80044b8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2220      	movs	r2, #32
 800444e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2200      	movs	r2, #0
 8004456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800445a:	2300      	movs	r3, #0
 800445c:	e02c      	b.n	80044b8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800446c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004476:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	9300      	str	r3, [sp, #0]
 800447c:	2319      	movs	r3, #25
 800447e:	2201      	movs	r2, #1
 8004480:	490f      	ldr	r1, [pc, #60]	; (80044c0 <HAL_I2C_IsDeviceReady+0x254>)
 8004482:	68f8      	ldr	r0, [r7, #12]
 8004484:	f000 fbc0 	bl	8004c08 <I2C_WaitOnFlagUntilTimeout>
 8004488:	4603      	mov	r3, r0
 800448a:	2b00      	cmp	r3, #0
 800448c:	d001      	beq.n	8004492 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e012      	b.n	80044b8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004492:	69bb      	ldr	r3, [r7, #24]
 8004494:	3301      	adds	r3, #1
 8004496:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004498:	69ba      	ldr	r2, [r7, #24]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	429a      	cmp	r2, r3
 800449e:	f4ff af32 	bcc.w	8004306 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2220      	movs	r2, #32
 80044a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2200      	movs	r2, #0
 80044ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e000      	b.n	80044b8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80044b6:	2302      	movs	r3, #2
  }
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	3720      	adds	r7, #32
 80044bc:	46bd      	mov	sp, r7
 80044be:	bd80      	pop	{r7, pc}
 80044c0:	00100002 	.word	0x00100002
 80044c4:	ffff0000 	.word	0xffff0000

080044c8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b08a      	sub	sp, #40	; 0x28
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	695b      	ldr	r3, [r3, #20]
 80044d6:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80044e0:	2300      	movs	r3, #0
 80044e2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044ea:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80044ec:	6a3b      	ldr	r3, [r7, #32]
 80044ee:	0a1b      	lsrs	r3, r3, #8
 80044f0:	f003 0301 	and.w	r3, r3, #1
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d016      	beq.n	8004526 <HAL_I2C_ER_IRQHandler+0x5e>
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	0a1b      	lsrs	r3, r3, #8
 80044fc:	f003 0301 	and.w	r3, r3, #1
 8004500:	2b00      	cmp	r3, #0
 8004502:	d010      	beq.n	8004526 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004506:	f043 0301 	orr.w	r3, r3, #1
 800450a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004514:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004524:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004526:	6a3b      	ldr	r3, [r7, #32]
 8004528:	0a5b      	lsrs	r3, r3, #9
 800452a:	f003 0301 	and.w	r3, r3, #1
 800452e:	2b00      	cmp	r3, #0
 8004530:	d00e      	beq.n	8004550 <HAL_I2C_ER_IRQHandler+0x88>
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	0a1b      	lsrs	r3, r3, #8
 8004536:	f003 0301 	and.w	r3, r3, #1
 800453a:	2b00      	cmp	r3, #0
 800453c:	d008      	beq.n	8004550 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800453e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004540:	f043 0302 	orr.w	r3, r3, #2
 8004544:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800454e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004550:	6a3b      	ldr	r3, [r7, #32]
 8004552:	0a9b      	lsrs	r3, r3, #10
 8004554:	f003 0301 	and.w	r3, r3, #1
 8004558:	2b00      	cmp	r3, #0
 800455a:	d03f      	beq.n	80045dc <HAL_I2C_ER_IRQHandler+0x114>
 800455c:	69fb      	ldr	r3, [r7, #28]
 800455e:	0a1b      	lsrs	r3, r3, #8
 8004560:	f003 0301 	and.w	r3, r3, #1
 8004564:	2b00      	cmp	r3, #0
 8004566:	d039      	beq.n	80045dc <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8004568:	7efb      	ldrb	r3, [r7, #27]
 800456a:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004570:	b29b      	uxth	r3, r3
 8004572:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800457a:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004580:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004582:	7ebb      	ldrb	r3, [r7, #26]
 8004584:	2b20      	cmp	r3, #32
 8004586:	d112      	bne.n	80045ae <HAL_I2C_ER_IRQHandler+0xe6>
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d10f      	bne.n	80045ae <HAL_I2C_ER_IRQHandler+0xe6>
 800458e:	7cfb      	ldrb	r3, [r7, #19]
 8004590:	2b21      	cmp	r3, #33	; 0x21
 8004592:	d008      	beq.n	80045a6 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004594:	7cfb      	ldrb	r3, [r7, #19]
 8004596:	2b29      	cmp	r3, #41	; 0x29
 8004598:	d005      	beq.n	80045a6 <HAL_I2C_ER_IRQHandler+0xde>
 800459a:	7cfb      	ldrb	r3, [r7, #19]
 800459c:	2b28      	cmp	r3, #40	; 0x28
 800459e:	d106      	bne.n	80045ae <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2b21      	cmp	r3, #33	; 0x21
 80045a4:	d103      	bne.n	80045ae <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f000 f862 	bl	8004670 <I2C_Slave_AF>
 80045ac:	e016      	b.n	80045dc <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80045b6:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80045b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ba:	f043 0304 	orr.w	r3, r3, #4
 80045be:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80045c0:	7efb      	ldrb	r3, [r7, #27]
 80045c2:	2b10      	cmp	r3, #16
 80045c4:	d002      	beq.n	80045cc <HAL_I2C_ER_IRQHandler+0x104>
 80045c6:	7efb      	ldrb	r3, [r7, #27]
 80045c8:	2b40      	cmp	r3, #64	; 0x40
 80045ca:	d107      	bne.n	80045dc <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045da:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80045dc:	6a3b      	ldr	r3, [r7, #32]
 80045de:	0adb      	lsrs	r3, r3, #11
 80045e0:	f003 0301 	and.w	r3, r3, #1
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d00e      	beq.n	8004606 <HAL_I2C_ER_IRQHandler+0x13e>
 80045e8:	69fb      	ldr	r3, [r7, #28]
 80045ea:	0a1b      	lsrs	r3, r3, #8
 80045ec:	f003 0301 	and.w	r3, r3, #1
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d008      	beq.n	8004606 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80045f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f6:	f043 0308 	orr.w	r3, r3, #8
 80045fa:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8004604:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004608:	2b00      	cmp	r3, #0
 800460a:	d008      	beq.n	800461e <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004612:	431a      	orrs	r2, r3
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f000 f899 	bl	8004750 <I2C_ITError>
  }
}
 800461e:	bf00      	nop
 8004620:	3728      	adds	r7, #40	; 0x28
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}

08004626 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004626:	b480      	push	{r7}
 8004628:	b083      	sub	sp, #12
 800462a:	af00      	add	r7, sp, #0
 800462c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800462e:	bf00      	nop
 8004630:	370c      	adds	r7, #12
 8004632:	46bd      	mov	sp, r7
 8004634:	bc80      	pop	{r7}
 8004636:	4770      	bx	lr

08004638 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004638:	b480      	push	{r7}
 800463a:	b083      	sub	sp, #12
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004640:	bf00      	nop
 8004642:	370c      	adds	r7, #12
 8004644:	46bd      	mov	sp, r7
 8004646:	bc80      	pop	{r7}
 8004648:	4770      	bx	lr

0800464a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800464a:	b480      	push	{r7}
 800464c:	b083      	sub	sp, #12
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004652:	bf00      	nop
 8004654:	370c      	adds	r7, #12
 8004656:	46bd      	mov	sp, r7
 8004658:	bc80      	pop	{r7}
 800465a:	4770      	bx	lr

0800465c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800465c:	b480      	push	{r7}
 800465e:	b083      	sub	sp, #12
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004664:	bf00      	nop
 8004666:	370c      	adds	r7, #12
 8004668:	46bd      	mov	sp, r7
 800466a:	bc80      	pop	{r7}
 800466c:	4770      	bx	lr
	...

08004670 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800467e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004684:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	2b08      	cmp	r3, #8
 800468a:	d002      	beq.n	8004692 <I2C_Slave_AF+0x22>
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	2b20      	cmp	r3, #32
 8004690:	d129      	bne.n	80046e6 <I2C_Slave_AF+0x76>
 8004692:	7bfb      	ldrb	r3, [r7, #15]
 8004694:	2b28      	cmp	r3, #40	; 0x28
 8004696:	d126      	bne.n	80046e6 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4a2c      	ldr	r2, [pc, #176]	; (800474c <I2C_Slave_AF+0xdc>)
 800469c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	685a      	ldr	r2, [r3, #4]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80046ac:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80046b6:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046c6:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2200      	movs	r2, #0
 80046cc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2220      	movs	r2, #32
 80046d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2200      	movs	r2, #0
 80046da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f7ff ffaa 	bl	8004638 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80046e4:	e02e      	b.n	8004744 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80046e6:	7bfb      	ldrb	r3, [r7, #15]
 80046e8:	2b21      	cmp	r3, #33	; 0x21
 80046ea:	d126      	bne.n	800473a <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a17      	ldr	r2, [pc, #92]	; (800474c <I2C_Slave_AF+0xdc>)
 80046f0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2221      	movs	r2, #33	; 0x21
 80046f6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2220      	movs	r2, #32
 80046fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	685a      	ldr	r2, [r3, #4]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004716:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004720:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004730:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f7ff ff77 	bl	8004626 <HAL_I2C_SlaveTxCpltCallback>
}
 8004738:	e004      	b.n	8004744 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004742:	615a      	str	r2, [r3, #20]
}
 8004744:	bf00      	nop
 8004746:	3710      	adds	r7, #16
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	ffff0000 	.word	0xffff0000

08004750 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b084      	sub	sp, #16
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800475e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004766:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004768:	7bbb      	ldrb	r3, [r7, #14]
 800476a:	2b10      	cmp	r3, #16
 800476c:	d002      	beq.n	8004774 <I2C_ITError+0x24>
 800476e:	7bbb      	ldrb	r3, [r7, #14]
 8004770:	2b40      	cmp	r3, #64	; 0x40
 8004772:	d10a      	bne.n	800478a <I2C_ITError+0x3a>
 8004774:	7bfb      	ldrb	r3, [r7, #15]
 8004776:	2b22      	cmp	r3, #34	; 0x22
 8004778:	d107      	bne.n	800478a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004788:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800478a:	7bfb      	ldrb	r3, [r7, #15]
 800478c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004790:	2b28      	cmp	r3, #40	; 0x28
 8004792:	d107      	bne.n	80047a4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2228      	movs	r2, #40	; 0x28
 800479e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80047a2:	e015      	b.n	80047d0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047b2:	d00a      	beq.n	80047ca <I2C_ITError+0x7a>
 80047b4:	7bfb      	ldrb	r3, [r7, #15]
 80047b6:	2b60      	cmp	r3, #96	; 0x60
 80047b8:	d007      	beq.n	80047ca <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2220      	movs	r2, #32
 80047be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047de:	d161      	bne.n	80048a4 <I2C_ITError+0x154>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	685a      	ldr	r2, [r3, #4]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047ee:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047f4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d020      	beq.n	800483e <I2C_ITError+0xee>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004800:	4a6a      	ldr	r2, [pc, #424]	; (80049ac <I2C_ITError+0x25c>)
 8004802:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004808:	4618      	mov	r0, r3
 800480a:	f7fe ffa7 	bl	800375c <HAL_DMA_Abort_IT>
 800480e:	4603      	mov	r3, r0
 8004810:	2b00      	cmp	r3, #0
 8004812:	f000 8089 	beq.w	8004928 <I2C_ITError+0x1d8>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f022 0201 	bic.w	r2, r2, #1
 8004824:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2220      	movs	r2, #32
 800482a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004832:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004838:	4610      	mov	r0, r2
 800483a:	4798      	blx	r3
 800483c:	e074      	b.n	8004928 <I2C_ITError+0x1d8>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004842:	4a5a      	ldr	r2, [pc, #360]	; (80049ac <I2C_ITError+0x25c>)
 8004844:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800484a:	4618      	mov	r0, r3
 800484c:	f7fe ff86 	bl	800375c <HAL_DMA_Abort_IT>
 8004850:	4603      	mov	r3, r0
 8004852:	2b00      	cmp	r3, #0
 8004854:	d068      	beq.n	8004928 <I2C_ITError+0x1d8>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	695b      	ldr	r3, [r3, #20]
 800485c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004860:	2b40      	cmp	r3, #64	; 0x40
 8004862:	d10b      	bne.n	800487c <I2C_ITError+0x12c>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	691a      	ldr	r2, [r3, #16]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800486e:	b2d2      	uxtb	r2, r2
 8004870:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004876:	1c5a      	adds	r2, r3, #1
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f022 0201 	bic.w	r2, r2, #1
 800488a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2220      	movs	r2, #32
 8004890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004898:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800489e:	4610      	mov	r0, r2
 80048a0:	4798      	blx	r3
 80048a2:	e041      	b.n	8004928 <I2C_ITError+0x1d8>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	2b60      	cmp	r3, #96	; 0x60
 80048ae:	d125      	bne.n	80048fc <I2C_ITError+0x1ac>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2220      	movs	r2, #32
 80048b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	695b      	ldr	r3, [r3, #20]
 80048c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048c8:	2b40      	cmp	r3, #64	; 0x40
 80048ca:	d10b      	bne.n	80048e4 <I2C_ITError+0x194>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	691a      	ldr	r2, [r3, #16]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d6:	b2d2      	uxtb	r2, r2
 80048d8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048de:	1c5a      	adds	r2, r3, #1
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f022 0201 	bic.w	r2, r2, #1
 80048f2:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80048f4:	6878      	ldr	r0, [r7, #4]
 80048f6:	f7ff feb1 	bl	800465c <HAL_I2C_AbortCpltCallback>
 80048fa:	e015      	b.n	8004928 <I2C_ITError+0x1d8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	695b      	ldr	r3, [r3, #20]
 8004902:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004906:	2b40      	cmp	r3, #64	; 0x40
 8004908:	d10b      	bne.n	8004922 <I2C_ITError+0x1d2>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	691a      	ldr	r2, [r3, #16]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004914:	b2d2      	uxtb	r2, r2
 8004916:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800491c:	1c5a      	adds	r2, r3, #1
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f7ff fe91 	bl	800464a <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800492c:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	f003 0301 	and.w	r3, r3, #1
 8004934:	2b00      	cmp	r3, #0
 8004936:	d10e      	bne.n	8004956 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800493e:	2b00      	cmp	r3, #0
 8004940:	d109      	bne.n	8004956 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004948:	2b00      	cmp	r3, #0
 800494a:	d104      	bne.n	8004956 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004952:	2b00      	cmp	r3, #0
 8004954:	d007      	beq.n	8004966 <I2C_ITError+0x216>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	685a      	ldr	r2, [r3, #4]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004964:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800496c:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004972:	f003 0304 	and.w	r3, r3, #4
 8004976:	2b04      	cmp	r3, #4
 8004978:	d113      	bne.n	80049a2 <I2C_ITError+0x252>
 800497a:	7bfb      	ldrb	r3, [r7, #15]
 800497c:	2b28      	cmp	r3, #40	; 0x28
 800497e:	d110      	bne.n	80049a2 <I2C_ITError+0x252>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	4a0b      	ldr	r2, [pc, #44]	; (80049b0 <I2C_ITError+0x260>)
 8004984:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2220      	movs	r2, #32
 8004990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2200      	movs	r2, #0
 8004998:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800499c:	6878      	ldr	r0, [r7, #4]
 800499e:	f7ff fe4b 	bl	8004638 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80049a2:	bf00      	nop
 80049a4:	3710      	adds	r7, #16
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	bf00      	nop
 80049ac:	08004ab9 	.word	0x08004ab9
 80049b0:	ffff0000 	.word	0xffff0000

080049b4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b088      	sub	sp, #32
 80049b8:	af02      	add	r7, sp, #8
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	607a      	str	r2, [r7, #4]
 80049be:	603b      	str	r3, [r7, #0]
 80049c0:	460b      	mov	r3, r1
 80049c2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049c8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	2b08      	cmp	r3, #8
 80049ce:	d006      	beq.n	80049de <I2C_MasterRequestWrite+0x2a>
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	d003      	beq.n	80049de <I2C_MasterRequestWrite+0x2a>
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80049dc:	d108      	bne.n	80049f0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80049ec:	601a      	str	r2, [r3, #0]
 80049ee:	e00b      	b.n	8004a08 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f4:	2b12      	cmp	r3, #18
 80049f6:	d107      	bne.n	8004a08 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a06:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	9300      	str	r3, [sp, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004a14:	68f8      	ldr	r0, [r7, #12]
 8004a16:	f000 f8f7 	bl	8004c08 <I2C_WaitOnFlagUntilTimeout>
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d00d      	beq.n	8004a3c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a2e:	d103      	bne.n	8004a38 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a36:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	e035      	b.n	8004aa8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	691b      	ldr	r3, [r3, #16]
 8004a40:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004a44:	d108      	bne.n	8004a58 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004a46:	897b      	ldrh	r3, [r7, #10]
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004a54:	611a      	str	r2, [r3, #16]
 8004a56:	e01b      	b.n	8004a90 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004a58:	897b      	ldrh	r3, [r7, #10]
 8004a5a:	11db      	asrs	r3, r3, #7
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	f003 0306 	and.w	r3, r3, #6
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	f063 030f 	orn	r3, r3, #15
 8004a68:	b2da      	uxtb	r2, r3
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	687a      	ldr	r2, [r7, #4]
 8004a74:	490e      	ldr	r1, [pc, #56]	; (8004ab0 <I2C_MasterRequestWrite+0xfc>)
 8004a76:	68f8      	ldr	r0, [r7, #12]
 8004a78:	f000 f91d 	bl	8004cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d001      	beq.n	8004a86 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e010      	b.n	8004aa8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004a86:	897b      	ldrh	r3, [r7, #10]
 8004a88:	b2da      	uxtb	r2, r3
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	687a      	ldr	r2, [r7, #4]
 8004a94:	4907      	ldr	r1, [pc, #28]	; (8004ab4 <I2C_MasterRequestWrite+0x100>)
 8004a96:	68f8      	ldr	r0, [r7, #12]
 8004a98:	f000 f90d 	bl	8004cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d001      	beq.n	8004aa6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e000      	b.n	8004aa8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004aa6:	2300      	movs	r3, #0
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3718      	adds	r7, #24
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}
 8004ab0:	00010008 	.word	0x00010008
 8004ab4:	00010002 	.word	0x00010002

08004ab8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b086      	sub	sp, #24
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ad0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004ad2:	4b4b      	ldr	r3, [pc, #300]	; (8004c00 <I2C_DMAAbort+0x148>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	08db      	lsrs	r3, r3, #3
 8004ad8:	4a4a      	ldr	r2, [pc, #296]	; (8004c04 <I2C_DMAAbort+0x14c>)
 8004ada:	fba2 2303 	umull	r2, r3, r2, r3
 8004ade:	0a1a      	lsrs	r2, r3, #8
 8004ae0:	4613      	mov	r3, r2
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	4413      	add	r3, r2
 8004ae6:	00da      	lsls	r2, r3, #3
 8004ae8:	1ad3      	subs	r3, r2, r3
 8004aea:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d106      	bne.n	8004b00 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af6:	f043 0220 	orr.w	r2, r3, #32
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8004afe:	e00a      	b.n	8004b16 <I2C_DMAAbort+0x5e>
    }
    count--;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	3b01      	subs	r3, #1
 8004b04:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b14:	d0ea      	beq.n	8004aec <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d003      	beq.n	8004b26 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b22:	2200      	movs	r2, #0
 8004b24:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d003      	beq.n	8004b36 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b32:	2200      	movs	r2, #0
 8004b34:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b44:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d003      	beq.n	8004b5c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b58:	2200      	movs	r2, #0
 8004b5a:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d003      	beq.n	8004b6c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b68:	2200      	movs	r2, #0
 8004b6a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f022 0201 	bic.w	r2, r2, #1
 8004b7a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	2b60      	cmp	r3, #96	; 0x60
 8004b86:	d10e      	bne.n	8004ba6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	2220      	movs	r2, #32
 8004b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	2200      	movs	r2, #0
 8004b94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004b9e:	6978      	ldr	r0, [r7, #20]
 8004ba0:	f7ff fd5c 	bl	800465c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004ba4:	e027      	b.n	8004bf6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004ba6:	7cfb      	ldrb	r3, [r7, #19]
 8004ba8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004bac:	2b28      	cmp	r3, #40	; 0x28
 8004bae:	d117      	bne.n	8004be0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f042 0201 	orr.w	r2, r2, #1
 8004bbe:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004bce:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	2228      	movs	r2, #40	; 0x28
 8004bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004bde:	e007      	b.n	8004bf0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	2220      	movs	r2, #32
 8004be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004bf0:	6978      	ldr	r0, [r7, #20]
 8004bf2:	f7ff fd2a 	bl	800464a <HAL_I2C_ErrorCallback>
}
 8004bf6:	bf00      	nop
 8004bf8:	3718      	adds	r7, #24
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
 8004bfe:	bf00      	nop
 8004c00:	20000010 	.word	0x20000010
 8004c04:	14f8b589 	.word	0x14f8b589

08004c08 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	60f8      	str	r0, [r7, #12]
 8004c10:	60b9      	str	r1, [r7, #8]
 8004c12:	603b      	str	r3, [r7, #0]
 8004c14:	4613      	mov	r3, r2
 8004c16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c18:	e025      	b.n	8004c66 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c20:	d021      	beq.n	8004c66 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c22:	f7fd ffd9 	bl	8002bd8 <HAL_GetTick>
 8004c26:	4602      	mov	r2, r0
 8004c28:	69bb      	ldr	r3, [r7, #24]
 8004c2a:	1ad3      	subs	r3, r2, r3
 8004c2c:	683a      	ldr	r2, [r7, #0]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d302      	bcc.n	8004c38 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d116      	bne.n	8004c66 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2220      	movs	r2, #32
 8004c42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c52:	f043 0220 	orr.w	r2, r3, #32
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e023      	b.n	8004cae <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	0c1b      	lsrs	r3, r3, #16
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d10d      	bne.n	8004c8c <I2C_WaitOnFlagUntilTimeout+0x84>
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	695b      	ldr	r3, [r3, #20]
 8004c76:	43da      	mvns	r2, r3
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	b29b      	uxth	r3, r3
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	bf0c      	ite	eq
 8004c82:	2301      	moveq	r3, #1
 8004c84:	2300      	movne	r3, #0
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	461a      	mov	r2, r3
 8004c8a:	e00c      	b.n	8004ca6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	699b      	ldr	r3, [r3, #24]
 8004c92:	43da      	mvns	r2, r3
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	4013      	ands	r3, r2
 8004c98:	b29b      	uxth	r3, r3
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	bf0c      	ite	eq
 8004c9e:	2301      	moveq	r3, #1
 8004ca0:	2300      	movne	r3, #0
 8004ca2:	b2db      	uxtb	r3, r3
 8004ca4:	461a      	mov	r2, r3
 8004ca6:	79fb      	ldrb	r3, [r7, #7]
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d0b6      	beq.n	8004c1a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004cac:	2300      	movs	r3, #0
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3710      	adds	r7, #16
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}

08004cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004cb6:	b580      	push	{r7, lr}
 8004cb8:	b084      	sub	sp, #16
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	60f8      	str	r0, [r7, #12]
 8004cbe:	60b9      	str	r1, [r7, #8]
 8004cc0:	607a      	str	r2, [r7, #4]
 8004cc2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004cc4:	e051      	b.n	8004d6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	695b      	ldr	r3, [r3, #20]
 8004ccc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004cd4:	d123      	bne.n	8004d1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ce4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004cee:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2220      	movs	r2, #32
 8004cfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d0a:	f043 0204 	orr.w	r2, r3, #4
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e046      	b.n	8004dac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d24:	d021      	beq.n	8004d6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d26:	f7fd ff57 	bl	8002bd8 <HAL_GetTick>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	687a      	ldr	r2, [r7, #4]
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d302      	bcc.n	8004d3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d116      	bne.n	8004d6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2220      	movs	r2, #32
 8004d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d56:	f043 0220 	orr.w	r2, r3, #32
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2200      	movs	r2, #0
 8004d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	e020      	b.n	8004dac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	0c1b      	lsrs	r3, r3, #16
 8004d6e:	b2db      	uxtb	r3, r3
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d10c      	bne.n	8004d8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	695b      	ldr	r3, [r3, #20]
 8004d7a:	43da      	mvns	r2, r3
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	4013      	ands	r3, r2
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	bf14      	ite	ne
 8004d86:	2301      	movne	r3, #1
 8004d88:	2300      	moveq	r3, #0
 8004d8a:	b2db      	uxtb	r3, r3
 8004d8c:	e00b      	b.n	8004da6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	699b      	ldr	r3, [r3, #24]
 8004d94:	43da      	mvns	r2, r3
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	4013      	ands	r3, r2
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	bf14      	ite	ne
 8004da0:	2301      	movne	r3, #1
 8004da2:	2300      	moveq	r3, #0
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d18d      	bne.n	8004cc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004daa:	2300      	movs	r3, #0
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	3710      	adds	r7, #16
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}

08004db4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b084      	sub	sp, #16
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004dc0:	e02d      	b.n	8004e1e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004dc2:	68f8      	ldr	r0, [r7, #12]
 8004dc4:	f000 f878 	bl	8004eb8 <I2C_IsAcknowledgeFailed>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d001      	beq.n	8004dd2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e02d      	b.n	8004e2e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dd8:	d021      	beq.n	8004e1e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dda:	f7fd fefd 	bl	8002bd8 <HAL_GetTick>
 8004dde:	4602      	mov	r2, r0
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	68ba      	ldr	r2, [r7, #8]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d302      	bcc.n	8004df0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d116      	bne.n	8004e1e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2200      	movs	r2, #0
 8004df4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2220      	movs	r2, #32
 8004dfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2200      	movs	r2, #0
 8004e02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0a:	f043 0220 	orr.w	r2, r3, #32
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2200      	movs	r2, #0
 8004e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e007      	b.n	8004e2e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	695b      	ldr	r3, [r3, #20]
 8004e24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e28:	2b80      	cmp	r3, #128	; 0x80
 8004e2a:	d1ca      	bne.n	8004dc2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e2c:	2300      	movs	r3, #0
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3710      	adds	r7, #16
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}

08004e36 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e36:	b580      	push	{r7, lr}
 8004e38:	b084      	sub	sp, #16
 8004e3a:	af00      	add	r7, sp, #0
 8004e3c:	60f8      	str	r0, [r7, #12]
 8004e3e:	60b9      	str	r1, [r7, #8]
 8004e40:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004e42:	e02d      	b.n	8004ea0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004e44:	68f8      	ldr	r0, [r7, #12]
 8004e46:	f000 f837 	bl	8004eb8 <I2C_IsAcknowledgeFailed>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d001      	beq.n	8004e54 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	e02d      	b.n	8004eb0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e5a:	d021      	beq.n	8004ea0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e5c:	f7fd febc 	bl	8002bd8 <HAL_GetTick>
 8004e60:	4602      	mov	r2, r0
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	1ad3      	subs	r3, r2, r3
 8004e66:	68ba      	ldr	r2, [r7, #8]
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d302      	bcc.n	8004e72 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d116      	bne.n	8004ea0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2200      	movs	r2, #0
 8004e76:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2220      	movs	r2, #32
 8004e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2200      	movs	r2, #0
 8004e84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e8c:	f043 0220 	orr.w	r2, r3, #32
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e007      	b.n	8004eb0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	695b      	ldr	r3, [r3, #20]
 8004ea6:	f003 0304 	and.w	r3, r3, #4
 8004eaa:	2b04      	cmp	r3, #4
 8004eac:	d1ca      	bne.n	8004e44 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3710      	adds	r7, #16
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}

08004eb8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b083      	sub	sp, #12
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	695b      	ldr	r3, [r3, #20]
 8004ec6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004eca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ece:	d11b      	bne.n	8004f08 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004ed8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2220      	movs	r2, #32
 8004ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2200      	movs	r2, #0
 8004eec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef4:	f043 0204 	orr.w	r2, r3, #4
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e000      	b.n	8004f0a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004f08:	2300      	movs	r3, #0
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	370c      	adds	r7, #12
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bc80      	pop	{r7}
 8004f12:	4770      	bx	lr

08004f14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b086      	sub	sp, #24
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d101      	bne.n	8004f26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e26c      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 0301 	and.w	r3, r3, #1
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	f000 8087 	beq.w	8005042 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f34:	4b92      	ldr	r3, [pc, #584]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	f003 030c 	and.w	r3, r3, #12
 8004f3c:	2b04      	cmp	r3, #4
 8004f3e:	d00c      	beq.n	8004f5a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004f40:	4b8f      	ldr	r3, [pc, #572]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	f003 030c 	and.w	r3, r3, #12
 8004f48:	2b08      	cmp	r3, #8
 8004f4a:	d112      	bne.n	8004f72 <HAL_RCC_OscConfig+0x5e>
 8004f4c:	4b8c      	ldr	r3, [pc, #560]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f58:	d10b      	bne.n	8004f72 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f5a:	4b89      	ldr	r3, [pc, #548]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d06c      	beq.n	8005040 <HAL_RCC_OscConfig+0x12c>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d168      	bne.n	8005040 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e246      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f7a:	d106      	bne.n	8004f8a <HAL_RCC_OscConfig+0x76>
 8004f7c:	4b80      	ldr	r3, [pc, #512]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a7f      	ldr	r2, [pc, #508]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f86:	6013      	str	r3, [r2, #0]
 8004f88:	e02e      	b.n	8004fe8 <HAL_RCC_OscConfig+0xd4>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d10c      	bne.n	8004fac <HAL_RCC_OscConfig+0x98>
 8004f92:	4b7b      	ldr	r3, [pc, #492]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a7a      	ldr	r2, [pc, #488]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f9c:	6013      	str	r3, [r2, #0]
 8004f9e:	4b78      	ldr	r3, [pc, #480]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a77      	ldr	r2, [pc, #476]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fa4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004fa8:	6013      	str	r3, [r2, #0]
 8004faa:	e01d      	b.n	8004fe8 <HAL_RCC_OscConfig+0xd4>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004fb4:	d10c      	bne.n	8004fd0 <HAL_RCC_OscConfig+0xbc>
 8004fb6:	4b72      	ldr	r3, [pc, #456]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a71      	ldr	r2, [pc, #452]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004fc0:	6013      	str	r3, [r2, #0]
 8004fc2:	4b6f      	ldr	r3, [pc, #444]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a6e      	ldr	r2, [pc, #440]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fcc:	6013      	str	r3, [r2, #0]
 8004fce:	e00b      	b.n	8004fe8 <HAL_RCC_OscConfig+0xd4>
 8004fd0:	4b6b      	ldr	r3, [pc, #428]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a6a      	ldr	r2, [pc, #424]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fda:	6013      	str	r3, [r2, #0]
 8004fdc:	4b68      	ldr	r3, [pc, #416]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a67      	ldr	r2, [pc, #412]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fe2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004fe6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d013      	beq.n	8005018 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ff0:	f7fd fdf2 	bl	8002bd8 <HAL_GetTick>
 8004ff4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ff6:	e008      	b.n	800500a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ff8:	f7fd fdee 	bl	8002bd8 <HAL_GetTick>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	1ad3      	subs	r3, r2, r3
 8005002:	2b64      	cmp	r3, #100	; 0x64
 8005004:	d901      	bls.n	800500a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e1fa      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800500a:	4b5d      	ldr	r3, [pc, #372]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005012:	2b00      	cmp	r3, #0
 8005014:	d0f0      	beq.n	8004ff8 <HAL_RCC_OscConfig+0xe4>
 8005016:	e014      	b.n	8005042 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005018:	f7fd fdde 	bl	8002bd8 <HAL_GetTick>
 800501c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800501e:	e008      	b.n	8005032 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005020:	f7fd fdda 	bl	8002bd8 <HAL_GetTick>
 8005024:	4602      	mov	r2, r0
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	1ad3      	subs	r3, r2, r3
 800502a:	2b64      	cmp	r3, #100	; 0x64
 800502c:	d901      	bls.n	8005032 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800502e:	2303      	movs	r3, #3
 8005030:	e1e6      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005032:	4b53      	ldr	r3, [pc, #332]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800503a:	2b00      	cmp	r3, #0
 800503c:	d1f0      	bne.n	8005020 <HAL_RCC_OscConfig+0x10c>
 800503e:	e000      	b.n	8005042 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005040:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0302 	and.w	r3, r3, #2
 800504a:	2b00      	cmp	r3, #0
 800504c:	d063      	beq.n	8005116 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800504e:	4b4c      	ldr	r3, [pc, #304]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	f003 030c 	and.w	r3, r3, #12
 8005056:	2b00      	cmp	r3, #0
 8005058:	d00b      	beq.n	8005072 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800505a:	4b49      	ldr	r3, [pc, #292]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	f003 030c 	and.w	r3, r3, #12
 8005062:	2b08      	cmp	r3, #8
 8005064:	d11c      	bne.n	80050a0 <HAL_RCC_OscConfig+0x18c>
 8005066:	4b46      	ldr	r3, [pc, #280]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d116      	bne.n	80050a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005072:	4b43      	ldr	r3, [pc, #268]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 0302 	and.w	r3, r3, #2
 800507a:	2b00      	cmp	r3, #0
 800507c:	d005      	beq.n	800508a <HAL_RCC_OscConfig+0x176>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	2b01      	cmp	r3, #1
 8005084:	d001      	beq.n	800508a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e1ba      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800508a:	4b3d      	ldr	r3, [pc, #244]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	695b      	ldr	r3, [r3, #20]
 8005096:	00db      	lsls	r3, r3, #3
 8005098:	4939      	ldr	r1, [pc, #228]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 800509a:	4313      	orrs	r3, r2
 800509c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800509e:	e03a      	b.n	8005116 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	691b      	ldr	r3, [r3, #16]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d020      	beq.n	80050ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050a8:	4b36      	ldr	r3, [pc, #216]	; (8005184 <HAL_RCC_OscConfig+0x270>)
 80050aa:	2201      	movs	r2, #1
 80050ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050ae:	f7fd fd93 	bl	8002bd8 <HAL_GetTick>
 80050b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050b4:	e008      	b.n	80050c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050b6:	f7fd fd8f 	bl	8002bd8 <HAL_GetTick>
 80050ba:	4602      	mov	r2, r0
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	1ad3      	subs	r3, r2, r3
 80050c0:	2b02      	cmp	r3, #2
 80050c2:	d901      	bls.n	80050c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80050c4:	2303      	movs	r3, #3
 80050c6:	e19b      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050c8:	4b2d      	ldr	r3, [pc, #180]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 0302 	and.w	r3, r3, #2
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d0f0      	beq.n	80050b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050d4:	4b2a      	ldr	r3, [pc, #168]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	695b      	ldr	r3, [r3, #20]
 80050e0:	00db      	lsls	r3, r3, #3
 80050e2:	4927      	ldr	r1, [pc, #156]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 80050e4:	4313      	orrs	r3, r2
 80050e6:	600b      	str	r3, [r1, #0]
 80050e8:	e015      	b.n	8005116 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050ea:	4b26      	ldr	r3, [pc, #152]	; (8005184 <HAL_RCC_OscConfig+0x270>)
 80050ec:	2200      	movs	r2, #0
 80050ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050f0:	f7fd fd72 	bl	8002bd8 <HAL_GetTick>
 80050f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050f6:	e008      	b.n	800510a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050f8:	f7fd fd6e 	bl	8002bd8 <HAL_GetTick>
 80050fc:	4602      	mov	r2, r0
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	1ad3      	subs	r3, r2, r3
 8005102:	2b02      	cmp	r3, #2
 8005104:	d901      	bls.n	800510a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005106:	2303      	movs	r3, #3
 8005108:	e17a      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800510a:	4b1d      	ldr	r3, [pc, #116]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f003 0302 	and.w	r3, r3, #2
 8005112:	2b00      	cmp	r3, #0
 8005114:	d1f0      	bne.n	80050f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 0308 	and.w	r3, r3, #8
 800511e:	2b00      	cmp	r3, #0
 8005120:	d03a      	beq.n	8005198 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	699b      	ldr	r3, [r3, #24]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d019      	beq.n	800515e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800512a:	4b17      	ldr	r3, [pc, #92]	; (8005188 <HAL_RCC_OscConfig+0x274>)
 800512c:	2201      	movs	r2, #1
 800512e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005130:	f7fd fd52 	bl	8002bd8 <HAL_GetTick>
 8005134:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005136:	e008      	b.n	800514a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005138:	f7fd fd4e 	bl	8002bd8 <HAL_GetTick>
 800513c:	4602      	mov	r2, r0
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	2b02      	cmp	r3, #2
 8005144:	d901      	bls.n	800514a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005146:	2303      	movs	r3, #3
 8005148:	e15a      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800514a:	4b0d      	ldr	r3, [pc, #52]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 800514c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	2b00      	cmp	r3, #0
 8005154:	d0f0      	beq.n	8005138 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005156:	2001      	movs	r0, #1
 8005158:	f000 fac4 	bl	80056e4 <RCC_Delay>
 800515c:	e01c      	b.n	8005198 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800515e:	4b0a      	ldr	r3, [pc, #40]	; (8005188 <HAL_RCC_OscConfig+0x274>)
 8005160:	2200      	movs	r2, #0
 8005162:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005164:	f7fd fd38 	bl	8002bd8 <HAL_GetTick>
 8005168:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800516a:	e00f      	b.n	800518c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800516c:	f7fd fd34 	bl	8002bd8 <HAL_GetTick>
 8005170:	4602      	mov	r2, r0
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	1ad3      	subs	r3, r2, r3
 8005176:	2b02      	cmp	r3, #2
 8005178:	d908      	bls.n	800518c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800517a:	2303      	movs	r3, #3
 800517c:	e140      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
 800517e:	bf00      	nop
 8005180:	40021000 	.word	0x40021000
 8005184:	42420000 	.word	0x42420000
 8005188:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800518c:	4b9e      	ldr	r3, [pc, #632]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 800518e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005190:	f003 0302 	and.w	r3, r3, #2
 8005194:	2b00      	cmp	r3, #0
 8005196:	d1e9      	bne.n	800516c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 0304 	and.w	r3, r3, #4
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	f000 80a6 	beq.w	80052f2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051a6:	2300      	movs	r3, #0
 80051a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051aa:	4b97      	ldr	r3, [pc, #604]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80051ac:	69db      	ldr	r3, [r3, #28]
 80051ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d10d      	bne.n	80051d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051b6:	4b94      	ldr	r3, [pc, #592]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80051b8:	69db      	ldr	r3, [r3, #28]
 80051ba:	4a93      	ldr	r2, [pc, #588]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80051bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051c0:	61d3      	str	r3, [r2, #28]
 80051c2:	4b91      	ldr	r3, [pc, #580]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80051c4:	69db      	ldr	r3, [r3, #28]
 80051c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051ca:	60bb      	str	r3, [r7, #8]
 80051cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051ce:	2301      	movs	r3, #1
 80051d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051d2:	4b8e      	ldr	r3, [pc, #568]	; (800540c <HAL_RCC_OscConfig+0x4f8>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d118      	bne.n	8005210 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051de:	4b8b      	ldr	r3, [pc, #556]	; (800540c <HAL_RCC_OscConfig+0x4f8>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a8a      	ldr	r2, [pc, #552]	; (800540c <HAL_RCC_OscConfig+0x4f8>)
 80051e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051ea:	f7fd fcf5 	bl	8002bd8 <HAL_GetTick>
 80051ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051f0:	e008      	b.n	8005204 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051f2:	f7fd fcf1 	bl	8002bd8 <HAL_GetTick>
 80051f6:	4602      	mov	r2, r0
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	2b64      	cmp	r3, #100	; 0x64
 80051fe:	d901      	bls.n	8005204 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005200:	2303      	movs	r3, #3
 8005202:	e0fd      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005204:	4b81      	ldr	r3, [pc, #516]	; (800540c <HAL_RCC_OscConfig+0x4f8>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800520c:	2b00      	cmp	r3, #0
 800520e:	d0f0      	beq.n	80051f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	2b01      	cmp	r3, #1
 8005216:	d106      	bne.n	8005226 <HAL_RCC_OscConfig+0x312>
 8005218:	4b7b      	ldr	r3, [pc, #492]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 800521a:	6a1b      	ldr	r3, [r3, #32]
 800521c:	4a7a      	ldr	r2, [pc, #488]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 800521e:	f043 0301 	orr.w	r3, r3, #1
 8005222:	6213      	str	r3, [r2, #32]
 8005224:	e02d      	b.n	8005282 <HAL_RCC_OscConfig+0x36e>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	68db      	ldr	r3, [r3, #12]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d10c      	bne.n	8005248 <HAL_RCC_OscConfig+0x334>
 800522e:	4b76      	ldr	r3, [pc, #472]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005230:	6a1b      	ldr	r3, [r3, #32]
 8005232:	4a75      	ldr	r2, [pc, #468]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005234:	f023 0301 	bic.w	r3, r3, #1
 8005238:	6213      	str	r3, [r2, #32]
 800523a:	4b73      	ldr	r3, [pc, #460]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 800523c:	6a1b      	ldr	r3, [r3, #32]
 800523e:	4a72      	ldr	r2, [pc, #456]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005240:	f023 0304 	bic.w	r3, r3, #4
 8005244:	6213      	str	r3, [r2, #32]
 8005246:	e01c      	b.n	8005282 <HAL_RCC_OscConfig+0x36e>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	68db      	ldr	r3, [r3, #12]
 800524c:	2b05      	cmp	r3, #5
 800524e:	d10c      	bne.n	800526a <HAL_RCC_OscConfig+0x356>
 8005250:	4b6d      	ldr	r3, [pc, #436]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005252:	6a1b      	ldr	r3, [r3, #32]
 8005254:	4a6c      	ldr	r2, [pc, #432]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005256:	f043 0304 	orr.w	r3, r3, #4
 800525a:	6213      	str	r3, [r2, #32]
 800525c:	4b6a      	ldr	r3, [pc, #424]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 800525e:	6a1b      	ldr	r3, [r3, #32]
 8005260:	4a69      	ldr	r2, [pc, #420]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005262:	f043 0301 	orr.w	r3, r3, #1
 8005266:	6213      	str	r3, [r2, #32]
 8005268:	e00b      	b.n	8005282 <HAL_RCC_OscConfig+0x36e>
 800526a:	4b67      	ldr	r3, [pc, #412]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 800526c:	6a1b      	ldr	r3, [r3, #32]
 800526e:	4a66      	ldr	r2, [pc, #408]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005270:	f023 0301 	bic.w	r3, r3, #1
 8005274:	6213      	str	r3, [r2, #32]
 8005276:	4b64      	ldr	r3, [pc, #400]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005278:	6a1b      	ldr	r3, [r3, #32]
 800527a:	4a63      	ldr	r2, [pc, #396]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 800527c:	f023 0304 	bic.w	r3, r3, #4
 8005280:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	68db      	ldr	r3, [r3, #12]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d015      	beq.n	80052b6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800528a:	f7fd fca5 	bl	8002bd8 <HAL_GetTick>
 800528e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005290:	e00a      	b.n	80052a8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005292:	f7fd fca1 	bl	8002bd8 <HAL_GetTick>
 8005296:	4602      	mov	r2, r0
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	1ad3      	subs	r3, r2, r3
 800529c:	f241 3288 	movw	r2, #5000	; 0x1388
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d901      	bls.n	80052a8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80052a4:	2303      	movs	r3, #3
 80052a6:	e0ab      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052a8:	4b57      	ldr	r3, [pc, #348]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80052aa:	6a1b      	ldr	r3, [r3, #32]
 80052ac:	f003 0302 	and.w	r3, r3, #2
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d0ee      	beq.n	8005292 <HAL_RCC_OscConfig+0x37e>
 80052b4:	e014      	b.n	80052e0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052b6:	f7fd fc8f 	bl	8002bd8 <HAL_GetTick>
 80052ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052bc:	e00a      	b.n	80052d4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052be:	f7fd fc8b 	bl	8002bd8 <HAL_GetTick>
 80052c2:	4602      	mov	r2, r0
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	1ad3      	subs	r3, r2, r3
 80052c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d901      	bls.n	80052d4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	e095      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052d4:	4b4c      	ldr	r3, [pc, #304]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80052d6:	6a1b      	ldr	r3, [r3, #32]
 80052d8:	f003 0302 	and.w	r3, r3, #2
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d1ee      	bne.n	80052be <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80052e0:	7dfb      	ldrb	r3, [r7, #23]
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d105      	bne.n	80052f2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052e6:	4b48      	ldr	r3, [pc, #288]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80052e8:	69db      	ldr	r3, [r3, #28]
 80052ea:	4a47      	ldr	r2, [pc, #284]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80052ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052f0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	69db      	ldr	r3, [r3, #28]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	f000 8081 	beq.w	80053fe <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052fc:	4b42      	ldr	r3, [pc, #264]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	f003 030c 	and.w	r3, r3, #12
 8005304:	2b08      	cmp	r3, #8
 8005306:	d061      	beq.n	80053cc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	69db      	ldr	r3, [r3, #28]
 800530c:	2b02      	cmp	r3, #2
 800530e:	d146      	bne.n	800539e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005310:	4b3f      	ldr	r3, [pc, #252]	; (8005410 <HAL_RCC_OscConfig+0x4fc>)
 8005312:	2200      	movs	r2, #0
 8005314:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005316:	f7fd fc5f 	bl	8002bd8 <HAL_GetTick>
 800531a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800531c:	e008      	b.n	8005330 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800531e:	f7fd fc5b 	bl	8002bd8 <HAL_GetTick>
 8005322:	4602      	mov	r2, r0
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	1ad3      	subs	r3, r2, r3
 8005328:	2b02      	cmp	r3, #2
 800532a:	d901      	bls.n	8005330 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	e067      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005330:	4b35      	ldr	r3, [pc, #212]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005338:	2b00      	cmp	r3, #0
 800533a:	d1f0      	bne.n	800531e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6a1b      	ldr	r3, [r3, #32]
 8005340:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005344:	d108      	bne.n	8005358 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005346:	4b30      	ldr	r3, [pc, #192]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	492d      	ldr	r1, [pc, #180]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005354:	4313      	orrs	r3, r2
 8005356:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005358:	4b2b      	ldr	r3, [pc, #172]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6a19      	ldr	r1, [r3, #32]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005368:	430b      	orrs	r3, r1
 800536a:	4927      	ldr	r1, [pc, #156]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 800536c:	4313      	orrs	r3, r2
 800536e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005370:	4b27      	ldr	r3, [pc, #156]	; (8005410 <HAL_RCC_OscConfig+0x4fc>)
 8005372:	2201      	movs	r2, #1
 8005374:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005376:	f7fd fc2f 	bl	8002bd8 <HAL_GetTick>
 800537a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800537c:	e008      	b.n	8005390 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800537e:	f7fd fc2b 	bl	8002bd8 <HAL_GetTick>
 8005382:	4602      	mov	r2, r0
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	1ad3      	subs	r3, r2, r3
 8005388:	2b02      	cmp	r3, #2
 800538a:	d901      	bls.n	8005390 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800538c:	2303      	movs	r3, #3
 800538e:	e037      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005390:	4b1d      	ldr	r3, [pc, #116]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005398:	2b00      	cmp	r3, #0
 800539a:	d0f0      	beq.n	800537e <HAL_RCC_OscConfig+0x46a>
 800539c:	e02f      	b.n	80053fe <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800539e:	4b1c      	ldr	r3, [pc, #112]	; (8005410 <HAL_RCC_OscConfig+0x4fc>)
 80053a0:	2200      	movs	r2, #0
 80053a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053a4:	f7fd fc18 	bl	8002bd8 <HAL_GetTick>
 80053a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053aa:	e008      	b.n	80053be <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053ac:	f7fd fc14 	bl	8002bd8 <HAL_GetTick>
 80053b0:	4602      	mov	r2, r0
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	1ad3      	subs	r3, r2, r3
 80053b6:	2b02      	cmp	r3, #2
 80053b8:	d901      	bls.n	80053be <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80053ba:	2303      	movs	r3, #3
 80053bc:	e020      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053be:	4b12      	ldr	r3, [pc, #72]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d1f0      	bne.n	80053ac <HAL_RCC_OscConfig+0x498>
 80053ca:	e018      	b.n	80053fe <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	69db      	ldr	r3, [r3, #28]
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d101      	bne.n	80053d8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e013      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80053d8:	4b0b      	ldr	r3, [pc, #44]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6a1b      	ldr	r3, [r3, #32]
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d106      	bne.n	80053fa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053f6:	429a      	cmp	r2, r3
 80053f8:	d001      	beq.n	80053fe <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	e000      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80053fe:	2300      	movs	r3, #0
}
 8005400:	4618      	mov	r0, r3
 8005402:	3718      	adds	r7, #24
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}
 8005408:	40021000 	.word	0x40021000
 800540c:	40007000 	.word	0x40007000
 8005410:	42420060 	.word	0x42420060

08005414 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b084      	sub	sp, #16
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
 800541c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d101      	bne.n	8005428 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	e0d0      	b.n	80055ca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005428:	4b6a      	ldr	r3, [pc, #424]	; (80055d4 <HAL_RCC_ClockConfig+0x1c0>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0307 	and.w	r3, r3, #7
 8005430:	683a      	ldr	r2, [r7, #0]
 8005432:	429a      	cmp	r2, r3
 8005434:	d910      	bls.n	8005458 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005436:	4b67      	ldr	r3, [pc, #412]	; (80055d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f023 0207 	bic.w	r2, r3, #7
 800543e:	4965      	ldr	r1, [pc, #404]	; (80055d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	4313      	orrs	r3, r2
 8005444:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005446:	4b63      	ldr	r3, [pc, #396]	; (80055d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 0307 	and.w	r3, r3, #7
 800544e:	683a      	ldr	r2, [r7, #0]
 8005450:	429a      	cmp	r2, r3
 8005452:	d001      	beq.n	8005458 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	e0b8      	b.n	80055ca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f003 0302 	and.w	r3, r3, #2
 8005460:	2b00      	cmp	r3, #0
 8005462:	d020      	beq.n	80054a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f003 0304 	and.w	r3, r3, #4
 800546c:	2b00      	cmp	r3, #0
 800546e:	d005      	beq.n	800547c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005470:	4b59      	ldr	r3, [pc, #356]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	4a58      	ldr	r2, [pc, #352]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005476:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800547a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f003 0308 	and.w	r3, r3, #8
 8005484:	2b00      	cmp	r3, #0
 8005486:	d005      	beq.n	8005494 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005488:	4b53      	ldr	r3, [pc, #332]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	4a52      	ldr	r2, [pc, #328]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 800548e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005492:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005494:	4b50      	ldr	r3, [pc, #320]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	689b      	ldr	r3, [r3, #8]
 80054a0:	494d      	ldr	r1, [pc, #308]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 80054a2:	4313      	orrs	r3, r2
 80054a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 0301 	and.w	r3, r3, #1
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d040      	beq.n	8005534 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	2b01      	cmp	r3, #1
 80054b8:	d107      	bne.n	80054ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054ba:	4b47      	ldr	r3, [pc, #284]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d115      	bne.n	80054f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e07f      	b.n	80055ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	2b02      	cmp	r3, #2
 80054d0:	d107      	bne.n	80054e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054d2:	4b41      	ldr	r3, [pc, #260]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d109      	bne.n	80054f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e073      	b.n	80055ca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054e2:	4b3d      	ldr	r3, [pc, #244]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f003 0302 	and.w	r3, r3, #2
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d101      	bne.n	80054f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	e06b      	b.n	80055ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054f2:	4b39      	ldr	r3, [pc, #228]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	f023 0203 	bic.w	r2, r3, #3
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	4936      	ldr	r1, [pc, #216]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005500:	4313      	orrs	r3, r2
 8005502:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005504:	f7fd fb68 	bl	8002bd8 <HAL_GetTick>
 8005508:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800550a:	e00a      	b.n	8005522 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800550c:	f7fd fb64 	bl	8002bd8 <HAL_GetTick>
 8005510:	4602      	mov	r2, r0
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	1ad3      	subs	r3, r2, r3
 8005516:	f241 3288 	movw	r2, #5000	; 0x1388
 800551a:	4293      	cmp	r3, r2
 800551c:	d901      	bls.n	8005522 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800551e:	2303      	movs	r3, #3
 8005520:	e053      	b.n	80055ca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005522:	4b2d      	ldr	r3, [pc, #180]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	f003 020c 	and.w	r2, r3, #12
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	429a      	cmp	r2, r3
 8005532:	d1eb      	bne.n	800550c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005534:	4b27      	ldr	r3, [pc, #156]	; (80055d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 0307 	and.w	r3, r3, #7
 800553c:	683a      	ldr	r2, [r7, #0]
 800553e:	429a      	cmp	r2, r3
 8005540:	d210      	bcs.n	8005564 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005542:	4b24      	ldr	r3, [pc, #144]	; (80055d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f023 0207 	bic.w	r2, r3, #7
 800554a:	4922      	ldr	r1, [pc, #136]	; (80055d4 <HAL_RCC_ClockConfig+0x1c0>)
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	4313      	orrs	r3, r2
 8005550:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005552:	4b20      	ldr	r3, [pc, #128]	; (80055d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f003 0307 	and.w	r3, r3, #7
 800555a:	683a      	ldr	r2, [r7, #0]
 800555c:	429a      	cmp	r2, r3
 800555e:	d001      	beq.n	8005564 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	e032      	b.n	80055ca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 0304 	and.w	r3, r3, #4
 800556c:	2b00      	cmp	r3, #0
 800556e:	d008      	beq.n	8005582 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005570:	4b19      	ldr	r3, [pc, #100]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	4916      	ldr	r1, [pc, #88]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 800557e:	4313      	orrs	r3, r2
 8005580:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 0308 	and.w	r3, r3, #8
 800558a:	2b00      	cmp	r3, #0
 800558c:	d009      	beq.n	80055a2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800558e:	4b12      	ldr	r3, [pc, #72]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	691b      	ldr	r3, [r3, #16]
 800559a:	00db      	lsls	r3, r3, #3
 800559c:	490e      	ldr	r1, [pc, #56]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 800559e:	4313      	orrs	r3, r2
 80055a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80055a2:	f000 f821 	bl	80055e8 <HAL_RCC_GetSysClockFreq>
 80055a6:	4602      	mov	r2, r0
 80055a8:	4b0b      	ldr	r3, [pc, #44]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	091b      	lsrs	r3, r3, #4
 80055ae:	f003 030f 	and.w	r3, r3, #15
 80055b2:	490a      	ldr	r1, [pc, #40]	; (80055dc <HAL_RCC_ClockConfig+0x1c8>)
 80055b4:	5ccb      	ldrb	r3, [r1, r3]
 80055b6:	fa22 f303 	lsr.w	r3, r2, r3
 80055ba:	4a09      	ldr	r2, [pc, #36]	; (80055e0 <HAL_RCC_ClockConfig+0x1cc>)
 80055bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80055be:	4b09      	ldr	r3, [pc, #36]	; (80055e4 <HAL_RCC_ClockConfig+0x1d0>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4618      	mov	r0, r3
 80055c4:	f7fd fac6 	bl	8002b54 <HAL_InitTick>

  return HAL_OK;
 80055c8:	2300      	movs	r3, #0
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3710      	adds	r7, #16
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	bf00      	nop
 80055d4:	40022000 	.word	0x40022000
 80055d8:	40021000 	.word	0x40021000
 80055dc:	08007264 	.word	0x08007264
 80055e0:	20000010 	.word	0x20000010
 80055e4:	20000014 	.word	0x20000014

080055e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055e8:	b490      	push	{r4, r7}
 80055ea:	b08a      	sub	sp, #40	; 0x28
 80055ec:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80055ee:	4b2a      	ldr	r3, [pc, #168]	; (8005698 <HAL_RCC_GetSysClockFreq+0xb0>)
 80055f0:	1d3c      	adds	r4, r7, #4
 80055f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80055f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80055f8:	f240 2301 	movw	r3, #513	; 0x201
 80055fc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80055fe:	2300      	movs	r3, #0
 8005600:	61fb      	str	r3, [r7, #28]
 8005602:	2300      	movs	r3, #0
 8005604:	61bb      	str	r3, [r7, #24]
 8005606:	2300      	movs	r3, #0
 8005608:	627b      	str	r3, [r7, #36]	; 0x24
 800560a:	2300      	movs	r3, #0
 800560c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800560e:	2300      	movs	r3, #0
 8005610:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005612:	4b22      	ldr	r3, [pc, #136]	; (800569c <HAL_RCC_GetSysClockFreq+0xb4>)
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005618:	69fb      	ldr	r3, [r7, #28]
 800561a:	f003 030c 	and.w	r3, r3, #12
 800561e:	2b04      	cmp	r3, #4
 8005620:	d002      	beq.n	8005628 <HAL_RCC_GetSysClockFreq+0x40>
 8005622:	2b08      	cmp	r3, #8
 8005624:	d003      	beq.n	800562e <HAL_RCC_GetSysClockFreq+0x46>
 8005626:	e02d      	b.n	8005684 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005628:	4b1d      	ldr	r3, [pc, #116]	; (80056a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800562a:	623b      	str	r3, [r7, #32]
      break;
 800562c:	e02d      	b.n	800568a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	0c9b      	lsrs	r3, r3, #18
 8005632:	f003 030f 	and.w	r3, r3, #15
 8005636:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800563a:	4413      	add	r3, r2
 800563c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005640:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005642:	69fb      	ldr	r3, [r7, #28]
 8005644:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005648:	2b00      	cmp	r3, #0
 800564a:	d013      	beq.n	8005674 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800564c:	4b13      	ldr	r3, [pc, #76]	; (800569c <HAL_RCC_GetSysClockFreq+0xb4>)
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	0c5b      	lsrs	r3, r3, #17
 8005652:	f003 0301 	and.w	r3, r3, #1
 8005656:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800565a:	4413      	add	r3, r2
 800565c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005660:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	4a0e      	ldr	r2, [pc, #56]	; (80056a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005666:	fb02 f203 	mul.w	r2, r2, r3
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005670:	627b      	str	r3, [r7, #36]	; 0x24
 8005672:	e004      	b.n	800567e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	4a0b      	ldr	r2, [pc, #44]	; (80056a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005678:	fb02 f303 	mul.w	r3, r2, r3
 800567c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800567e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005680:	623b      	str	r3, [r7, #32]
      break;
 8005682:	e002      	b.n	800568a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005684:	4b06      	ldr	r3, [pc, #24]	; (80056a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005686:	623b      	str	r3, [r7, #32]
      break;
 8005688:	bf00      	nop
    }
  }
  return sysclockfreq;
 800568a:	6a3b      	ldr	r3, [r7, #32]
}
 800568c:	4618      	mov	r0, r3
 800568e:	3728      	adds	r7, #40	; 0x28
 8005690:	46bd      	mov	sp, r7
 8005692:	bc90      	pop	{r4, r7}
 8005694:	4770      	bx	lr
 8005696:	bf00      	nop
 8005698:	080064f8 	.word	0x080064f8
 800569c:	40021000 	.word	0x40021000
 80056a0:	007a1200 	.word	0x007a1200
 80056a4:	003d0900 	.word	0x003d0900

080056a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056a8:	b480      	push	{r7}
 80056aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056ac:	4b02      	ldr	r3, [pc, #8]	; (80056b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80056ae:	681b      	ldr	r3, [r3, #0]
}
 80056b0:	4618      	mov	r0, r3
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bc80      	pop	{r7}
 80056b6:	4770      	bx	lr
 80056b8:	20000010 	.word	0x20000010

080056bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80056c0:	f7ff fff2 	bl	80056a8 <HAL_RCC_GetHCLKFreq>
 80056c4:	4602      	mov	r2, r0
 80056c6:	4b05      	ldr	r3, [pc, #20]	; (80056dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	0a1b      	lsrs	r3, r3, #8
 80056cc:	f003 0307 	and.w	r3, r3, #7
 80056d0:	4903      	ldr	r1, [pc, #12]	; (80056e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80056d2:	5ccb      	ldrb	r3, [r1, r3]
 80056d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056d8:	4618      	mov	r0, r3
 80056da:	bd80      	pop	{r7, pc}
 80056dc:	40021000 	.word	0x40021000
 80056e0:	08007274 	.word	0x08007274

080056e4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b085      	sub	sp, #20
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80056ec:	4b0a      	ldr	r3, [pc, #40]	; (8005718 <RCC_Delay+0x34>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a0a      	ldr	r2, [pc, #40]	; (800571c <RCC_Delay+0x38>)
 80056f2:	fba2 2303 	umull	r2, r3, r2, r3
 80056f6:	0a5b      	lsrs	r3, r3, #9
 80056f8:	687a      	ldr	r2, [r7, #4]
 80056fa:	fb02 f303 	mul.w	r3, r2, r3
 80056fe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005700:	bf00      	nop
  }
  while (Delay --);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	1e5a      	subs	r2, r3, #1
 8005706:	60fa      	str	r2, [r7, #12]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d1f9      	bne.n	8005700 <RCC_Delay+0x1c>
}
 800570c:	bf00      	nop
 800570e:	bf00      	nop
 8005710:	3714      	adds	r7, #20
 8005712:	46bd      	mov	sp, r7
 8005714:	bc80      	pop	{r7}
 8005716:	4770      	bx	lr
 8005718:	20000010 	.word	0x20000010
 800571c:	10624dd3 	.word	0x10624dd3

08005720 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b086      	sub	sp, #24
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005728:	2300      	movs	r3, #0
 800572a:	613b      	str	r3, [r7, #16]
 800572c:	2300      	movs	r3, #0
 800572e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f003 0301 	and.w	r3, r3, #1
 8005738:	2b00      	cmp	r3, #0
 800573a:	d07d      	beq.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800573c:	2300      	movs	r3, #0
 800573e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005740:	4b4f      	ldr	r3, [pc, #316]	; (8005880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005742:	69db      	ldr	r3, [r3, #28]
 8005744:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005748:	2b00      	cmp	r3, #0
 800574a:	d10d      	bne.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800574c:	4b4c      	ldr	r3, [pc, #304]	; (8005880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800574e:	69db      	ldr	r3, [r3, #28]
 8005750:	4a4b      	ldr	r2, [pc, #300]	; (8005880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005752:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005756:	61d3      	str	r3, [r2, #28]
 8005758:	4b49      	ldr	r3, [pc, #292]	; (8005880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800575a:	69db      	ldr	r3, [r3, #28]
 800575c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005760:	60bb      	str	r3, [r7, #8]
 8005762:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005764:	2301      	movs	r3, #1
 8005766:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005768:	4b46      	ldr	r3, [pc, #280]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005770:	2b00      	cmp	r3, #0
 8005772:	d118      	bne.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005774:	4b43      	ldr	r3, [pc, #268]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a42      	ldr	r2, [pc, #264]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800577a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800577e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005780:	f7fd fa2a 	bl	8002bd8 <HAL_GetTick>
 8005784:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005786:	e008      	b.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005788:	f7fd fa26 	bl	8002bd8 <HAL_GetTick>
 800578c:	4602      	mov	r2, r0
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	1ad3      	subs	r3, r2, r3
 8005792:	2b64      	cmp	r3, #100	; 0x64
 8005794:	d901      	bls.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005796:	2303      	movs	r3, #3
 8005798:	e06d      	b.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800579a:	4b3a      	ldr	r3, [pc, #232]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d0f0      	beq.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80057a6:	4b36      	ldr	r3, [pc, #216]	; (8005880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057a8:	6a1b      	ldr	r3, [r3, #32]
 80057aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057ae:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d02e      	beq.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057be:	68fa      	ldr	r2, [r7, #12]
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d027      	beq.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80057c4:	4b2e      	ldr	r3, [pc, #184]	; (8005880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057c6:	6a1b      	ldr	r3, [r3, #32]
 80057c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057cc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80057ce:	4b2e      	ldr	r3, [pc, #184]	; (8005888 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80057d0:	2201      	movs	r2, #1
 80057d2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80057d4:	4b2c      	ldr	r3, [pc, #176]	; (8005888 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80057d6:	2200      	movs	r2, #0
 80057d8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80057da:	4a29      	ldr	r2, [pc, #164]	; (8005880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f003 0301 	and.w	r3, r3, #1
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d014      	beq.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057ea:	f7fd f9f5 	bl	8002bd8 <HAL_GetTick>
 80057ee:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057f0:	e00a      	b.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057f2:	f7fd f9f1 	bl	8002bd8 <HAL_GetTick>
 80057f6:	4602      	mov	r2, r0
 80057f8:	693b      	ldr	r3, [r7, #16]
 80057fa:	1ad3      	subs	r3, r2, r3
 80057fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005800:	4293      	cmp	r3, r2
 8005802:	d901      	bls.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005804:	2303      	movs	r3, #3
 8005806:	e036      	b.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005808:	4b1d      	ldr	r3, [pc, #116]	; (8005880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800580a:	6a1b      	ldr	r3, [r3, #32]
 800580c:	f003 0302 	and.w	r3, r3, #2
 8005810:	2b00      	cmp	r3, #0
 8005812:	d0ee      	beq.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005814:	4b1a      	ldr	r3, [pc, #104]	; (8005880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005816:	6a1b      	ldr	r3, [r3, #32]
 8005818:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	4917      	ldr	r1, [pc, #92]	; (8005880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005822:	4313      	orrs	r3, r2
 8005824:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005826:	7dfb      	ldrb	r3, [r7, #23]
 8005828:	2b01      	cmp	r3, #1
 800582a:	d105      	bne.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800582c:	4b14      	ldr	r3, [pc, #80]	; (8005880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800582e:	69db      	ldr	r3, [r3, #28]
 8005830:	4a13      	ldr	r2, [pc, #76]	; (8005880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005832:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005836:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f003 0302 	and.w	r3, r3, #2
 8005840:	2b00      	cmp	r3, #0
 8005842:	d008      	beq.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005844:	4b0e      	ldr	r3, [pc, #56]	; (8005880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	490b      	ldr	r1, [pc, #44]	; (8005880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005852:	4313      	orrs	r3, r2
 8005854:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f003 0310 	and.w	r3, r3, #16
 800585e:	2b00      	cmp	r3, #0
 8005860:	d008      	beq.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005862:	4b07      	ldr	r3, [pc, #28]	; (8005880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	68db      	ldr	r3, [r3, #12]
 800586e:	4904      	ldr	r1, [pc, #16]	; (8005880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005870:	4313      	orrs	r3, r2
 8005872:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005874:	2300      	movs	r3, #0
}
 8005876:	4618      	mov	r0, r3
 8005878:	3718      	adds	r7, #24
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}
 800587e:	bf00      	nop
 8005880:	40021000 	.word	0x40021000
 8005884:	40007000 	.word	0x40007000
 8005888:	42420440 	.word	0x42420440

0800588c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b082      	sub	sp, #8
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d101      	bne.n	800589e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e041      	b.n	8005922 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058a4:	b2db      	uxtb	r3, r3
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d106      	bne.n	80058b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f7fd f874 	bl	80029a0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2202      	movs	r2, #2
 80058bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	3304      	adds	r3, #4
 80058c8:	4619      	mov	r1, r3
 80058ca:	4610      	mov	r0, r2
 80058cc:	f000 f8ec 	bl	8005aa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2201      	movs	r2, #1
 80058d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2201      	movs	r2, #1
 80058dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2201      	movs	r2, #1
 80058e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2201      	movs	r2, #1
 80058ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2201      	movs	r2, #1
 80058f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2201      	movs	r2, #1
 80058fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2201      	movs	r2, #1
 8005904:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2201      	movs	r2, #1
 800590c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005920:	2300      	movs	r3, #0
}
 8005922:	4618      	mov	r0, r3
 8005924:	3708      	adds	r7, #8
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}
	...

0800592c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b084      	sub	sp, #16
 8005930:	af00      	add	r7, sp, #0
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800593e:	2b01      	cmp	r3, #1
 8005940:	d101      	bne.n	8005946 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005942:	2302      	movs	r3, #2
 8005944:	e0ac      	b.n	8005aa0 <HAL_TIM_PWM_ConfigChannel+0x174>
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2201      	movs	r2, #1
 800594a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2b0c      	cmp	r3, #12
 8005952:	f200 809f 	bhi.w	8005a94 <HAL_TIM_PWM_ConfigChannel+0x168>
 8005956:	a201      	add	r2, pc, #4	; (adr r2, 800595c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8005958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800595c:	08005991 	.word	0x08005991
 8005960:	08005a95 	.word	0x08005a95
 8005964:	08005a95 	.word	0x08005a95
 8005968:	08005a95 	.word	0x08005a95
 800596c:	080059d1 	.word	0x080059d1
 8005970:	08005a95 	.word	0x08005a95
 8005974:	08005a95 	.word	0x08005a95
 8005978:	08005a95 	.word	0x08005a95
 800597c:	08005a13 	.word	0x08005a13
 8005980:	08005a95 	.word	0x08005a95
 8005984:	08005a95 	.word	0x08005a95
 8005988:	08005a95 	.word	0x08005a95
 800598c:	08005a53 	.word	0x08005a53
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	68b9      	ldr	r1, [r7, #8]
 8005996:	4618      	mov	r0, r3
 8005998:	f000 f8e8 	bl	8005b6c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	699a      	ldr	r2, [r3, #24]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f042 0208 	orr.w	r2, r2, #8
 80059aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	699a      	ldr	r2, [r3, #24]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f022 0204 	bic.w	r2, r2, #4
 80059ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	6999      	ldr	r1, [r3, #24]
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	691a      	ldr	r2, [r3, #16]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	430a      	orrs	r2, r1
 80059cc:	619a      	str	r2, [r3, #24]
      break;
 80059ce:	e062      	b.n	8005a96 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	68b9      	ldr	r1, [r7, #8]
 80059d6:	4618      	mov	r0, r3
 80059d8:	f000 f92e 	bl	8005c38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	699a      	ldr	r2, [r3, #24]
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	699a      	ldr	r2, [r3, #24]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	6999      	ldr	r1, [r3, #24]
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	691b      	ldr	r3, [r3, #16]
 8005a06:	021a      	lsls	r2, r3, #8
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	430a      	orrs	r2, r1
 8005a0e:	619a      	str	r2, [r3, #24]
      break;
 8005a10:	e041      	b.n	8005a96 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	68b9      	ldr	r1, [r7, #8]
 8005a18:	4618      	mov	r0, r3
 8005a1a:	f000 f977 	bl	8005d0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	69da      	ldr	r2, [r3, #28]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f042 0208 	orr.w	r2, r2, #8
 8005a2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	69da      	ldr	r2, [r3, #28]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f022 0204 	bic.w	r2, r2, #4
 8005a3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	69d9      	ldr	r1, [r3, #28]
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	691a      	ldr	r2, [r3, #16]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	430a      	orrs	r2, r1
 8005a4e:	61da      	str	r2, [r3, #28]
      break;
 8005a50:	e021      	b.n	8005a96 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	68b9      	ldr	r1, [r7, #8]
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f000 f9c1 	bl	8005de0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	69da      	ldr	r2, [r3, #28]
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	69da      	ldr	r2, [r3, #28]
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	69d9      	ldr	r1, [r3, #28]
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	691b      	ldr	r3, [r3, #16]
 8005a88:	021a      	lsls	r2, r3, #8
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	430a      	orrs	r2, r1
 8005a90:	61da      	str	r2, [r3, #28]
      break;
 8005a92:	e000      	b.n	8005a96 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8005a94:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a9e:	2300      	movs	r3, #0
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3710      	adds	r7, #16
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b085      	sub	sp, #20
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	4a29      	ldr	r2, [pc, #164]	; (8005b60 <TIM_Base_SetConfig+0xb8>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d00b      	beq.n	8005ad8 <TIM_Base_SetConfig+0x30>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ac6:	d007      	beq.n	8005ad8 <TIM_Base_SetConfig+0x30>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	4a26      	ldr	r2, [pc, #152]	; (8005b64 <TIM_Base_SetConfig+0xbc>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d003      	beq.n	8005ad8 <TIM_Base_SetConfig+0x30>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a25      	ldr	r2, [pc, #148]	; (8005b68 <TIM_Base_SetConfig+0xc0>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d108      	bne.n	8005aea <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ade:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	68fa      	ldr	r2, [r7, #12]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a1c      	ldr	r2, [pc, #112]	; (8005b60 <TIM_Base_SetConfig+0xb8>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d00b      	beq.n	8005b0a <TIM_Base_SetConfig+0x62>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005af8:	d007      	beq.n	8005b0a <TIM_Base_SetConfig+0x62>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a19      	ldr	r2, [pc, #100]	; (8005b64 <TIM_Base_SetConfig+0xbc>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d003      	beq.n	8005b0a <TIM_Base_SetConfig+0x62>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a18      	ldr	r2, [pc, #96]	; (8005b68 <TIM_Base_SetConfig+0xc0>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d108      	bne.n	8005b1c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	68db      	ldr	r3, [r3, #12]
 8005b16:	68fa      	ldr	r2, [r7, #12]
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	695b      	ldr	r3, [r3, #20]
 8005b26:	4313      	orrs	r3, r2
 8005b28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	68fa      	ldr	r2, [r7, #12]
 8005b2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	689a      	ldr	r2, [r3, #8]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	4a07      	ldr	r2, [pc, #28]	; (8005b60 <TIM_Base_SetConfig+0xb8>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d103      	bne.n	8005b50 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	691a      	ldr	r2, [r3, #16]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2201      	movs	r2, #1
 8005b54:	615a      	str	r2, [r3, #20]
}
 8005b56:	bf00      	nop
 8005b58:	3714      	adds	r7, #20
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bc80      	pop	{r7}
 8005b5e:	4770      	bx	lr
 8005b60:	40012c00 	.word	0x40012c00
 8005b64:	40000400 	.word	0x40000400
 8005b68:	40000800 	.word	0x40000800

08005b6c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b087      	sub	sp, #28
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6a1b      	ldr	r3, [r3, #32]
 8005b7a:	f023 0201 	bic.w	r2, r3, #1
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6a1b      	ldr	r3, [r3, #32]
 8005b86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	699b      	ldr	r3, [r3, #24]
 8005b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f023 0303 	bic.w	r3, r3, #3
 8005ba2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	68fa      	ldr	r2, [r7, #12]
 8005baa:	4313      	orrs	r3, r2
 8005bac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	f023 0302 	bic.w	r3, r3, #2
 8005bb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	697a      	ldr	r2, [r7, #20]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	4a1c      	ldr	r2, [pc, #112]	; (8005c34 <TIM_OC1_SetConfig+0xc8>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d10c      	bne.n	8005be2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	f023 0308 	bic.w	r3, r3, #8
 8005bce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	68db      	ldr	r3, [r3, #12]
 8005bd4:	697a      	ldr	r2, [r7, #20]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	f023 0304 	bic.w	r3, r3, #4
 8005be0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	4a13      	ldr	r2, [pc, #76]	; (8005c34 <TIM_OC1_SetConfig+0xc8>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d111      	bne.n	8005c0e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005bf0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005bf8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	695b      	ldr	r3, [r3, #20]
 8005bfe:	693a      	ldr	r2, [r7, #16]
 8005c00:	4313      	orrs	r3, r2
 8005c02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	699b      	ldr	r3, [r3, #24]
 8005c08:	693a      	ldr	r2, [r7, #16]
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	693a      	ldr	r2, [r7, #16]
 8005c12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	68fa      	ldr	r2, [r7, #12]
 8005c18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	685a      	ldr	r2, [r3, #4]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	697a      	ldr	r2, [r7, #20]
 8005c26:	621a      	str	r2, [r3, #32]
}
 8005c28:	bf00      	nop
 8005c2a:	371c      	adds	r7, #28
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bc80      	pop	{r7}
 8005c30:	4770      	bx	lr
 8005c32:	bf00      	nop
 8005c34:	40012c00 	.word	0x40012c00

08005c38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b087      	sub	sp, #28
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6a1b      	ldr	r3, [r3, #32]
 8005c46:	f023 0210 	bic.w	r2, r3, #16
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6a1b      	ldr	r3, [r3, #32]
 8005c52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	699b      	ldr	r3, [r3, #24]
 8005c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	021b      	lsls	r3, r3, #8
 8005c76:	68fa      	ldr	r2, [r7, #12]
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	f023 0320 	bic.w	r3, r3, #32
 8005c82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	011b      	lsls	r3, r3, #4
 8005c8a:	697a      	ldr	r2, [r7, #20]
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	4a1d      	ldr	r2, [pc, #116]	; (8005d08 <TIM_OC2_SetConfig+0xd0>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d10d      	bne.n	8005cb4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	68db      	ldr	r3, [r3, #12]
 8005ca4:	011b      	lsls	r3, r3, #4
 8005ca6:	697a      	ldr	r2, [r7, #20]
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005cac:	697b      	ldr	r3, [r7, #20]
 8005cae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005cb2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	4a14      	ldr	r2, [pc, #80]	; (8005d08 <TIM_OC2_SetConfig+0xd0>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d113      	bne.n	8005ce4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005cc2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005cca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	695b      	ldr	r3, [r3, #20]
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	693a      	ldr	r2, [r7, #16]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	699b      	ldr	r3, [r3, #24]
 8005cdc:	009b      	lsls	r3, r3, #2
 8005cde:	693a      	ldr	r2, [r7, #16]
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	693a      	ldr	r2, [r7, #16]
 8005ce8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	68fa      	ldr	r2, [r7, #12]
 8005cee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	685a      	ldr	r2, [r3, #4]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	697a      	ldr	r2, [r7, #20]
 8005cfc:	621a      	str	r2, [r3, #32]
}
 8005cfe:	bf00      	nop
 8005d00:	371c      	adds	r7, #28
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bc80      	pop	{r7}
 8005d06:	4770      	bx	lr
 8005d08:	40012c00 	.word	0x40012c00

08005d0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b087      	sub	sp, #28
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6a1b      	ldr	r3, [r3, #32]
 8005d1a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a1b      	ldr	r3, [r3, #32]
 8005d26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	69db      	ldr	r3, [r3, #28]
 8005d32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f023 0303 	bic.w	r3, r3, #3
 8005d42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68fa      	ldr	r2, [r7, #12]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	021b      	lsls	r3, r3, #8
 8005d5c:	697a      	ldr	r2, [r7, #20]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	4a1d      	ldr	r2, [pc, #116]	; (8005ddc <TIM_OC3_SetConfig+0xd0>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d10d      	bne.n	8005d86 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d70:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	68db      	ldr	r3, [r3, #12]
 8005d76:	021b      	lsls	r3, r3, #8
 8005d78:	697a      	ldr	r2, [r7, #20]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005d84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	4a14      	ldr	r2, [pc, #80]	; (8005ddc <TIM_OC3_SetConfig+0xd0>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d113      	bne.n	8005db6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	695b      	ldr	r3, [r3, #20]
 8005da2:	011b      	lsls	r3, r3, #4
 8005da4:	693a      	ldr	r2, [r7, #16]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	699b      	ldr	r3, [r3, #24]
 8005dae:	011b      	lsls	r3, r3, #4
 8005db0:	693a      	ldr	r2, [r7, #16]
 8005db2:	4313      	orrs	r3, r2
 8005db4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	68fa      	ldr	r2, [r7, #12]
 8005dc0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	685a      	ldr	r2, [r3, #4]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	697a      	ldr	r2, [r7, #20]
 8005dce:	621a      	str	r2, [r3, #32]
}
 8005dd0:	bf00      	nop
 8005dd2:	371c      	adds	r7, #28
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bc80      	pop	{r7}
 8005dd8:	4770      	bx	lr
 8005dda:	bf00      	nop
 8005ddc:	40012c00 	.word	0x40012c00

08005de0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b087      	sub	sp, #28
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6a1b      	ldr	r3, [r3, #32]
 8005dee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6a1b      	ldr	r3, [r3, #32]
 8005dfa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	69db      	ldr	r3, [r3, #28]
 8005e06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	021b      	lsls	r3, r3, #8
 8005e1e:	68fa      	ldr	r2, [r7, #12]
 8005e20:	4313      	orrs	r3, r2
 8005e22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e2a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	689b      	ldr	r3, [r3, #8]
 8005e30:	031b      	lsls	r3, r3, #12
 8005e32:	693a      	ldr	r2, [r7, #16]
 8005e34:	4313      	orrs	r3, r2
 8005e36:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	4a0f      	ldr	r2, [pc, #60]	; (8005e78 <TIM_OC4_SetConfig+0x98>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d109      	bne.n	8005e54 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005e46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	695b      	ldr	r3, [r3, #20]
 8005e4c:	019b      	lsls	r3, r3, #6
 8005e4e:	697a      	ldr	r2, [r7, #20]
 8005e50:	4313      	orrs	r3, r2
 8005e52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	697a      	ldr	r2, [r7, #20]
 8005e58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	68fa      	ldr	r2, [r7, #12]
 8005e5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	685a      	ldr	r2, [r3, #4]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	693a      	ldr	r2, [r7, #16]
 8005e6c:	621a      	str	r2, [r3, #32]
}
 8005e6e:	bf00      	nop
 8005e70:	371c      	adds	r7, #28
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bc80      	pop	{r7}
 8005e76:	4770      	bx	lr
 8005e78:	40012c00 	.word	0x40012c00

08005e7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b085      	sub	sp, #20
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d101      	bne.n	8005e94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e90:	2302      	movs	r3, #2
 8005e92:	e046      	b.n	8005f22 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2201      	movs	r2, #1
 8005e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2202      	movs	r2, #2
 8005ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	689b      	ldr	r3, [r3, #8]
 8005eb2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005eba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	68fa      	ldr	r2, [r7, #12]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	68fa      	ldr	r2, [r7, #12]
 8005ecc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a16      	ldr	r2, [pc, #88]	; (8005f2c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d00e      	beq.n	8005ef6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ee0:	d009      	beq.n	8005ef6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a12      	ldr	r2, [pc, #72]	; (8005f30 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d004      	beq.n	8005ef6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a10      	ldr	r2, [pc, #64]	; (8005f34 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d10c      	bne.n	8005f10 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005efc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	68ba      	ldr	r2, [r7, #8]
 8005f04:	4313      	orrs	r3, r2
 8005f06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	68ba      	ldr	r2, [r7, #8]
 8005f0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2201      	movs	r2, #1
 8005f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f20:	2300      	movs	r3, #0
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	3714      	adds	r7, #20
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bc80      	pop	{r7}
 8005f2a:	4770      	bx	lr
 8005f2c:	40012c00 	.word	0x40012c00
 8005f30:	40000400 	.word	0x40000400
 8005f34:	40000800 	.word	0x40000800

08005f38 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b085      	sub	sp, #20
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
 8005f40:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005f42:	2300      	movs	r3, #0
 8005f44:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d101      	bne.n	8005f54 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005f50:	2302      	movs	r3, #2
 8005f52:	e03d      	b.n	8005fd0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	68db      	ldr	r3, [r3, #12]
 8005f66:	4313      	orrs	r3, r2
 8005f68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	4313      	orrs	r3, r2
 8005f76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4313      	orrs	r3, r2
 8005f92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	691b      	ldr	r3, [r3, #16]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	695b      	ldr	r3, [r3, #20]
 8005fac:	4313      	orrs	r3, r2
 8005fae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	69db      	ldr	r3, [r3, #28]
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	68fa      	ldr	r2, [r7, #12]
 8005fc4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005fce:	2300      	movs	r3, #0
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3714      	adds	r7, #20
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bc80      	pop	{r7}
 8005fd8:	4770      	bx	lr
	...

08005fdc <__errno>:
 8005fdc:	4b01      	ldr	r3, [pc, #4]	; (8005fe4 <__errno+0x8>)
 8005fde:	6818      	ldr	r0, [r3, #0]
 8005fe0:	4770      	bx	lr
 8005fe2:	bf00      	nop
 8005fe4:	2000001c 	.word	0x2000001c

08005fe8 <__libc_init_array>:
 8005fe8:	b570      	push	{r4, r5, r6, lr}
 8005fea:	2600      	movs	r6, #0
 8005fec:	4d0c      	ldr	r5, [pc, #48]	; (8006020 <__libc_init_array+0x38>)
 8005fee:	4c0d      	ldr	r4, [pc, #52]	; (8006024 <__libc_init_array+0x3c>)
 8005ff0:	1b64      	subs	r4, r4, r5
 8005ff2:	10a4      	asrs	r4, r4, #2
 8005ff4:	42a6      	cmp	r6, r4
 8005ff6:	d109      	bne.n	800600c <__libc_init_array+0x24>
 8005ff8:	f000 fa72 	bl	80064e0 <_init>
 8005ffc:	2600      	movs	r6, #0
 8005ffe:	4d0a      	ldr	r5, [pc, #40]	; (8006028 <__libc_init_array+0x40>)
 8006000:	4c0a      	ldr	r4, [pc, #40]	; (800602c <__libc_init_array+0x44>)
 8006002:	1b64      	subs	r4, r4, r5
 8006004:	10a4      	asrs	r4, r4, #2
 8006006:	42a6      	cmp	r6, r4
 8006008:	d105      	bne.n	8006016 <__libc_init_array+0x2e>
 800600a:	bd70      	pop	{r4, r5, r6, pc}
 800600c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006010:	4798      	blx	r3
 8006012:	3601      	adds	r6, #1
 8006014:	e7ee      	b.n	8005ff4 <__libc_init_array+0xc>
 8006016:	f855 3b04 	ldr.w	r3, [r5], #4
 800601a:	4798      	blx	r3
 800601c:	3601      	adds	r6, #1
 800601e:	e7f2      	b.n	8006006 <__libc_init_array+0x1e>
 8006020:	080072a4 	.word	0x080072a4
 8006024:	080072a4 	.word	0x080072a4
 8006028:	080072a4 	.word	0x080072a4
 800602c:	080072a8 	.word	0x080072a8

08006030 <__itoa>:
 8006030:	1e93      	subs	r3, r2, #2
 8006032:	2b22      	cmp	r3, #34	; 0x22
 8006034:	b510      	push	{r4, lr}
 8006036:	460c      	mov	r4, r1
 8006038:	d904      	bls.n	8006044 <__itoa+0x14>
 800603a:	2300      	movs	r3, #0
 800603c:	461c      	mov	r4, r3
 800603e:	700b      	strb	r3, [r1, #0]
 8006040:	4620      	mov	r0, r4
 8006042:	bd10      	pop	{r4, pc}
 8006044:	2a0a      	cmp	r2, #10
 8006046:	d109      	bne.n	800605c <__itoa+0x2c>
 8006048:	2800      	cmp	r0, #0
 800604a:	da07      	bge.n	800605c <__itoa+0x2c>
 800604c:	232d      	movs	r3, #45	; 0x2d
 800604e:	700b      	strb	r3, [r1, #0]
 8006050:	2101      	movs	r1, #1
 8006052:	4240      	negs	r0, r0
 8006054:	4421      	add	r1, r4
 8006056:	f000 f80d 	bl	8006074 <__utoa>
 800605a:	e7f1      	b.n	8006040 <__itoa+0x10>
 800605c:	2100      	movs	r1, #0
 800605e:	e7f9      	b.n	8006054 <__itoa+0x24>

08006060 <itoa>:
 8006060:	f7ff bfe6 	b.w	8006030 <__itoa>

08006064 <memset>:
 8006064:	4603      	mov	r3, r0
 8006066:	4402      	add	r2, r0
 8006068:	4293      	cmp	r3, r2
 800606a:	d100      	bne.n	800606e <memset+0xa>
 800606c:	4770      	bx	lr
 800606e:	f803 1b01 	strb.w	r1, [r3], #1
 8006072:	e7f9      	b.n	8006068 <memset+0x4>

08006074 <__utoa>:
 8006074:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006076:	b08b      	sub	sp, #44	; 0x2c
 8006078:	4605      	mov	r5, r0
 800607a:	460b      	mov	r3, r1
 800607c:	466e      	mov	r6, sp
 800607e:	4c1d      	ldr	r4, [pc, #116]	; (80060f4 <__utoa+0x80>)
 8006080:	f104 0c20 	add.w	ip, r4, #32
 8006084:	4637      	mov	r7, r6
 8006086:	6820      	ldr	r0, [r4, #0]
 8006088:	6861      	ldr	r1, [r4, #4]
 800608a:	3408      	adds	r4, #8
 800608c:	c703      	stmia	r7!, {r0, r1}
 800608e:	4564      	cmp	r4, ip
 8006090:	463e      	mov	r6, r7
 8006092:	d1f7      	bne.n	8006084 <__utoa+0x10>
 8006094:	7921      	ldrb	r1, [r4, #4]
 8006096:	6820      	ldr	r0, [r4, #0]
 8006098:	7139      	strb	r1, [r7, #4]
 800609a:	1e91      	subs	r1, r2, #2
 800609c:	2922      	cmp	r1, #34	; 0x22
 800609e:	6038      	str	r0, [r7, #0]
 80060a0:	f04f 0100 	mov.w	r1, #0
 80060a4:	d904      	bls.n	80060b0 <__utoa+0x3c>
 80060a6:	7019      	strb	r1, [r3, #0]
 80060a8:	460b      	mov	r3, r1
 80060aa:	4618      	mov	r0, r3
 80060ac:	b00b      	add	sp, #44	; 0x2c
 80060ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060b0:	1e58      	subs	r0, r3, #1
 80060b2:	4684      	mov	ip, r0
 80060b4:	fbb5 f7f2 	udiv	r7, r5, r2
 80060b8:	fb02 5617 	mls	r6, r2, r7, r5
 80060bc:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 80060c0:	4476      	add	r6, lr
 80060c2:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 80060c6:	460c      	mov	r4, r1
 80060c8:	f80c 6f01 	strb.w	r6, [ip, #1]!
 80060cc:	462e      	mov	r6, r5
 80060ce:	42b2      	cmp	r2, r6
 80060d0:	463d      	mov	r5, r7
 80060d2:	f101 0101 	add.w	r1, r1, #1
 80060d6:	d9ed      	bls.n	80060b4 <__utoa+0x40>
 80060d8:	2200      	movs	r2, #0
 80060da:	545a      	strb	r2, [r3, r1]
 80060dc:	1919      	adds	r1, r3, r4
 80060de:	1aa5      	subs	r5, r4, r2
 80060e0:	42aa      	cmp	r2, r5
 80060e2:	dae2      	bge.n	80060aa <__utoa+0x36>
 80060e4:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80060e8:	780e      	ldrb	r6, [r1, #0]
 80060ea:	3201      	adds	r2, #1
 80060ec:	7006      	strb	r6, [r0, #0]
 80060ee:	f801 5901 	strb.w	r5, [r1], #-1
 80060f2:	e7f4      	b.n	80060de <__utoa+0x6a>
 80060f4:	0800727c 	.word	0x0800727c

080060f8 <log>:
 80060f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060fa:	4604      	mov	r4, r0
 80060fc:	460d      	mov	r5, r1
 80060fe:	f000 f837 	bl	8006170 <__ieee754_log>
 8006102:	4b17      	ldr	r3, [pc, #92]	; (8006160 <log+0x68>)
 8006104:	4606      	mov	r6, r0
 8006106:	f993 3000 	ldrsb.w	r3, [r3]
 800610a:	460f      	mov	r7, r1
 800610c:	3301      	adds	r3, #1
 800610e:	d01a      	beq.n	8006146 <log+0x4e>
 8006110:	4622      	mov	r2, r4
 8006112:	462b      	mov	r3, r5
 8006114:	4620      	mov	r0, r4
 8006116:	4629      	mov	r1, r5
 8006118:	f7fa fc70 	bl	80009fc <__aeabi_dcmpun>
 800611c:	b998      	cbnz	r0, 8006146 <log+0x4e>
 800611e:	2200      	movs	r2, #0
 8006120:	2300      	movs	r3, #0
 8006122:	4620      	mov	r0, r4
 8006124:	4629      	mov	r1, r5
 8006126:	f7fa fc5f 	bl	80009e8 <__aeabi_dcmpgt>
 800612a:	b960      	cbnz	r0, 8006146 <log+0x4e>
 800612c:	2200      	movs	r2, #0
 800612e:	2300      	movs	r3, #0
 8006130:	4620      	mov	r0, r4
 8006132:	4629      	mov	r1, r5
 8006134:	f7fa fc30 	bl	8000998 <__aeabi_dcmpeq>
 8006138:	b140      	cbz	r0, 800614c <log+0x54>
 800613a:	f7ff ff4f 	bl	8005fdc <__errno>
 800613e:	2322      	movs	r3, #34	; 0x22
 8006140:	2600      	movs	r6, #0
 8006142:	4f08      	ldr	r7, [pc, #32]	; (8006164 <log+0x6c>)
 8006144:	6003      	str	r3, [r0, #0]
 8006146:	4630      	mov	r0, r6
 8006148:	4639      	mov	r1, r7
 800614a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800614c:	f7ff ff46 	bl	8005fdc <__errno>
 8006150:	2321      	movs	r3, #33	; 0x21
 8006152:	6003      	str	r3, [r0, #0]
 8006154:	4804      	ldr	r0, [pc, #16]	; (8006168 <log+0x70>)
 8006156:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800615a:	f000 b9bb 	b.w	80064d4 <nan>
 800615e:	bf00      	nop
 8006160:	20000080 	.word	0x20000080
 8006164:	fff00000 	.word	0xfff00000
 8006168:	080072a0 	.word	0x080072a0
 800616c:	00000000 	.word	0x00000000

08006170 <__ieee754_log>:
 8006170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006174:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8006178:	4602      	mov	r2, r0
 800617a:	460b      	mov	r3, r1
 800617c:	460d      	mov	r5, r1
 800617e:	b087      	sub	sp, #28
 8006180:	da24      	bge.n	80061cc <__ieee754_log+0x5c>
 8006182:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8006186:	4304      	orrs	r4, r0
 8006188:	d108      	bne.n	800619c <__ieee754_log+0x2c>
 800618a:	2200      	movs	r2, #0
 800618c:	2300      	movs	r3, #0
 800618e:	2000      	movs	r0, #0
 8006190:	49cb      	ldr	r1, [pc, #812]	; (80064c0 <__ieee754_log+0x350>)
 8006192:	f7fa fac3 	bl	800071c <__aeabi_ddiv>
 8006196:	b007      	add	sp, #28
 8006198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800619c:	2900      	cmp	r1, #0
 800619e:	da04      	bge.n	80061aa <__ieee754_log+0x3a>
 80061a0:	f7f9 ffda 	bl	8000158 <__aeabi_dsub>
 80061a4:	2200      	movs	r2, #0
 80061a6:	2300      	movs	r3, #0
 80061a8:	e7f3      	b.n	8006192 <__ieee754_log+0x22>
 80061aa:	2200      	movs	r2, #0
 80061ac:	4bc5      	ldr	r3, [pc, #788]	; (80064c4 <__ieee754_log+0x354>)
 80061ae:	f7fa f98b 	bl	80004c8 <__aeabi_dmul>
 80061b2:	f06f 0635 	mvn.w	r6, #53	; 0x35
 80061b6:	4602      	mov	r2, r0
 80061b8:	460b      	mov	r3, r1
 80061ba:	460d      	mov	r5, r1
 80061bc:	49c2      	ldr	r1, [pc, #776]	; (80064c8 <__ieee754_log+0x358>)
 80061be:	428d      	cmp	r5, r1
 80061c0:	dd06      	ble.n	80061d0 <__ieee754_log+0x60>
 80061c2:	4610      	mov	r0, r2
 80061c4:	4619      	mov	r1, r3
 80061c6:	f7f9 ffc9 	bl	800015c <__adddf3>
 80061ca:	e7e4      	b.n	8006196 <__ieee754_log+0x26>
 80061cc:	2600      	movs	r6, #0
 80061ce:	e7f5      	b.n	80061bc <__ieee754_log+0x4c>
 80061d0:	152c      	asrs	r4, r5, #20
 80061d2:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80061d6:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
 80061da:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80061de:	f601 7164 	addw	r1, r1, #3940	; 0xf64
 80061e2:	4426      	add	r6, r4
 80061e4:	f401 1480 	and.w	r4, r1, #1048576	; 0x100000
 80061e8:	f084 517f 	eor.w	r1, r4, #1069547520	; 0x3fc00000
 80061ec:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 80061f0:	ea41 0305 	orr.w	r3, r1, r5
 80061f4:	4610      	mov	r0, r2
 80061f6:	4619      	mov	r1, r3
 80061f8:	2200      	movs	r2, #0
 80061fa:	4bb4      	ldr	r3, [pc, #720]	; (80064cc <__ieee754_log+0x35c>)
 80061fc:	f7f9 ffac 	bl	8000158 <__aeabi_dsub>
 8006200:	1cab      	adds	r3, r5, #2
 8006202:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006206:	2b02      	cmp	r3, #2
 8006208:	4682      	mov	sl, r0
 800620a:	468b      	mov	fp, r1
 800620c:	f04f 0200 	mov.w	r2, #0
 8006210:	eb06 5414 	add.w	r4, r6, r4, lsr #20
 8006214:	dc53      	bgt.n	80062be <__ieee754_log+0x14e>
 8006216:	2300      	movs	r3, #0
 8006218:	f7fa fbbe 	bl	8000998 <__aeabi_dcmpeq>
 800621c:	b1d0      	cbz	r0, 8006254 <__ieee754_log+0xe4>
 800621e:	2c00      	cmp	r4, #0
 8006220:	f000 8122 	beq.w	8006468 <__ieee754_log+0x2f8>
 8006224:	4620      	mov	r0, r4
 8006226:	f7fa f8e5 	bl	80003f4 <__aeabi_i2d>
 800622a:	a391      	add	r3, pc, #580	; (adr r3, 8006470 <__ieee754_log+0x300>)
 800622c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006230:	4606      	mov	r6, r0
 8006232:	460f      	mov	r7, r1
 8006234:	f7fa f948 	bl	80004c8 <__aeabi_dmul>
 8006238:	a38f      	add	r3, pc, #572	; (adr r3, 8006478 <__ieee754_log+0x308>)
 800623a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800623e:	4604      	mov	r4, r0
 8006240:	460d      	mov	r5, r1
 8006242:	4630      	mov	r0, r6
 8006244:	4639      	mov	r1, r7
 8006246:	f7fa f93f 	bl	80004c8 <__aeabi_dmul>
 800624a:	4602      	mov	r2, r0
 800624c:	460b      	mov	r3, r1
 800624e:	4620      	mov	r0, r4
 8006250:	4629      	mov	r1, r5
 8006252:	e7b8      	b.n	80061c6 <__ieee754_log+0x56>
 8006254:	a38a      	add	r3, pc, #552	; (adr r3, 8006480 <__ieee754_log+0x310>)
 8006256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800625a:	4650      	mov	r0, sl
 800625c:	4659      	mov	r1, fp
 800625e:	f7fa f933 	bl	80004c8 <__aeabi_dmul>
 8006262:	4602      	mov	r2, r0
 8006264:	460b      	mov	r3, r1
 8006266:	2000      	movs	r0, #0
 8006268:	4999      	ldr	r1, [pc, #612]	; (80064d0 <__ieee754_log+0x360>)
 800626a:	f7f9 ff75 	bl	8000158 <__aeabi_dsub>
 800626e:	4652      	mov	r2, sl
 8006270:	4606      	mov	r6, r0
 8006272:	460f      	mov	r7, r1
 8006274:	465b      	mov	r3, fp
 8006276:	4650      	mov	r0, sl
 8006278:	4659      	mov	r1, fp
 800627a:	f7fa f925 	bl	80004c8 <__aeabi_dmul>
 800627e:	4602      	mov	r2, r0
 8006280:	460b      	mov	r3, r1
 8006282:	4630      	mov	r0, r6
 8006284:	4639      	mov	r1, r7
 8006286:	f7fa f91f 	bl	80004c8 <__aeabi_dmul>
 800628a:	4606      	mov	r6, r0
 800628c:	460f      	mov	r7, r1
 800628e:	b914      	cbnz	r4, 8006296 <__ieee754_log+0x126>
 8006290:	4632      	mov	r2, r6
 8006292:	463b      	mov	r3, r7
 8006294:	e0a2      	b.n	80063dc <__ieee754_log+0x26c>
 8006296:	4620      	mov	r0, r4
 8006298:	f7fa f8ac 	bl	80003f4 <__aeabi_i2d>
 800629c:	a374      	add	r3, pc, #464	; (adr r3, 8006470 <__ieee754_log+0x300>)
 800629e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a2:	4680      	mov	r8, r0
 80062a4:	4689      	mov	r9, r1
 80062a6:	f7fa f90f 	bl	80004c8 <__aeabi_dmul>
 80062aa:	a373      	add	r3, pc, #460	; (adr r3, 8006478 <__ieee754_log+0x308>)
 80062ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062b0:	4604      	mov	r4, r0
 80062b2:	460d      	mov	r5, r1
 80062b4:	4640      	mov	r0, r8
 80062b6:	4649      	mov	r1, r9
 80062b8:	f7fa f906 	bl	80004c8 <__aeabi_dmul>
 80062bc:	e0a7      	b.n	800640e <__ieee754_log+0x29e>
 80062be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80062c2:	f7f9 ff4b 	bl	800015c <__adddf3>
 80062c6:	4602      	mov	r2, r0
 80062c8:	460b      	mov	r3, r1
 80062ca:	4650      	mov	r0, sl
 80062cc:	4659      	mov	r1, fp
 80062ce:	f7fa fa25 	bl	800071c <__aeabi_ddiv>
 80062d2:	e9cd 0100 	strd	r0, r1, [sp]
 80062d6:	4620      	mov	r0, r4
 80062d8:	f7fa f88c 	bl	80003f4 <__aeabi_i2d>
 80062dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80062e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062e4:	4610      	mov	r0, r2
 80062e6:	4619      	mov	r1, r3
 80062e8:	f7fa f8ee 	bl	80004c8 <__aeabi_dmul>
 80062ec:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 80062f0:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 80062f4:	4602      	mov	r2, r0
 80062f6:	9305      	str	r3, [sp, #20]
 80062f8:	460b      	mov	r3, r1
 80062fa:	4606      	mov	r6, r0
 80062fc:	460f      	mov	r7, r1
 80062fe:	f7fa f8e3 	bl	80004c8 <__aeabi_dmul>
 8006302:	a361      	add	r3, pc, #388	; (adr r3, 8006488 <__ieee754_log+0x318>)
 8006304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006308:	4680      	mov	r8, r0
 800630a:	4689      	mov	r9, r1
 800630c:	f7fa f8dc 	bl	80004c8 <__aeabi_dmul>
 8006310:	a35f      	add	r3, pc, #380	; (adr r3, 8006490 <__ieee754_log+0x320>)
 8006312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006316:	f7f9 ff21 	bl	800015c <__adddf3>
 800631a:	4642      	mov	r2, r8
 800631c:	464b      	mov	r3, r9
 800631e:	f7fa f8d3 	bl	80004c8 <__aeabi_dmul>
 8006322:	a35d      	add	r3, pc, #372	; (adr r3, 8006498 <__ieee754_log+0x328>)
 8006324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006328:	f7f9 ff18 	bl	800015c <__adddf3>
 800632c:	4642      	mov	r2, r8
 800632e:	464b      	mov	r3, r9
 8006330:	f7fa f8ca 	bl	80004c8 <__aeabi_dmul>
 8006334:	a35a      	add	r3, pc, #360	; (adr r3, 80064a0 <__ieee754_log+0x330>)
 8006336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800633a:	f7f9 ff0f 	bl	800015c <__adddf3>
 800633e:	4632      	mov	r2, r6
 8006340:	463b      	mov	r3, r7
 8006342:	f7fa f8c1 	bl	80004c8 <__aeabi_dmul>
 8006346:	a358      	add	r3, pc, #352	; (adr r3, 80064a8 <__ieee754_log+0x338>)
 8006348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800634c:	4606      	mov	r6, r0
 800634e:	460f      	mov	r7, r1
 8006350:	4640      	mov	r0, r8
 8006352:	4649      	mov	r1, r9
 8006354:	f7fa f8b8 	bl	80004c8 <__aeabi_dmul>
 8006358:	a355      	add	r3, pc, #340	; (adr r3, 80064b0 <__ieee754_log+0x340>)
 800635a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800635e:	f7f9 fefd 	bl	800015c <__adddf3>
 8006362:	4642      	mov	r2, r8
 8006364:	464b      	mov	r3, r9
 8006366:	f7fa f8af 	bl	80004c8 <__aeabi_dmul>
 800636a:	a353      	add	r3, pc, #332	; (adr r3, 80064b8 <__ieee754_log+0x348>)
 800636c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006370:	f7f9 fef4 	bl	800015c <__adddf3>
 8006374:	4642      	mov	r2, r8
 8006376:	464b      	mov	r3, r9
 8006378:	f7fa f8a6 	bl	80004c8 <__aeabi_dmul>
 800637c:	460b      	mov	r3, r1
 800637e:	4602      	mov	r2, r0
 8006380:	4639      	mov	r1, r7
 8006382:	4630      	mov	r0, r6
 8006384:	f7f9 feea 	bl	800015c <__adddf3>
 8006388:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800638c:	9b05      	ldr	r3, [sp, #20]
 800638e:	3551      	adds	r5, #81	; 0x51
 8006390:	431d      	orrs	r5, r3
 8006392:	2d00      	cmp	r5, #0
 8006394:	4680      	mov	r8, r0
 8006396:	4689      	mov	r9, r1
 8006398:	dd48      	ble.n	800642c <__ieee754_log+0x2bc>
 800639a:	2200      	movs	r2, #0
 800639c:	4b4c      	ldr	r3, [pc, #304]	; (80064d0 <__ieee754_log+0x360>)
 800639e:	4650      	mov	r0, sl
 80063a0:	4659      	mov	r1, fp
 80063a2:	f7fa f891 	bl	80004c8 <__aeabi_dmul>
 80063a6:	4652      	mov	r2, sl
 80063a8:	465b      	mov	r3, fp
 80063aa:	f7fa f88d 	bl	80004c8 <__aeabi_dmul>
 80063ae:	4602      	mov	r2, r0
 80063b0:	460b      	mov	r3, r1
 80063b2:	4606      	mov	r6, r0
 80063b4:	460f      	mov	r7, r1
 80063b6:	4640      	mov	r0, r8
 80063b8:	4649      	mov	r1, r9
 80063ba:	f7f9 fecf 	bl	800015c <__adddf3>
 80063be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80063c2:	f7fa f881 	bl	80004c8 <__aeabi_dmul>
 80063c6:	4680      	mov	r8, r0
 80063c8:	4689      	mov	r9, r1
 80063ca:	b964      	cbnz	r4, 80063e6 <__ieee754_log+0x276>
 80063cc:	4602      	mov	r2, r0
 80063ce:	460b      	mov	r3, r1
 80063d0:	4630      	mov	r0, r6
 80063d2:	4639      	mov	r1, r7
 80063d4:	f7f9 fec0 	bl	8000158 <__aeabi_dsub>
 80063d8:	4602      	mov	r2, r0
 80063da:	460b      	mov	r3, r1
 80063dc:	4650      	mov	r0, sl
 80063de:	4659      	mov	r1, fp
 80063e0:	f7f9 feba 	bl	8000158 <__aeabi_dsub>
 80063e4:	e6d7      	b.n	8006196 <__ieee754_log+0x26>
 80063e6:	a322      	add	r3, pc, #136	; (adr r3, 8006470 <__ieee754_log+0x300>)
 80063e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063f0:	f7fa f86a 	bl	80004c8 <__aeabi_dmul>
 80063f4:	a320      	add	r3, pc, #128	; (adr r3, 8006478 <__ieee754_log+0x308>)
 80063f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063fa:	4604      	mov	r4, r0
 80063fc:	460d      	mov	r5, r1
 80063fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006402:	f7fa f861 	bl	80004c8 <__aeabi_dmul>
 8006406:	4642      	mov	r2, r8
 8006408:	464b      	mov	r3, r9
 800640a:	f7f9 fea7 	bl	800015c <__adddf3>
 800640e:	4602      	mov	r2, r0
 8006410:	460b      	mov	r3, r1
 8006412:	4630      	mov	r0, r6
 8006414:	4639      	mov	r1, r7
 8006416:	f7f9 fe9f 	bl	8000158 <__aeabi_dsub>
 800641a:	4652      	mov	r2, sl
 800641c:	465b      	mov	r3, fp
 800641e:	f7f9 fe9b 	bl	8000158 <__aeabi_dsub>
 8006422:	4602      	mov	r2, r0
 8006424:	460b      	mov	r3, r1
 8006426:	4620      	mov	r0, r4
 8006428:	4629      	mov	r1, r5
 800642a:	e7d9      	b.n	80063e0 <__ieee754_log+0x270>
 800642c:	4602      	mov	r2, r0
 800642e:	460b      	mov	r3, r1
 8006430:	4650      	mov	r0, sl
 8006432:	4659      	mov	r1, fp
 8006434:	f7f9 fe90 	bl	8000158 <__aeabi_dsub>
 8006438:	e9dd 2300 	ldrd	r2, r3, [sp]
 800643c:	f7fa f844 	bl	80004c8 <__aeabi_dmul>
 8006440:	4606      	mov	r6, r0
 8006442:	460f      	mov	r7, r1
 8006444:	2c00      	cmp	r4, #0
 8006446:	f43f af23 	beq.w	8006290 <__ieee754_log+0x120>
 800644a:	a309      	add	r3, pc, #36	; (adr r3, 8006470 <__ieee754_log+0x300>)
 800644c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006450:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006454:	f7fa f838 	bl	80004c8 <__aeabi_dmul>
 8006458:	a307      	add	r3, pc, #28	; (adr r3, 8006478 <__ieee754_log+0x308>)
 800645a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800645e:	4604      	mov	r4, r0
 8006460:	460d      	mov	r5, r1
 8006462:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006466:	e727      	b.n	80062b8 <__ieee754_log+0x148>
 8006468:	2000      	movs	r0, #0
 800646a:	2100      	movs	r1, #0
 800646c:	e693      	b.n	8006196 <__ieee754_log+0x26>
 800646e:	bf00      	nop
 8006470:	fee00000 	.word	0xfee00000
 8006474:	3fe62e42 	.word	0x3fe62e42
 8006478:	35793c76 	.word	0x35793c76
 800647c:	3dea39ef 	.word	0x3dea39ef
 8006480:	55555555 	.word	0x55555555
 8006484:	3fd55555 	.word	0x3fd55555
 8006488:	df3e5244 	.word	0xdf3e5244
 800648c:	3fc2f112 	.word	0x3fc2f112
 8006490:	96cb03de 	.word	0x96cb03de
 8006494:	3fc74664 	.word	0x3fc74664
 8006498:	94229359 	.word	0x94229359
 800649c:	3fd24924 	.word	0x3fd24924
 80064a0:	55555593 	.word	0x55555593
 80064a4:	3fe55555 	.word	0x3fe55555
 80064a8:	d078c69f 	.word	0xd078c69f
 80064ac:	3fc39a09 	.word	0x3fc39a09
 80064b0:	1d8e78af 	.word	0x1d8e78af
 80064b4:	3fcc71c5 	.word	0x3fcc71c5
 80064b8:	9997fa04 	.word	0x9997fa04
 80064bc:	3fd99999 	.word	0x3fd99999
 80064c0:	c3500000 	.word	0xc3500000
 80064c4:	43500000 	.word	0x43500000
 80064c8:	7fefffff 	.word	0x7fefffff
 80064cc:	3ff00000 	.word	0x3ff00000
 80064d0:	3fe00000 	.word	0x3fe00000

080064d4 <nan>:
 80064d4:	2000      	movs	r0, #0
 80064d6:	4901      	ldr	r1, [pc, #4]	; (80064dc <nan+0x8>)
 80064d8:	4770      	bx	lr
 80064da:	bf00      	nop
 80064dc:	7ff80000 	.word	0x7ff80000

080064e0 <_init>:
 80064e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064e2:	bf00      	nop
 80064e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064e6:	bc08      	pop	{r3}
 80064e8:	469e      	mov	lr, r3
 80064ea:	4770      	bx	lr

080064ec <_fini>:
 80064ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064ee:	bf00      	nop
 80064f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064f2:	bc08      	pop	{r3}
 80064f4:	469e      	mov	lr, r3
 80064f6:	4770      	bx	lr
