-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity udpTxEngine is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    agmdDataOut_V_dout : IN STD_LOGIC_VECTOR (576 downto 0);
    agmdDataOut_V_empty_n : IN STD_LOGIC;
    agmdDataOut_V_read : OUT STD_LOGIC;
    txthMetaData_V_dout : IN STD_LOGIC_VECTOR (96 downto 0);
    txthMetaData_V_empty_n : IN STD_LOGIC;
    txthMetaData_V_read : OUT STD_LOGIC;
    agmdpayloadLenOut_V_s_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    agmdpayloadLenOut_V_s_empty_n : IN STD_LOGIC;
    agmdpayloadLenOut_V_s_read : OUT STD_LOGIC;
    txUdpDataOut_TREADY : IN STD_LOGIC;
    txUdpDataOut_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    txUdpDataOut_TVALID : OUT STD_LOGIC;
    txUdpDataOut_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
    txUdpDataOut_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of udpTxEngine is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_223 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000100011";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_224 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000100100";
    constant ap_const_lv32_23F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv16_1C : STD_LOGIC_VECTOR (15 downto 0) := "0000000000011100";
    constant ap_const_lv16_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv64_114000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000100010100000000000000000000000000000000000000";
    constant ap_const_lv16_45 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000101";
    constant ap_const_lv28_FFFFFFF : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111111111111111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ute_state_load_load_fu_304_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_nbreadreq_fu_170_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op7_read_state1 : BOOLEAN;
    signal ap_predicate_op13_read_state1 : BOOLEAN;
    signal ap_predicate_op26_read_state1 : BOOLEAN;
    signal tmp_nbreadreq_fu_184_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_nbreadreq_fu_192_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op43_read_state1 : BOOLEAN;
    signal ap_predicate_op53_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ute_state_load_reg_802 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_reg_814 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op78_write_state2 : BOOLEAN;
    signal tmp_1_reg_831 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op108_write_state2 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal regslice_both_DataOut_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ute_state_load_reg_802_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_reg_814_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op119_write_state3 : BOOLEAN;
    signal tmp_1_reg_831_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op122_write_state3 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ute_state : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal prevWord_data_V_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal prevWord_keep_V : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal currMetaData_theirIP : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal currMetaData_myIP_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal currMetaData_theirPo : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal currMetaData_myPort_s : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ip_len_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal udp_len_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal txUdpDataOut_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal txthMetaData_V_blk_n : STD_LOGIC;
    signal agmdpayloadLenOut_V_s_blk_n : STD_LOGIC;
    signal agmdDataOut_V_blk_n : STD_LOGIC;
    signal reg_292 : STD_LOGIC_VECTOR (35 downto 0);
    signal reg_296 : STD_LOGIC_VECTOR (223 downto 0);
    signal reg_300 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_240_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln647_9_fu_308_p1 : STD_LOGIC_VECTOR (287 downto 0);
    signal trunc_ln647_9_reg_821 : STD_LOGIC_VECTOR (287 downto 0);
    signal p_Result_9_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln647_6_fu_332_p1 : STD_LOGIC_VECTOR (287 downto 0);
    signal trunc_ln647_6_reg_835 : STD_LOGIC_VECTOR (287 downto 0);
    signal tmp_last_V_fu_350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_840 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_13_fu_490_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_14_fu_499_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_11_fu_512_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_12_fu_520_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_s_fu_713_p21 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_10_fu_757_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_tmp_last_V_1_reg_226 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_last_V_1_reg_226 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln377_fu_318_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln355_fu_364_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln312_fu_464_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_7_fu_529_p5 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_3_fu_766_p5 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_8_fu_547_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_4_fu_784_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln321_fu_374_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln214_fu_440_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_1_fu_452_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_284_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_5_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln347_fu_342_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln321_fu_356_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_fu_432_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_fu_486_p1 : STD_LOGIC_VECTOR (223 downto 0);
    signal trunc_ln414_1_fu_495_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln647_7_fu_504_p1 : STD_LOGIC_VECTOR (223 downto 0);
    signal trunc_ln647_8_fu_508_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln647_5_fu_709_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_239_i119_s_fu_699_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_4_fu_691_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_239_i116_s_fu_681_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_3_fu_673_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_239_i113_s_fu_663_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_2_fu_655_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_237_2_i_fu_645_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_237_1_i_fu_635_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_237_i108_s_fu_625_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_1_fu_617_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_237_2_i_i_fu_607_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_237_1_i_i_fu_597_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_237_i_i_fu_587_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_fu_579_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_239_i_i_fu_569_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal txUdpDataOut_TDATA_int : STD_LOGIC_VECTOR (511 downto 0);
    signal txUdpDataOut_TVALID_int : STD_LOGIC;
    signal txUdpDataOut_TREADY_int : STD_LOGIC;
    signal regslice_both_DataOut_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_DataOut_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal txUdpDataOut_TKEEP_int : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_DataOut_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_DataOut_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_DataOut_V_last_V_U_apdone_blk : STD_LOGIC;
    signal txUdpDataOut_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_DataOut_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_DataOut_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_condition_239 : BOOLEAN;
    signal ap_condition_284 : BOOLEAN;
    signal ap_condition_157 : BOOLEAN;
    signal ap_condition_281 : BOOLEAN;
    signal ap_condition_344 : BOOLEAN;

    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_both_DataOut_V_data_V_U : component regslice_both
    generic map (
        DataWidth => 512)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => txUdpDataOut_TDATA_int,
        vld_in => txUdpDataOut_TVALID_int,
        ack_in => txUdpDataOut_TREADY_int,
        data_out => txUdpDataOut_TDATA,
        vld_out => regslice_both_DataOut_V_data_V_U_vld_out,
        ack_out => txUdpDataOut_TREADY,
        apdone_blk => regslice_both_DataOut_V_data_V_U_apdone_blk);

    regslice_both_DataOut_V_keep_V_U : component regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => txUdpDataOut_TKEEP_int,
        vld_in => txUdpDataOut_TVALID_int,
        ack_in => regslice_both_DataOut_V_keep_V_U_ack_in_dummy,
        data_out => txUdpDataOut_TKEEP,
        vld_out => regslice_both_DataOut_V_keep_V_U_vld_out,
        ack_out => txUdpDataOut_TREADY,
        apdone_blk => regslice_both_DataOut_V_keep_V_U_apdone_blk);

    regslice_both_DataOut_V_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => txUdpDataOut_TLAST_int,
        vld_in => txUdpDataOut_TVALID_int,
        ack_in => regslice_both_DataOut_V_last_V_U_ack_in_dummy,
        data_out => txUdpDataOut_TLAST,
        vld_out => regslice_both_DataOut_V_last_V_U_vld_out,
        ack_out => txUdpDataOut_TREADY,
        apdone_blk => regslice_both_DataOut_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_tmp_last_V_1_reg_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_157)) then
                if ((ap_const_boolean_1 = ap_condition_284)) then 
                    ap_phi_reg_pp0_iter1_tmp_last_V_1_reg_226 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_239)) then 
                    ap_phi_reg_pp0_iter1_tmp_last_V_1_reg_226 <= p_Result_9_fu_312_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_tmp_last_V_1_reg_226 <= ap_phi_reg_pp0_iter0_tmp_last_V_1_reg_226;
                end if;
            end if; 
        end if;
    end process;

    prevWord_data_V_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_281)) then
                if (((ute_state_load_reg_802 = ap_const_lv3_1) and (tmp_1_reg_831 = ap_const_lv1_1))) then 
                    prevWord_data_V_1 <= p_Result_3_fu_766_p5;
                elsif (((ute_state_load_reg_802 = ap_const_lv3_2) and (tmp_2_reg_814 = ap_const_lv1_1))) then 
                    prevWord_data_V_1 <= p_Result_7_fu_529_p5;
                end if;
            end if; 
        end if;
    end process;

    prevWord_keep_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_281)) then
                if (((ute_state_load_reg_802 = ap_const_lv3_1) and (tmp_1_reg_831 = ap_const_lv1_1))) then 
                    prevWord_keep_V <= p_Result_4_fu_784_p5;
                elsif (((ute_state_load_reg_802 = ap_const_lv3_2) and (tmp_2_reg_814 = ap_const_lv1_1))) then 
                    prevWord_keep_V <= p_Result_8_fu_547_p5;
                end if;
            end if; 
        end if;
    end process;

    ute_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_nbreadreq_fu_192_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_184_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ute_state <= select_ln312_fu_464_p3;
            elsif (((grp_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ute_state <= zext_ln355_fu_364_p1;
            elsif (((grp_fu_240_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ute_state <= select_ln377_fu_318_p3;
            elsif ((((grp_fu_240_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_4) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ute_state_load_load_fu_304_p1 = ap_const_lv3_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ute_state <= ap_const_lv3_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_nbreadreq_fu_192_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_184_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                currMetaData_myIP_V <= txthMetaData_V_dout(63 downto 32);
                currMetaData_myPort_s <= txthMetaData_V_dout(95 downto 80);
                currMetaData_theirIP <= trunc_ln321_fu_374_p1;
                currMetaData_theirPo <= txthMetaData_V_dout(79 downto 64);
                ip_len_V <= add_ln214_fu_440_p2;
                udp_len_V <= add_ln214_1_fu_452_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((grp_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_292 <= agmdDataOut_V_dout(547 downto 512);
                reg_296 <= agmdDataOut_V_dout(511 downto 288);
                reg_300 <= agmdDataOut_V_dout(575 downto 548);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ute_state = ap_const_lv3_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_1_reg_831 <= grp_nbreadreq_fu_170_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_1_reg_831_pp0_iter1_reg <= tmp_1_reg_831;
                tmp_2_reg_814_pp0_iter1_reg <= tmp_2_reg_814;
                ute_state_load_reg_802 <= ute_state;
                ute_state_load_reg_802_pp0_iter1_reg <= ute_state_load_reg_802;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ute_state = ap_const_lv3_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_2_reg_814 <= grp_nbreadreq_fu_170_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_last_V_reg_840 <= tmp_last_V_fu_350_p2;
                trunc_ln647_6_reg_835 <= trunc_ln647_6_fu_332_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trunc_ln647_9_reg_821 <= trunc_ln647_9_fu_308_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln214_1_fu_452_p2 <= std_logic_vector(unsigned(ap_const_lv16_8) + unsigned(agmdpayloadLenOut_V_s_dout));
    add_ln214_fu_440_p2 <= std_logic_vector(unsigned(ap_const_lv16_1C) + unsigned(agmdpayloadLenOut_V_s_dout));

    agmdDataOut_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, agmdDataOut_V_empty_n, ap_predicate_op7_read_state1, ap_predicate_op13_read_state1, ap_predicate_op26_read_state1, ap_block_pp0_stage0)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op26_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op13_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            agmdDataOut_V_blk_n <= agmdDataOut_V_empty_n;
        else 
            agmdDataOut_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    agmdDataOut_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op7_read_state1, ap_predicate_op13_read_state1, ap_predicate_op26_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op26_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op13_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            agmdDataOut_V_read <= ap_const_logic_1;
        else 
            agmdDataOut_V_read <= ap_const_logic_0;
        end if; 
    end process;


    agmdpayloadLenOut_V_s_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, agmdpayloadLenOut_V_s_empty_n, ap_predicate_op53_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op53_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            agmdpayloadLenOut_V_s_blk_n <= agmdpayloadLenOut_V_s_empty_n;
        else 
            agmdpayloadLenOut_V_s_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    agmdpayloadLenOut_V_s_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op53_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op53_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            agmdpayloadLenOut_V_s_read <= ap_const_logic_1;
        else 
            agmdpayloadLenOut_V_s_read <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter2, agmdDataOut_V_empty_n, ap_predicate_op7_read_state1, ap_predicate_op13_read_state1, ap_predicate_op26_read_state1, txthMetaData_V_empty_n, ap_predicate_op43_read_state1, agmdpayloadLenOut_V_s_empty_n, ap_predicate_op53_read_state1, regslice_both_DataOut_V_data_V_U_apdone_blk)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_0 = agmdpayloadLenOut_V_s_empty_n) and (ap_predicate_op53_read_state1 = ap_const_boolean_1)) or ((txthMetaData_V_empty_n = ap_const_logic_0) and (ap_predicate_op43_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_0 = agmdDataOut_V_empty_n) and (ap_predicate_op26_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_0 = agmdDataOut_V_empty_n) and (ap_predicate_op13_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_0 = agmdDataOut_V_empty_n) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (regslice_both_DataOut_V_data_V_U_apdone_blk = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, agmdDataOut_V_empty_n, ap_predicate_op7_read_state1, ap_predicate_op13_read_state1, ap_predicate_op26_read_state1, txthMetaData_V_empty_n, ap_predicate_op43_read_state1, agmdpayloadLenOut_V_s_empty_n, ap_predicate_op53_read_state1, ap_block_state2_io, regslice_both_DataOut_V_data_V_U_apdone_blk, ap_block_state3_io)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_0 = agmdpayloadLenOut_V_s_empty_n) and (ap_predicate_op53_read_state1 = ap_const_boolean_1)) or ((txthMetaData_V_empty_n = ap_const_logic_0) and (ap_predicate_op43_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_0 = agmdDataOut_V_empty_n) and (ap_predicate_op26_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_0 = agmdDataOut_V_empty_n) and (ap_predicate_op13_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_0 = agmdDataOut_V_empty_n) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_DataOut_V_data_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, agmdDataOut_V_empty_n, ap_predicate_op7_read_state1, ap_predicate_op13_read_state1, ap_predicate_op26_read_state1, txthMetaData_V_empty_n, ap_predicate_op43_read_state1, agmdpayloadLenOut_V_s_empty_n, ap_predicate_op53_read_state1, ap_block_state2_io, regslice_both_DataOut_V_data_V_U_apdone_blk, ap_block_state3_io)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_0 = agmdpayloadLenOut_V_s_empty_n) and (ap_predicate_op53_read_state1 = ap_const_boolean_1)) or ((txthMetaData_V_empty_n = ap_const_logic_0) and (ap_predicate_op43_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_0 = agmdDataOut_V_empty_n) and (ap_predicate_op26_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_0 = agmdDataOut_V_empty_n) and (ap_predicate_op13_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_0 = agmdDataOut_V_empty_n) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_DataOut_V_data_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, agmdDataOut_V_empty_n, ap_predicate_op7_read_state1, ap_predicate_op13_read_state1, ap_predicate_op26_read_state1, txthMetaData_V_empty_n, ap_predicate_op43_read_state1, agmdpayloadLenOut_V_s_empty_n, ap_predicate_op53_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_0 = agmdpayloadLenOut_V_s_empty_n) and (ap_predicate_op53_read_state1 = ap_const_boolean_1)) or ((txthMetaData_V_empty_n = ap_const_logic_0) and (ap_predicate_op43_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_0 = agmdDataOut_V_empty_n) and (ap_predicate_op26_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_0 = agmdDataOut_V_empty_n) and (ap_predicate_op13_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_0 = agmdDataOut_V_empty_n) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_io_assign_proc : process(ute_state_load_reg_802, ap_predicate_op78_write_state2, ap_predicate_op108_write_state2, txUdpDataOut_TREADY_int)
    begin
                ap_block_state2_io <= (((txUdpDataOut_TREADY_int = ap_const_logic_0) and (ap_predicate_op108_write_state2 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int = ap_const_logic_0) and (ap_predicate_op78_write_state2 = ap_const_boolean_1)) or ((ute_state_load_reg_802 = ap_const_lv3_3) and (txUdpDataOut_TREADY_int = ap_const_logic_0)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(ute_state_load_reg_802_pp0_iter1_reg, ap_predicate_op119_write_state3, ap_predicate_op122_write_state3, txUdpDataOut_TREADY_int)
    begin
                ap_block_state3_io <= (((txUdpDataOut_TREADY_int = ap_const_logic_0) and (ap_predicate_op122_write_state3 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int = ap_const_logic_0) and (ap_predicate_op119_write_state3 = ap_const_boolean_1)) or ((txUdpDataOut_TREADY_int = ap_const_logic_0) and (ute_state_load_reg_802_pp0_iter1_reg = ap_const_lv3_3)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(regslice_both_DataOut_V_data_V_U_apdone_blk)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (regslice_both_DataOut_V_data_V_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_condition_157_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_157 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_239_assign_proc : process(grp_nbreadreq_fu_170_p3, ute_state, grp_fu_240_p3)
    begin
                ap_condition_239 <= ((grp_fu_240_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_2));
    end process;


    ap_condition_281_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_281 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_284_assign_proc : process(grp_nbreadreq_fu_170_p3, ute_state, grp_fu_240_p3)
    begin
                ap_condition_284 <= ((grp_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_2) and (grp_fu_240_p3 = ap_const_lv1_0));
    end process;


    ap_condition_344_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_344 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_tmp_last_V_1_reg_226 <= "X";

    ap_predicate_op108_write_state2_assign_proc : process(ute_state_load_reg_802, tmp_1_reg_831)
    begin
                ap_predicate_op108_write_state2 <= ((ute_state_load_reg_802 = ap_const_lv3_1) and (tmp_1_reg_831 = ap_const_lv1_1));
    end process;


    ap_predicate_op119_write_state3_assign_proc : process(ute_state_load_reg_802_pp0_iter1_reg, tmp_2_reg_814_pp0_iter1_reg)
    begin
                ap_predicate_op119_write_state3 <= ((ute_state_load_reg_802_pp0_iter1_reg = ap_const_lv3_2) and (tmp_2_reg_814_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op122_write_state3_assign_proc : process(ute_state_load_reg_802_pp0_iter1_reg, tmp_1_reg_831_pp0_iter1_reg)
    begin
                ap_predicate_op122_write_state3 <= ((ute_state_load_reg_802_pp0_iter1_reg = ap_const_lv3_1) and (tmp_1_reg_831_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op13_read_state1_assign_proc : process(grp_nbreadreq_fu_170_p3, ute_state)
    begin
                ap_predicate_op13_read_state1 <= ((grp_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_2));
    end process;


    ap_predicate_op26_read_state1_assign_proc : process(grp_nbreadreq_fu_170_p3, ute_state)
    begin
                ap_predicate_op26_read_state1 <= ((grp_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_1));
    end process;


    ap_predicate_op43_read_state1_assign_proc : process(tmp_nbreadreq_fu_184_p3, tmp_4_nbreadreq_fu_192_p3, ute_state)
    begin
                ap_predicate_op43_read_state1 <= ((tmp_4_nbreadreq_fu_192_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_184_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_0));
    end process;


    ap_predicate_op53_read_state1_assign_proc : process(tmp_nbreadreq_fu_184_p3, tmp_4_nbreadreq_fu_192_p3, ute_state)
    begin
                ap_predicate_op53_read_state1 <= ((tmp_4_nbreadreq_fu_192_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_184_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_0));
    end process;


    ap_predicate_op78_write_state2_assign_proc : process(ute_state_load_reg_802, tmp_2_reg_814)
    begin
                ap_predicate_op78_write_state2 <= ((ute_state_load_reg_802 = ap_const_lv3_2) and (tmp_2_reg_814 = ap_const_lv1_1));
    end process;


    ap_predicate_op7_read_state1_assign_proc : process(grp_nbreadreq_fu_170_p3, ute_state)
    begin
                ap_predicate_op7_read_state1 <= ((grp_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (ute_state = ap_const_lv3_4));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_240_p3 <= agmdDataOut_V_dout(576 downto 576);
    grp_fu_284_p3 <= agmdDataOut_V_dout(548 downto 548);
    grp_nbreadreq_fu_170_p3 <= (0=>(agmdDataOut_V_empty_n), others=>'-');
    p_Result_10_fu_757_p3 <= (reg_292 & ap_const_lv28_FFFFFFF);
    p_Result_11_fu_512_p3 <= (trunc_ln647_9_reg_821 & trunc_ln647_7_fu_504_p1);
    p_Result_12_fu_520_p3 <= (reg_292 & trunc_ln647_8_fu_508_p1);
    p_Result_13_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln414_fu_486_p1),512));
    p_Result_14_fu_499_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln414_1_fu_495_p1),64));
    p_Result_237_1_i_fu_635_p4 <= currMetaData_theirIP(23 downto 16);
    p_Result_237_1_i_i_fu_597_p4 <= currMetaData_myIP_V(23 downto 16);
    p_Result_237_2_i_fu_645_p4 <= currMetaData_theirIP(15 downto 8);
    p_Result_237_2_i_i_fu_607_p4 <= currMetaData_myIP_V(15 downto 8);
    p_Result_237_i108_s_fu_625_p4 <= currMetaData_theirIP(31 downto 24);
    p_Result_237_i_i_fu_587_p4 <= currMetaData_myIP_V(31 downto 24);
    p_Result_239_i113_s_fu_663_p4 <= currMetaData_myPort_s(15 downto 8);
    p_Result_239_i116_s_fu_681_p4 <= currMetaData_theirPo(15 downto 8);
    p_Result_239_i119_s_fu_699_p4 <= udp_len_V(15 downto 8);
    p_Result_239_i_i_fu_569_p4 <= ip_len_V(15 downto 8);
    p_Result_3_fu_766_p5 <= (prevWord_data_V_1(511 downto 224) & reg_296);
    p_Result_4_fu_784_p5 <= (prevWord_keep_V(63 downto 28) & reg_300);
    p_Result_5_fu_336_p2 <= (grp_fu_284_p3 xor ap_const_lv1_1);
    p_Result_7_fu_529_p5 <= (prevWord_data_V_1(511 downto 224) & reg_296);
    p_Result_8_fu_547_p5 <= (prevWord_keep_V(63 downto 28) & reg_300);
    p_Result_9_fu_312_p2 <= (grp_fu_284_p3 xor ap_const_lv1_1);
    p_Result_s_fu_713_p21 <= (((((((((((((((((((trunc_ln647_6_reg_835 & ap_const_lv16_0) & trunc_ln647_5_fu_709_p1) & p_Result_239_i119_s_fu_699_p4) & trunc_ln647_4_fu_691_p1) & p_Result_239_i116_s_fu_681_p4) & trunc_ln647_3_fu_673_p1) & p_Result_239_i113_s_fu_663_p4) & trunc_ln647_2_fu_655_p1) & p_Result_237_2_i_fu_645_p4) & p_Result_237_1_i_fu_635_p4) & p_Result_237_i108_s_fu_625_p4) & trunc_ln647_1_fu_617_p1) & p_Result_237_2_i_i_fu_607_p4) & p_Result_237_1_i_i_fu_597_p4) & p_Result_237_i_i_fu_587_p4) & ap_const_lv64_114000000000) & trunc_ln647_fu_579_p1) & p_Result_239_i_i_fu_569_p4) & ap_const_lv16_45);
    select_ln312_fu_464_p3 <= 
        ap_const_lv3_1 when (tmp_9_fu_432_p3(0) = '1') else 
        ap_const_lv3_4;
    select_ln321_fu_356_p3 <= 
        select_ln347_fu_342_p3 when (grp_fu_240_p3(0) = '1') else 
        ap_const_lv2_2;
    select_ln347_fu_342_p3 <= 
        ap_const_lv2_3 when (grp_fu_284_p3(0) = '1') else 
        ap_const_lv2_0;
    select_ln377_fu_318_p3 <= 
        ap_const_lv3_3 when (grp_fu_284_p3(0) = '1') else 
        ap_const_lv3_0;
    tmp_4_nbreadreq_fu_192_p3 <= (0=>(agmdpayloadLenOut_V_s_empty_n), others=>'-');
    tmp_9_fu_432_p3 <= txthMetaData_V_dout(96 downto 96);
    tmp_last_V_fu_350_p2 <= (p_Result_5_fu_336_p2 and grp_fu_240_p3);
    tmp_nbreadreq_fu_184_p3 <= (0=>(txthMetaData_V_empty_n), others=>'-');
    trunc_ln321_fu_374_p1 <= txthMetaData_V_dout(32 - 1 downto 0);
    trunc_ln414_1_fu_495_p1 <= prevWord_keep_V(28 - 1 downto 0);
    trunc_ln414_fu_486_p1 <= prevWord_data_V_1(224 - 1 downto 0);
    trunc_ln647_1_fu_617_p1 <= currMetaData_myIP_V(8 - 1 downto 0);
    trunc_ln647_2_fu_655_p1 <= currMetaData_theirIP(8 - 1 downto 0);
    trunc_ln647_3_fu_673_p1 <= currMetaData_myPort_s(8 - 1 downto 0);
    trunc_ln647_4_fu_691_p1 <= currMetaData_theirPo(8 - 1 downto 0);
    trunc_ln647_5_fu_709_p1 <= udp_len_V(8 - 1 downto 0);
    trunc_ln647_6_fu_332_p1 <= agmdDataOut_V_dout(288 - 1 downto 0);
    trunc_ln647_7_fu_504_p1 <= prevWord_data_V_1(224 - 1 downto 0);
    trunc_ln647_8_fu_508_p1 <= prevWord_keep_V(28 - 1 downto 0);
    trunc_ln647_9_fu_308_p1 <= agmdDataOut_V_dout(288 - 1 downto 0);
    trunc_ln647_fu_579_p1 <= ip_len_V(8 - 1 downto 0);

    txUdpDataOut_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ute_state_load_reg_802, ap_predicate_op78_write_state2, ap_predicate_op108_write_state2, ute_state_load_reg_802_pp0_iter1_reg, ap_predicate_op119_write_state3, ap_predicate_op122_write_state3, ap_block_pp0_stage0, txUdpDataOut_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op108_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op78_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ute_state_load_reg_802 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op122_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op119_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ute_state_load_reg_802_pp0_iter1_reg = ap_const_lv3_3)))) then 
            txUdpDataOut_TDATA_blk_n <= txUdpDataOut_TREADY_int;
        else 
            txUdpDataOut_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    txUdpDataOut_TDATA_int_assign_proc : process(ute_state_load_reg_802, ap_predicate_op78_write_state2, ap_predicate_op108_write_state2, p_Result_13_fu_490_p1, p_Result_11_fu_512_p3, p_Result_s_fu_713_p21, ap_condition_344)
    begin
        if ((ap_const_boolean_1 = ap_condition_344)) then
            if ((ap_predicate_op108_write_state2 = ap_const_boolean_1)) then 
                txUdpDataOut_TDATA_int <= p_Result_s_fu_713_p21;
            elsif ((ap_predicate_op78_write_state2 = ap_const_boolean_1)) then 
                txUdpDataOut_TDATA_int <= p_Result_11_fu_512_p3;
            elsif ((ute_state_load_reg_802 = ap_const_lv3_3)) then 
                txUdpDataOut_TDATA_int <= p_Result_13_fu_490_p1;
            else 
                txUdpDataOut_TDATA_int <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            txUdpDataOut_TDATA_int <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    txUdpDataOut_TKEEP_int_assign_proc : process(ute_state_load_reg_802, ap_predicate_op78_write_state2, ap_predicate_op108_write_state2, p_Result_14_fu_499_p1, p_Result_12_fu_520_p3, p_Result_10_fu_757_p3, ap_condition_344)
    begin
        if ((ap_const_boolean_1 = ap_condition_344)) then
            if ((ap_predicate_op108_write_state2 = ap_const_boolean_1)) then 
                txUdpDataOut_TKEEP_int <= p_Result_10_fu_757_p3;
            elsif ((ap_predicate_op78_write_state2 = ap_const_boolean_1)) then 
                txUdpDataOut_TKEEP_int <= p_Result_12_fu_520_p3;
            elsif ((ute_state_load_reg_802 = ap_const_lv3_3)) then 
                txUdpDataOut_TKEEP_int <= p_Result_14_fu_499_p1;
            else 
                txUdpDataOut_TKEEP_int <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            txUdpDataOut_TKEEP_int <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    txUdpDataOut_TLAST_int_assign_proc : process(ute_state_load_reg_802, ap_predicate_op78_write_state2, ap_predicate_op108_write_state2, tmp_last_V_reg_840, ap_phi_reg_pp0_iter1_tmp_last_V_1_reg_226, ap_condition_344)
    begin
        if ((ap_const_boolean_1 = ap_condition_344)) then
            if ((ap_predicate_op108_write_state2 = ap_const_boolean_1)) then 
                txUdpDataOut_TLAST_int <= tmp_last_V_reg_840;
            elsif ((ap_predicate_op78_write_state2 = ap_const_boolean_1)) then 
                txUdpDataOut_TLAST_int <= ap_phi_reg_pp0_iter1_tmp_last_V_1_reg_226;
            elsif ((ute_state_load_reg_802 = ap_const_lv3_3)) then 
                txUdpDataOut_TLAST_int <= ap_const_lv1_1;
            else 
                txUdpDataOut_TLAST_int <= "X";
            end if;
        else 
            txUdpDataOut_TLAST_int <= "X";
        end if; 
    end process;

    txUdpDataOut_TVALID <= regslice_both_DataOut_V_data_V_U_vld_out;

    txUdpDataOut_TVALID_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ute_state_load_reg_802, ap_predicate_op78_write_state2, ap_predicate_op108_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op108_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op78_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ute_state_load_reg_802 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            txUdpDataOut_TVALID_int <= ap_const_logic_1;
        else 
            txUdpDataOut_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    txthMetaData_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, txthMetaData_V_empty_n, ap_predicate_op43_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op43_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            txthMetaData_V_blk_n <= txthMetaData_V_empty_n;
        else 
            txthMetaData_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    txthMetaData_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op43_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op43_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            txthMetaData_V_read <= ap_const_logic_1;
        else 
            txthMetaData_V_read <= ap_const_logic_0;
        end if; 
    end process;

    ute_state_load_load_fu_304_p1 <= ute_state;
    zext_ln355_fu_364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln321_fu_356_p3),3));
end behav;
