From: Eric Robert Peskin <atacs-bugs@shang.elen.utah.edu>
To: myers@vlsigroup.elen.utah.edu
Subject: Re: Verification Error (PR#100)
Date: Sun May  9 22:23:07 1999

ebergen-all.g still does not verify for me:

189 xia:~atacs/examples/g> pwd
/home/ming/atacs/examples/g
190 xia:~atacs/examples/g> ll `which atacs`
-rwx------   1 peskin   101      11783732 May  9 19:26
/home/song/peskin/atacs/atacs*
191 xia:~atacs/examples/g> atacs -lg -mh -mc -to ebergen-all
ATACS VERSION 4.1
Logging session in:  atacs.log
Converting Petri net to ER and storing to:  ebergen-all.er
Loading timed event-rule structure from:  ebergen-all.er
Initializing 3 cycles ... done
Using heuristic timing analysis.
Now using combinational optimization.
Checking liveness ... live
Checking connectivity ... strongly connected
Checking safety ... safe
Finding redundant rules ... done
Finding reduced state graph ... done
Projecting out dummy transitions ... done
Checking CSC ... complete state coded
Finding regions ... done
Finding conflicts ... done
Finding cover ... done
Storing production rules to:  ebergen-all.prs
Total Area = 14 literals 34 transistors
Storing verification file to:  ebergen-all.ver
Executing command:  orbits < verify > output
ERROR:  Circuit verification did not complete!
192 xia:~atacs/examples/g> 
