Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Dec 10 05:38:32 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_88_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 Delay1No37_instance/Y_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum14_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.908ns (27.177%)  route 2.433ns (72.822%))
  Logic Levels:           9  (CARRY8=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 6.667 - 4.000 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.378ns (routing 0.564ns, distribution 1.814ns)
  Clock Net Delay (Destination): 2.007ns (routing 0.516ns, distribution 1.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=82269, routed)       2.378     3.329    Delay1No37_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X188Y638       FDCE                                         r  Delay1No37_instance/Y_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y638       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.408 r  Delay1No37_instance/Y_reg[32]/Q
                         net (fo=6, routed)           0.991     4.399    Delay1No36_instance/Y_reg[33]_0[32]
    SLICE_X173Y582       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     4.523 r  Delay1No36_instance/geqOp_carry__0_i_9__6/O
                         net (fo=1, routed)           0.010     4.533    Sum14_2_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[7]
    SLICE_X173Y582       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.648 r  Sum14_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.674    Sum14_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X173Y583       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.726 r  Sum14_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.232     4.958    Delay1No37_instance/CO[0]
    SLICE_X171Y581       LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.066     5.024 f  Delay1No37_instance/shiftedFracY_d1[12]_i_4__6/O
                         net (fo=3, routed)           0.195     5.219    Delay1No36_instance/Y_reg[23]_0[0]
    SLICE_X172Y582       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     5.369 f  Delay1No36_instance/shiftedFracY_d1[32]_i_9__6/O
                         net (fo=3, routed)           0.146     5.515    Delay1No36_instance/shiftedFracY_d1[32]_i_9__6_n_0
    SLICE_X170Y582       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     5.566 r  Delay1No36_instance/shiftedFracY_d1[45]_i_4__0/O
                         net (fo=31, routed)          0.349     5.915    Delay1No37_instance/Y_reg[23]_0
    SLICE_X174Y578       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     6.012 r  Delay1No37_instance/shiftedFracY_d1[7]_i_2__6/O
                         net (fo=4, routed)           0.201     6.213    Delay1No37_instance/shiftedFracY_d1_reg[38][6]
    SLICE_X175Y580       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     6.336 r  Delay1No37_instance/shiftedFracY_d1[31]_i_3__6/O
                         net (fo=2, routed)           0.211     6.547    Delay1No37_instance/level4__0__0[11]
    SLICE_X171Y580       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     6.598 r  Delay1No37_instance/shiftedFracY_d1[31]_i_1__6/O
                         net (fo=1, routed)           0.072     6.670    Sum14_2_impl_instance/FPAddSubOp_instance/D[20]
    SLICE_X171Y580       FDRE                                         r  Sum14_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=82269, routed)       2.007     6.667    Sum14_2_impl_instance/FPAddSubOp_instance/clk
    SLR Crossing[1->2]   
    SLICE_X171Y580       FDRE                                         r  Sum14_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/C
                         clock pessimism              0.366     7.033    
                         clock uncertainty           -0.035     6.997    
    SLICE_X171Y580       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.022    Sum14_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]
  -------------------------------------------------------------------
                         required time                          7.022    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  0.353    




