// Seed: 358607926
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
  id_8(
      .id_0(1), .id_1(1'h0), .id_2(id_7), .id_3(1'h0), .id_4({1'b0{1}})
  );
endmodule
module module_1 (
    input wire  id_0,
    input uwire id_1,
    input tri0  id_2
);
  assign id_4 = 1'b0 ** id_0;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  assign modCall_1.id_2 = 0;
  id_6(
      id_2, id_2, (id_1)
  );
endmodule
