# Source Code - FPGA Projects

Source code for digital design projects with FPGA presented in `FPGA.html`.

## Directory Structure

- `Alarm/` - Alarm system with timer
- `Moore_seq/` - Sequential Moore state machine
- `Verilog/` - Verilog examples and projects

## Project Description

### Alarm
Alarm system implemented in FPGA including timer, sensors, and control logic. Designed to demonstrate peripheral integration and timing management.

### Moore_seq
Implementation of a Moore state machine with sequential logic. Educational example of sequential digital system design.

### Verilog
Collection of Verilog HDL modules and examples for FPGA. Includes basic components and integrated projects.

## Technologies

- Language: Verilog HDL
- Tools: Xilinx Vivado
- Platforms: Xilinx FPGA, Altera

## Usage

Each directory contains its own set of source files. To simulate or synthesize, use the corresponding FPGA development tools.

## Documentation

Detailed documentation for each project is found in the source files and in the corresponding web page `FPGA.html`.