Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Jun 17 13:00:14 2020
| Host         : CoolerPc running 64-bit Ubuntu 20.04 LTS
| Command      : report_control_sets -verbose -file __main___control_sets.rpt
| Design       : __main__
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    81 |
|    Minimum number of control sets                        |    81 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   144 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    81 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    31 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              78 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             234 |          109 |
| Yes          | No                    | No                     |            1002 |          386 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             478 |          155 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                                     Enable Signal                                    |                             Set/Reset Signal                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk100_IBUF_BUFG | serial_tx_i_1_n_0                                                                    | __main___int_rst                                                        |                1 |              1 |         1.00 |
|  clk100_IBUF_BUFG | VexRiscv/_zz_213_                                                                    | VexRiscv/dataCache_1_/reset0                                            |                1 |              3 |         3.00 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/CsrPlugin_hadException_reg[0]                                  | VexRiscv/dataCache_1_/reset0                                            |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | __main___sink_ready173_out                                                           | __main___sink_ready1                                                    |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | __main___rd_next_value1                                                              | __main___int_rst                                                        |                2 |              4 |         2.00 |
|  clk100_IBUF_BUFG | __main___rx_bitcount                                                                 | __main___rx_bitcount[3]_i_1_n_0                                         |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | __main___countwr_next_value_ce9                                                      | __main___int_rst                                                        |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | __main___uart_tx_fifo_consume[2]_i_1_n_0                                             | __main___int_rst                                                        |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | __main___count2_next_value_ce5                                                       | __main___int_rst                                                        |                2 |              4 |         2.00 |
|  clk100_IBUF_BUFG | __main___uart_rx_fifo_wrport_we__0                                                   | __main___int_rst                                                        |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/_zz_138__reg[1]                                      | __main___int_rst                                                        |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/__main___uart_tx_fifo_level0_reg[1][0]               | __main___int_rst                                                        |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/builder_wishbone2csr_state_reg_0[0]                  | __main___int_rst                                                        |                2 |              5 |         2.50 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/builder_wishbone2csr_state_reg_7[0]     |                3 |              5 |         1.67 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/__main___uart_rx_fifo_readable_reg[0]                | __main___int_rst                                                        |                2 |              5 |         2.50 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/_zz_255_                                             |                                                                         |                2 |              5 |         2.50 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/__main___uart_tx_fifo_level0_reg[4][0]               | __main___int_rst                                                        |                2 |              5 |         2.50 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_injector_decodeRemoved |                3 |              5 |         1.67 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/dataCache_1_/SR[0]                                             |                3 |              6 |         2.00 |
|  clk100_IBUF_BUFG |                                                                                      | builder_wishbone2csr_state                                              |                4 |              6 |         1.50 |
|  clk100_IBUF_BUFG | __main___tx_reg[6]_i_1_n_0                                                           |                                                                         |                2 |              7 |         3.50 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[11]_i_2_n_0                      | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[11]_i_1_n_0         |                2 |              7 |         3.50 |
|  clk100_IBUF_BUFG | __main___source_payload_data__0                                                      |                                                                         |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/_zz_137__reg[6][2]                                   | __main___int_rst                                                        |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/builder_wishbone2csr_state_reg[0]                    | __main___int_rst                                                        |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/_zz_137__reg[6][0]                                   | __main___int_rst                                                        |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/builder_wishbone2csr_state_reg_2[0]                  | __main___int_rst                                                        |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/_zz_137__reg[6][3]                                   | __main___int_rst                                                        |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/builder_wishbone2csr_state_reg[3]                    | __main___int_rst                                                        |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/_zz_12_                                              | VexRiscv/IBusCachedPlugin_cache/_zz_13_                                 |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/builder_wishbone2csr_state_reg_1[1]                  | __main___int_rst                                                        |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/builder_wishbone2csr_state_reg[2]                    | __main___int_rst                                                        |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/_zz_137__reg[6][1]                                   | __main___int_rst                                                        |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/builder_wishbone2csr_state_reg_10[1]                 | __main___int_rst                                                        |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/builder_wishbone2csr_state_reg[1]                    | __main___int_rst                                                        |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/builder_wishbone2csr_state_reg_1[3]                  | __main___int_rst                                                        |                1 |              8 |         8.00 |
|  clk100_IBUF_BUFG | __main___rx_reg                                                                      |                                                                         |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/builder_wishbone2csr_state_reg_4[0]     |                4 |              8 |         2.00 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/builder_wishbone2csr_state_reg_8[0]     |                4 |              8 |         2.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/builder_wishbone2csr_state_reg_1[2]                  | __main___int_rst                                                        |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/builder_wishbone2csr_state_reg_5[0]     |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/builder_wishbone2csr_state_reg_6[0]     |                4 |              8 |         2.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/builder_wishbone2csr_state_reg_10[0]                 | __main___int_rst                                                        |                1 |              8 |         8.00 |
|  clk100_IBUF_BUFG | __main___uart_tx_fifo_syncfifo_re                                                    |                                                                         |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/builder_wishbone2csr_state_reg_3[0]                  | __main___int_rst                                                        |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/__main___uart_rx_fifo_readable_reg_0[0]              |                                                                         |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/builder_wishbone2csr_state_reg_10[3]                 | __main___int_rst                                                        |                1 |              8 |         8.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/builder_wishbone2csr_state_reg_1[0]                  | __main___int_rst                                                        |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/SR[0]                                   |                6 |              8 |         1.33 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/builder_wishbone2csr_state_reg_10[2]                 | __main___int_rst                                                        |                1 |              8 |         8.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/__main___uart_tx_fifo_level0_reg[1][0]               |                                                                         |                2 |             16 |         8.00 |
|  clk100_IBUF_BUFG | __main___uart_rx_fifo_wrport_we__0                                                   |                                                                         |                2 |             16 |         8.00 |
|  clk100_IBUF_BUFG | __main___rs_next_value_ce0                                                           | __main___int_rst                                                        |               11 |             18 |         1.64 |
|  clk100_IBUF_BUFG | sel                                                                                  | VexRiscv/IBusCachedPlugin_cache/builder_grant_reg_1                     |                5 |             20 |         4.00 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/dataCache_1_/reset0                                            |               13 |             22 |         1.69 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/p_2_in                                                         | VexRiscv/dataCache_1_/reset0                                            |                6 |             25 |         4.17 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg_2                | VexRiscv/dataCache_1_/reset0                                            |               10 |             27 |         2.70 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/_zz_229_1_out                                        |                                                                         |               12 |             27 |         2.25 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/E[0]                                                           |                                                                         |               11 |             30 |         2.73 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[20][0]                       |                                                                         |               13 |             30 |         2.31 |
|  clk100_IBUF_BUFG | VexRiscv/CsrPlugin_hadException                                                      |                                                                         |               14 |             32 |         2.29 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/memory_DivPlugin_div_done_reg_0[0]                             |                                                                         |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/memory_DivPlugin_rs1[31]                                                    | VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear            |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[27][0]                       |                                                                         |               22 |             32 |         1.45 |
|  clk100_IBUF_BUFG |                                                                                      | p_8_in                                                                  |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/builder_count_reg_12_sn_1               |               13 |             32 |         2.46 |
|  clk100_IBUF_BUFG | __main___timer_update_value_re                                                       | __main___int_rst                                                        |               10 |             32 |         3.20 |
|  clk100_IBUF_BUFG | __main___soccontroller_bus_errors                                                    | __main___int_rst                                                        |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[21][0]                       | VexRiscv/dataCache_1_/reset0                                            |               18 |             32 |         1.78 |
|  clk100_IBUF_BUFG | VexRiscv/memory_DivPlugin_div_result[31]_i_1_n_0                                     |                                                                         |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr |                                                                         |               18 |             35 |         1.94 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/memory_to_writeBack_REGFILE_WRITE_VALID_reg[0]                 |                                                                         |               15 |             37 |         2.47 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0                                     | VexRiscv/dataCache_1_/reset0                                            |               17 |             42 |         2.47 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/E[0]                                                 |                                                                         |               23 |             64 |         2.78 |
|  clk100_IBUF_BUFG | VexRiscv/_zz_133_[2]_i_1_n_0                                                         |                                                                         |               27 |             68 |         2.52 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready                                       |                                                                         |               25 |             68 |         2.72 |
|  clk100_IBUF_BUFG |                                                                                      |                                                                         |               33 |             78 |         2.36 |
|  clk100_IBUF_BUFG |                                                                                      | __main___int_rst                                                        |               42 |             86 |         2.05 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0                                     |                                                                         |               30 |            101 |         3.37 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/decode_to_execute_MEMORY_ENABLE_reg                            |                                                                         |               70 |            152 |         2.17 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear                         |                                                                         |               78 |            218 |         2.79 |
+-------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+--------------+


