// SPDX-License-Identifier: (GPL-2.0+ OR MIT)

/*
 * Copyright (c) 2022 Microchip Technology Inc. and its subsidiaries.
 */

/dts-v1/;

#include "lan969x.dtsi"

/ {
	model = "lan969x PxRouter (pcb v0.2)";
	aliases {
		serial0 = &usart0;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	gpio-restart {
		compatible = "gpio-restart";
		gpios = <&gpio 60 GPIO_ACTIVE_LOW>;
		open-source;
		priority = <200>;
	};

	i2c_gpio_0: i2c-gpio0 {
		compatible = "i2c-gpio";
		sda-gpios = <&gpio 54 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
		scl-gpios = <&gpio 53 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
		i2c-gpio,delay-us = <2>;	/* ~100 kHz */
		#address-cells = <1>;
		#size-cells = <0>;
		pinctrl-names = "default";
		pinctrl-0 = <&gpio_i2c_pins>;
		status = "okay";
	};

	i2c-mux {
		compatible = "i2c-mux-gpio";
		#address-cells = <1>;
		#size-cells = <0>;
		i2c-parent = <&i2c_gpio_0>;

		mux-gpios = <&sgpio_out 0 1 GPIO_ACTIVE_HIGH
			     &sgpio_out 0 2 GPIO_ACTIVE_HIGH
			     &sgpio_out 0 3 GPIO_ACTIVE_HIGH>;
		idle-state = <0x8>;

		i2c_sfp0: i2c-sfp0 {
			reg = <0x0>;
		};

		i2c_sfp1: i2c-sfp1 {
			reg = <0x1>;
		};

		i2c_2: i2c-2 {
			reg = <0x2>;
		};

		i2c_3: i2c-3 {
			reg = <0x3>;
		};

		i2c_4: i2c-4 {
			reg = <0x4>;
		};

		i2c_5: i2c-5 {
			reg = <0x5>;
		};

		i2c_6: i2c-6 {
			reg = <0x6>;
		};

		i2c_poe: i2c-poe {
			reg = <0x7>;
		};
	};

	leds {
		compatible = "gpio-leds";

		led-s6-green {
			label = "s6:green";
			gpios = <&sgpio_out 6 0 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};

		led-s6-yellow {
			label = "s6:yellow";
			gpios = <&sgpio_out 6 1 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};

		led-s7-green {
			label = "s7:green";
			gpios = <&sgpio_out 7 0 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};

		led-s7-yellow {
			label = "s7:yellow";
			gpios = <&sgpio_out 7 1 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};
	};

	sfp0: sfp0 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c_sfp0>;
		tx-disable-gpios = <&sgpio_out 6 2 GPIO_ACTIVE_HIGH>;
		los-gpios = <&sgpio_in 6 0 GPIO_ACTIVE_HIGH>;
		mod-def0-gpios = <&sgpio_in 6 1 GPIO_ACTIVE_LOW>;
		tx-fault-gpios = <&sgpio_in 6 2 GPIO_ACTIVE_HIGH>;
	};

	sfp1: sfp1 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c_sfp1>;
		tx-disable-gpios = <&sgpio_out 7 2 GPIO_ACTIVE_HIGH>;
		los-gpios = <&sgpio_in 7 0 GPIO_ACTIVE_HIGH>;
		mod-def0-gpios = <&sgpio_in 7 1 GPIO_ACTIVE_LOW>;
		tx-fault-gpios = <&sgpio_in 7 2 GPIO_ACTIVE_HIGH>;
	};
};

&i2c_3 {
	#address-cells = <1>;
	#size-cells = <0>;

	expander0: pca9555@20 {
		compatible = "nxp,pca9555";
		reg = <0x20>;

		gpio-controller;
		#gpio-cells = <2>;
	};

	expander1: pca9555@21 {
		compatible = "nxp,pca9555";
		reg = <0x21>;

		gpio-controller;
		#gpio-cells = <2>;
	};
};

&i2c_poe {
	#address-cells = <1>;
	#size-cells = <0>;

	poe0: max5980@2C {
        compatible = "maxim,max5980";
        reg = <0x2C>;

        volt-gpios = <&expander0 0 0>, <&expander0 1 0>,
                     <&expander0 2 0>, <&expander0 3 0>,
                     <&expander0 4 0>, <&expander0 5 0>,
                     <&expander0 6 0>, <&expander0 7 0>,
                     <&expander0 8 0>, <&expander0 9 0>,
                     <&expander0 10 0>, <&expander0 11 0>,
                     <&expander0 12 0>, <&expander0 13 0>,
                     <&expander0 14 0>, <&expander0 15 0>;

        port0@0 {
                enable = <1>;
                mode = "off";
                power = <1>;
				name-ref = <&switch 0>;
        };
        port1@1 {
                enable = <1>;
                mode = "off";
                power = <1>;
				name-ref = <&switch 1>;
        };
        port2@2 {
                enable = <1>;
                mode = "off";
                power = <1>;
				name-ref = <&switch 2>;
        };
        port3@3 {
                enable = <1>;
                mode = "off";
                power = <1>;
				name-ref = <&switch 3>;
        };
	};

	poe1: max5980@2D {
        compatible = "maxim,max5980";
        reg = <0x2D>;

        volt-gpios = <&expander1 0 0>, <&expander1 1 0>,
                     <&expander1 2 0>, <&expander1 3 0>,
                     <&expander1 4 0>, <&expander1 5 0>,
                     <&expander1 6 0>, <&expander1 7 0>,
                     <&expander1 8 0>, <&expander1 9 0>,
                     <&expander1 10 0>, <&expander1 11 0>,
                     <&expander1 12 0>, <&expander1 13 0>,
                     <&expander1 14 0>, <&expander1 15 0>;

        port0@0 {
                enable = <1>;
                mode = "off";
                power = <1>;
                name-ref = <&switch 4>;
        };
        port1@1 {
                enable = <1>;
                mode = "off";
                power = <1>;
                name-ref = <&switch 5>;
        };
        port2@2 {
                enable = <1>;
                mode = "off";
                power = <1>;
                name-ref = <&switch 6>;
        };
        port3@3 {
                enable = <1>;
                mode = "off";
                power = <1>;
                name-ref = <&switch 7>;
        };
	};
};

&flx0 {
	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_USART>;
	status = "okay";

	usart0: serial@200 {
		pinctrl-0 = <&fc0_pins>;
		pinctrl-names = "default";
		status = "okay";
	};
};

/*
&flx3 {
	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_TWI>;
	status = "okay";

	i2c3: i2c@600 {
		pinctrl-0 = <&fc3_pins>;
		pinctrl-names = "default";
		i2c-analog-filter;
		i2c-digital-filter;
		i2c-digital-filter-width-ns = <35>;
		i2c-sda-hold-time-ns = <1500>;
		status = "okay";
	};
};
*/

&flx1 {
	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_TWI>;
	status = "okay";

	i2c1: i2c@600 {
		pinctrl-0 = <&fc1_pins>;
		pinctrl-names = "default";
		i2c-analog-filter;
		i2c-digital-filter;
		i2c-digital-filter-width-ns = <35>;
		i2c-sda-hold-time-ns = <1500>;
		status = "okay";
	};
};

&gpio {
	gpio_i2c_pins: gpio-i2c-pins {
		pins = "GPIO_53", "GPIO_54";
		function = "gpio";
	};

	emmc_sd_pins: emmc-sd-pins {
		/* eMMC_SD - CMD, CLK, D0, D1, D2, D3, D4, D5, D6, D7, RSTN */
		pins = "GPIO_14", "GPIO_15", "GPIO_16", "GPIO_17",
		       "GPIO_18", "GPIO_19", "GPIO_20", "GPIO_21",
		       "GPIO_22", "GPIO_23", "GPIO_24";
		function = "emmc_sd";
	};

	fan_pins: fan-pins {
		pins = "GPIO_25", "GPIO_26";
		function = "fan";
	};

	fc0_pins: fc0-pins {
		pins = "GPIO_3", "GPIO_4";
		function = "fc";
	};
/*
	fc3_pins: fc3-pins {
		pins = "GPIO_55", "GPIO_56";
		function = "fc";
	};
*/
	fc1_pins: fc1-pins {
		pins = "GPIO_28", "GPIO_29";
		function = "fc";
	};

	mdio_pins: mdio-pins {
		pins = "GPIO_9", "GPIO_10";
		function = "miim";
	};

	mdio_irq_pins: mdio-irq-pins {
		pins = "GPIO_11";
		function = "miim_irq";
	};

	sgpio_pins: sgpio-pins {
		/* SCK, D0, D1, LD */
		pins = "GPIO_5", "GPIO_6", "GPIO_7", "GPIO_8";
		function = "sgpio_a";
	};

	usb_ulpi_pins: usb-ulpi-pins {
		pins = "GPIO_30", "GPIO_31", "GPIO_32", "GPIO_33",
		"GPIO_34", "GPIO_35", "GPIO_36", "GPIO_37",
		"GPIO_38", "GPIO_39", "GPIO_40", "GPIO_41";
		function = "usb_ulpi";
	};

	usb_rst_pins: usb-rst-pins {
		pins = "GPIO_12";
		function = "usb2phy_rst";
	};

	usb_over_pins: usb-over-pins {
		pins = "GPIO_13";
		function = "usb_over_detect";
	};

	usb_power_pins: usb-power-pins {
		pins = "GPIO_1";
		function = "usb_power";
	};
};

&hwmon {
	pinctrl-0 = <&fan_pins>;
	pinctrl-names = "default";
};

&mdio0 {
	pinctrl-0 = <&mdio_pins>, <&mdio_irq_pins>;
	pinctrl-names = "default";
	reset-gpios = <&gpio 62 GPIO_ACTIVE_LOW>;
	status = "okay";

	phy4: phy@4 {
		reg = <4>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&gpio>;
	};

	phy5: phy@5 {
		reg = <5>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&gpio>;
	};

	phy6: phy@6 {
		reg = <6>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&gpio>;
	};

	phy7: phy@7 {
		reg = <7>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&gpio>;
	};

	phy8: phy@8 {
		reg = <8>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&gpio>;
	};

	phy9: phy@9 {
		reg = <9>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&gpio>;
	};

	phy10: phy@10 {
		reg = <10>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&gpio>;
	};

	phy11: phy@11 {
		reg = <11>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&gpio>;
	};

	phy12: phy@12 {
		reg = <12>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&gpio>;
	};

	phy13: phy@13 {
		reg = <13>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&gpio>;
	};

	phy14: phy@14 {
		reg = <14>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&gpio>;
	};

	phy15: phy@15 {
		reg = <15>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&gpio>;
	};

	phy16: phy@16 {
		reg = <16>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&gpio>;
	};

	phy17: phy@17 {
		reg = <17>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&gpio>;
	};

	phy18: phy@18 {
		reg = <18>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&gpio>;
	};

	phy19: phy@19 {
		reg = <19>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&gpio>;
	};
};

&qspi0 {
	status = "okay";

	spi-flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <104000000>;
		#address-cells = <1>;
		#size-cells = <1>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <4>;
		m25p,fast-read;
	};
};

&serdes {
	status = "okay";
};

&sdmmc0 {
	pinctrl-0 = <&emmc_sd_pins>;
	pinctrl-names = "default";
	max-frequency = <100000000>;
	bus-width = <8>;
	non-removable;
	no-1-8-v;
	disable-wp;
	status = "okay";
};

&sgpio {
	pinctrl-0 = <&sgpio_pins>;
	pinctrl-names = "default";

	microchip,sgpio-port-ranges = <0 1>, <6 9>;
	status = "okay";

	gpio@0 {
		ngpios = <128>;
	};
	gpio@1 {
		ngpios = <128>;
	};
};

&switch {
	status = "okay";
	mac-address = [ 08 00 3B 00 00 00 ];

	ethernet-ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port0: port@0 {
			reg = <0>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy8>;
			phy-mode = "qsgmii";
			port-name = "eth14";
			phys = <&serdes 0>;
			max-frame-size = <13942>;
		};

		port1: port@1 {
			reg = <1>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy9>;
			phy-mode = "qsgmii";
			port-name = "eth13";
			phys = <&serdes 0>;
			max-frame-size = <13942>;
		};

		port2: port@2 {
			reg = <2>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy10>;
			phy-mode = "qsgmii";
			port-name = "eth16";
			phys = <&serdes 0>;
			max-frame-size = <13942>;
		};

		port3: port@3 {
			reg = <3>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy11>;
			phy-mode = "qsgmii";
			port-name = "eth15";
			phys = <&serdes 0>;
			max-frame-size = <13942>;
		};

		port4: port@4 {
			reg = <4>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy4>;
			phy-mode = "qsgmii";
			port-name = "eth10";
			phys = <&serdes 1>;
			max-frame-size = <13942>;
		};

		port5: port@5 {
			reg = <5>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy5>;
			phy-mode = "qsgmii";
			port-name = "eth9";
			phys = <&serdes 1>;
			max-frame-size = <13942>;
		};

		port6: port@6 {
			reg = <6>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy6>;
			phy-mode = "qsgmii";
			port-name = "eth12";
			phys = <&serdes 1>;
			max-frame-size = <13942>;
		};

		port7: port@7 {
			reg = <7>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy7>;
			phy-mode = "qsgmii";
			port-name = "eth11";
			phys = <&serdes 1>;
			max-frame-size = <13942>;
		};

		port8: port@8 {
			reg = <8>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy16>;
			phy-mode = "qsgmii";
			port-name = "eth6";
			phys = <&serdes 2>;
			max-frame-size = <13942>;
		};

		port9: port@9 {
			reg = <9>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy17>;
			phy-mode = "qsgmii";
			port-name = "eth5";
			phys = <&serdes 2>;
			max-frame-size = <13942>;
		};

		port10: port@10 {
			reg = <10>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy18>;
			phy-mode = "qsgmii";
			port-name = "eth8";
			phys = <&serdes 2>;
			max-frame-size = <13942>;
		};

		port11: port@11 {
			reg = <11>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy19>;
			phy-mode = "qsgmii";
			port-name = "eth7";
			phys = <&serdes 2>;
			max-frame-size = <13942>;
		};

		port12: port@12 {
			reg = <12>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy12>;
			phy-mode = "qsgmii";
			port-name = "eth2";
			phys = <&serdes 3>;
			max-frame-size = <13942>;
		};

		port13: port@13 {
			reg = <13>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy13>;
			phy-mode = "qsgmii";
			port-name = "eth1";
			phys = <&serdes 3>;
			max-frame-size = <13942>;
		};

		port14: port@14 {
			reg = <14>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy14>;
			phy-mode = "qsgmii";
			port-name = "eth4";
			phys = <&serdes 3>;
			max-frame-size = <13942>;
		};

		port15: port@15 {
			reg = <15>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy15>;
			phy-mode = "qsgmii";
			port-name = "eth3";
			phys = <&serdes 3>;
			max-frame-size = <13942>;
		};

		port16: port@16 {
			reg = <16>;
			microchip,bandwidth = <10000>;
			phys = <&serdes 4>;
			phy-mode = "10gbase-r";
			port-name = "sfp1";
			sfp = <&sfp1>;
			microchip,sd-sgpio = <28>;
			managed = "in-band-status";
		};

		port17: port@17 {
			reg = <17>;
			microchip,bandwidth = <10000>;
			phys = <&serdes 5>;
			phy-mode = "10gbase-r";
			port-name = "sfp0";
			sfp = <&sfp0>;
			microchip,sd-sgpio = <24>;
			managed = "in-band-status";
		};
	};
};

&usb0 {
	status = "okay";
	pinctrl-0 = <&usb_ulpi_pins>, <&usb_rst_pins>, <&usb_over_pins>, <&usb_power_pins>;
	pinctrl-names = "default";
};