// Seed: 337025294
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_5;
endmodule
module module_1 (
    output tri1  id_0,
    input  wand  id_1,
    input  uwire id_2
);
  wire id_4;
  assign id_0 = id_4.id_1;
  id_5(
      id_4 >> 1
  );
  wire id_6;
  module_0(
      id_5, id_6, id_6, id_6, id_6, id_6, id_5
  );
endmodule
