(footprint "TESTPOINT_THT_1MM_NOSILK" (version 20211014) (generator pcbnew)
	(layer "F.Cu")
	(tedit 0)
	(fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
		(effects (font (size 1.27 1.08585) (thickness 0.15)))
		(tstamp cee0d09c-27ac-43ee-a7f8-6c36d213216d)
	)
	(fp_text value "TESTPOINT_THT_1MM_NOSILK" (at 0 0) (layer "Dwgs.User") hide
		(effects (font (size 1.27 1.08585) (thickness 0.15)))
		(tstamp 0f765c6b-4559-4912-9d4c-967c59026fed)
	)
	(descr "This is board feature and there is no component for this Package")
	(fp_poly (pts
		(xy 0.974153125 -0.0)
		(xy 0.68883125 -0.68883125)
		(xy 0 -0.974153125)
		(xy -0.68883125 -0.68883125)
		(xy -0.974153125 -0.0)
		(xy -0.68883125 0.68883125)
		(xy 0 0.974153125)
		(xy 0.68883125 0.68883125)
	) (layer "B.CrtYd") (width 0) (fill solid) (tstamp 9429513a-1162-4a42-affe-a3bcc3c7f6d3))
	(fp_poly (pts
		(xy 0.974153125 -0.0)
		(xy 0.68883125 -0.68883125)
		(xy 0 -0.974153125)
		(xy -0.68883125 -0.68883125)
		(xy -0.974153125 -0.0)
		(xy -0.68883125 0.68883125)
		(xy 0 0.974153125)
		(xy 0.68883125 0.68883125)
	) (layer "F.CrtYd") (width 0) (fill solid) (tstamp e868b102-f6f8-4737-83ba-a87e879fbfca))
	(fp_text reference ">Name" (at 1.27 -0.0 unlocked) (layer "F.SilkS")
		(effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999))(justify left bottom))
		(tstamp 347c1c3e-5e3e-4db0-b6f3-16e0bb4014bc)
	)
	(fp_text value ">Value" (at 1.27 1.27 unlocked) (layer "F.Fab")
		(effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999))(justify left bottom))
		(tstamp f80d25ef-989c-49e8-8dd0-33c1a316b3a0)
	)
	(pad "P$1" thru_hole oval (at 0 -0.0) (size 1.6666666666666667 1.6666666666666667) (drill 1) (layers *.Cu *.Mask)
		(solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 8f109275-b6cc-4029-949e-ec697d0c3650))
)
