<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="Timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2025.2.0.48.0

Sat Jan  3 17:23:58 2026

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 1 -hsp m -pwrprd -html -rpt sincos_linear_Avant.twr sincos_linear_Avant.udb -gui -msgset /home/kanmei/src/sincos_linear/project/promote.xml

----------------------------------
Design:          top_sin_linear
Family:          LAV-AT
Device:          LAV-AT-E30
Package:         CBG484
Performance:     1
Package Status:                     Preliminary    Version 14
Performance Hardware Data Status :   Advanced Version 108.1
----------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  Timing Overview</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_ConstraintCoverage>1.2  Constraint Coverage</A></LI>
<LI>        <A href=#Timing_rpt_OverallSummary>1.3  Overall Summary</A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>1.4  Unconstrained Report</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.5  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_SetupSlowCornerMaxDegree>2  Setup at Speed Grade 1 Corner at 85 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_ClockSummarySetupSlowCornerMaxDegree>2.1  Clock Summary</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree>2.2  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportSetupSlowCornerMaxDegree>2.3  Detailed Report</A></LI>
<LI>    <A href=#Timing_rpt_SetupSlowCornerMinDegree>3  Setup at Speed Grade 1 Corner at 0 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_ClockSummarySetupSlowCornerMinDegree>3.1  Clock Summary</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackSetupSlowCornerMinDegree>3.2  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportSetupSlowCornerMinDegree>3.3  Detailed Report</A></LI>
<LI>    <A href=#Timing_rpt_HoldFastCornerMinDegree>4  Hold at Speed Grade m Corner at 0 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackHoldFastCornerMinDegree>4.1  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportHoldFastCornerMinDegree>4.2  Detailed Report</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  Timing Overview</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_generated_clock -name {clk} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 6 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP }] 
create_generated_clock -name {gpll_i/lscc_pll_inst/clkout_testclk_o} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 39 -divide_by 20 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES }] 
set_false_path -to [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg[1]/D gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg_Z[0]/D}]
set_false_path -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q]
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIREADY] -to [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr_4[1]/D gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr_4[0]/D gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[1]/D gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[0]/D}] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.init_request/Q] -to [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIREQUEST] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.init_request/Q] -to [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWRRDN] -datapath_only 6
set_max_delay -from [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.wdata[1]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.wdata[0]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.wdata[2]/Q}] -to [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA15 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA14 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA13 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA12 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA11 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA10 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA9 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA8 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA7 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA6 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA5 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA4 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA3 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA2 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA1 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA0}] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q] -to [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA15 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA14 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA13 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA12 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA11 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA10 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA9 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA8 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA7 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA6 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA5 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA4 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA3 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA2 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA1 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA0}] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q] -to [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET4 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET3 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET2 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET1 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET0}] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q] -to [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWRRDN] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q] -to [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIREQUEST] -datapath_only 6
create_clock -name {clk50} -period 20 [get_ports clk50]

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>1.2  Constraint Coverage</big></U></B>

Constraint Coverage: 72.7368%

<A name="Timing_rpt_OverallSummary"></A><B><U><big>1.3  Overall Summary</big></U></B>

 Setup at Speed Grade 1 Corner at 85 Degrees                          <l style='background-color:Red'>Timing Errors: 32 endpoints;  Total Negative Slack: 46.780 ns </l>
 Setup at Speed Grade 1 Corner at 0 Degrees                           <l style='background-color:Red'>Timing Errors: 32 endpoints;  Total Negative Slack: 46.298 ns </l>
 Hold at Speed Grade m Corner at 0 Degrees                            <l style='background-color:Red'>Timing Errors: 41 endpoints;  Total Negative Slack: 22.239 ns </l>

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>1.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>1.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
result_CR31_ram_6_cZ.dpram_inst/DO0     |          No required time
result_CR31_ram_6_cZ.dpram_inst/DO1     |          No required time
result_CR31_ram_6_cZ.dpram_inst/DO2     |          No required time
result_CR31_ram_6_cZ.dpram_inst/DO3     |          No required time
result_CR31_ram_5_cZ.dpram_inst/DO0     |          No required time
result_CR31_ram_5_cZ.dpram_inst/DO1     |          No required time
result_CR31_ram_5_cZ.dpram_inst/DO2     |          No required time
result_CR31_ram_5_cZ.dpram_inst/DO3     |          No required time
result_CR31_ram_4_cZ.dpram_inst/DO0     |          No required time
result_CR31_ram_4_cZ.dpram_inst/DO1     |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        34
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
phase_CR31_ram_6_cZ.dpram_inst/DI3      |           No arrival time
phase_CR31_ram_6_cZ.dpram_inst/DI2      |           No arrival time
phase_CR31_ram_6_cZ.dpram_inst/DI1      |           No arrival time
phase_CR31_ram_6_cZ.dpram_inst/DI0      |           No arrival time
phase_CR31_ram_5_cZ.dpram_inst/DI3      |           No arrival time
phase_CR31_ram_5_cZ.dpram_inst/DI2      |           No arrival time
phase_CR31_ram_5_cZ.dpram_inst/DI1      |           No arrival time
phase_CR31_ram_5_cZ.dpram_inst/DI0      |           No arrival time
phase_CR31_ram_4_cZ.dpram_inst/DI3      |           No arrival time
phase_CR31_ram_4_cZ.dpram_inst/DI2      |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        33
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>1.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
phase_i[0]                              |                     input
phase_i[1]                              |                     input
phase_i[2]                              |                     input
phase_i[3]                              |                     input
phase_i[4]                              |                     input
phase_i[5]                              |                     input
phase_i[6]                              |                     input
phase_i[7]                              |                     input
phase_i[8]                              |                     input
phase_i[9]                              |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        66
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.5  Combinational Loop</big></U></B>

None


<A name="Timing_rpt_SetupSlowCornerMaxDegree"></A><B><U><big>2  Setup at Speed Grade 1 Corner at 85 Degrees</big></U></B>
<A name="Timing_rpt_ClockSummarySetupSlowCornerMaxDegree"></A><B><U><big>2.1  Clock Summary</big></U></B>
<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1.1 Clock "gpll_i/lscc_pll_inst/clkout_testclk_o"</big></U></B>

create_generated_clock -name {gpll_i/lscc_pll_inst/clkout_testclk_o} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 39 -divide_by 20 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES }] 

Single Clock Domain
----------------------------------------------------------------------------------------------------------
Clock gpll_i/lscc_pll_inst/clkout_testclk_o|                    |       Period       |     Frequency      
----------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o|             Target |          10.256 ns |         97.500 MHz 
                                           | Actual (all paths) |           4.646 ns |        215.239 MHz 
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMICLK (MPW)                                                                
                                           |   (50% duty cycle) |           4.646 ns |        215.239 MHz 
----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
---------------------------------------------------------------------------------------------------------
Clock gpll_i/lscc_pll_inst/clkout_testclk_o|   Worst Time Between Edges   |           Comment            
---------------------------------------------------------------------------------------------------------
 From clk                                  |                         ---- |                      No path 
 From clk50                                |                         ---- |                      No path 
---------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.1.2 Clock "clk"</big></U></B>

create_generated_clock -name {clk} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 6 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |           3.333 ns |        300.000 MHz 
                                        | Actual (all paths) |           4.959 ns |        201.654 MHz 
result_CR31_ram_6_cZ.dpram_inst/WCK (MPW)                                                                
                                        |   (50% duty cycle) |           2.588 ns |        386.399 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o                                                              
                                        |                     0.256 ns |             slack = 0.386 ns 
 From clk50                             |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_3"></A><B><U><big>2.1.3 Clock "clk50"</big></U></B>

create_clock -name {clk50} -period 20 [get_ports clk50]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk50               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk50                             |             Target |          20.000 ns |         50.000 MHz 
                                        | Actual (all paths) |           4.000 ns |        250.000 MHz 
clk50_ibuf.bb_inst/B (MPW)              |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk50               |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o                                                              
                                        |                         ---- |                      No path 
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree"></A><B><U><big>2.2  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
dut/sin_linear_i/result_o[4]/D           |   -1.627 ns 
dut/sin_linear_i/result_o[3]/D           |   -1.581 ns 
dut/sin_linear_i/result_o[24]/D          |   -1.566 ns 
dut/sin_linear_i/result_o[10]/D          |   -1.542 ns 
dut/sin_linear_i/result_o[6]/D           |   -1.511 ns 
dut/sin_linear_i/result_o[21]/D          |   -1.499 ns 
dut/sin_linear_i/result_o[23]/D          |   -1.498 ns 
dut/sin_linear_i/result_o[2]/D           |   -1.498 ns 
dut/sin_linear_i/result_o[1]/D           |   -1.496 ns 
dut/sin_linear_i/result_o[31]/D          |   -1.491 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          32 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportSetupSlowCornerMaxDegree"></A><B><U><big>2.3  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R75C76)
Path End         : dut/sin_linear_i/result_o[4]/D  (SLICE_R78C70F)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 27.7% (route), 72.3% (logic)
Clock Skew       : 0.107 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.186 ns 
Path Slack       : -1.626 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.639,
        "delay":0.160
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.404,
        "delay":2.765
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.404,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.765                  4.404  58      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.404  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[4]/D",
        "phy_name":"dut.sin_linear_i.result_o[5]/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
        },
        "arrive":5.892,
        "delay":1.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]",
            "phy_name":"dut.sin_linear_i.s1_dy[13]"
        },
        "arrive":6.578,
        "delay":0.686
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT20",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT20"
        },
        "arrive":8.895,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[20]",
            "phy_name":"dut.sin_linear_i.dsp_Z[20]"
        },
        "arrive":9.681,
        "delay":0.786
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[4]/A",
            "phy_name":"dut.sin_linear_i.result_o[5]/D1"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[4]/Z",
            "phy_name":"dut.sin_linear_i.result_o[5]/F1"
        },
        "arrive":9.727,
        "delay":0.046
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[4]",
            "phy_name":"dut.sin_linear_i.result_o_2[4]"
        },
        "arrive":9.727,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.727,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R75C76  C2Q_DEL               1.488                  5.892  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY             0.686                  6.578  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT20
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.895  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[20]
                                                                    NET DELAY             0.786                  9.681  1       
dut/sin_linear_i/result_o_2_cZ[4]/A->dut/sin_linear_i/result_o_2_cZ[4]/Z
                                          SLICE_R78C70F             CTOF_DEL              0.046                  9.727  1       
dut/sin_linear_i/result_o_2[4]                                      NET DELAY             0.000                  9.727  1       
dut/sin_linear_i/result_o[4]/D                                      ENDPOINT              0.000                  9.727  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[4]/CK",
        "phy_name":"dut.sin_linear_i.result_o[5]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":4.812,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":4.948,
        "delay":0.136
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.948,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.948,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":7.844,
        "delay":2.896
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.844,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  4.812  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  4.948  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.948  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.948  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.896                  7.844  58      
{dut/sin_linear_i/result_o[4]/CK   dut/sin_linear_i/result_o[5]/CK}
                                                                    CLOCK PIN             0.000                  7.844  1       
                                                                    Uncertainty        -(0.000)                  7.844  
                                                                    Common Path Skew      0.186                  8.030  
                                                                    Setup time        -(-0.070)                  8.100  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    8.100  
Arrival Time                                                                                                  -(9.727)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.626  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R75C76)
Path End         : dut/sin_linear_i/result_o[3]/D  (SLICE_R77C70C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 27.0% (route), 73.0% (logic)
Clock Skew       : 0.104 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.186 ns 
Path Slack       : -1.580 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.639,
        "delay":0.160
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.404,
        "delay":2.765
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.404,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.765                  4.404  58      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.404  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[3]/D",
        "phy_name":"dut.sin_linear_i.result_o[3]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
        },
        "arrive":5.892,
        "delay":1.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]",
            "phy_name":"dut.sin_linear_i.s1_dy[13]"
        },
        "arrive":6.578,
        "delay":0.686
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT19",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT19"
        },
        "arrive":8.895,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[19]",
            "phy_name":"dut.sin_linear_i.dsp_Z[19]"
        },
        "arrive":9.633,
        "delay":0.738
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[3]/A",
            "phy_name":"dut.sin_linear_i.result_o[3]/D0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[3]/Z",
            "phy_name":"dut.sin_linear_i.result_o[3]/F0"
        },
        "arrive":9.678,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[3]",
            "phy_name":"dut.sin_linear_i.result_o_2[3]"
        },
        "arrive":9.678,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.678,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R75C76  C2Q_DEL               1.488                  5.892  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY             0.686                  6.578  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT19
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.895  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[19]
                                                                    NET DELAY             0.738                  9.633  1       
dut/sin_linear_i/result_o_2_cZ[3]/A->dut/sin_linear_i/result_o_2_cZ[3]/Z
                                          SLICE_R77C70C             CTOF_DEL              0.045                  9.678  1       
dut/sin_linear_i/result_o_2[3]                                      NET DELAY             0.000                  9.678  1       
dut/sin_linear_i/result_o[3]/D                                      ENDPOINT              0.000                  9.678  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[1]/CK",
        "phy_name":"dut.sin_linear_i.result_o[3]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":4.812,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":4.948,
        "delay":0.136
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.948,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.948,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":7.841,
        "delay":2.893
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.841,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  4.812  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  4.948  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.948  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.948  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.893                  7.841  58      
{dut/sin_linear_i/result_o[1]/CK   dut/sin_linear_i/result_o[3]/CK}
                                                                    CLOCK PIN             0.000                  7.841  1       
                                                                    Uncertainty        -(0.000)                  7.841  
                                                                    Common Path Skew      0.186                  8.027  
                                                                    Setup time        -(-0.070)                  8.097  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    8.097  
Arrival Time                                                                                                  -(9.678)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.580  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R75C76)
Path End         : dut/sin_linear_i/result_o[24]/D  (SLICE_R78C70C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 26.8% (route), 73.2% (logic)
Clock Skew       : 0.107 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.186 ns 
Path Slack       : -1.565 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.639,
        "delay":0.160
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.404,
        "delay":2.765
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.404,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.765                  4.404  58      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.404  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[24]/D",
        "phy_name":"dut.sin_linear_i.result_o[24]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
        },
        "arrive":5.892,
        "delay":1.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]",
            "phy_name":"dut.sin_linear_i.s1_dy[13]"
        },
        "arrive":6.578,
        "delay":0.686
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT40",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT40"
        },
        "arrive":8.895,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[40]",
            "phy_name":"dut.sin_linear_i.dsp_Z[40]"
        },
        "arrive":9.621,
        "delay":0.726
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[24]/A",
            "phy_name":"dut.sin_linear_i.result_o[24]/A0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[24]/Z",
            "phy_name":"dut.sin_linear_i.result_o[24]/F0"
        },
        "arrive":9.666,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[24]",
            "phy_name":"dut.sin_linear_i.result_o_2[24]"
        },
        "arrive":9.666,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.666,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R75C76  C2Q_DEL               1.488                  5.892  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY             0.686                  6.578  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT40
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.895  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[40]
                                                                    NET DELAY             0.726                  9.621  1       
dut/sin_linear_i/result_o_2_cZ[24]/A->dut/sin_linear_i/result_o_2_cZ[24]/Z
                                          SLICE_R78C70C             CTOF_DEL              0.045                  9.666  1       
dut/sin_linear_i/result_o_2[24]                                     NET DELAY             0.000                  9.666  1       
dut/sin_linear_i/result_o[24]/D                                     ENDPOINT              0.000                  9.666  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[0]/CK",
        "phy_name":"dut.sin_linear_i.result_o[24]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":4.812,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":4.948,
        "delay":0.136
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.948,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.948,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":7.844,
        "delay":2.896
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.844,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  4.812  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  4.948  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.948  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.948  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.896                  7.844  58      
{dut/sin_linear_i/result_o[0]/CK   dut/sin_linear_i/result_o[24]/CK}
                                                                    CLOCK PIN             0.000                  7.844  1       
                                                                    Uncertainty        -(0.000)                  7.844  
                                                                    Common Path Skew      0.186                  8.030  
                                                                    Setup time        -(-0.070)                  8.100  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    8.100  
Arrival Time                                                                                                  -(9.666)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.565  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R75C76)
Path End         : dut/sin_linear_i/result_o[10]/D  (SLICE_R76C69A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 26.4% (route), 73.6% (logic)
Clock Skew       : 0.099 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.186 ns 
Path Slack       : -1.541 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.639,
        "delay":0.160
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.404,
        "delay":2.765
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.404,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.765                  4.404  58      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.404  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[10]/D",
        "phy_name":"dut.sin_linear_i.s1_quadrant_Z[1]/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
        },
        "arrive":5.892,
        "delay":1.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]",
            "phy_name":"dut.sin_linear_i.s1_dy[13]"
        },
        "arrive":6.578,
        "delay":0.686
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT26",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT26"
        },
        "arrive":8.895,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[26]",
            "phy_name":"dut.sin_linear_i.dsp_Z[26]"
        },
        "arrive":9.588,
        "delay":0.693
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[10]/A",
            "phy_name":"dut.sin_linear_i.s1_quadrant_Z[1]/A1"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[10]/Z",
            "phy_name":"dut.sin_linear_i.s1_quadrant_Z[1]/F1"
        },
        "arrive":9.634,
        "delay":0.046
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[10]",
            "phy_name":"dut.sin_linear_i.result_o_2[10]"
        },
        "arrive":9.634,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.634,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R75C76  C2Q_DEL               1.488                  5.892  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY             0.686                  6.578  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT26
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.895  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[26]
                                                                    NET DELAY             0.693                  9.588  1       
dut/sin_linear_i/result_o_2_cZ[10]/A->dut/sin_linear_i/result_o_2_cZ[10]/Z
                                          SLICE_R76C69A             CTOF_DEL              0.046                  9.634  1       
dut/sin_linear_i/result_o_2[10]                                     NET DELAY             0.000                  9.634  1       
dut/sin_linear_i/result_o[10]/D                                     ENDPOINT              0.000                  9.634  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[10]/CK",
        "phy_name":"dut.sin_linear_i.s1_quadrant_Z[1]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":4.812,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":4.948,
        "delay":0.136
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.948,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.948,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":7.836,
        "delay":2.888
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.836,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  4.812  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  4.948  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.948  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.948  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.888                  7.836  58      
{dut/sin_linear_i/result_o[10]/CK   dut/sin_linear_i/s1_quadrant_Z[1]/CK}
                                                                    CLOCK PIN             0.000                  7.836  1       
                                                                    Uncertainty        -(0.000)                  7.836  
                                                                    Common Path Skew      0.186                  8.022  
                                                                    Setup time        -(-0.070)                  8.092  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    8.092  
Arrival Time                                                                                                  -(9.634)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.541  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R75C76)
Path End         : dut/sin_linear_i/result_o[6]/D  (SLICE_R78C70E)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 26.0% (route), 74.0% (logic)
Clock Skew       : 0.107 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.186 ns 
Path Slack       : -1.510 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.639,
        "delay":0.160
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.404,
        "delay":2.765
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.404,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.765                  4.404  58      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.404  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[6]/D",
        "phy_name":"dut.sin_linear_i.result_o[27]/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
        },
        "arrive":5.892,
        "delay":1.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]",
            "phy_name":"dut.sin_linear_i.s1_dy[13]"
        },
        "arrive":6.578,
        "delay":0.686
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT22",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT22"
        },
        "arrive":8.895,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[22]",
            "phy_name":"dut.sin_linear_i.dsp_Z[22]"
        },
        "arrive":9.565,
        "delay":0.670
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[6]/A",
            "phy_name":"dut.sin_linear_i.result_o[27]/C1"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[6]/Z",
            "phy_name":"dut.sin_linear_i.result_o[27]/F1"
        },
        "arrive":9.611,
        "delay":0.046
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[6]",
            "phy_name":"dut.sin_linear_i.result_o_2[6]"
        },
        "arrive":9.611,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.611,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R75C76  C2Q_DEL               1.488                  5.892  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY             0.686                  6.578  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT22
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.895  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[22]
                                                                    NET DELAY             0.670                  9.565  1       
dut/sin_linear_i/result_o_2_cZ[6]/A->dut/sin_linear_i/result_o_2_cZ[6]/Z
                                          SLICE_R78C70E             CTOF_DEL              0.046                  9.611  1       
dut/sin_linear_i/result_o_2[6]                                      NET DELAY             0.000                  9.611  1       
dut/sin_linear_i/result_o[6]/D                                      ENDPOINT              0.000                  9.611  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[6]/CK",
        "phy_name":"dut.sin_linear_i.result_o[27]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":4.812,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":4.948,
        "delay":0.136
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.948,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.948,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":7.844,
        "delay":2.896
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.844,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  4.812  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  4.948  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.948  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.948  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.896                  7.844  58      
{dut/sin_linear_i/result_o[6]/CK   dut/sin_linear_i/result_o[27]/CK}
                                                                    CLOCK PIN             0.000                  7.844  1       
                                                                    Uncertainty        -(0.000)                  7.844  
                                                                    Common Path Skew      0.186                  8.030  
                                                                    Setup time        -(-0.070)                  8.100  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    8.100  
Arrival Time                                                                                                  -(9.611)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.510  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R75C76)
Path End         : dut/sin_linear_i/result_o[21]/D  (SLICE_R77C70F)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 25.8% (route), 74.2% (logic)
Clock Skew       : 0.104 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.186 ns 
Path Slack       : -1.498 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.639,
        "delay":0.160
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.404,
        "delay":2.765
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.404,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.765                  4.404  58      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.404  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[21]/D",
        "phy_name":"dut.sin_linear_i.result_o[21]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
        },
        "arrive":5.892,
        "delay":1.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]",
            "phy_name":"dut.sin_linear_i.s1_dy[13]"
        },
        "arrive":6.578,
        "delay":0.686
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT37",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT37"
        },
        "arrive":8.895,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[37]",
            "phy_name":"dut.sin_linear_i.dsp_Z[37]"
        },
        "arrive":9.551,
        "delay":0.656
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[21]/A",
            "phy_name":"dut.sin_linear_i.result_o[21]/C0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[21]/Z",
            "phy_name":"dut.sin_linear_i.result_o[21]/F0"
        },
        "arrive":9.596,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[21]",
            "phy_name":"dut.sin_linear_i.result_o_2[21]"
        },
        "arrive":9.596,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.596,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R75C76  C2Q_DEL               1.488                  5.892  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY             0.686                  6.578  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT37
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.895  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[37]
                                                                    NET DELAY             0.656                  9.551  1       
dut/sin_linear_i/result_o_2_cZ[21]/A->dut/sin_linear_i/result_o_2_cZ[21]/Z
                                          SLICE_R77C70F             CTOF_DEL              0.045                  9.596  1       
dut/sin_linear_i/result_o_2[21]                                     NET DELAY             0.000                  9.596  1       
dut/sin_linear_i/result_o[21]/D                                     ENDPOINT              0.000                  9.596  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[9]/CK",
        "phy_name":"dut.sin_linear_i.result_o[21]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":4.812,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":4.948,
        "delay":0.136
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.948,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.948,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":7.841,
        "delay":2.893
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.841,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  4.812  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  4.948  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.948  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.948  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.893                  7.841  58      
{dut/sin_linear_i/result_o[9]/CK   dut/sin_linear_i/result_o[21]/CK}
                                                                    CLOCK PIN             0.000                  7.841  1       
                                                                    Uncertainty        -(0.000)                  7.841  
                                                                    Common Path Skew      0.186                  8.027  
                                                                    Setup time        -(-0.070)                  8.097  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    8.097  
Arrival Time                                                                                                  -(9.596)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.498  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R75C76)
Path End         : dut/sin_linear_i/result_o[23]/D  (SLICE_R76C71F)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 25.8% (route), 74.2% (logic)
Clock Skew       : 0.100 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.186 ns 
Path Slack       : -1.497 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.639,
        "delay":0.160
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.404,
        "delay":2.765
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.404,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.765                  4.404  58      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.404  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[23]/D",
        "phy_name":"dut.sin_linear_i.result_o[23]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
        },
        "arrive":5.892,
        "delay":1.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]",
            "phy_name":"dut.sin_linear_i.s1_dy[13]"
        },
        "arrive":6.578,
        "delay":0.686
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT39",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT39"
        },
        "arrive":8.895,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[39]",
            "phy_name":"dut.sin_linear_i.dsp_Z[39]"
        },
        "arrive":9.546,
        "delay":0.651
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[23]/A",
            "phy_name":"dut.sin_linear_i.result_o[23]/D0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[23]/Z",
            "phy_name":"dut.sin_linear_i.result_o[23]/F0"
        },
        "arrive":9.591,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[23]",
            "phy_name":"dut.sin_linear_i.result_o_2[23]"
        },
        "arrive":9.591,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.591,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R75C76  C2Q_DEL               1.488                  5.892  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY             0.686                  6.578  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT39
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.895  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[39]
                                                                    NET DELAY             0.651                  9.546  1       
dut/sin_linear_i/result_o_2_cZ[23]/A->dut/sin_linear_i/result_o_2_cZ[23]/Z
                                          SLICE_R76C71F             CTOF_DEL              0.045                  9.591  1       
dut/sin_linear_i/result_o_2[23]                                     NET DELAY             0.000                  9.591  1       
dut/sin_linear_i/result_o[23]/D                                     ENDPOINT              0.000                  9.591  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[16]/CK",
        "phy_name":"dut.sin_linear_i.result_o[23]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":4.812,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":4.948,
        "delay":0.136
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.948,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.948,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":7.837,
        "delay":2.889
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.837,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  4.812  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  4.948  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.948  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.948  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.889                  7.837  58      
{dut/sin_linear_i/result_o[16]/CK   dut/sin_linear_i/result_o[23]/CK}
                                                                    CLOCK PIN             0.000                  7.837  1       
                                                                    Uncertainty        -(0.000)                  7.837  
                                                                    Common Path Skew      0.186                  8.023  
                                                                    Setup time        -(-0.070)                  8.093  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    8.093  
Arrival Time                                                                                                  -(9.591)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.497  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R75C76)
Path End         : dut/sin_linear_i/result_o[2]/D  (SLICE_R77C70B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 25.8% (route), 74.2% (logic)
Clock Skew       : 0.104 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.186 ns 
Path Slack       : -1.497 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.639,
        "delay":0.160
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.404,
        "delay":2.765
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.404,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.765                  4.404  58      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.404  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[2]/D",
        "phy_name":"dut.sin_linear_i.result_o[12]/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
        },
        "arrive":5.892,
        "delay":1.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]",
            "phy_name":"dut.sin_linear_i.s1_dy[13]"
        },
        "arrive":6.578,
        "delay":0.686
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT18",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT18"
        },
        "arrive":8.895,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[18]",
            "phy_name":"dut.sin_linear_i.dsp_Z[18]"
        },
        "arrive":9.549,
        "delay":0.654
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[2]/A",
            "phy_name":"dut.sin_linear_i.result_o[12]/D1"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[2]/Z",
            "phy_name":"dut.sin_linear_i.result_o[12]/F1"
        },
        "arrive":9.595,
        "delay":0.046
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[2]",
            "phy_name":"dut.sin_linear_i.result_o_2[2]"
        },
        "arrive":9.595,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.595,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R75C76  C2Q_DEL               1.488                  5.892  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY             0.686                  6.578  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT18
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.895  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[18]
                                                                    NET DELAY             0.654                  9.549  1       
dut/sin_linear_i/result_o_2_cZ[2]/A->dut/sin_linear_i/result_o_2_cZ[2]/Z
                                          SLICE_R77C70B             CTOF_DEL              0.046                  9.595  1       
dut/sin_linear_i/result_o_2[2]                                      NET DELAY             0.000                  9.595  1       
dut/sin_linear_i/result_o[2]/D                                      ENDPOINT              0.000                  9.595  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[2]/CK",
        "phy_name":"dut.sin_linear_i.result_o[12]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":4.812,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":4.948,
        "delay":0.136
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.948,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.948,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":7.841,
        "delay":2.893
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.841,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  4.812  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  4.948  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.948  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.948  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.893                  7.841  58      
{dut/sin_linear_i/result_o[2]/CK   dut/sin_linear_i/result_o[12]/CK}
                                                                    CLOCK PIN             0.000                  7.841  1       
                                                                    Uncertainty        -(0.000)                  7.841  
                                                                    Common Path Skew      0.186                  8.027  
                                                                    Setup time        -(-0.070)                  8.097  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    8.097  
Arrival Time                                                                                                  -(9.595)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.497  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R75C76)
Path End         : dut/sin_linear_i/result_o[1]/D  (SLICE_R77C70C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 25.8% (route), 74.2% (logic)
Clock Skew       : 0.104 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.186 ns 
Path Slack       : -1.495 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.639,
        "delay":0.160
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.404,
        "delay":2.765
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.404,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.765                  4.404  58      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.404  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[1]/D",
        "phy_name":"dut.sin_linear_i.result_o[3]/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
        },
        "arrive":5.892,
        "delay":1.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]",
            "phy_name":"dut.sin_linear_i.s1_dy[13]"
        },
        "arrive":6.578,
        "delay":0.686
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT17",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT17"
        },
        "arrive":8.895,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[17]",
            "phy_name":"dut.sin_linear_i.dsp_Z[17]"
        },
        "arrive":9.547,
        "delay":0.652
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[1]/A",
            "phy_name":"dut.sin_linear_i.result_o[3]/D1"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[1]/Z",
            "phy_name":"dut.sin_linear_i.result_o[3]/F1"
        },
        "arrive":9.593,
        "delay":0.046
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[1]",
            "phy_name":"dut.sin_linear_i.result_o_2[1]"
        },
        "arrive":9.593,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.593,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R75C76  C2Q_DEL               1.488                  5.892  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY             0.686                  6.578  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT17
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.895  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[17]
                                                                    NET DELAY             0.652                  9.547  1       
dut/sin_linear_i/result_o_2_cZ[1]/A->dut/sin_linear_i/result_o_2_cZ[1]/Z
                                          SLICE_R77C70C             CTOF_DEL              0.046                  9.593  1       
dut/sin_linear_i/result_o_2[1]                                      NET DELAY             0.000                  9.593  1       
dut/sin_linear_i/result_o[1]/D                                      ENDPOINT              0.000                  9.593  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[1]/CK",
        "phy_name":"dut.sin_linear_i.result_o[3]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":4.812,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":4.948,
        "delay":0.136
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.948,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.948,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":7.841,
        "delay":2.893
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.841,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  4.812  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  4.948  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.948  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.948  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.893                  7.841  58      
{dut/sin_linear_i/result_o[1]/CK   dut/sin_linear_i/result_o[3]/CK}
                                                                    CLOCK PIN             0.000                  7.841  1       
                                                                    Uncertainty        -(0.000)                  7.841  
                                                                    Common Path Skew      0.186                  8.027  
                                                                    Setup time        -(-0.070)                  8.097  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    8.097  
Arrival Time                                                                                                  -(9.593)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.495  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R75C76)
Path End         : dut/sin_linear_i/result_o[31]/D  (SLICE_R76C69F)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 25.7% (route), 74.3% (logic)
Clock Skew       : 0.099 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.186 ns 
Path Slack       : -1.490 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.479,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.639,
        "delay":0.160
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.639,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.404,
        "delay":2.765
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.404,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.765                  4.404  58      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.404  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[31]/D",
        "phy_name":"dut.sin_linear_i.result_o[31]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
        },
        "arrive":5.892,
        "delay":1.488
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]",
            "phy_name":"dut.sin_linear_i.s1_dy[13]"
        },
        "arrive":6.578,
        "delay":0.686
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT47",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT47"
        },
        "arrive":8.895,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[47]",
            "phy_name":"dut.sin_linear_i.dsp_Z[47]"
        },
        "arrive":9.538,
        "delay":0.643
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[31]/A",
            "phy_name":"dut.sin_linear_i.result_o[31]/D0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[31]/Z",
            "phy_name":"dut.sin_linear_i.result_o[31]/F0"
        },
        "arrive":9.583,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[31]",
            "phy_name":"dut.sin_linear_i.result_o_2[31]"
        },
        "arrive":9.583,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.583,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R75C76  C2Q_DEL               1.488                  5.892  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY             0.686                  6.578  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT47
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.895  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[47]
                                                                    NET DELAY             0.643                  9.538  1       
dut/sin_linear_i/result_o_2_cZ[31]/A->dut/sin_linear_i/result_o_2_cZ[31]/Z
                                          SLICE_R76C69F             CTOF_DEL              0.045                  9.583  1       
dut/sin_linear_i/result_o_2[31]                                     NET DELAY             0.000                  9.583  1       
dut/sin_linear_i/result_o[31]/D                                     ENDPOINT              0.000                  9.583  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[8]/CK",
        "phy_name":"dut.sin_linear_i.result_o[31]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":4.812,
        "delay":1.479
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":4.948,
        "delay":0.136
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.948,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.948,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":7.836,
        "delay":2.888
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.836,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  4.812  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  4.948  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.948  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.948  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.888                  7.836  58      
{dut/sin_linear_i/result_o[8]/CK   dut/sin_linear_i/result_o[31]/CK}
                                                                    CLOCK PIN             0.000                  7.836  1       
                                                                    Uncertainty        -(0.000)                  7.836  
                                                                    Common Path Skew      0.186                  8.022  
                                                                    Setup time        -(-0.070)                  8.092  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    8.092  
Arrival Time                                                                                                  -(9.583)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.490  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



<A name="Timing_rpt_SetupSlowCornerMinDegree"></A><B><U><big>3  Setup at Speed Grade 1 Corner at 0 Degrees</big></U></B>
<A name="Timing_rpt_ClockSummarySetupSlowCornerMinDegree"></A><B><U><big>3.1  Clock Summary</big></U></B>
<A name="Timing_rpt_Clk_1"></A><B><U><big>3.1.1 Clock "gpll_i/lscc_pll_inst/clkout_testclk_o"</big></U></B>

create_generated_clock -name {gpll_i/lscc_pll_inst/clkout_testclk_o} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 39 -divide_by 20 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES }] 

Single Clock Domain
----------------------------------------------------------------------------------------------------------
Clock gpll_i/lscc_pll_inst/clkout_testclk_o|                    |       Period       |     Frequency      
----------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o|             Target |          10.256 ns |         97.500 MHz 
                                           | Actual (all paths) |           4.646 ns |        215.239 MHz 
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMICLK (MPW)                                                                
                                           |   (50% duty cycle) |           4.646 ns |        215.239 MHz 
----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
---------------------------------------------------------------------------------------------------------
Clock gpll_i/lscc_pll_inst/clkout_testclk_o|   Worst Time Between Edges   |           Comment            
---------------------------------------------------------------------------------------------------------
 From clk                                  |                         ---- |                      No path 
 From clk50                                |                         ---- |                      No path 
---------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>3.1.2 Clock "clk"</big></U></B>

create_generated_clock -name {clk} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 6 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |           3.333 ns |        300.000 MHz 
                                        | Actual (all paths) |           4.937 ns |        202.552 MHz 
result_CR31_ram_6_cZ.dpram_inst/WCK (MPW)                                                                
                                        |   (50% duty cycle) |           2.588 ns |        386.399 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o                                                              
                                        |                     0.256 ns |             slack = 0.359 ns 
 From clk50                             |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_3"></A><B><U><big>3.1.3 Clock "clk50"</big></U></B>

create_clock -name {clk50} -period 20 [get_ports clk50]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk50               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk50                             |             Target |          20.000 ns |         50.000 MHz 
                                        | Actual (all paths) |           4.000 ns |        250.000 MHz 
clk50_ibuf.bb_inst/B (MPW)              |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk50               |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o                                                              
                                        |                         ---- |                      No path 
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_EndpointSlackSetupSlowCornerMinDegree"></A><B><U><big>3.2  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
dut/sin_linear_i/result_o[4]/D           |   -1.605 ns 
dut/sin_linear_i/result_o[3]/D           |   -1.562 ns 
dut/sin_linear_i/result_o[24]/D          |   -1.549 ns 
dut/sin_linear_i/result_o[10]/D          |   -1.528 ns 
dut/sin_linear_i/result_o[6]/D           |   -1.495 ns 
dut/sin_linear_i/result_o[21]/D          |   -1.484 ns 
dut/sin_linear_i/result_o[2]/D           |   -1.481 ns 
dut/sin_linear_i/result_o[23]/D          |   -1.480 ns 
dut/sin_linear_i/result_o[1]/D           |   -1.479 ns 
dut/sin_linear_i/result_o[28]/D          |   -1.475 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          32 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportSetupSlowCornerMinDegree"></A><B><U><big>3.3  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R75C76)
Path End         : dut/sin_linear_i/result_o[4]/D  (SLICE_R78C70F)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 26.9% (route), 73.1% (logic)
Clock Skew       : 0.117 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.176 ns 
Path Slack       : -1.604 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.630,
        "delay":0.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.277,
        "delay":2.647
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.277,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.647                  4.277  58      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.277  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[4]/D",
        "phy_name":"dut.sin_linear_i.result_o[5]/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
        },
        "arrive":5.790,
        "delay":1.513
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]",
            "phy_name":"dut.sin_linear_i.s1_dy[13]"
        },
        "arrive":6.455,
        "delay":0.665
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT20",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT20"
        },
        "arrive":8.772,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[20]",
            "phy_name":"dut.sin_linear_i.dsp_Z[20]"
        },
        "arrive":9.532,
        "delay":0.760
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[4]/A",
            "phy_name":"dut.sin_linear_i.result_o[5]/D1"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[4]/Z",
            "phy_name":"dut.sin_linear_i.result_o[5]/F1"
        },
        "arrive":9.578,
        "delay":0.046
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[4]",
            "phy_name":"dut.sin_linear_i.result_o_2[4]"
        },
        "arrive":9.578,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.578,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R75C76  C2Q_DEL               1.513                  5.790  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY             0.665                  6.455  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT20
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.772  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[20]
                                                                    NET DELAY             0.760                  9.532  1       
dut/sin_linear_i/result_o_2_cZ[4]/A->dut/sin_linear_i/result_o_2_cZ[4]/Z
                                          SLICE_R78C70F             CTOF_DEL              0.046                  9.578  1       
dut/sin_linear_i/result_o_2[4]                                      NET DELAY             0.000                  9.578  1       
dut/sin_linear_i/result_o[4]/D                                      ENDPOINT              0.000                  9.578  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[4]/CK",
        "phy_name":"dut.sin_linear_i.result_o[5]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":4.811,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":4.940,
        "delay":0.129
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.940,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.940,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":7.727,
        "delay":2.787
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.727,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  4.811  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  4.940  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.940  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.940  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.787                  7.727  58      
{dut/sin_linear_i/result_o[4]/CK   dut/sin_linear_i/result_o[5]/CK}
                                                                    CLOCK PIN             0.000                  7.727  1       
                                                                    Uncertainty        -(0.000)                  7.727  
                                                                    Common Path Skew      0.176                  7.903  
                                                                    Setup time        -(-0.070)                  7.973  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    7.973  
Arrival Time                                                                                                  -(9.578)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.604  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R75C76)
Path End         : dut/sin_linear_i/result_o[3]/D  (SLICE_R77C70C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 26.2% (route), 73.8% (logic)
Clock Skew       : 0.113 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.176 ns 
Path Slack       : -1.561 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.630,
        "delay":0.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.277,
        "delay":2.647
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.277,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.647                  4.277  58      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.277  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[3]/D",
        "phy_name":"dut.sin_linear_i.result_o[3]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
        },
        "arrive":5.790,
        "delay":1.513
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]",
            "phy_name":"dut.sin_linear_i.s1_dy[13]"
        },
        "arrive":6.455,
        "delay":0.665
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT19",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT19"
        },
        "arrive":8.772,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[19]",
            "phy_name":"dut.sin_linear_i.dsp_Z[19]"
        },
        "arrive":9.486,
        "delay":0.714
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[3]/A",
            "phy_name":"dut.sin_linear_i.result_o[3]/D0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[3]/Z",
            "phy_name":"dut.sin_linear_i.result_o[3]/F0"
        },
        "arrive":9.531,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[3]",
            "phy_name":"dut.sin_linear_i.result_o_2[3]"
        },
        "arrive":9.531,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.531,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R75C76  C2Q_DEL               1.513                  5.790  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY             0.665                  6.455  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT19
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.772  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[19]
                                                                    NET DELAY             0.714                  9.486  1       
dut/sin_linear_i/result_o_2_cZ[3]/A->dut/sin_linear_i/result_o_2_cZ[3]/Z
                                          SLICE_R77C70C             CTOF_DEL              0.045                  9.531  1       
dut/sin_linear_i/result_o_2[3]                                      NET DELAY             0.000                  9.531  1       
dut/sin_linear_i/result_o[3]/D                                      ENDPOINT              0.000                  9.531  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[1]/CK",
        "phy_name":"dut.sin_linear_i.result_o[3]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":4.811,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":4.940,
        "delay":0.129
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.940,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.940,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":7.723,
        "delay":2.783
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.723,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  4.811  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  4.940  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.940  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.940  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.783                  7.723  58      
{dut/sin_linear_i/result_o[1]/CK   dut/sin_linear_i/result_o[3]/CK}
                                                                    CLOCK PIN             0.000                  7.723  1       
                                                                    Uncertainty        -(0.000)                  7.723  
                                                                    Common Path Skew      0.176                  7.899  
                                                                    Setup time        -(-0.070)                  7.969  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    7.969  
Arrival Time                                                                                                  -(9.531)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.561  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R75C76)
Path End         : dut/sin_linear_i/result_o[24]/D  (SLICE_R78C70C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 26.1% (route), 73.9% (logic)
Clock Skew       : 0.117 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.176 ns 
Path Slack       : -1.548 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.630,
        "delay":0.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.277,
        "delay":2.647
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.277,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.647                  4.277  58      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.277  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[24]/D",
        "phy_name":"dut.sin_linear_i.result_o[24]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
        },
        "arrive":5.790,
        "delay":1.513
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]",
            "phy_name":"dut.sin_linear_i.s1_dy[13]"
        },
        "arrive":6.455,
        "delay":0.665
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT40",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT40"
        },
        "arrive":8.772,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[40]",
            "phy_name":"dut.sin_linear_i.dsp_Z[40]"
        },
        "arrive":9.477,
        "delay":0.705
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[24]/A",
            "phy_name":"dut.sin_linear_i.result_o[24]/A0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[24]/Z",
            "phy_name":"dut.sin_linear_i.result_o[24]/F0"
        },
        "arrive":9.522,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[24]",
            "phy_name":"dut.sin_linear_i.result_o_2[24]"
        },
        "arrive":9.522,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.522,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R75C76  C2Q_DEL               1.513                  5.790  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY             0.665                  6.455  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT40
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.772  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[40]
                                                                    NET DELAY             0.705                  9.477  1       
dut/sin_linear_i/result_o_2_cZ[24]/A->dut/sin_linear_i/result_o_2_cZ[24]/Z
                                          SLICE_R78C70C             CTOF_DEL              0.045                  9.522  1       
dut/sin_linear_i/result_o_2[24]                                     NET DELAY             0.000                  9.522  1       
dut/sin_linear_i/result_o[24]/D                                     ENDPOINT              0.000                  9.522  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[0]/CK",
        "phy_name":"dut.sin_linear_i.result_o[24]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":4.811,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":4.940,
        "delay":0.129
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.940,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.940,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":7.727,
        "delay":2.787
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.727,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  4.811  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  4.940  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.940  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.940  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.787                  7.727  58      
{dut/sin_linear_i/result_o[0]/CK   dut/sin_linear_i/result_o[24]/CK}
                                                                    CLOCK PIN             0.000                  7.727  1       
                                                                    Uncertainty        -(0.000)                  7.727  
                                                                    Common Path Skew      0.176                  7.903  
                                                                    Setup time        -(-0.070)                  7.973  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    7.973  
Arrival Time                                                                                                  -(9.522)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.548  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R75C76)
Path End         : dut/sin_linear_i/result_o[10]/D  (SLICE_R76C69A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 25.7% (route), 74.3% (logic)
Clock Skew       : 0.109 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.176 ns 
Path Slack       : -1.527 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.630,
        "delay":0.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.277,
        "delay":2.647
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.277,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.647                  4.277  58      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.277  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[10]/D",
        "phy_name":"dut.sin_linear_i.s1_quadrant_Z[1]/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
        },
        "arrive":5.790,
        "delay":1.513
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]",
            "phy_name":"dut.sin_linear_i.s1_dy[13]"
        },
        "arrive":6.455,
        "delay":0.665
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT26",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT26"
        },
        "arrive":8.772,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[26]",
            "phy_name":"dut.sin_linear_i.dsp_Z[26]"
        },
        "arrive":9.447,
        "delay":0.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[10]/A",
            "phy_name":"dut.sin_linear_i.s1_quadrant_Z[1]/A1"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[10]/Z",
            "phy_name":"dut.sin_linear_i.s1_quadrant_Z[1]/F1"
        },
        "arrive":9.493,
        "delay":0.046
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[10]",
            "phy_name":"dut.sin_linear_i.result_o_2[10]"
        },
        "arrive":9.493,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.493,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R75C76  C2Q_DEL               1.513                  5.790  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY             0.665                  6.455  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT26
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.772  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[26]
                                                                    NET DELAY             0.675                  9.447  1       
dut/sin_linear_i/result_o_2_cZ[10]/A->dut/sin_linear_i/result_o_2_cZ[10]/Z
                                          SLICE_R76C69A             CTOF_DEL              0.046                  9.493  1       
dut/sin_linear_i/result_o_2[10]                                     NET DELAY             0.000                  9.493  1       
dut/sin_linear_i/result_o[10]/D                                     ENDPOINT              0.000                  9.493  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[10]/CK",
        "phy_name":"dut.sin_linear_i.s1_quadrant_Z[1]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":4.811,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":4.940,
        "delay":0.129
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.940,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.940,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":7.719,
        "delay":2.779
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.719,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  4.811  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  4.940  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.940  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.940  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.779                  7.719  58      
{dut/sin_linear_i/result_o[10]/CK   dut/sin_linear_i/s1_quadrant_Z[1]/CK}
                                                                    CLOCK PIN             0.000                  7.719  1       
                                                                    Uncertainty        -(0.000)                  7.719  
                                                                    Common Path Skew      0.176                  7.895  
                                                                    Setup time        -(-0.070)                  7.965  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    7.965  
Arrival Time                                                                                                  -(9.493)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.527  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R75C76)
Path End         : dut/sin_linear_i/result_o[6]/D  (SLICE_R78C70E)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 25.3% (route), 74.7% (logic)
Clock Skew       : 0.117 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.176 ns 
Path Slack       : -1.494 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.630,
        "delay":0.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.277,
        "delay":2.647
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.277,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.647                  4.277  58      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.277  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[6]/D",
        "phy_name":"dut.sin_linear_i.result_o[27]/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
        },
        "arrive":5.790,
        "delay":1.513
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]",
            "phy_name":"dut.sin_linear_i.s1_dy[13]"
        },
        "arrive":6.455,
        "delay":0.665
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT22",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT22"
        },
        "arrive":8.772,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[22]",
            "phy_name":"dut.sin_linear_i.dsp_Z[22]"
        },
        "arrive":9.422,
        "delay":0.650
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[6]/A",
            "phy_name":"dut.sin_linear_i.result_o[27]/C1"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[6]/Z",
            "phy_name":"dut.sin_linear_i.result_o[27]/F1"
        },
        "arrive":9.468,
        "delay":0.046
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[6]",
            "phy_name":"dut.sin_linear_i.result_o_2[6]"
        },
        "arrive":9.468,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.468,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R75C76  C2Q_DEL               1.513                  5.790  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY             0.665                  6.455  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT22
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.772  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[22]
                                                                    NET DELAY             0.650                  9.422  1       
dut/sin_linear_i/result_o_2_cZ[6]/A->dut/sin_linear_i/result_o_2_cZ[6]/Z
                                          SLICE_R78C70E             CTOF_DEL              0.046                  9.468  1       
dut/sin_linear_i/result_o_2[6]                                      NET DELAY             0.000                  9.468  1       
dut/sin_linear_i/result_o[6]/D                                      ENDPOINT              0.000                  9.468  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[6]/CK",
        "phy_name":"dut.sin_linear_i.result_o[27]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":4.811,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":4.940,
        "delay":0.129
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.940,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.940,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":7.727,
        "delay":2.787
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.727,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  4.811  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  4.940  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.940  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.940  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.787                  7.727  58      
{dut/sin_linear_i/result_o[6]/CK   dut/sin_linear_i/result_o[27]/CK}
                                                                    CLOCK PIN             0.000                  7.727  1       
                                                                    Uncertainty        -(0.000)                  7.727  
                                                                    Common Path Skew      0.176                  7.903  
                                                                    Setup time        -(-0.070)                  7.973  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    7.973  
Arrival Time                                                                                                  -(9.468)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.494  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R75C76)
Path End         : dut/sin_linear_i/result_o[21]/D  (SLICE_R77C70F)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 25.1% (route), 74.9% (logic)
Clock Skew       : 0.113 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.176 ns 
Path Slack       : -1.483 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.630,
        "delay":0.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.277,
        "delay":2.647
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.277,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.647                  4.277  58      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.277  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[21]/D",
        "phy_name":"dut.sin_linear_i.result_o[21]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
        },
        "arrive":5.790,
        "delay":1.513
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]",
            "phy_name":"dut.sin_linear_i.s1_dy[13]"
        },
        "arrive":6.455,
        "delay":0.665
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT37",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT37"
        },
        "arrive":8.772,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[37]",
            "phy_name":"dut.sin_linear_i.dsp_Z[37]"
        },
        "arrive":9.408,
        "delay":0.636
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[21]/A",
            "phy_name":"dut.sin_linear_i.result_o[21]/C0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[21]/Z",
            "phy_name":"dut.sin_linear_i.result_o[21]/F0"
        },
        "arrive":9.453,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[21]",
            "phy_name":"dut.sin_linear_i.result_o_2[21]"
        },
        "arrive":9.453,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.453,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R75C76  C2Q_DEL               1.513                  5.790  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY             0.665                  6.455  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT37
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.772  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[37]
                                                                    NET DELAY             0.636                  9.408  1       
dut/sin_linear_i/result_o_2_cZ[21]/A->dut/sin_linear_i/result_o_2_cZ[21]/Z
                                          SLICE_R77C70F             CTOF_DEL              0.045                  9.453  1       
dut/sin_linear_i/result_o_2[21]                                     NET DELAY             0.000                  9.453  1       
dut/sin_linear_i/result_o[21]/D                                     ENDPOINT              0.000                  9.453  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[9]/CK",
        "phy_name":"dut.sin_linear_i.result_o[21]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":4.811,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":4.940,
        "delay":0.129
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.940,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.940,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":7.723,
        "delay":2.783
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.723,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  4.811  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  4.940  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.940  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.940  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.783                  7.723  58      
{dut/sin_linear_i/result_o[9]/CK   dut/sin_linear_i/result_o[21]/CK}
                                                                    CLOCK PIN             0.000                  7.723  1       
                                                                    Uncertainty        -(0.000)                  7.723  
                                                                    Common Path Skew      0.176                  7.899  
                                                                    Setup time        -(-0.070)                  7.969  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    7.969  
Arrival Time                                                                                                  -(9.453)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.483  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R75C76)
Path End         : dut/sin_linear_i/result_o[2]/D  (SLICE_R77C70B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 25.1% (route), 74.9% (logic)
Clock Skew       : 0.113 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.176 ns 
Path Slack       : -1.480 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.630,
        "delay":0.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.277,
        "delay":2.647
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.277,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.647                  4.277  58      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.277  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[2]/D",
        "phy_name":"dut.sin_linear_i.result_o[12]/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
        },
        "arrive":5.790,
        "delay":1.513
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]",
            "phy_name":"dut.sin_linear_i.s1_dy[13]"
        },
        "arrive":6.455,
        "delay":0.665
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT18",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT18"
        },
        "arrive":8.772,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[18]",
            "phy_name":"dut.sin_linear_i.dsp_Z[18]"
        },
        "arrive":9.404,
        "delay":0.632
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[2]/A",
            "phy_name":"dut.sin_linear_i.result_o[12]/D1"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[2]/Z",
            "phy_name":"dut.sin_linear_i.result_o[12]/F1"
        },
        "arrive":9.450,
        "delay":0.046
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[2]",
            "phy_name":"dut.sin_linear_i.result_o_2[2]"
        },
        "arrive":9.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.450,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R75C76  C2Q_DEL               1.513                  5.790  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY             0.665                  6.455  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT18
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.772  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[18]
                                                                    NET DELAY             0.632                  9.404  1       
dut/sin_linear_i/result_o_2_cZ[2]/A->dut/sin_linear_i/result_o_2_cZ[2]/Z
                                          SLICE_R77C70B             CTOF_DEL              0.046                  9.450  1       
dut/sin_linear_i/result_o_2[2]                                      NET DELAY             0.000                  9.450  1       
dut/sin_linear_i/result_o[2]/D                                      ENDPOINT              0.000                  9.450  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[2]/CK",
        "phy_name":"dut.sin_linear_i.result_o[12]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":4.811,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":4.940,
        "delay":0.129
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.940,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.940,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":7.723,
        "delay":2.783
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.723,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  4.811  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  4.940  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.940  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.940  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.783                  7.723  58      
{dut/sin_linear_i/result_o[2]/CK   dut/sin_linear_i/result_o[12]/CK}
                                                                    CLOCK PIN             0.000                  7.723  1       
                                                                    Uncertainty        -(0.000)                  7.723  
                                                                    Common Path Skew      0.176                  7.899  
                                                                    Setup time        -(-0.070)                  7.969  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    7.969  
Arrival Time                                                                                                  -(9.450)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.480  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R75C76)
Path End         : dut/sin_linear_i/result_o[23]/D  (SLICE_R76C71F)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 25.0% (route), 75.0% (logic)
Clock Skew       : 0.110 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.176 ns 
Path Slack       : -1.479 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.630,
        "delay":0.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.277,
        "delay":2.647
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.277,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.647                  4.277  58      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.277  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[23]/D",
        "phy_name":"dut.sin_linear_i.result_o[23]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
        },
        "arrive":5.790,
        "delay":1.513
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]",
            "phy_name":"dut.sin_linear_i.s1_dy[13]"
        },
        "arrive":6.455,
        "delay":0.665
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT39",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT39"
        },
        "arrive":8.772,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[39]",
            "phy_name":"dut.sin_linear_i.dsp_Z[39]"
        },
        "arrive":9.401,
        "delay":0.629
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[23]/A",
            "phy_name":"dut.sin_linear_i.result_o[23]/D0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[23]/Z",
            "phy_name":"dut.sin_linear_i.result_o[23]/F0"
        },
        "arrive":9.446,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[23]",
            "phy_name":"dut.sin_linear_i.result_o_2[23]"
        },
        "arrive":9.446,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.446,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R75C76  C2Q_DEL               1.513                  5.790  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY             0.665                  6.455  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT39
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.772  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[39]
                                                                    NET DELAY             0.629                  9.401  1       
dut/sin_linear_i/result_o_2_cZ[23]/A->dut/sin_linear_i/result_o_2_cZ[23]/Z
                                          SLICE_R76C71F             CTOF_DEL              0.045                  9.446  1       
dut/sin_linear_i/result_o_2[23]                                     NET DELAY             0.000                  9.446  1       
dut/sin_linear_i/result_o[23]/D                                     ENDPOINT              0.000                  9.446  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[16]/CK",
        "phy_name":"dut.sin_linear_i.result_o[23]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":4.811,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":4.940,
        "delay":0.129
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.940,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.940,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":7.720,
        "delay":2.780
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.720,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  4.811  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  4.940  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.940  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.940  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.780                  7.720  58      
{dut/sin_linear_i/result_o[16]/CK   dut/sin_linear_i/result_o[23]/CK}
                                                                    CLOCK PIN             0.000                  7.720  1       
                                                                    Uncertainty        -(0.000)                  7.720  
                                                                    Common Path Skew      0.176                  7.896  
                                                                    Setup time        -(-0.070)                  7.966  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    7.966  
Arrival Time                                                                                                  -(9.446)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.479  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R75C76)
Path End         : dut/sin_linear_i/result_o[1]/D  (SLICE_R77C70C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 25.0% (route), 75.0% (logic)
Clock Skew       : 0.113 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.176 ns 
Path Slack       : -1.478 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.630,
        "delay":0.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.277,
        "delay":2.647
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.277,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.647                  4.277  58      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.277  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[1]/D",
        "phy_name":"dut.sin_linear_i.result_o[3]/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
        },
        "arrive":5.790,
        "delay":1.513
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]",
            "phy_name":"dut.sin_linear_i.s1_dy[13]"
        },
        "arrive":6.455,
        "delay":0.665
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT17",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT17"
        },
        "arrive":8.772,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[17]",
            "phy_name":"dut.sin_linear_i.dsp_Z[17]"
        },
        "arrive":9.402,
        "delay":0.630
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[1]/A",
            "phy_name":"dut.sin_linear_i.result_o[3]/D1"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[1]/Z",
            "phy_name":"dut.sin_linear_i.result_o[3]/F1"
        },
        "arrive":9.448,
        "delay":0.046
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[1]",
            "phy_name":"dut.sin_linear_i.result_o_2[1]"
        },
        "arrive":9.448,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.448,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R75C76  C2Q_DEL               1.513                  5.790  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY             0.665                  6.455  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT17
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.772  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[17]
                                                                    NET DELAY             0.630                  9.402  1       
dut/sin_linear_i/result_o_2_cZ[1]/A->dut/sin_linear_i/result_o_2_cZ[1]/Z
                                          SLICE_R77C70C             CTOF_DEL              0.046                  9.448  1       
dut/sin_linear_i/result_o_2[1]                                      NET DELAY             0.000                  9.448  1       
dut/sin_linear_i/result_o[1]/D                                      ENDPOINT              0.000                  9.448  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[1]/CK",
        "phy_name":"dut.sin_linear_i.result_o[3]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":4.811,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":4.940,
        "delay":0.129
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.940,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.940,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":7.723,
        "delay":2.783
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.723,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  4.811  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  4.940  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.940  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.940  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.783                  7.723  58      
{dut/sin_linear_i/result_o[1]/CK   dut/sin_linear_i/result_o[3]/CK}
                                                                    CLOCK PIN             0.000                  7.723  1       
                                                                    Uncertainty        -(0.000)                  7.723  
                                                                    Common Path Skew      0.176                  7.899  
                                                                    Setup time        -(-0.070)                  7.969  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    7.969  
Arrival Time                                                                                                  -(9.448)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.478  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4  (EBR_CORE_EBR_CORE_R75C76)
Path End         : dut/sin_linear_i/result_o[28]/D  (SLICE_R77C70E)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 25.0% (route), 75.0% (logic)
Clock Skew       : 0.113 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.176 ns 
Path Slack       : -1.474 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":1.478,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.630,
        "delay":0.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.630,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":4.277,
        "delay":2.647
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.277,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.647                  4.277  58      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.277  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
        "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[28]/D",
        "phy_name":"dut.sin_linear_i.result_o[28]/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/CLKA"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4",
            "phy_name":"dut.sin_linear_i.rom_dy_i.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0.AP6.SP32K.sp32k.SP32K_MODE_inst/DOA4"
        },
        "arrive":5.790,
        "delay":1.513
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]",
            "phy_name":"dut.sin_linear_i.s1_dy[13]"
        },
        "arrive":6.455,
        "delay":0.665
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT44",
            "phy_name":"dut.sin_linear_i.mult18x18p48_i.multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT44"
        },
        "arrive":8.772,
        "delay":2.317
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/mult18x18p48_i/dsp_Z[44]",
            "phy_name":"dut.sin_linear_i.dsp_Z[44]"
        },
        "arrive":9.399,
        "delay":0.627
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[28]/A",
            "phy_name":"dut.sin_linear_i.result_o[28]/D0"
        },
        "pin1":
        {
            "log_name":"dut/sin_linear_i/result_o_2_cZ[28]/Z",
            "phy_name":"dut.sin_linear_i.result_o[28]/F0"
        },
        "arrive":9.444,
        "delay":0.045
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dut/sin_linear_i/result_o_2[28]",
            "phy_name":"dut.sin_linear_i.result_o_2[28]"
        },
        "arrive":9.444,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.444,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO4
                                          EBR_CORE_EBR_CORE_R75C76  C2Q_DEL               1.513                  5.790  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[13]
                                                                    NET DELAY             0.665                  6.455  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A13->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT44
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.772  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[44]
                                                                    NET DELAY             0.627                  9.399  1       
dut/sin_linear_i/result_o_2_cZ[28]/A->dut/sin_linear_i/result_o_2_cZ[28]/Z
                                          SLICE_R77C70E             CTOF_DEL              0.045                  9.444  1       
dut/sin_linear_i/result_o_2[28]                                     NET DELAY             0.000                  9.444  1       
dut/sin_linear_i/result_o[28]/D                                     ENDPOINT              0.000                  9.444  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[20]/CK",
        "phy_name":"dut.sin_linear_i.result_o[28]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":3.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":4.811,
        "delay":1.478
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":4.940,
        "delay":0.129
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.940,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":4.940,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":7.723,
        "delay":2.783
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.723,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  4.811  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  4.940  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.940  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.940  58      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.783                  7.723  58      
{dut/sin_linear_i/result_o[20]/CK   dut/sin_linear_i/result_o[28]/CK}
                                                                    CLOCK PIN             0.000                  7.723  1       
                                                                    Uncertainty        -(0.000)                  7.723  
                                                                    Common Path Skew      0.176                  7.899  
                                                                    Setup time        -(-0.070)                  7.969  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    7.969  
Arrival Time                                                                                                  -(9.444)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.474  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



<A name="Timing_rpt_HoldFastCornerMinDegree"></A><B><U><big>4  Hold at Speed Grade m Corner at 0 Degrees</big></U></B>
<A name="Timing_rpt_EndpointSlackHoldFastCornerMinDegree"></A><B><U><big>4.1  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{dut/sin_linear_i/result_o[6]/PD   dut/sin_linear_i/result_o[27]/PD}              
                                         |   -0.646 ns 
{dut/sin_linear_i/result_o[0]/PD   dut/sin_linear_i/result_o[24]/PD}              
                                         |   -0.646 ns 
{dut/sin_linear_i/result_o[25]/PD   dut/sin_linear_i/result_o[26]/PD}              
                                         |   -0.646 ns 
{dut/sin_linear_i/s1_frac_Z[13]/PD   dut/sin_linear_i/s1_frac_Z[15]/PD}              
                                         |   -0.646 ns 
{dut/sin_linear_i/result_o[4]/PD   dut/sin_linear_i/result_o[5]/PD}              
                                         |   -0.646 ns 
{dut/sin_linear_i/s1_frac_Z[9]/PD   dut/sin_linear_i/s1_frac_Z[11]/PD}              
                                         |   -0.646 ns 
{G_1_Z/PD   G_2_Z/PD}                    |   -0.612 ns 
{valid_i_2_Z[0]/PD   valid_i_1_Z[0]/PD}  |   -0.597 ns 
{dut/sin_linear_i/s1_frac_Z[0]/PD   dut/sin_linear_i/s1_frac_Z[3]/PD}              
                                         |   -0.576 ns 
{dut/sin_linear_i/s1_frac_Z[12]/PD   dut/sin_linear_i/s1_frac_Z[14]/PD}              
                                         |   -0.576 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |          41 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportHoldFastCornerMinDegree"></A><B><U><big>4.2  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q  (SLICE_R84C26C)
Path End         : {dut/sin_linear_i/result_o[6]/PD   dut/sin_linear_i/result_o[27]/PD}  (SLICE_R78C70E)
Source Clock     : gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 86.1% (route), 13.9% (logic)
Clock Skew       : 1.708 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.024 ns 
Path Slack       : -0.645 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/CLK0"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.102,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o",
            "phy_name":"gpll_i.lscc_pll_inst.clkout_testclk_o"
        },
        "arrive":1.240,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.240,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.138                  1.240  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK
                                                          CLOCK PIN          0.000                  1.240  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{dut/sin_linear_i/result_o[6]/PD   dut/sin_linear_i/result_o[27]/PD}",
        "phy_name":"dut.sin_linear_i.result_o[27]/LSR0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/CLK0"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/Q0"
        },
        "arrive":1.359,
        "delay":0.119
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs[4]",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.bw_init_cs[4]"
        },
        "arrive":1.465,
        "delay":0.106
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/B",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.un5_usr_pll_lock/A0"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/Z",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.un5_usr_pll_lock/F0"
        },
        "arrive":1.491,
        "delay":0.026
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/resetn",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.resetn"
        },
        "arrive":2.285,
        "delay":0.794
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.285,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q
                                          SLICE_R84C26C   REG_DEL            0.119                  1.359  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs[4]
                                                          NET DELAY          0.106                  1.465  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/B->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/Z
                                          SLICE_R84C26F   CTOF_DEL           0.026                  1.491  41      
gpll_i/lscc_pll_inst/u_pll_init_bw/resetn
                                                          NET DELAY          0.794                  2.285  41      
{dut/sin_linear_i/result_o[6]/PD   dut/sin_linear_i/result_o[27]/PD}
                                                          ENDPOINT           0.000                  2.285  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[6]/CK",
        "phy_name":"dut.sin_linear_i.result_o[27]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.963,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.125,
        "delay":0.162
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.125,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.125,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.947,
        "delay":1.822
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.947,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.963  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.125  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.125  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.125  58      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.822                  2.947  58      
{dut/sin_linear_i/result_o[6]/CK   dut/sin_linear_i/result_o[27]/CK}
                                                          CLOCK PIN          0.000                  2.947  1       
                                                          Uncertainty        0.000                  2.947  
                                                          Common Path Skew  -0.024                  2.923  
                                                          Hold time          0.007                  2.930  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -2.930  
Arrival Time                                                                                        2.285  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                               -0.645  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q  (SLICE_R84C26C)
Path End         : {dut/sin_linear_i/result_o[0]/PD   dut/sin_linear_i/result_o[24]/PD}  (SLICE_R78C70C)
Source Clock     : gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 86.1% (route), 13.9% (logic)
Clock Skew       : 1.708 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.024 ns 
Path Slack       : -0.645 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/CLK0"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.102,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o",
            "phy_name":"gpll_i.lscc_pll_inst.clkout_testclk_o"
        },
        "arrive":1.240,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.240,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.138                  1.240  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK
                                                          CLOCK PIN          0.000                  1.240  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{dut/sin_linear_i/result_o[0]/PD   dut/sin_linear_i/result_o[24]/PD}",
        "phy_name":"dut.sin_linear_i.result_o[24]/LSR0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/CLK0"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/Q0"
        },
        "arrive":1.359,
        "delay":0.119
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs[4]",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.bw_init_cs[4]"
        },
        "arrive":1.465,
        "delay":0.106
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/B",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.un5_usr_pll_lock/A0"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/Z",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.un5_usr_pll_lock/F0"
        },
        "arrive":1.491,
        "delay":0.026
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/resetn",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.resetn"
        },
        "arrive":2.285,
        "delay":0.794
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.285,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q
                                          SLICE_R84C26C   REG_DEL            0.119                  1.359  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs[4]
                                                          NET DELAY          0.106                  1.465  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/B->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/Z
                                          SLICE_R84C26F   CTOF_DEL           0.026                  1.491  41      
gpll_i/lscc_pll_inst/u_pll_init_bw/resetn
                                                          NET DELAY          0.794                  2.285  41      
{dut/sin_linear_i/result_o[0]/PD   dut/sin_linear_i/result_o[24]/PD}
                                                          ENDPOINT           0.000                  2.285  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[0]/CK",
        "phy_name":"dut.sin_linear_i.result_o[24]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.963,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.125,
        "delay":0.162
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.125,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.125,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.947,
        "delay":1.822
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.947,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.963  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.125  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.125  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.125  58      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.822                  2.947  58      
{dut/sin_linear_i/result_o[0]/CK   dut/sin_linear_i/result_o[24]/CK}
                                                          CLOCK PIN          0.000                  2.947  1       
                                                          Uncertainty        0.000                  2.947  
                                                          Common Path Skew  -0.024                  2.923  
                                                          Hold time          0.007                  2.930  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -2.930  
Arrival Time                                                                                        2.285  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                               -0.645  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q  (SLICE_R84C26C)
Path End         : {dut/sin_linear_i/result_o[25]/PD   dut/sin_linear_i/result_o[26]/PD}  (SLICE_R78C70B)
Source Clock     : gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 86.1% (route), 13.9% (logic)
Clock Skew       : 1.708 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.024 ns 
Path Slack       : -0.645 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/CLK0"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.102,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o",
            "phy_name":"gpll_i.lscc_pll_inst.clkout_testclk_o"
        },
        "arrive":1.240,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.240,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.138                  1.240  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK
                                                          CLOCK PIN          0.000                  1.240  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{dut/sin_linear_i/result_o[25]/PD   dut/sin_linear_i/result_o[26]/PD}",
        "phy_name":"dut.sin_linear_i.result_o[26]/LSR0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/CLK0"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/Q0"
        },
        "arrive":1.359,
        "delay":0.119
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs[4]",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.bw_init_cs[4]"
        },
        "arrive":1.465,
        "delay":0.106
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/B",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.un5_usr_pll_lock/A0"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/Z",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.un5_usr_pll_lock/F0"
        },
        "arrive":1.491,
        "delay":0.026
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/resetn",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.resetn"
        },
        "arrive":2.285,
        "delay":0.794
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.285,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q
                                          SLICE_R84C26C   REG_DEL            0.119                  1.359  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs[4]
                                                          NET DELAY          0.106                  1.465  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/B->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/Z
                                          SLICE_R84C26F   CTOF_DEL           0.026                  1.491  41      
gpll_i/lscc_pll_inst/u_pll_init_bw/resetn
                                                          NET DELAY          0.794                  2.285  41      
{dut/sin_linear_i/result_o[25]/PD   dut/sin_linear_i/result_o[26]/PD}
                                                          ENDPOINT           0.000                  2.285  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[25]/CK",
        "phy_name":"dut.sin_linear_i.result_o[26]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.963,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.125,
        "delay":0.162
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.125,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.125,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.947,
        "delay":1.822
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.947,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.963  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.125  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.125  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.125  58      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.822                  2.947  58      
{dut/sin_linear_i/result_o[25]/CK   dut/sin_linear_i/result_o[26]/CK}
                                                          CLOCK PIN          0.000                  2.947  1       
                                                          Uncertainty        0.000                  2.947  
                                                          Common Path Skew  -0.024                  2.923  
                                                          Hold time          0.007                  2.930  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -2.930  
Arrival Time                                                                                        2.285  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                               -0.645  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q  (SLICE_R84C26C)
Path End         : {dut/sin_linear_i/s1_frac_Z[13]/PD   dut/sin_linear_i/s1_frac_Z[15]/PD}  (SLICE_R78C70A)
Source Clock     : gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 86.1% (route), 13.9% (logic)
Clock Skew       : 1.708 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.024 ns 
Path Slack       : -0.645 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/CLK0"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.102,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o",
            "phy_name":"gpll_i.lscc_pll_inst.clkout_testclk_o"
        },
        "arrive":1.240,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.240,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.138                  1.240  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK
                                                          CLOCK PIN          0.000                  1.240  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{dut/sin_linear_i/s1_frac_Z[13]/PD   dut/sin_linear_i/s1_frac_Z[15]/PD}",
        "phy_name":"dut.sin_linear_i.s1_frac_Z[15]/LSR0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/CLK0"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/Q0"
        },
        "arrive":1.359,
        "delay":0.119
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs[4]",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.bw_init_cs[4]"
        },
        "arrive":1.465,
        "delay":0.106
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/B",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.un5_usr_pll_lock/A0"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/Z",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.un5_usr_pll_lock/F0"
        },
        "arrive":1.491,
        "delay":0.026
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/resetn",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.resetn"
        },
        "arrive":2.285,
        "delay":0.794
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.285,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q
                                          SLICE_R84C26C   REG_DEL            0.119                  1.359  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs[4]
                                                          NET DELAY          0.106                  1.465  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/B->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/Z
                                          SLICE_R84C26F   CTOF_DEL           0.026                  1.491  41      
gpll_i/lscc_pll_inst/u_pll_init_bw/resetn
                                                          NET DELAY          0.794                  2.285  41      
{dut/sin_linear_i/s1_frac_Z[13]/PD   dut/sin_linear_i/s1_frac_Z[15]/PD}
                                                          ENDPOINT           0.000                  2.285  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/s1_frac_Z[13]/CK",
        "phy_name":"dut.sin_linear_i.s1_frac_Z[15]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.963,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.125,
        "delay":0.162
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.125,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.125,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.947,
        "delay":1.822
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.947,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.963  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.125  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.125  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.125  58      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.822                  2.947  58      
{dut/sin_linear_i/s1_frac_Z[13]/CK   dut/sin_linear_i/s1_frac_Z[15]/CK}
                                                          CLOCK PIN          0.000                  2.947  1       
                                                          Uncertainty        0.000                  2.947  
                                                          Common Path Skew  -0.024                  2.923  
                                                          Hold time          0.007                  2.930  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -2.930  
Arrival Time                                                                                        2.285  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                               -0.645  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q  (SLICE_R84C26C)
Path End         : {dut/sin_linear_i/result_o[4]/PD   dut/sin_linear_i/result_o[5]/PD}  (SLICE_R78C70F)
Source Clock     : gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 86.1% (route), 13.9% (logic)
Clock Skew       : 1.708 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.024 ns 
Path Slack       : -0.645 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/CLK0"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.102,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o",
            "phy_name":"gpll_i.lscc_pll_inst.clkout_testclk_o"
        },
        "arrive":1.240,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.240,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.138                  1.240  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK
                                                          CLOCK PIN          0.000                  1.240  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{dut/sin_linear_i/result_o[4]/PD   dut/sin_linear_i/result_o[5]/PD}",
        "phy_name":"dut.sin_linear_i.result_o[5]/LSR0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/CLK0"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/Q0"
        },
        "arrive":1.359,
        "delay":0.119
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs[4]",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.bw_init_cs[4]"
        },
        "arrive":1.465,
        "delay":0.106
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/B",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.un5_usr_pll_lock/A0"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/Z",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.un5_usr_pll_lock/F0"
        },
        "arrive":1.491,
        "delay":0.026
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/resetn",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.resetn"
        },
        "arrive":2.285,
        "delay":0.794
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.285,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q
                                          SLICE_R84C26C   REG_DEL            0.119                  1.359  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs[4]
                                                          NET DELAY          0.106                  1.465  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/B->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/Z
                                          SLICE_R84C26F   CTOF_DEL           0.026                  1.491  41      
gpll_i/lscc_pll_inst/u_pll_init_bw/resetn
                                                          NET DELAY          0.794                  2.285  41      
{dut/sin_linear_i/result_o[4]/PD   dut/sin_linear_i/result_o[5]/PD}
                                                          ENDPOINT           0.000                  2.285  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/result_o[4]/CK",
        "phy_name":"dut.sin_linear_i.result_o[5]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.963,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.125,
        "delay":0.162
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.125,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.125,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.947,
        "delay":1.822
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.947,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.963  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.125  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.125  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.125  58      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.822                  2.947  58      
{dut/sin_linear_i/result_o[4]/CK   dut/sin_linear_i/result_o[5]/CK}
                                                          CLOCK PIN          0.000                  2.947  1       
                                                          Uncertainty        0.000                  2.947  
                                                          Common Path Skew  -0.024                  2.923  
                                                          Hold time          0.007                  2.930  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -2.930  
Arrival Time                                                                                        2.285  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                               -0.645  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q  (SLICE_R84C26C)
Path End         : {dut/sin_linear_i/s1_frac_Z[9]/PD   dut/sin_linear_i/s1_frac_Z[11]/PD}  (SLICE_R78C70D)
Source Clock     : gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 86.1% (route), 13.9% (logic)
Clock Skew       : 1.708 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.024 ns 
Path Slack       : -0.645 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/CLK0"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.102,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o",
            "phy_name":"gpll_i.lscc_pll_inst.clkout_testclk_o"
        },
        "arrive":1.240,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.240,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.138                  1.240  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK
                                                          CLOCK PIN          0.000                  1.240  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{dut/sin_linear_i/s1_frac_Z[9]/PD   dut/sin_linear_i/s1_frac_Z[11]/PD}",
        "phy_name":"dut.sin_linear_i.s1_frac_Z[11]/LSR0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/CLK0"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/Q0"
        },
        "arrive":1.359,
        "delay":0.119
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs[4]",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.bw_init_cs[4]"
        },
        "arrive":1.465,
        "delay":0.106
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/B",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.un5_usr_pll_lock/A0"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/Z",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.un5_usr_pll_lock/F0"
        },
        "arrive":1.491,
        "delay":0.026
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/resetn",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.resetn"
        },
        "arrive":2.285,
        "delay":0.794
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.285,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q
                                          SLICE_R84C26C   REG_DEL            0.119                  1.359  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs[4]
                                                          NET DELAY          0.106                  1.465  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/B->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/Z
                                          SLICE_R84C26F   CTOF_DEL           0.026                  1.491  41      
gpll_i/lscc_pll_inst/u_pll_init_bw/resetn
                                                          NET DELAY          0.794                  2.285  41      
{dut/sin_linear_i/s1_frac_Z[9]/PD   dut/sin_linear_i/s1_frac_Z[11]/PD}
                                                          ENDPOINT           0.000                  2.285  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/s1_frac_Z[9]/CK",
        "phy_name":"dut.sin_linear_i.s1_frac_Z[11]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.963,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.125,
        "delay":0.162
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.125,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.125,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.947,
        "delay":1.822
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.947,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.963  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.125  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.125  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.125  58      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.822                  2.947  58      
{dut/sin_linear_i/s1_frac_Z[9]/CK   dut/sin_linear_i/s1_frac_Z[11]/CK}
                                                          CLOCK PIN          0.000                  2.947  1       
                                                          Uncertainty        0.000                  2.947  
                                                          Common Path Skew  -0.024                  2.923  
                                                          Hold time          0.007                  2.930  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -2.930  
Arrival Time                                                                                        2.285  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                               -0.645  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q  (SLICE_R84C26C)
Path End         : {G_1_Z/PD   G_2_Z/PD}  (SLICE_R79C62A)
Source Clock     : gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 86.9% (route), 13.1% (logic)
Clock Skew       : 1.732 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.024 ns 
Path Slack       : -0.611 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/CLK0"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.102,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o",
            "phy_name":"gpll_i.lscc_pll_inst.clkout_testclk_o"
        },
        "arrive":1.240,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.240,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.138                  1.240  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK
                                                          CLOCK PIN          0.000                  1.240  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{G_1_Z/PD   G_2_Z/PD}",
        "phy_name":"G_2_Z/LSR0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/CLK0"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/Q0"
        },
        "arrive":1.359,
        "delay":0.119
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs[4]",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.bw_init_cs[4]"
        },
        "arrive":1.465,
        "delay":0.106
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/B",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.un5_usr_pll_lock/A0"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/Z",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.un5_usr_pll_lock/F0"
        },
        "arrive":1.491,
        "delay":0.026
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/resetn",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.resetn"
        },
        "arrive":2.343,
        "delay":0.852
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.343,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q
                                          SLICE_R84C26C   REG_DEL            0.119                  1.359  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs[4]
                                                          NET DELAY          0.106                  1.465  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/B->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/Z
                                          SLICE_R84C26F   CTOF_DEL           0.026                  1.491  41      
gpll_i/lscc_pll_inst/u_pll_init_bw/resetn
                                                          NET DELAY          0.852                  2.343  41      
{G_1_Z/PD   G_2_Z/PD}                                     ENDPOINT           0.000                  2.343  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"G_1_Z/CK",
        "phy_name":"G_2_Z/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.963,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.125,
        "delay":0.162
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.125,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.125,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.971,
        "delay":1.846
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.971,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.963  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.125  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.125  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.125  58      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.846                  2.971  58      
{G_1_Z/CK   G_2_Z/CK}                                     CLOCK PIN          0.000                  2.971  1       
                                                          Uncertainty        0.000                  2.971  
                                                          Common Path Skew  -0.024                  2.947  
                                                          Hold time          0.007                  2.954  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -2.954  
Arrival Time                                                                                        2.343  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                               -0.611  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q  (SLICE_R84C26C)
Path End         : {valid_i_2_Z[0]/PD   valid_i_1_Z[0]/PD}  (SLICE_R76C68A)
Source Clock     : gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 86.7% (route), 13.3% (logic)
Clock Skew       : 1.706 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.024 ns 
Path Slack       : -0.596 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/CLK0"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.102,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o",
            "phy_name":"gpll_i.lscc_pll_inst.clkout_testclk_o"
        },
        "arrive":1.240,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.240,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.138                  1.240  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK
                                                          CLOCK PIN          0.000                  1.240  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{valid_i_2_Z[0]/PD   valid_i_1_Z[0]/PD}",
        "phy_name":"valid_i_1_Z[0]/LSR0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/CLK0"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/Q0"
        },
        "arrive":1.359,
        "delay":0.119
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs[4]",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.bw_init_cs[4]"
        },
        "arrive":1.465,
        "delay":0.106
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/B",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.un5_usr_pll_lock/A0"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/Z",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.un5_usr_pll_lock/F0"
        },
        "arrive":1.491,
        "delay":0.026
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/resetn",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.resetn"
        },
        "arrive":2.332,
        "delay":0.841
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.332,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q
                                          SLICE_R84C26C   REG_DEL            0.119                  1.359  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs[4]
                                                          NET DELAY          0.106                  1.465  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/B->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/Z
                                          SLICE_R84C26F   CTOF_DEL           0.026                  1.491  41      
gpll_i/lscc_pll_inst/u_pll_init_bw/resetn
                                                          NET DELAY          0.841                  2.332  41      
{valid_i_2_Z[0]/PD   valid_i_1_Z[0]/PD}                   ENDPOINT           0.000                  2.332  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"valid_i_2_Z[0]/CK",
        "phy_name":"valid_i_1_Z[0]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.963,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.125,
        "delay":0.162
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.125,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.125,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.945,
        "delay":1.820
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.945,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.963  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.125  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.125  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.125  58      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.820                  2.945  58      
{valid_i_2_Z[0]/CK   valid_i_1_Z[0]/CK}                   CLOCK PIN          0.000                  2.945  1       
                                                          Uncertainty        0.000                  2.945  
                                                          Common Path Skew  -0.024                  2.921  
                                                          Hold time          0.007                  2.928  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -2.928  
Arrival Time                                                                                        2.332  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                               -0.596  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q  (SLICE_R84C26C)
Path End         : {dut/sin_linear_i/s1_frac_Z[0]/PD   dut/sin_linear_i/s1_frac_Z[3]/PD}  (SLICE_R79C70A)
Source Clock     : gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : 1.709 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.024 ns 
Path Slack       : -0.575 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/CLK0"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.102,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o",
            "phy_name":"gpll_i.lscc_pll_inst.clkout_testclk_o"
        },
        "arrive":1.240,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.240,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.138                  1.240  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK
                                                          CLOCK PIN          0.000                  1.240  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{dut/sin_linear_i/s1_frac_Z[0]/PD   dut/sin_linear_i/s1_frac_Z[3]/PD}",
        "phy_name":"dut.sin_linear_i.s1_frac_Z[3]/LSR0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/CLK0"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/Q0"
        },
        "arrive":1.359,
        "delay":0.119
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs[4]",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.bw_init_cs[4]"
        },
        "arrive":1.465,
        "delay":0.106
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/B",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.un5_usr_pll_lock/A0"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/Z",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.un5_usr_pll_lock/F0"
        },
        "arrive":1.491,
        "delay":0.026
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/resetn",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.resetn"
        },
        "arrive":2.356,
        "delay":0.865
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.356,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q
                                          SLICE_R84C26C   REG_DEL            0.119                  1.359  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs[4]
                                                          NET DELAY          0.106                  1.465  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/B->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/Z
                                          SLICE_R84C26F   CTOF_DEL           0.026                  1.491  41      
gpll_i/lscc_pll_inst/u_pll_init_bw/resetn
                                                          NET DELAY          0.865                  2.356  41      
{dut/sin_linear_i/s1_frac_Z[0]/PD   dut/sin_linear_i/s1_frac_Z[3]/PD}
                                                          ENDPOINT           0.000                  2.356  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/s1_frac_Z[0]/CK",
        "phy_name":"dut.sin_linear_i.s1_frac_Z[3]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.963,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.125,
        "delay":0.162
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.125,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.125,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.948,
        "delay":1.823
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.948,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.963  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.125  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.125  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.125  58      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.823                  2.948  58      
{dut/sin_linear_i/s1_frac_Z[0]/CK   dut/sin_linear_i/s1_frac_Z[3]/CK}
                                                          CLOCK PIN          0.000                  2.948  1       
                                                          Uncertainty        0.000                  2.948  
                                                          Common Path Skew  -0.024                  2.924  
                                                          Hold time          0.007                  2.931  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -2.931  
Arrival Time                                                                                        2.356  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                               -0.575  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q  (SLICE_R84C26C)
Path End         : {dut/sin_linear_i/s1_frac_Z[12]/PD   dut/sin_linear_i/s1_frac_Z[14]/PD}  (SLICE_R79C70C)
Source Clock     : gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : 1.709 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.024 ns 
Path Slack       : -0.575 ns  (Failed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/CLK0"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.964,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.102,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKCLK7"
        },
        "arrive":1.102,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o",
            "phy_name":"gpll_i.lscc_pll_inst.clkout_testclk_o"
        },
        "arrive":1.240,
        "delay":0.138
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.240,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.138                  1.240  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK
                                                          CLOCK PIN          0.000                  1.240  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q",
        "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{dut/sin_linear_i/s1_frac_Z[12]/PD   dut/sin_linear_i/s1_frac_Z[14]/PD}",
        "phy_name":"dut.sin_linear_i.s1_frac_Z[14]/LSR0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/CLK0"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMIWDATA_FIP_RNIKETHG[4]/Q0"
        },
        "arrive":1.359,
        "delay":0.119
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs[4]",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.bw_init_cs[4]"
        },
        "arrive":1.465,
        "delay":0.106
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/B",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.un5_usr_pll_lock/A0"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/Z",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.un5_usr_pll_lock/F0"
        },
        "arrive":1.491,
        "delay":0.026
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/u_pll_init_bw/resetn",
            "phy_name":"gpll_i.lscc_pll_inst.u_pll_init_bw.resetn"
        },
        "arrive":2.356,
        "delay":0.865
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.356,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/CK->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q
                                          SLICE_R84C26C   REG_DEL            0.119                  1.359  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs[4]
                                                          NET DELAY          0.106                  1.465  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/B->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.un5_usr_pll_lock/Z
                                          SLICE_R84C26F   CTOF_DEL           0.026                  1.491  41      
gpll_i/lscc_pll_inst/u_pll_init_bw/resetn
                                                          NET DELAY          0.865                  2.356  41      
{dut/sin_linear_i/s1_frac_Z[12]/PD   dut/sin_linear_i/s1_frac_Z[14]/PD}
                                                          ENDPOINT           0.000                  2.356  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk50",
        "phy_name":"clk50"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dut/sin_linear_i/s1_frac_Z[12]/CK",
        "phy_name":"dut.sin_linear_i.s1_frac_Z[14]/CLK0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk50",
            "phy_name":"clk50"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk50_ibuf.bb_inst/B",
            "phy_name":"clk50_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk50_ibuf.bb_inst/O",
            "phy_name":"clk50_ibuf.bb_inst/PADDI"
        },
        "arrive":0.963,
        "delay":0.964
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk50_c",
            "phy_name":"clk50_c"
        },
        "arrive":1.125,
        "delay":0.162
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.125,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/REFCLK"
        },
        "pin1":
        {
            "log_name":"gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP",
            "phy_name":"gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP"
        },
        "arrive":1.125,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"gpll_i/lscc_pll_inst/clk",
            "phy_name":"clk"
        },
        "arrive":2.948,
        "delay":1.823
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.948,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.963  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.125  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.125  58      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.125  58      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.823                  2.948  58      
{dut/sin_linear_i/s1_frac_Z[12]/CK   dut/sin_linear_i/s1_frac_Z[14]/CK}
                                                          CLOCK PIN          0.000                  2.948  1       
                                                          Uncertainty        0.000                  2.948  
                                                          Common Path Skew  -0.024                  2.924  
                                                          Hold time          0.007                  2.931  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -2.931  
Arrival Time                                                                                        2.356  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                               -0.575  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################








<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  Timing Overview</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_ConstraintCoverage>1.2  Constraint Coverage</A></LI>
<LI><A href=#Timing_rpt_OverallSummary>1.3  Overall Summary</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>1.4  Unconstrained Report</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.5  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_SetupSlowCornerMaxDegree>2  Setup at User Specified Speed Grade Corner at User Specified Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_ClockSummarySetupSlowCornerMaxDegree>2.1  Clock Summary</A></LI>
<LI><A href=#Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree>2.2  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportSetupSlowCornerMaxDegree>2.3  Detailed Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_SetupSlowCornerMinDegree>3  Setup at User Specified Speed Grade Corner at Minimum Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_ClockSummarySetupSlowCornerMinDegree>3.1  Clock Summary</A></LI>
<LI><A href=#Timing_rpt_EndpointSlackSetupSlowCornerMinDegree>3.2  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportSetupSlowCornerMinDegree>3.3  Detailed Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_HoldFastCornerMinDegree>4  Hold at User Specified Speed Grade Corner at Minimum Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_EndpointSlackHoldFastCornerMinDegree>4.1  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportHoldFastCornerMinDegree>4.2  Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {    backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>
