[06/04 09:28:24      0s] 
[06/04 09:28:24      0s] Cadence Innovus(TM) Implementation System.
[06/04 09:28:24      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/04 09:28:24      0s] 
[06/04 09:28:24      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[06/04 09:28:24      0s] Options:	
[06/04 09:28:24      0s] Date:		Wed Jun  4 09:28:24 2025
[06/04 09:28:24      0s] Host:		eda (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*4cpus*AMD Ryzen 5 5600X 6-Core Processor 512KB)
[06/04 09:28:24      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[06/04 09:28:24      0s] 
[06/04 09:28:24      0s] License:
[06/04 09:28:24      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[06/04 09:28:24      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/04 09:28:25      1s] **ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p028' or higher version of OA, reset OA_HOME to point to that installation.
Type 'man IMPOAX-124' for more detail.
[06/04 09:28:25      1s] **ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Type 'man IMPOAX-332' for more detail.
[06/04 09:28:25      1s] INFO: OA features are disabled in this session.
[06/04 09:28:34     13s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[06/04 09:28:34     14s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/04 09:28:34     14s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[06/04 09:28:34     14s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/04 09:28:34     14s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[06/04 09:28:34     14s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[06/04 09:28:34     14s] @(#)CDS: CPE v20.10-p006
[06/04 09:28:34     14s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/04 09:28:34     14s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[06/04 09:28:34     14s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[06/04 09:28:34     14s] @(#)CDS: RCDB 11.15.0
[06/04 09:28:34     14s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[06/04 09:28:34     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_31454_eda_host_BQBnJj.

[06/04 09:28:34     14s] Change the soft stacksize limit to 0.2%RAM (25 mbytes). Set global soft_stack_size_limit to change the value.
[06/04 09:28:36     15s] 
[06/04 09:28:36     15s] **INFO:  MMMC transition support version v31-84 
[06/04 09:28:36     15s] 
[06/04 09:28:36     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/04 09:28:36     15s] <CMD> suppressMessage ENCEXT-2799
[06/04 09:28:36     15s] <CMD> win
[06/04 09:31:07     26s] <CMD> setDesignMode -process 180
[06/04 09:31:07     26s] ##  Process: 180           (User Set)               
[06/04 09:31:07     26s] ##     Node: (not set)                           
[06/04 09:31:07     26s] 
##  Check design process and node:  
##  Design tech node is not set.

[06/04 09:31:07     26s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[06/04 09:31:07     26s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[06/04 09:31:07     26s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[06/04 09:31:07     26s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[06/04 09:31:07     26s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[06/04 09:31:07     26s] <CMD> set restore_db_stop_at_design_in_memory 0
[06/04 09:32:22     33s] <CMD> gui_select -rect {0.02000 0.05100 0.02700 0.05100}
[06/04 09:33:25     39s] invalid command name "setMuItiCpuUsage"
[06/04 09:33:51     41s] <CMD> setMultiCpuUsage -0
[06/04 09:33:51     41s] 
[06/04 09:33:51     41s] Usage: setMultiCpuUsage [-help] [-acquireLicense <integer>]
[06/04 09:33:51     41s]                         [-autoPageFaultMonitor {0 1 2 3}] [-cpuPerRemoteHost <integer>]
[06/04 09:33:51     41s]                         [-keepLicense {true false}] [-licenseList <string>]
[06/04 09:33:51     41s]                         [-localCpu <string>] [-releaseLicense] [-remoteHost <integer>]
[06/04 09:33:51     41s]                         [-reset] [-threadInfo {0 1 2}] [-verbose]
[06/04 09:33:51     41s] 
[06/04 09:33:51     41s] **ERROR: (IMPTCM-48):	"-0" is not a legal option for command "setMultiCpuUsage". Either the current option or an option prior to it is not specified correctly.

[06/04 09:33:55     42s] <CMD> setMultiCpuUsage 0
[06/04 09:33:55     42s] 
[06/04 09:33:55     42s] Usage: setMultiCpuUsage [-help] [-acquireLicense <integer>]
[06/04 09:33:55     42s]                         [-autoPageFaultMonitor {0 1 2 3}] [-cpuPerRemoteHost <integer>]
[06/04 09:33:55     42s]                         [-keepLicense {true false}] [-licenseList <string>]
[06/04 09:33:55     42s]                         [-localCpu <string>] [-releaseLicense] [-remoteHost <integer>]
[06/04 09:33:55     42s]                         [-reset] [-threadInfo {0 1 2}] [-verbose]
[06/04 09:33:55     42s] 
[06/04 09:33:55     42s] **ERROR: (IMPTCM-48):	"0" is not a legal option for command "setMultiCpuUsage". Either the current option or an option prior to it is not specified correctly.

[06/04 09:34:03     42s] <CMD> setMultiCpuUsage - 0
[06/04 09:34:03     42s] 
[06/04 09:34:03     42s] Usage: setMultiCpuUsage [-help] [-acquireLicense <integer>]
[06/04 09:34:03     42s]                         [-autoPageFaultMonitor {0 1 2 3}] [-cpuPerRemoteHost <integer>]
[06/04 09:34:03     42s]                         [-keepLicense {true false}] [-licenseList <string>]
[06/04 09:34:03     42s]                         [-localCpu <string>] [-releaseLicense] [-remoteHost <integer>]
[06/04 09:34:03     42s]                         [-reset] [-threadInfo {0 1 2}] [-verbose]
[06/04 09:34:03     42s] 
[06/04 09:34:03     42s] **ERROR: (IMPTCM-48):	"-" is not a legal option for command "setMultiCpuUsage". Either the current option or an option prior to it is not specified correctly.

[06/04 09:34:17     44s] <CMD> gui_select -rect {0.01700 0.08500 0.02100 0.08500}
[06/04 09:36:59     59s] <CMD> save_global ../restore/init.globals
[06/04 09:37:01     59s] <CMD> set init_gnd_net VSS
[06/04 09:37:01     59s] <CMD> set init_lef_file {/cad/CBDK/CBDK_UMC018_ITRI_v0.8/CIC/SOCE/lef/UDVS_u018mm.lef /cad/CBDK/CBDK_UMC018_ITRI_v0.8/CIC/SOCE/lef/U018IOCUP.lef}
[06/04 09:37:01     59s] <CMD> set init_verilog /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/netlist/CONV_syn.v
[06/04 09:37:01     59s] <CMD> set init_mmmc_file ../mmmc/mmmc.view
[06/04 09:37:01     59s] <CMD> set init_top_cell CONV
[06/04 09:37:01     59s] <CMD> set init_pwr_net VDD
[06/04 09:37:01     59s] <CMD> init_design
[06/04 09:37:01     59s] **ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p028' or higher version of OA, reset OA_HOME to point to that installation.
Type 'man IMPOAX-124' for more detail.
[06/04 09:37:01     59s] **ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Type 'man IMPOAX-332' for more detail.
[06/04 09:37:01     59s] #% Begin Load MMMC data ... (date=06/04 09:37:01, mem=570.7M)
[06/04 09:37:01     59s] #% End Load MMMC data ... (date=06/04 09:37:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=570.9M, current mem=570.9M)
[06/04 09:37:01     59s] 
[06/04 09:37:01     59s] Loading LEF file /cad/CBDK/CBDK_UMC018_ITRI_v0.8/CIC/SOCE/lef/UDVS_u018mm.lef ...
[06/04 09:37:01     59s] Set DBUPerIGU to M2 pitch 620.
[06/04 09:37:01     59s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[06/04 09:37:01     59s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[06/04 09:37:01     59s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /cad/CBDK/CBDK_UMC018_ITRI_v0.8/CIC/SOCE/lef/UDVS_u018mm.lef at line 11966.
[06/04 09:37:01     59s] 
[06/04 09:37:01     59s] Loading LEF file /cad/CBDK/CBDK_UMC018_ITRI_v0.8/CIC/SOCE/lef/U018IOCUP.lef ...
[06/04 09:37:01     59s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /cad/CBDK/CBDK_UMC018_ITRI_v0.8/CIC/SOCE/lef/U018IOCUP.lef at line 32913.
[06/04 09:37:01     59s] 
[06/04 09:37:01     59s] viaInitial starts at Wed Jun  4 09:37:01 2025
viaInitial ends at Wed Jun  4 09:37:01 2025

##  Check design process and node:  
##  Design tech node is not set.

[06/04 09:37:01     59s] Loading view definition file from ../mmmc/mmmc.view
[06/04 09:37:01     59s] Reading lib_max timing library '/cad/CBDK/CBDK_UMC018_ITRI_v0.8/orig_lib/Standard_cell/LIB/STD_LIB_V1D2/UDVS_u018mmwc162v.lib' ...
[06/04 09:37:01     59s] Read 111 cells in library 'UDVS_u018mmwc162v' 
[06/04 09:37:01     59s] Reading lib_min timing library '/cad/CBDK/CBDK_UMC018_ITRI_v0.8/orig_lib/Standard_cell/LIB/STD_LIB_V1D2/UDVS_u018mmbc198v.lib' ...
[06/04 09:37:01     59s] Read 111 cells in library 'UDVS_u018mmbc198v' 
[06/04 09:37:01     59s] Ending "PreSetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=622.9M, current mem=585.5M)
[06/04 09:37:01     59s] *** End library_loading (cpu=0.00min, real=0.00min, mem=10.0M, fe_cpu=0.99min, fe_real=8.62min, fe_mem=700.2M) ***
[06/04 09:37:01     59s] #% Begin Load netlist data ... (date=06/04 09:37:01, mem=585.5M)
[06/04 09:37:01     59s] *** Begin netlist parsing (mem=700.2M) ***
[06/04 09:37:01     59s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 09:37:01     59s] Type 'man IMPVL-159' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 09:37:01     59s] Type 'man IMPVL-159' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 09:37:01     59s] Type 'man IMPVL-159' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 09:37:01     59s] Type 'man IMPVL-159' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 09:37:01     59s] Type 'man IMPVL-159' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 09:37:01     59s] Type 'man IMPVL-159' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 09:37:01     59s] Type 'man IMPVL-159' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 09:37:01     59s] Type 'man IMPVL-159' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 09:37:01     59s] Type 'man IMPVL-159' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 09:37:01     59s] Type 'man IMPVL-159' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 09:37:01     59s] Type 'man IMPVL-159' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 09:37:01     59s] Type 'man IMPVL-159' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 09:37:01     59s] Type 'man IMPVL-159' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 09:37:01     59s] Type 'man IMPVL-159' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 09:37:01     59s] Type 'man IMPVL-159' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 09:37:01     59s] Type 'man IMPVL-159' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 09:37:01     59s] Type 'man IMPVL-159' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 09:37:01     59s] Type 'man IMPVL-159' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 09:37:01     59s] Type 'man IMPVL-159' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 09:37:01     59s] Type 'man IMPVL-159' for more detail.
[06/04 09:37:01     59s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/04 09:37:01     59s] To increase the message display limit, refer to the product command reference manual.
[06/04 09:37:01     59s] Created 111 new cells from 2 timing libraries.
[06/04 09:37:01     59s] Reading netlist ...
[06/04 09:37:01     59s] Backslashed names will retain backslash and a trailing blank character.
[06/04 09:37:01     59s] Reading verilog netlist '/home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/netlist/CONV_syn.v'
[06/04 09:37:01     59s] 
[06/04 09:37:01     59s] *** Memory Usage v#1 (Current mem = 700.250M, initial mem = 268.238M) ***
[06/04 09:37:01     59s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=700.2M) ***
[06/04 09:37:01     59s] #% End Load netlist data ... (date=06/04 09:37:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=590.1M, current mem=590.1M)
[06/04 09:37:01     59s] Set top cell to CONV.
[06/04 09:37:01     59s] Hooked 222 DB cells to tlib cells.
[06/04 09:37:01     59s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=595.6M, current mem=595.6M)
[06/04 09:37:01     59s] Starting recursive module instantiation check.
[06/04 09:37:01     59s] No recursion found.
[06/04 09:37:01     59s] Building hierarchical netlist for Cell CONV ...
[06/04 09:37:01     59s] *** Netlist is unique.
[06/04 09:37:01     59s] Set DBUPerIGU to techSite Core8T width 560.
[06/04 09:37:01     59s] Setting Std. cell height to 4480 DBU (smallest netlist inst).
[06/04 09:37:01     59s] ** info: there are 269 modules.
[06/04 09:37:01     59s] ** info: there are 2090 stdCell insts.
[06/04 09:37:01     59s] 
[06/04 09:37:01     59s] *** Memory Usage v#1 (Current mem = 744.176M, initial mem = 268.238M) ***
[06/04 09:37:01     59s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:37:01     59s] Type 'man IMPFP-3961' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:37:01     59s] Type 'man IMPFP-3961' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:37:01     59s] Type 'man IMPFP-3961' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:37:01     59s] Type 'man IMPFP-3961' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:37:01     59s] Type 'man IMPFP-3961' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:37:01     59s] Type 'man IMPFP-3961' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:37:01     59s] Type 'man IMPFP-3961' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:37:01     59s] Type 'man IMPFP-3961' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:37:01     59s] Type 'man IMPFP-3961' for more detail.
[06/04 09:37:01     59s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:37:01     59s] Type 'man IMPFP-3961' for more detail.
[06/04 09:37:01     59s] Generated pitch 2.48 in ME6 is different from 2.2 defined in technology file in preferred direction.
[06/04 09:37:01     59s] Set Default Net Delay as 1000 ps.
[06/04 09:37:01     59s] Set Default Net Load as 0.5 pF. 
[06/04 09:37:01     59s] Set Default Input Pin Transition as 0.1 ps.
[06/04 09:37:02     60s] Extraction setup Started 
[06/04 09:37:02     60s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/04 09:37:02     60s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[06/04 09:37:02     60s] Type 'man IMPEXT-6202' for more detail.
[06/04 09:37:02     60s] Reading Encrypted Capacitance Table File /cad/CBDK/CBDK_UMC018_ITRI_v0.8/CIC/SOCE/u18_ITRI.CapTbl ...
[06/04 09:37:02     60s] Cap table was created using Encounter 14.24-s039_1.
[06/04 09:37:02     60s] Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
[06/04 09:37:02     60s] Decrypted 36864 characters.
[06/04 09:37:02     60s] Reading Encrypted Capacitance Table File /cad/CBDK/CBDK_UMC018_ITRI_v0.8/CIC/SOCE/u18_ITRI.CapTbl ...
[06/04 09:37:02     60s] Cap table was created using Encounter 14.24-s039_1.
[06/04 09:37:02     60s] Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
[06/04 09:37:02     60s] Decrypted 81920 characters.
[06/04 09:37:02     60s] Importing multi-corner RC tables ... 
[06/04 09:37:02     60s] Summary of Active RC-Corners : 
[06/04 09:37:02     60s]  
[06/04 09:37:02     60s]  Analysis View: AV_func_max
[06/04 09:37:02     60s]     RC-Corner Name        : RC_worst
[06/04 09:37:02     60s]     RC-Corner Index       : 0
[06/04 09:37:02     60s]     RC-Corner Temperature : 25 Celsius
[06/04 09:37:02     60s]     RC-Corner Cap Table   : '/cad/CBDK/CBDK_UMC018_ITRI_v0.8/CIC/SOCE/u18_ITRI.CapTbl'
[06/04 09:37:02     60s]     RC-Corner PreRoute Res Factor         : 1
[06/04 09:37:02     60s]     RC-Corner PreRoute Cap Factor         : 1
[06/04 09:37:02     60s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/04 09:37:02     60s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/04 09:37:02     60s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/04 09:37:02     60s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/04 09:37:02     60s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/04 09:37:02     60s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/04 09:37:02     60s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/04 09:37:02     60s]     RC-Corner Technology file: '/cad/CBDK/CBDK_UMC018_ITRI_v0.8/CIC/SOCE/FireIce/icecaps.tch'
[06/04 09:37:02     60s]  
[06/04 09:37:02     60s]  Analysis View: AV_scan_max
[06/04 09:37:02     60s]     RC-Corner Name        : RC_worst
[06/04 09:37:02     60s]     RC-Corner Index       : 0
[06/04 09:37:02     60s]     RC-Corner Temperature : 25 Celsius
[06/04 09:37:02     60s]     RC-Corner Cap Table   : '/cad/CBDK/CBDK_UMC018_ITRI_v0.8/CIC/SOCE/u18_ITRI.CapTbl'
[06/04 09:37:02     60s]     RC-Corner PreRoute Res Factor         : 1
[06/04 09:37:02     60s]     RC-Corner PreRoute Cap Factor         : 1
[06/04 09:37:02     60s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/04 09:37:02     60s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/04 09:37:02     60s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/04 09:37:02     60s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/04 09:37:02     60s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/04 09:37:02     60s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/04 09:37:02     60s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/04 09:37:02     60s]     RC-Corner Technology file: '/cad/CBDK/CBDK_UMC018_ITRI_v0.8/CIC/SOCE/FireIce/icecaps.tch'
[06/04 09:37:02     60s]  
[06/04 09:37:02     60s]  Analysis View: AV_func_min
[06/04 09:37:02     60s]     RC-Corner Name        : RC_best
[06/04 09:37:02     60s]     RC-Corner Index       : 1
[06/04 09:37:02     60s]     RC-Corner Temperature : 25 Celsius
[06/04 09:37:02     60s]     RC-Corner Cap Table   : '/cad/CBDK/CBDK_UMC018_ITRI_v0.8/CIC/SOCE/u18_ITRI.CapTbl'
[06/04 09:37:02     60s]     RC-Corner PreRoute Res Factor         : 1
[06/04 09:37:02     60s]     RC-Corner PreRoute Cap Factor         : 1
[06/04 09:37:02     60s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/04 09:37:02     60s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/04 09:37:02     60s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/04 09:37:02     60s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/04 09:37:02     60s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/04 09:37:02     60s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/04 09:37:02     60s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/04 09:37:02     60s]     RC-Corner Technology file: '/cad/CBDK/CBDK_UMC018_ITRI_v0.8/CIC/SOCE/FireIce/icecaps.tch'
[06/04 09:37:02     60s]  
[06/04 09:37:02     60s]  Analysis View: AV_scan_min
[06/04 09:37:02     60s]     RC-Corner Name        : RC_best
[06/04 09:37:02     60s]     RC-Corner Index       : 1
[06/04 09:37:02     60s]     RC-Corner Temperature : 25 Celsius
[06/04 09:37:02     60s]     RC-Corner Cap Table   : '/cad/CBDK/CBDK_UMC018_ITRI_v0.8/CIC/SOCE/u18_ITRI.CapTbl'
[06/04 09:37:02     60s]     RC-Corner PreRoute Res Factor         : 1
[06/04 09:37:02     60s]     RC-Corner PreRoute Cap Factor         : 1
[06/04 09:37:02     60s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/04 09:37:02     60s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/04 09:37:02     60s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/04 09:37:02     60s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/04 09:37:02     60s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/04 09:37:02     60s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/04 09:37:02     60s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/04 09:37:02     60s]     RC-Corner Technology file: '/cad/CBDK/CBDK_UMC018_ITRI_v0.8/CIC/SOCE/FireIce/icecaps.tch'
[06/04 09:37:02     60s] Technology file '/cad/CBDK/CBDK_UMC018_ITRI_v0.8/CIC/SOCE/FireIce/icecaps.tch' associated with first view 'AV_func_max' will be used as the primary corner for the multi-corner extraction.
[06/04 09:37:02     60s] LayerId::1 widthSet size::4
[06/04 09:37:02     60s] LayerId::2 widthSet size::4
[06/04 09:37:02     60s] LayerId::3 widthSet size::4
[06/04 09:37:02     60s] LayerId::4 widthSet size::4
[06/04 09:37:02     60s] LayerId::5 widthSet size::4
[06/04 09:37:02     60s] LayerId::6 widthSet size::2
[06/04 09:37:02     60s] Updating RC grid for preRoute extraction ...
[06/04 09:37:02     60s] Initializing multi-corner capacitance tables ... 
[06/04 09:37:02     60s] Initializing multi-corner resistance tables ...
[06/04 09:37:02     60s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 09:37:02     60s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 09:37:02     60s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[06/04 09:37:02     60s] *Info: initialize multi-corner CTS.
[06/04 09:37:02     60s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=777.7M, current mem=618.9M)
[06/04 09:37:02     60s] Reading timing constraints file '/home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/sdc/CONV_syn.sdc' ...
[06/04 09:37:02     60s] Current (total cpu=0:01:01, real=0:08:38, peak res=793.5M, current mem=793.5M)
[06/04 09:37:02     60s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/sdc/CONV_syn.sdc, Line 8).
[06/04 09:37:02     60s] 
[06/04 09:37:02     60s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/sdc/CONV_syn.sdc, Line 10).
[06/04 09:37:02     60s] 
[06/04 09:37:02     60s] **ERROR: (TCLCMD-290):	Could not find technology library 'UDVS_u018mmwc108v' (File /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/sdc/CONV_syn.sdc, Line 12).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/sdc/CONV_syn.sdc, Line 214).
[06/04 09:37:02     60s] 
[06/04 09:37:02     60s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/sdc/CONV_syn.sdc, Line 215).
[06/04 09:37:02     60s] 
[06/04 09:37:02     60s] INFO (CTE): Reading of timing constraints file /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/sdc/CONV_syn.sdc completed, with 4 Warnings and 1 Errors.
[06/04 09:37:02     60s] WARNING (CTE-25): Line: 13 of File /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/sdc/CONV_syn.sdc : Skipped unsupported command: set_max_area
[06/04 09:37:02     60s] 
[06/04 09:37:02     60s] 
[06/04 09:37:02     60s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=816.4M, current mem=816.4M)
[06/04 09:37:02     60s] Current (total cpu=0:01:01, real=0:08:38, peak res=816.4M, current mem=816.4M)
[06/04 09:37:02     60s] Reading timing constraints file '/home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/sdc/CONV_syn_cts.sdc' ...
[06/04 09:37:02     60s] Current (total cpu=0:01:01, real=0:08:38, peak res=816.4M, current mem=816.4M)
[06/04 09:37:02     60s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/sdc/CONV_syn_cts.sdc, Line 8).
[06/04 09:37:02     60s] 
[06/04 09:37:02     60s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/sdc/CONV_syn_cts.sdc, Line 10).
[06/04 09:37:02     60s] 
[06/04 09:37:02     60s] **ERROR: (TCLCMD-290):	Could not find technology library 'UDVS_u018mmwc108v' (File /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/sdc/CONV_syn_cts.sdc, Line 12).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/sdc/CONV_syn_cts.sdc, Line 214).
[06/04 09:37:02     60s] 
[06/04 09:37:02     60s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/sdc/CONV_syn_cts.sdc, Line 215).
[06/04 09:37:02     60s] 
[06/04 09:37:02     60s] INFO (CTE): Reading of timing constraints file /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/sdc/CONV_syn_cts.sdc completed, with 4 Warnings and 1 Errors.
[06/04 09:37:02     60s] WARNING (CTE-25): Line: 13 of File /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/sdc/CONV_syn_cts.sdc : Skipped unsupported command: set_max_area
[06/04 09:37:02     60s] 
[06/04 09:37:02     60s] 
[06/04 09:37:02     60s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=816.8M, current mem=816.8M)
[06/04 09:37:02     60s] Current (total cpu=0:01:01, real=0:08:38, peak res=816.8M, current mem=816.8M)
[06/04 09:37:02     60s] Creating Cell Server ...(0, 1, 1, 1)
[06/04 09:37:02     60s] Summary for sequential cells identification: 
[06/04 09:37:02     60s]   Identified SBFF number: 14
[06/04 09:37:02     60s]   Identified MBFF number: 0
[06/04 09:37:02     60s]   Identified SB Latch number: 0
[06/04 09:37:02     60s]   Identified MB Latch number: 0
[06/04 09:37:02     60s]   Not identified SBFF number: 0
[06/04 09:37:02     60s]   Not identified MBFF number: 0
[06/04 09:37:02     60s]   Not identified SB Latch number: 0
[06/04 09:37:02     60s]   Not identified MB Latch number: 0
[06/04 09:37:02     60s]   Number of sequential cells which are not FFs: 13
[06/04 09:37:02     60s] Total number of combinational cells: 79
[06/04 09:37:02     60s] Total number of sequential cells: 27
[06/04 09:37:02     60s] Total number of tristate cells: 5
[06/04 09:37:02     60s] Total number of level shifter cells: 0
[06/04 09:37:02     60s] Total number of power gating cells: 0
[06/04 09:37:02     60s] Total number of isolation cells: 0
[06/04 09:37:02     60s] Total number of power switch cells: 0
[06/04 09:37:02     60s] Total number of pulse generator cells: 0
[06/04 09:37:02     60s] Total number of always on buffers: 0
[06/04 09:37:02     60s] Total number of retention cells: 0
[06/04 09:37:02     60s] List of usable buffers: BUFFD10 BUFFD12 BUFFD1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 DEL1
[06/04 09:37:02     60s] Total number of usable buffers: 9
[06/04 09:37:02     60s] List of unusable buffers:
[06/04 09:37:02     60s] Total number of unusable buffers: 0
[06/04 09:37:02     60s] List of usable inverters: INVD10 INVD12 INVD1 INVD2 INVD3 INVD4 INVD6 INVD8
[06/04 09:37:02     60s] Total number of usable inverters: 8
[06/04 09:37:02     60s] List of unusable inverters:
[06/04 09:37:02     60s] Total number of unusable inverters: 0
[06/04 09:37:02     60s] List of identified usable delay cells: DEL2 DEL3 DEL4
[06/04 09:37:02     60s] Total number of identified usable delay cells: 3
[06/04 09:37:02     60s] List of identified unusable delay cells:
[06/04 09:37:02     60s] Total number of identified unusable delay cells: 0
[06/04 09:37:02     60s] Creating Cell Server, finished. 
[06/04 09:37:02     60s] 
[06/04 09:37:02     60s] Deleting Cell Server ...
[06/04 09:37:02     60s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=838.2M, current mem=838.2M)
[06/04 09:37:02     60s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 09:37:02     60s] Summary for sequential cells identification: 
[06/04 09:37:02     60s]   Identified SBFF number: 14
[06/04 09:37:02     60s]   Identified MBFF number: 0
[06/04 09:37:02     60s]   Identified SB Latch number: 0
[06/04 09:37:02     60s]   Identified MB Latch number: 0
[06/04 09:37:02     60s]   Not identified SBFF number: 0
[06/04 09:37:02     60s]   Not identified MBFF number: 0
[06/04 09:37:02     60s]   Not identified SB Latch number: 0
[06/04 09:37:02     60s]   Not identified MB Latch number: 0
[06/04 09:37:02     60s]   Number of sequential cells which are not FFs: 13
[06/04 09:37:02     60s]  Visiting view : AV_func_max
[06/04 09:37:02     60s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 09:37:02     60s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 09:37:02     60s]  Visiting view : AV_scan_max
[06/04 09:37:02     60s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 09:37:02     60s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 09:37:02     60s]  Visiting view : AV_func_min
[06/04 09:37:02     60s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 09:37:02     60s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 09:37:02     60s]  Visiting view : AV_scan_min
[06/04 09:37:02     60s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 09:37:02     60s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 09:37:02     60s]  Setting StdDelay to 58.40
[06/04 09:37:02     60s] Creating Cell Server, finished. 
[06/04 09:37:02     60s] 
[06/04 09:37:02     60s] 
[06/04 09:37:02     60s] *** Summary of all messages that are not suppressed in this session:
[06/04 09:37:02     60s] Severity  ID               Count  Summary                                  
[06/04 09:37:02     60s] WARNING   IMPFP-3961          10  The techSite '%s' has no related standar...
[06/04 09:37:02     60s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[06/04 09:37:02     60s] WARNING   IMPVL-159          222  Pin '%s' of cell '%s' is defined in LEF ...
[06/04 09:37:02     60s] ERROR     IMPOAX-124           1  OpenAccess (OA) shared library installat...
[06/04 09:37:02     60s] ERROR     IMPOAX-332           1  Failed to initialize OpenAccess (OA) dat...
[06/04 09:37:02     60s] ERROR     TCLCMD-290           2  Could not find technology library '%s'   
[06/04 09:37:02     60s] WARNING   TCLCMD-1014          2  The SDC set_operating_conditions asserti...
[06/04 09:37:02     60s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[06/04 09:37:02     60s] WARNING   TCLNL-330            4  set_input_delay on clock root '%s' is no...
[06/04 09:37:02     60s] *** Message Summary: 241 warning(s), 4 error(s)
[06/04 09:37:02     60s] 
[06/04 09:37:07     61s] <CMD> zoomBox -21.81000 -25.10200 448.30200 439.81500
[06/04 09:37:07     61s] <CMD> zoomBox -15.07000 -14.50700 193.52300 191.78100
[06/04 09:37:08     61s] <CMD> zoomBox -10.84700 -9.33100 98.04000 98.35300
[06/04 09:37:08     61s] <CMD> zoomBox -2.96800 -2.57200 26.70300 26.77100
[06/04 09:37:09     61s] <CMD> zoomBox -0.02800 -0.02800 -0.02200 -0.02200
[06/04 09:37:09     61s] <CMD> zoomBox -0.02800 -0.02800 -0.02100 -0.02100
[06/04 09:37:10     61s] <CMD> zoomBox -0.02800 -0.02800 -0.01800 -0.01800
[06/04 09:37:10     61s] <CMD> zoomBox -0.03300 -0.03600 -0.00800 -0.01100
[06/04 09:37:11     61s] <CMD> fit
[06/04 09:37:29     64s] <CMD> gui_select -rect {151.70000 278.94500 166.05500 279.47600}
[06/04 09:37:29     64s] <CMD> fit
[06/04 09:38:09     66s] <CMD> clearGlobalNets
[06/04 09:38:09     66s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[06/04 09:38:09     66s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[06/04 09:39:51     70s] <CMD> getIoFlowFlag
[06/04 09:40:14     72s] <CMD> setIoFlowFlag 0
[06/04 09:40:14     72s] <CMD> floorPlan -site Core8T -r 1 0.5 50 50 50 50
[06/04 09:40:14     72s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:40:14     72s] Type 'man IMPFP-3961' for more detail.
[06/04 09:40:14     72s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:40:14     72s] Type 'man IMPFP-3961' for more detail.
[06/04 09:40:14     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:40:14     72s] Type 'man IMPFP-3961' for more detail.
[06/04 09:40:14     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:40:14     72s] Type 'man IMPFP-3961' for more detail.
[06/04 09:40:14     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:40:14     72s] Type 'man IMPFP-3961' for more detail.
[06/04 09:40:14     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:40:14     72s] Type 'man IMPFP-3961' for more detail.
[06/04 09:40:14     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:40:14     72s] Type 'man IMPFP-3961' for more detail.
[06/04 09:40:14     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:40:14     72s] Type 'man IMPFP-3961' for more detail.
[06/04 09:40:14     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:40:14     72s] Type 'man IMPFP-3961' for more detail.
[06/04 09:40:14     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:40:14     72s] Type 'man IMPFP-3961' for more detail.
[06/04 09:40:14     72s] Generated pitch 2.48 in ME6 is different from 2.2 defined in technology file in preferred direction.
[06/04 09:40:14     72s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/04 09:40:14     72s] <CMD> uiSetTool select
[06/04 09:40:14     72s] <CMD> getIoFlowFlag
[06/04 09:40:14     72s] <CMD> fit
[06/04 09:40:21     72s] <CMD> setIoFlowFlag 0
[06/04 09:40:21     72s] <CMD> floorPlan -site Core8T -r 0.988641526579 0.499773 50.22 50.4 50.22 50.4
[06/04 09:40:21     72s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:40:21     72s] Type 'man IMPFP-3961' for more detail.
[06/04 09:40:21     72s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:40:21     72s] Type 'man IMPFP-3961' for more detail.
[06/04 09:40:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:40:21     72s] Type 'man IMPFP-3961' for more detail.
[06/04 09:40:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:40:21     72s] Type 'man IMPFP-3961' for more detail.
[06/04 09:40:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:40:21     72s] Type 'man IMPFP-3961' for more detail.
[06/04 09:40:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:40:21     72s] Type 'man IMPFP-3961' for more detail.
[06/04 09:40:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:40:21     72s] Type 'man IMPFP-3961' for more detail.
[06/04 09:40:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:40:21     72s] Type 'man IMPFP-3961' for more detail.
[06/04 09:40:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:40:21     72s] Type 'man IMPFP-3961' for more detail.
[06/04 09:40:21     72s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:40:21     72s] Type 'man IMPFP-3961' for more detail.
[06/04 09:40:21     72s] Generated pitch 2.48 in ME6 is different from 2.2 defined in technology file in preferred direction.
[06/04 09:40:21     72s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/04 09:40:21     72s] <CMD> uiSetTool select
[06/04 09:40:21     72s] <CMD> getIoFlowFlag
[06/04 09:40:21     72s] <CMD> fit
[06/04 09:40:44     75s] <CMD> saveDesign ../restore/floorplan_finish.globals
[06/04 09:40:44     75s] #% Begin save design ... (date=06/04 09:40:44, mem=860.1M)
[06/04 09:40:44     75s] % Begin Save ccopt configuration ... (date=06/04 09:40:44, mem=862.2M)
[06/04 09:40:44     75s] % End Save ccopt configuration ... (date=06/04 09:40:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=863.0M, current mem=863.0M)
[06/04 09:40:44     75s] % Begin Save netlist data ... (date=06/04 09:40:44, mem=863.0M)
[06/04 09:40:44     75s] Writing Binary DB to ../restore/floorplan_finish.globals.dat/CONV.v.bin in single-threaded mode...
[06/04 09:40:44     75s] % End Save netlist data ... (date=06/04 09:40:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=863.3M, current mem=863.3M)
[06/04 09:40:44     75s] Saving symbol-table file ...
[06/04 09:40:44     75s] Saving congestion map file ../restore/floorplan_finish.globals.dat/CONV.route.congmap.gz ...
[06/04 09:40:44     76s] % Begin Save AAE data ... (date=06/04 09:40:44, mem=863.9M)
[06/04 09:40:44     76s] Saving AAE Data ...
[06/04 09:40:44     76s] % End Save AAE data ... (date=06/04 09:40:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=863.9M, current mem=863.9M)
[06/04 09:40:44     76s] Saving preference file ../restore/floorplan_finish.globals.dat/gui.pref.tcl ...
[06/04 09:40:44     76s] Saving mode setting ...
[06/04 09:40:44     76s] Saving global file ...
[06/04 09:40:44     76s] % Begin Save floorplan data ... (date=06/04 09:40:44, mem=866.8M)
[06/04 09:40:44     76s] Saving floorplan file ...
[06/04 09:40:44     76s] % End Save floorplan data ... (date=06/04 09:40:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=866.8M, current mem=866.8M)
[06/04 09:40:44     76s] Saving PG file ../restore/floorplan_finish.globals.dat/CONV.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Jun  4 09:40:44 2025)
[06/04 09:40:44     76s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1009.5M) ***
[06/04 09:40:44     76s] Saving Drc markers ...
[06/04 09:40:44     76s] ... No Drc file written since there is no markers found.
[06/04 09:40:44     76s] % Begin Save placement data ... (date=06/04 09:40:44, mem=866.9M)
[06/04 09:40:44     76s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/04 09:40:44     76s] Save Adaptive View Pruning View Names to Binary file
[06/04 09:40:44     76s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1012.5M) ***
[06/04 09:40:44     76s] % End Save placement data ... (date=06/04 09:40:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=867.1M, current mem=867.1M)
[06/04 09:40:44     76s] % Begin Save routing data ... (date=06/04 09:40:44, mem=867.1M)
[06/04 09:40:44     76s] Saving route file ...
[06/04 09:40:44     76s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1013.5M) ***
[06/04 09:40:44     76s] % End Save routing data ... (date=06/04 09:40:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=871.3M, current mem=871.3M)
[06/04 09:40:44     76s] Saving property file ../restore/floorplan_finish.globals.dat/CONV.prop
[06/04 09:40:44     76s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1016.5M) ***
[06/04 09:40:44     76s] % Begin Save power constraints data ... (date=06/04 09:40:44, mem=871.9M)
[06/04 09:40:44     76s] % End Save power constraints data ... (date=06/04 09:40:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=872.0M, current mem=872.0M)
[06/04 09:40:46     78s] Generated self-contained design floorplan_finish.globals.dat
[06/04 09:40:46     78s] #% End save design ... (date=06/04 09:40:46, total cpu=0:00:02.2, real=0:00:02.0, peak res=897.0M, current mem=875.2M)
[06/04 09:40:46     78s] *** Message Summary: 0 warning(s), 0 error(s)
[06/04 09:40:46     78s] 
[06/04 09:40:53     78s] <CMD> set sprCreateIeRingOffset 1.0
[06/04 09:40:53     78s] <CMD> set sprCreateIeRingThreshold 1.0
[06/04 09:40:53     78s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/04 09:40:53     78s] <CMD> set sprCreateIeRingLayers {}
[06/04 09:40:53     78s] <CMD> set sprCreateIeRingOffset 1.0
[06/04 09:40:53     78s] <CMD> set sprCreateIeRingThreshold 1.0
[06/04 09:40:53     78s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/04 09:40:53     78s] <CMD> set sprCreateIeRingLayers {}
[06/04 09:40:53     78s] <CMD> set sprCreateIeStripeWidth 10.0
[06/04 09:40:53     78s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/04 09:40:53     78s] <CMD> set sprCreateIeStripeWidth 10.0
[06/04 09:40:53     78s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/04 09:40:53     78s] <CMD> set sprCreateIeRingOffset 1.0
[06/04 09:40:53     78s] <CMD> set sprCreateIeRingThreshold 1.0
[06/04 09:40:53     78s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/04 09:40:53     78s] <CMD> set sprCreateIeRingLayers {}
[06/04 09:40:53     78s] <CMD> set sprCreateIeStripeWidth 10.0
[06/04 09:40:53     78s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/04 09:41:41     80s] <CMD> addRing -type core_rings -nets {VDD VSS} -layer {top METAL3 bottom METAL3 left METAL4 right METAL4} -offset 0 -width 3 -spacing 2 -use_wire_group 0 -use_wire_group_bits 1 -use_interleaving_wire_group 1
[06/04 09:41:41     80s] #% Begin addRing (date=06/04 09:41:41, mem=883.3M)
[06/04 09:41:41     80s] 
[06/04 09:41:41     80s] **ERROR: (IMPPP-182):	You have specified an invalid layer 'METAL3'.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1062.3M)
[06/04 09:41:41     80s] **ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: Error: Invalid Layers specified. 
[06/04 09:41:41     80s] #% End addRing (date=06/04 09:41:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=883.6M, current mem=883.6M)
[06/04 09:41:41     80s] <CMD> addRing -type core_rings -nets {VDD VSS} -layer {top METAL5 bottom METAL5 left METAL6 right METAL6} -offset 0 -width 3 -spacing 2 -use_wire_group 0 -use_wire_group_bits 1 -use_interleaving_wire_group 1
[06/04 09:41:41     80s] #% Begin addRing (date=06/04 09:41:41, mem=883.6M)
[06/04 09:41:41     80s] 
[06/04 09:41:41     80s] **ERROR: (IMPPP-182):	You have specified an invalid layer 'METAL5'.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1062.3M)
[06/04 09:41:41     80s] **ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: Error: Invalid Layers specified. 
[06/04 09:41:41     80s] #% End addRing (date=06/04 09:41:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=883.6M, current mem=883.6M)
[06/04 09:42:28     85s] <CMD> setAddRingMode -reset
[06/04 09:42:29     85s] <CMD> setAddRingMode -reset
[06/04 09:42:30     85s] <CMD> setAddRingMode -reset
[06/04 09:42:30     85s] <CMD> setAddRingMode -reset
[06/04 09:42:35     85s] <CMD> addRing -type core_rings -nets {VDD VSS} -layer {top METAL3 bottom METAL3 left METAL4 right METAL4} -offset 0 -width 3 -spacing 2 -use_wire_group 0 -use_wire_group_bits 1 -use_interleaving_wire_group 1
[06/04 09:42:35     85s] #% Begin addRing (date=06/04 09:42:35, mem=884.1M)
[06/04 09:42:35     85s] 
[06/04 09:42:35     85s] **ERROR: (IMPPP-182):	You have specified an invalid layer 'METAL3'.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1062.0M)
[06/04 09:42:35     85s] **ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: Error: Invalid Layers specified. 
[06/04 09:42:35     85s] #% End addRing (date=06/04 09:42:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=884.1M, current mem=884.1M)
[06/04 09:42:35     85s] <CMD> addRing -type core_rings -nets {VDD VSS} -layer {top METAL5 bottom METAL5 left METAL6 right METAL6} -offset 0 -width 3 -spacing 2 -use_wire_group 0 -use_wire_group_bits 1 -use_interleaving_wire_group 1
[06/04 09:42:35     85s] #% Begin addRing (date=06/04 09:42:35, mem=884.1M)
[06/04 09:42:35     85s] 
[06/04 09:42:35     85s] **ERROR: (IMPPP-182):	You have specified an invalid layer 'METAL5'.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1062.0M)
[06/04 09:42:35     85s] **ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: Error: Invalid Layers specified. 
[06/04 09:42:35     85s] #% End addRing (date=06/04 09:42:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=884.1M, current mem=884.1M)
[06/04 09:42:45     86s] <CMD> setDesignMode -process 180
[06/04 09:42:45     86s] ##  Process: 180           (User Set)               
[06/04 09:42:45     86s] ##     Node: (not set)                           
[06/04 09:42:45     86s] 
##  Check design process and node:  
##  Design tech node is not set.

[06/04 09:42:45     86s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[06/04 09:42:45     86s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[06/04 09:42:45     86s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[06/04 09:42:45     86s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[06/04 09:42:45     86s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[06/04 09:42:45     86s] <CMD> set restore_db_stop_at_design_in_memory 0
[06/04 09:42:53     87s] <CMD> addRing -type core_rings -nets {VDD VSS} -layer {top METAL3 bottom METAL3 left METAL4 right METAL4} -offset 0 -width 3 -spacing 2 -use_wire_group 0 -use_wire_group_bits 1 -use_interleaving_wire_group 1
[06/04 09:42:53     87s] #% Begin addRing (date=06/04 09:42:53, mem=884.2M)
[06/04 09:42:53     87s] 
[06/04 09:42:53     87s] **ERROR: (IMPPP-182):	You have specified an invalid layer 'METAL3'.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1063.7M)
[06/04 09:42:53     87s] **ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: Error: Invalid Layers specified. 
[06/04 09:42:53     87s] #% End addRing (date=06/04 09:42:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=884.2M, current mem=884.2M)
[06/04 09:42:53     87s] <CMD> addRing -type core_rings -nets {VDD VSS} -layer {top METAL5 bottom METAL5 left METAL6 right METAL6} -offset 0 -width 3 -spacing 2 -use_wire_group 0 -use_wire_group_bits 1 -use_interleaving_wire_group 1
[06/04 09:42:53     87s] #% Begin addRing (date=06/04 09:42:53, mem=884.2M)
[06/04 09:42:53     87s] 
[06/04 09:42:53     87s] **ERROR: (IMPPP-182):	You have specified an invalid layer 'METAL5'.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1063.7M)
[06/04 09:42:53     87s] **ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: Error: Invalid Layers specified. 
[06/04 09:42:53     87s] #% End addRing (date=06/04 09:42:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=884.2M, current mem=884.2M)
[06/04 09:44:27     95s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer ME6 -stacked_via_bottom_layer ME1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/04 09:44:27     95s] The ring targets are set to core/block ring wires.
[06/04 09:44:27     95s] addRing command will consider rows while creating rings.
[06/04 09:44:27     95s] addRing command will disallow rings to go over rows.
[06/04 09:44:27     95s] addRing command will ignore shorts while creating rings.
[06/04 09:44:27     95s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top ME3 bottom ME3 left ME4 right ME4} -width {top 3 bottom 3 left 3 right 3} -spacing {top 2 bottom 2 left 2 right 2} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 1 -use_interleaving_wire_group 1
[06/04 09:44:27     95s] 
[06/04 09:44:27     95s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1063.7M)
[06/04 09:44:27     95s] Ring generation is complete.
[06/04 09:44:27     95s] vias are now being generated.
[06/04 09:44:27     95s] addRing created 8 wires.
[06/04 09:44:27     95s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[06/04 09:44:27     95s] +--------+----------------+----------------+
[06/04 09:44:27     95s] |  Layer |     Created    |     Deleted    |
[06/04 09:44:27     95s] +--------+----------------+----------------+
[06/04 09:44:27     95s] |   ME3  |        4       |       NA       |
[06/04 09:44:27     95s] |  via3  |        8       |        0       |
[06/04 09:44:27     95s] |   ME4  |        4       |       NA       |
[06/04 09:44:27     95s] +--------+----------------+----------------+
[06/04 09:44:38     96s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer ME6 -stacked_via_bottom_layer ME1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/04 09:44:38     96s] The ring targets are set to core/block ring wires.
[06/04 09:44:38     96s] addRing command will consider rows while creating rings.
[06/04 09:44:38     96s] addRing command will disallow rings to go over rows.
[06/04 09:44:38     96s] addRing command will ignore shorts while creating rings.
[06/04 09:44:38     96s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top ME5 bottom ME5 left ME6 right ME6} -width {top 3 bottom 3 left 3 right 3} -spacing {top 2 bottom 2 left 2 right 2} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 1 -use_interleaving_wire_group 1
[06/04 09:44:38     96s] 
[06/04 09:44:38     96s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1063.7M)
[06/04 09:44:38     96s] Ring generation is complete.
[06/04 09:44:38     96s] vias are now being generated.
[06/04 09:44:38     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (26.11, 26.20) (29.11, 374.76)
[06/04 09:44:38     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (384.40, 26.20) (387.40, 374.76)
[06/04 09:44:38     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME5 & ME3 at (26.11, 26.20) (387.40, 29.20)
[06/04 09:44:38     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME5 & ME3 at (26.11, 371.76) (387.40, 374.76)
[06/04 09:44:38     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (21.11, 21.20) (24.11, 379.76)
[06/04 09:44:38     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (389.40, 21.20) (392.40, 379.76)
[06/04 09:44:38     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME5 & ME3 at (21.11, 21.20) (392.40, 24.20)
[06/04 09:44:38     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME5 & ME3 at (21.11, 376.76) (392.40, 379.76)
[06/04 09:44:38     96s] addRing created 8 wires.
[06/04 09:44:38     96s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[06/04 09:44:38     96s] +--------+----------------+----------------+
[06/04 09:44:38     96s] |  Layer |     Created    |     Deleted    |
[06/04 09:44:38     96s] +--------+----------------+----------------+
[06/04 09:44:38     96s] |  via4  |        8       |        0       |
[06/04 09:44:38     96s] |   ME5  |        4       |       NA       |
[06/04 09:44:38     96s] |  via5  |        8       |        0       |
[06/04 09:44:38     96s] |   ME6  |        4       |       NA       |
[06/04 09:44:38     96s] +--------+----------------+----------------+
[06/04 09:44:43     97s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer ME6 -stacked_via_bottom_layer ME1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/04 09:44:43     97s] The ring targets are set to core/block ring wires.
[06/04 09:44:43     97s] addRing command will consider rows while creating rings.
[06/04 09:44:43     97s] addRing command will disallow rings to go over rows.
[06/04 09:44:43     97s] addRing command will ignore shorts while creating rings.
[06/04 09:44:43     97s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top ME5 bottom ME5 left ME6 right ME6} -width {top 3 bottom 3 left 3 right 3} -spacing {top 2 bottom 2 left 2 right 2} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 1 -use_interleaving_wire_group 1
[06/04 09:44:43     97s] 
[06/04 09:44:43     97s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1063.7M)
[06/04 09:44:43     97s] Ring generation is complete.
[06/04 09:45:10     99s] <CMD> saveDesign ../restore/powerplan_ring.globals
[06/04 09:45:10     99s] #% Begin save design ... (date=06/04 09:45:10, mem=885.7M)
[06/04 09:45:10     99s] % Begin Save ccopt configuration ... (date=06/04 09:45:10, mem=885.7M)
[06/04 09:45:10     99s] % End Save ccopt configuration ... (date=06/04 09:45:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=885.7M, current mem=885.7M)
[06/04 09:45:10     99s] % Begin Save netlist data ... (date=06/04 09:45:10, mem=885.7M)
[06/04 09:45:10     99s] Writing Binary DB to ../restore/powerplan_ring.globals.dat/CONV.v.bin in single-threaded mode...
[06/04 09:45:10     99s] % End Save netlist data ... (date=06/04 09:45:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=885.7M, current mem=885.7M)
[06/04 09:45:10     99s] Saving symbol-table file ...
[06/04 09:45:10     99s] Saving congestion map file ../restore/powerplan_ring.globals.dat/CONV.route.congmap.gz ...
[06/04 09:45:10     99s] % Begin Save AAE data ... (date=06/04 09:45:10, mem=886.2M)
[06/04 09:45:10     99s] Saving AAE Data ...
[06/04 09:45:10     99s] % End Save AAE data ... (date=06/04 09:45:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.2M, current mem=886.2M)
[06/04 09:45:11     99s] Saving preference file ../restore/powerplan_ring.globals.dat/gui.pref.tcl ...
[06/04 09:45:11     99s] Saving mode setting ...
[06/04 09:45:11     99s] Saving global file ...
[06/04 09:45:11     99s] % Begin Save floorplan data ... (date=06/04 09:45:11, mem=886.2M)
[06/04 09:45:11     99s] Saving floorplan file ...
[06/04 09:45:11     99s] % End Save floorplan data ... (date=06/04 09:45:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.2M, current mem=886.2M)
[06/04 09:45:11     99s] Saving PG file ../restore/powerplan_ring.globals.dat/CONV.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Jun  4 09:45:11 2025)
[06/04 09:45:11     99s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1064.2M) ***
[06/04 09:45:11     99s] Saving Drc markers ...
[06/04 09:45:11     99s] ... No Drc file written since there is no markers found.
[06/04 09:45:11     99s] % Begin Save placement data ... (date=06/04 09:45:11, mem=886.2M)
[06/04 09:45:11     99s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/04 09:45:11     99s] Save Adaptive View Pruning View Names to Binary file
[06/04 09:45:11     99s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1067.2M) ***
[06/04 09:45:11     99s] % End Save placement data ... (date=06/04 09:45:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.2M, current mem=886.2M)
[06/04 09:45:11     99s] % Begin Save routing data ... (date=06/04 09:45:11, mem=886.2M)
[06/04 09:45:11     99s] Saving route file ...
[06/04 09:45:11     99s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1064.2M) ***
[06/04 09:45:11     99s] % End Save routing data ... (date=06/04 09:45:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.3M, current mem=886.3M)
[06/04 09:45:11     99s] Saving property file ../restore/powerplan_ring.globals.dat/CONV.prop
[06/04 09:45:11     99s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1067.2M) ***
[06/04 09:45:11     99s] % Begin Save power constraints data ... (date=06/04 09:45:11, mem=886.6M)
[06/04 09:45:11     99s] % End Save power constraints data ... (date=06/04 09:45:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.6M, current mem=886.6M)
[06/04 09:45:13    101s] Generated self-contained design powerplan_ring.globals.dat
[06/04 09:45:13    102s] #% End save design ... (date=06/04 09:45:13, total cpu=0:00:02.3, real=0:00:03.0, peak res=916.7M, current mem=887.6M)
[06/04 09:45:13    102s] *** Message Summary: 0 warning(s), 0 error(s)
[06/04 09:45:13    102s] 
[06/04 09:45:21    102s] <CMD> set sprCreateIeRingOffset 1.0
[06/04 09:45:21    102s] <CMD> set sprCreateIeRingThreshold 1.0
[06/04 09:45:21    102s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/04 09:45:21    102s] <CMD> set sprCreateIeRingLayers {}
[06/04 09:45:21    102s] <CMD> set sprCreateIeRingOffset 1.0
[06/04 09:45:21    102s] <CMD> set sprCreateIeRingThreshold 1.0
[06/04 09:45:21    102s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/04 09:45:21    102s] <CMD> set sprCreateIeRingLayers {}
[06/04 09:45:21    102s] <CMD> set sprCreateIeStripeWidth 10.0
[06/04 09:45:21    102s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/04 09:45:21    102s] <CMD> set sprCreateIeStripeWidth 10.0
[06/04 09:45:21    102s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/04 09:45:22    102s] <CMD> set sprCreateIeRingOffset 1.0
[06/04 09:45:22    102s] <CMD> set sprCreateIeRingThreshold 1.0
[06/04 09:45:22    102s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/04 09:45:22    102s] <CMD> set sprCreateIeRingLayers {}
[06/04 09:45:22    102s] <CMD> set sprCreateIeStripeWidth 10.0
[06/04 09:45:22    102s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/04 09:46:47    110s] <CMD> ::uiSetTool getLocation {::PPAddStripes::setPointCoordinate start}
[06/04 09:46:49    111s] <CMD> zoomBox -88.59300 -87.67800 746.78000 630.51100
[06/04 09:46:49    111s] <CMD> zoomBox -191.90900 -172.05100 1168.35700 997.40000
[06/04 09:46:50    111s] <CMD> zoomBox -50.71400 -29.99000 385.35800 344.91100
[06/04 09:46:50    111s] <CMD> zoomBox 26.09700 41.98500 58.47800 69.82400
[06/04 09:46:50    111s] <CMD> zoomBox 27.35800 42.90900 54.88200 66.57200
[06/04 09:46:51    111s] <CMD> zoomBox 42.94100 48.38800 51.76600 55.97500
[06/04 09:46:52    111s] <CMD> zoomBox 42.93900 48.39700 51.76400 55.98400
[06/04 09:46:52    111s] <CMD> zoomBox 47.55700 49.83800 50.88700 52.70100
[06/04 09:46:52    111s] <CMD> zoomBox 49.42200 50.24700 50.49100 51.16600
[06/04 09:46:53    111s] <CMD> zoomBox 49.95100 50.34000 50.35600 50.68800
[06/04 09:46:53    111s] <CMD> zoomBox 50.12300 50.37000 50.27700 50.50200
[06/04 09:46:56    112s] <CMD> uiSetTool select
[06/04 09:46:57    112s] <CMD> ::uiSetTool getLocation {::PPAddStripes::setPointCoordinate stop}
[06/04 09:46:58    112s] <CMD> ::uiSetTool getLocation {::PPAddStripes::setPointCoordinate stop}
[06/04 09:46:59    112s] <CMD> zoomBox 50.11300 50.35600 50.29400 50.51200
[06/04 09:47:11    113s] <CMD> ::uiSetTool getLocation {::PPAddStripes::setPointCoordinate stop}
[06/04 09:47:12    113s] <CMD> zoomBox 49.95800 50.12500 50.62900 50.70200
[06/04 09:47:12    113s] <CMD> zoomBox 39.47500 35.73400 67.78600 60.07400
[06/04 09:47:13    113s] <CMD> zoomBox 34.12700 29.23900 73.31400 62.92900
[06/04 09:47:14    114s] <CMD> zoomBox -10.97800 -19.55700 111.26700 85.54000
[06/04 09:47:14    114s] <CMD> zoomBox -120.05300 -144.05400 204.07900 134.60900
[06/04 09:47:15    114s] <CMD> zoomBox -587.56800 -633.51400 423.52400 235.74400
[06/04 09:47:15    114s] <CMD> zoomBox -1234.74400 -1303.92600 702.19300 361.30200
[06/04 09:47:16    114s] <CMD> zoomBox -433.63200 -529.81800 577.46200 339.44200
[06/04 09:47:17    114s] <CMD> zoomBox -209.56100 -291.32800 520.95700 336.71500
[06/04 09:47:17    114s] <CMD> zoomBox 69.30000 5.47700 450.63600 333.32000
[06/04 09:47:17    114s] <CMD> zoomBox -576.13200 -681.48700 613.39800 341.17800
[06/04 09:47:18    114s] <CMD> zoomBox -2589.48100 -2824.39100 1121.11300 365.68900
[06/04 09:47:18    114s] <CMD> zoomBox -5302.95400 -5712.47100 1805.38000 398.72200
[06/04 09:47:20    114s] <CMD> zoomBox -1767.16000 -1955.30600 913.74500 349.52800
[06/04 09:47:20    114s] <CMD> zoomBox -1179.23300 -1317.78100 757.72200 347.46200
[06/04 09:47:20    114s] <CMD> zoomBox -224.14100 -292.31400 506.38200 335.73300
[06/04 09:47:21    114s] <CMD> zoomBox 137.33600 93.80800 412.85300 330.67600
[06/04 09:47:21    114s] <CMD> zoomBox 259.09900 223.87300 381.34800 328.97300
[06/04 09:47:24    115s] <CMD> gui_select -toggle -rect {352.65300 317.42700 191.35300 242.55000}
[06/04 09:47:25    115s] <CMD> ::uiSetTool getLocation {::PPAddStripes::setPointCoordinate stop}
[06/04 09:47:26    115s] <CMD> ::uiSetTool getLocation {::PPAddStripes::setPointCoordinate stop}
[06/04 09:47:27    115s] <CMD> uiSetTool select
[06/04 09:47:30    116s] <CMD> zoomBox 234.64900 223.87300 356.89800 328.97300
[06/04 09:47:31    116s] <CMD> zoomBox 259.09900 223.87300 381.34800 328.97300
[06/04 09:47:31    116s] <CMD> zoomBox 291.39900 257.08900 366.47600 321.63400
[06/04 09:47:32    116s] <CMD> zoomBox 282.32700 247.75900 370.65300 323.69500
[06/04 09:47:33    116s] <CMD> zoomBox 282.32700 255.35300 370.65300 331.28900
[06/04 09:47:33    116s] <CMD> zoomBox 282.32700 262.94700 370.65300 338.88300
[06/04 09:47:33    116s] <CMD> zoomBox 282.32700 278.13500 370.65300 354.07100
[06/04 09:47:34    116s] <CMD> zoomBox 282.32700 285.72900 370.65300 361.66500
[06/04 09:47:35    116s] <CMD> zoomBox 334.51300 327.98200 367.82600 356.62200
[06/04 09:47:36    116s] <CMD> zoomBox 350.39200 340.18200 365.17500 352.89100
[06/04 09:47:36    116s] <CMD> zoomBox 357.73600 345.85000 364.29500 351.48900
[06/04 09:47:37    116s] <CMD> zoomBox 361.37200 348.80500 363.84700 350.93300
[06/04 09:47:37    117s] <CMD> zoomBox 362.15800 349.50400 363.67900 350.81200
[06/04 09:47:38    117s] <CMD> zoomBox 362.88500 350.14700 363.45800 350.64000
[06/04 09:47:39    117s] <CMD> ::uiSetTool getLocation {::PPAddStripes::setPointCoordinate stop}
[06/04 09:47:39    117s] <CMD> ::uiSetTool getLocation {::PPAddStripes::setPointCoordinate stop}
[06/04 09:47:51    118s] <CMD> uiSetTool select
[06/04 09:49:03    124s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer ME4 -stacked_via_bottom_layer ME2 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog none -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/04 09:49:03    124s] addStripe will not allow jog to connect padcore ring and block ring.
[06/04 09:49:03    124s] 
[06/04 09:49:03    124s] Stripes will stop at the boundary of the specified area.
[06/04 09:49:03    124s] When breaking rings, the power planner will consider the existence of blocks.
[06/04 09:49:03    124s] Stripes will not extend to closest target.
[06/04 09:49:03    124s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/04 09:49:03    124s] Stripes will not be created over regions without power planning wires.
[06/04 09:49:03    124s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/04 09:49:03    124s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/04 09:49:03    124s] Offset for stripe breaking is set to 0.
[06/04 09:49:03    124s] <CMD> addStripe -nets {VDD VSS} -layer ME3 -direction horizontal -width 3 -spacing 2 -set_to_set_distance 21 -start_from bottom -start 50.22 -stop 363.321 -switch_layer_over_obs false -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit ME6 -padcore_ring_bottom_layer_limit ME1 -block_ring_top_layer_limit ME6 -block_ring_bottom_layer_limit ME1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/04 09:49:03    124s] 
[06/04 09:49:03    124s] **WARN: (IMPPP-151):	-stop (363.321000) is not multiple of manufacturing grid (0.010000), setting to 363.330000.
[06/04 09:49:03    124s] Initialize fgc environment(mem: 1089.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:03    124s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:03    124s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:03    124s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:03    124s] Starting stripe generation ...
[06/04 09:49:03    124s] Auto merging with block rings is ON.
[06/04 09:49:03    124s] Non-Default Mode Option Settings :
[06/04 09:49:03    124s]   NONE
[06/04 09:49:03    124s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:03    124s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:03    124s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:03    124s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:03    124s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:03    124s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:03    124s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:03    124s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:03    124s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:03    124s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:03    124s] Stripe generation is complete.
[06/04 09:49:03    124s] vias are now being generated.
[06/04 09:49:03    124s] addStripe created 30 wires.
[06/04 09:49:03    124s] ViaGen created 60 vias, deleted 0 via to avoid violation.
[06/04 09:49:03    124s] +--------+----------------+----------------+
[06/04 09:49:03    124s] |  Layer |     Created    |     Deleted    |
[06/04 09:49:03    124s] +--------+----------------+----------------+
[06/04 09:49:03    124s] |   ME3  |       30       |       NA       |
[06/04 09:49:03    124s] |  via3  |       60       |        0       |
[06/04 09:49:03    124s] +--------+----------------+----------------+
[06/04 09:49:05    125s] <CMD> zoomBox 362.39800 349.70400 363.69300 350.81700
[06/04 09:49:05    125s] <CMD> zoomBox 361.63600 349.01100 364.12000 351.14700
[06/04 09:49:06    125s] <CMD> zoomBox 359.64000 347.19700 365.24100 352.01200
[06/04 09:49:06    125s] <CMD> zoomBox 356.35400 344.21000 367.08600 353.43700
[06/04 09:49:06    125s] <CMD> zoomBox 345.00200 333.89200 373.46300 358.36100
[06/04 09:49:07    125s] <CMD> zoomBox 316.60100 306.66700 392.07000 371.54900
[06/04 09:49:07    125s] <CMD> zoomBox 241.30200 234.48200 441.40500 406.51500
[06/04 09:49:09    125s] <CMD> zoomBox 112.72600 101.72500 563.70900 489.44500
[06/04 09:49:10    125s] <CMD> zoomBox 271.50800 256.60600 441.59800 402.83600
[06/04 09:49:11    125s] <CMD> zoomBox 324.99300 309.73700 400.46500 374.62200
[06/04 09:49:11    125s] <CMD> zoomBox 346.85800 332.30300 380.34700 361.09400
[06/04 09:49:12    125s] <CMD> zoomBox 357.34400 343.10800 369.97500 353.96700
[06/04 09:49:13    126s] <CMD> zoomBox 343.88100 329.23800 383.28600 363.11500
[06/04 09:49:14    126s] <CMD> zoomBox 311.16200 295.52400 415.64500 385.35000
[06/04 09:49:18    126s] <CMD> fit
[06/04 09:49:36    128s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer ME6 -stacked_via_bottom_layer ME4 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog none -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/04 09:49:36    128s] addStripe will not allow jog to connect padcore ring and block ring.
[06/04 09:49:36    128s] 
[06/04 09:49:36    128s] Stripes will stop at the boundary of the specified area.
[06/04 09:49:36    128s] When breaking rings, the power planner will consider the existence of blocks.
[06/04 09:49:36    128s] Stripes will not extend to closest target.
[06/04 09:49:36    128s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/04 09:49:36    128s] Stripes will not be created over regions without power planning wires.
[06/04 09:49:36    128s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/04 09:49:36    128s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/04 09:49:36    128s] Offset for stripe breaking is set to 0.
[06/04 09:49:36    128s] <CMD> addStripe -nets {VDD VSS} -layer ME5 -direction horizontal -width 3 -spacing 2 -set_to_set_distance 21 -start_from bottom -start 50.22 -stop 363.321 -switch_layer_over_obs false -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit ME6 -padcore_ring_bottom_layer_limit ME1 -block_ring_top_layer_limit ME6 -block_ring_bottom_layer_limit ME1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/04 09:49:36    128s] 
[06/04 09:49:36    128s] **WARN: (IMPPP-151):	-stop (363.321000) is not multiple of manufacturing grid (0.010000), setting to 363.330000.
[06/04 09:49:36    128s] Initialize fgc environment(mem: 1089.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:36    128s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:36    128s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:36    128s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:36    128s] Starting stripe generation ...
[06/04 09:49:36    128s] Auto merging with block rings is ON.
[06/04 09:49:36    128s] Non-Default Mode Option Settings :
[06/04 09:49:36    128s]   NONE
[06/04 09:49:36    128s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:36    128s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:36    128s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:36    128s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:36    128s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:36    128s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:36    128s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:36    128s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:36    128s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:36    128s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:36    128s] Stripe generation is complete.
[06/04 09:49:36    128s] vias are now being generated.
[06/04 09:49:36    128s] addStripe created 30 wires.
[06/04 09:49:36    128s] ViaGen created 120 vias, deleted 0 via to avoid violation.
[06/04 09:49:36    128s] +--------+----------------+----------------+
[06/04 09:49:36    128s] |  Layer |     Created    |     Deleted    |
[06/04 09:49:36    128s] +--------+----------------+----------------+
[06/04 09:49:36    128s] |  via4  |       60       |        0       |
[06/04 09:49:36    128s] |   ME5  |       30       |       NA       |
[06/04 09:49:36    128s] |  via5  |       60       |        0       |
[06/04 09:49:36    128s] +--------+----------------+----------------+
[06/04 09:49:49    129s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer ME5 -stacked_via_bottom_layer ME3 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog none -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/04 09:49:49    129s] addStripe will not allow jog to connect padcore ring and block ring.
[06/04 09:49:49    129s] 
[06/04 09:49:49    129s] Stripes will stop at the boundary of the specified area.
[06/04 09:49:49    129s] When breaking rings, the power planner will consider the existence of blocks.
[06/04 09:49:49    129s] Stripes will not extend to closest target.
[06/04 09:49:49    129s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/04 09:49:49    129s] Stripes will not be created over regions without power planning wires.
[06/04 09:49:49    129s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/04 09:49:49    129s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/04 09:49:49    129s] Offset for stripe breaking is set to 0.
[06/04 09:49:49    129s] <CMD> addStripe -nets {VDD VSS} -layer ME4 -direction vertical -width 3 -spacing 2 -set_to_set_distance 21 -start_from left -start 50.22 -stop 363.321 -switch_layer_over_obs false -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit ME6 -padcore_ring_bottom_layer_limit ME1 -block_ring_top_layer_limit ME6 -block_ring_bottom_layer_limit ME1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/04 09:49:49    129s] 
[06/04 09:49:49    129s] **WARN: (IMPPP-151):	-stop (363.321000) is not multiple of manufacturing grid (0.010000), setting to 363.330000.
[06/04 09:49:49    129s] Initialize fgc environment(mem: 1089.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:49    129s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:49    129s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:49    129s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:49    129s] Starting stripe generation ...
[06/04 09:49:49    129s] Auto merging with block rings is ON.
[06/04 09:49:49    129s] Non-Default Mode Option Settings :
[06/04 09:49:49    129s]   NONE
[06/04 09:49:49    129s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:49    129s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:49    129s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:49    129s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:49    129s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:49    129s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:49    129s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:49    129s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:49    129s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:49    129s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:49    129s] Stripe generation is complete.
[06/04 09:49:49    129s] vias are now being generated.
[06/04 09:49:49    129s] addStripe created 30 wires.
[06/04 09:49:49    129s] ViaGen created 1020 vias, deleted 0 via to avoid violation.
[06/04 09:49:49    129s] +--------+----------------+----------------+
[06/04 09:49:49    129s] |  Layer |     Created    |     Deleted    |
[06/04 09:49:49    129s] +--------+----------------+----------------+
[06/04 09:49:49    129s] |  via3  |       510      |        0       |
[06/04 09:49:49    129s] |   ME4  |       30       |       NA       |
[06/04 09:49:49    129s] |  via4  |       510      |        0       |
[06/04 09:49:49    129s] +--------+----------------+----------------+
[06/04 09:49:59    130s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer ME6 -stacked_via_bottom_layer ME5 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog none -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/04 09:49:59    130s] addStripe will not allow jog to connect padcore ring and block ring.
[06/04 09:49:59    130s] 
[06/04 09:49:59    130s] Stripes will stop at the boundary of the specified area.
[06/04 09:49:59    130s] When breaking rings, the power planner will consider the existence of blocks.
[06/04 09:49:59    130s] Stripes will not extend to closest target.
[06/04 09:49:59    130s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/04 09:49:59    130s] Stripes will not be created over regions without power planning wires.
[06/04 09:49:59    130s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/04 09:49:59    130s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/04 09:49:59    130s] Offset for stripe breaking is set to 0.
[06/04 09:49:59    130s] <CMD> addStripe -nets {VDD VSS} -layer ME6 -direction vertical -width 3 -spacing 2 -set_to_set_distance 21 -start_from left -start 50.22 -stop 363.321 -switch_layer_over_obs false -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit ME6 -padcore_ring_bottom_layer_limit ME1 -block_ring_top_layer_limit ME6 -block_ring_bottom_layer_limit ME1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/04 09:49:59    130s] 
[06/04 09:49:59    130s] **WARN: (IMPPP-151):	-stop (363.321000) is not multiple of manufacturing grid (0.010000), setting to 363.330000.
[06/04 09:49:59    130s] Initialize fgc environment(mem: 1089.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:59    130s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:59    130s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:59    130s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:59    130s] Starting stripe generation ...
[06/04 09:49:59    130s] Auto merging with block rings is ON.
[06/04 09:49:59    130s] Non-Default Mode Option Settings :
[06/04 09:49:59    130s]   NONE
[06/04 09:49:59    130s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:59    130s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:59    130s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:59    130s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:59    130s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:59    130s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:59    130s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:59    130s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:59    130s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:59    130s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:49:59    130s] Stripe generation is complete.
[06/04 09:49:59    130s] vias are now being generated.
[06/04 09:49:59    130s] addStripe created 30 wires.
[06/04 09:49:59    130s] ViaGen created 510 vias, deleted 0 via to avoid violation.
[06/04 09:49:59    130s] +--------+----------------+----------------+
[06/04 09:49:59    130s] |  Layer |     Created    |     Deleted    |
[06/04 09:49:59    130s] +--------+----------------+----------------+
[06/04 09:49:59    130s] |  via5  |       510      |        0       |
[06/04 09:49:59    130s] |   ME6  |       30       |       NA       |
[06/04 09:49:59    130s] +--------+----------------+----------------+
[06/04 09:50:01    130s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer ME6 -stacked_via_bottom_layer ME5 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog none -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/04 09:50:01    130s] addStripe will not allow jog to connect padcore ring and block ring.
[06/04 09:50:01    130s] 
[06/04 09:50:01    130s] Stripes will stop at the boundary of the specified area.
[06/04 09:50:01    130s] When breaking rings, the power planner will consider the existence of blocks.
[06/04 09:50:01    130s] Stripes will not extend to closest target.
[06/04 09:50:01    130s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/04 09:50:01    130s] Stripes will not be created over regions without power planning wires.
[06/04 09:50:01    130s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/04 09:50:01    130s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/04 09:50:01    130s] Offset for stripe breaking is set to 0.
[06/04 09:50:01    130s] <CMD> addStripe -nets {VDD VSS} -layer ME6 -direction vertical -width 3 -spacing 2 -set_to_set_distance 21 -start_from left -start 50.22 -stop 363.321 -switch_layer_over_obs false -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit ME6 -padcore_ring_bottom_layer_limit ME1 -block_ring_top_layer_limit ME6 -block_ring_bottom_layer_limit ME1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/04 09:50:01    130s] 
[06/04 09:50:01    130s] **WARN: (IMPPP-151):	-stop (363.321000) is not multiple of manufacturing grid (0.010000), setting to 363.330000.
[06/04 09:50:01    130s] Initialize fgc environment(mem: 1089.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:50:01    130s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:50:01    130s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:50:01    130s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:50:01    130s] Starting stripe generation ...
[06/04 09:50:01    130s] Auto merging with block rings is ON.
[06/04 09:50:01    130s] Non-Default Mode Option Settings :
[06/04 09:50:01    130s]   NONE
[06/04 09:50:01    130s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:50:01    130s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:50:01    130s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:50:01    130s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:50:01    130s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:50:01    130s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:50:01    130s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:50:01    130s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:50:01    130s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:50:01    130s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1089.7M)
[06/04 09:50:01    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (51.720001, 26.200001) (51.720001, 374.760010) because same wire already exists.
[06/04 09:50:01    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (72.720001, 26.200001) (72.720001, 374.760010) because same wire already exists.
[06/04 09:50:01    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (93.720001, 26.200001) (93.720001, 374.760010) because same wire already exists.
[06/04 09:50:01    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (114.720001, 26.200001) (114.720001, 374.760010) because same wire already exists.
[06/04 09:50:01    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (135.720001, 26.200001) (135.720001, 374.760010) because same wire already exists.
[06/04 09:50:01    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (156.720001, 26.200001) (156.720001, 374.760010) because same wire already exists.
[06/04 09:50:01    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (177.720001, 26.200001) (177.720001, 374.760010) because same wire already exists.
[06/04 09:50:01    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (198.720001, 26.200001) (198.720001, 374.760010) because same wire already exists.
[06/04 09:50:01    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (219.720001, 26.200001) (219.720001, 374.760010) because same wire already exists.
[06/04 09:50:01    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (240.720001, 26.200001) (240.720001, 374.760010) because same wire already exists.
[06/04 09:50:01    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (261.720001, 26.200001) (261.720001, 374.760010) because same wire already exists.
[06/04 09:50:01    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (282.720001, 26.200001) (282.720001, 374.760010) because same wire already exists.
[06/04 09:50:01    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (303.720001, 26.200001) (303.720001, 374.760010) because same wire already exists.
[06/04 09:50:01    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (324.720001, 26.200001) (324.720001, 374.760010) because same wire already exists.
[06/04 09:50:01    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (345.720001, 26.200001) (345.720001, 374.760010) because same wire already exists.
[06/04 09:50:01    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (56.720001, 21.200001) (56.720001, 379.760010) because same wire already exists.
[06/04 09:50:01    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (77.720001, 21.200001) (77.720001, 379.760010) because same wire already exists.
[06/04 09:50:01    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (98.720001, 21.200001) (98.720001, 379.760010) because same wire already exists.
[06/04 09:50:01    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (119.720001, 21.200001) (119.720001, 379.760010) because same wire already exists.
[06/04 09:50:01    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (140.720001, 21.200001) (140.720001, 379.760010) because same wire already exists.
[06/04 09:50:01    130s] **WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
[06/04 09:50:01    130s] To increase the message display limit, refer to the product command reference manual.
[06/04 09:50:01    130s] Stripe generation is complete.
[06/04 09:50:07    131s] <CMD> getMultiCpuUsage -localCpu
[06/04 09:50:07    131s] <CMD> get_verify_drc_mode -disable_rules -quiet
[06/04 09:50:07    131s] <CMD> get_verify_drc_mode -quiet -area
[06/04 09:50:07    131s] <CMD> get_verify_drc_mode -quiet -layer_range
[06/04 09:50:07    131s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[06/04 09:50:07    131s] <CMD> get_verify_drc_mode -check_only -quiet
[06/04 09:50:07    131s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[06/04 09:50:07    131s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[06/04 09:50:07    131s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[06/04 09:50:07    131s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[06/04 09:50:07    131s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[06/04 09:50:07    131s] <CMD> get_verify_drc_mode -limit -quiet
[06/04 09:50:09    131s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CONV.drc.rpt -limit 1000
[06/04 09:50:09    131s] <CMD> verify_drc
[06/04 09:50:09    131s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[06/04 09:50:09    131s] #-report CONV.drc.rpt                    # string, default="", user setting
[06/04 09:50:09    131s]  *** Starting Verify DRC (MEM: 1089.7) ***
[06/04 09:50:09    131s] 
[06/04 09:50:09    131s] #create default rule from bind_ndr_rule rule=0x7f3d4d4c5920 0x7f3d30a0c018
[06/04 09:50:09    131s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/04 09:50:09    131s]   VERIFY DRC ...... Starting Verification
[06/04 09:50:09    131s]   VERIFY DRC ...... Initializing
[06/04 09:50:09    131s]   VERIFY DRC ...... Deleting Existing Violations
[06/04 09:50:09    131s]   VERIFY DRC ...... Creating Sub-Areas
[06/04 09:50:09    131s]   VERIFY DRC ...... Using new threading
[06/04 09:50:09    131s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 207.360 203.520} 1 of 4
[06/04 09:50:09    131s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[06/04 09:50:09    131s]   VERIFY DRC ...... Sub-Area: {207.360 0.000 413.540 203.520} 2 of 4
[06/04 09:50:09    131s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[06/04 09:50:09    131s]   VERIFY DRC ...... Sub-Area: {0.000 203.520 207.360 400.960} 3 of 4
[06/04 09:50:09    131s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[06/04 09:50:09    131s]   VERIFY DRC ...... Sub-Area: {207.360 203.520 413.540 400.960} 4 of 4
[06/04 09:50:09    131s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[06/04 09:50:09    131s] 
[06/04 09:50:09    131s]   Verification Complete : 0 Viols.
[06/04 09:50:09    131s] 
[06/04 09:50:09    131s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 4.0M) ***
[06/04 09:50:09    131s] 
[06/04 09:50:09    131s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[06/04 09:50:29    133s] <CMD> saveDesign ../restore/powerplan_stripe.globals
[06/04 09:50:29    133s] #% Begin save design ... (date=06/04 09:50:29, mem=917.4M)
[06/04 09:50:29    133s] % Begin Save ccopt configuration ... (date=06/04 09:50:29, mem=917.4M)
[06/04 09:50:29    133s] % End Save ccopt configuration ... (date=06/04 09:50:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=917.4M, current mem=917.4M)
[06/04 09:50:29    133s] % Begin Save netlist data ... (date=06/04 09:50:29, mem=917.4M)
[06/04 09:50:29    133s] Writing Binary DB to ../restore/powerplan_stripe.globals.dat/CONV.v.bin in single-threaded mode...
[06/04 09:50:29    133s] % End Save netlist data ... (date=06/04 09:50:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=917.4M, current mem=917.4M)
[06/04 09:50:29    133s] Saving symbol-table file ...
[06/04 09:50:30    133s] Saving congestion map file ../restore/powerplan_stripe.globals.dat/CONV.route.congmap.gz ...
[06/04 09:50:30    133s] % Begin Save AAE data ... (date=06/04 09:50:30, mem=917.4M)
[06/04 09:50:30    133s] Saving AAE Data ...
[06/04 09:50:30    133s] % End Save AAE data ... (date=06/04 09:50:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=917.4M, current mem=917.4M)
[06/04 09:50:30    133s] Saving preference file ../restore/powerplan_stripe.globals.dat/gui.pref.tcl ...
[06/04 09:50:30    133s] Saving mode setting ...
[06/04 09:50:30    133s] Saving global file ...
[06/04 09:50:30    133s] % Begin Save floorplan data ... (date=06/04 09:50:30, mem=917.5M)
[06/04 09:50:30    133s] Saving floorplan file ...
[06/04 09:50:30    133s] % End Save floorplan data ... (date=06/04 09:50:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=917.5M, current mem=917.5M)
[06/04 09:50:30    133s] Saving PG file ../restore/powerplan_stripe.globals.dat/CONV.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Jun  4 09:50:30 2025)
[06/04 09:50:30    133s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1097.7M) ***
[06/04 09:50:30    133s] Saving Drc markers ...
[06/04 09:50:30    133s] ... No Drc file written since there is no markers found.
[06/04 09:50:30    133s] % Begin Save placement data ... (date=06/04 09:50:30, mem=917.5M)
[06/04 09:50:30    133s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/04 09:50:30    133s] Save Adaptive View Pruning View Names to Binary file
[06/04 09:50:30    133s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1100.7M) ***
[06/04 09:50:30    133s] % End Save placement data ... (date=06/04 09:50:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=917.5M, current mem=917.5M)
[06/04 09:50:30    133s] % Begin Save routing data ... (date=06/04 09:50:30, mem=917.5M)
[06/04 09:50:30    133s] Saving route file ...
[06/04 09:50:30    133s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1097.7M) ***
[06/04 09:50:30    133s] % End Save routing data ... (date=06/04 09:50:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=917.6M, current mem=917.6M)
[06/04 09:50:30    133s] Saving property file ../restore/powerplan_stripe.globals.dat/CONV.prop
[06/04 09:50:30    133s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1100.7M) ***
[06/04 09:50:30    133s] % Begin Save power constraints data ... (date=06/04 09:50:30, mem=917.6M)
[06/04 09:50:30    133s] % End Save power constraints data ... (date=06/04 09:50:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=917.6M, current mem=917.6M)
[06/04 09:50:32    135s] Generated self-contained design powerplan_stripe.globals.dat
[06/04 09:50:32    135s] #% End save design ... (date=06/04 09:50:32, total cpu=0:00:02.2, real=0:00:03.0, peak res=948.0M, current mem=918.2M)
[06/04 09:50:32    135s] *** Message Summary: 0 warning(s), 0 error(s)
[06/04 09:50:32    135s] 
[06/04 09:50:44    136s] <CMD> uiSetTool obstruct
[06/04 09:50:45    137s] <CMD> zoomBox -142.39100 -364.54500 840.39900 480.38100
[06/04 09:50:45    137s] <CMD> zoomBox -23.35300 25.05100 412.71800 399.95100
[06/04 09:50:46    137s] <CMD> zoomBox 20.94100 178.59300 248.57300 374.29300
[06/04 09:50:46    137s] <CMD> zoomBox 26.82100 204.34300 220.30900 370.68900
[06/04 09:50:46    137s] <CMD> zoomBox 31.89200 245.73100 171.68700 365.91600
[06/04 09:50:47    137s] <CMD> zoomBox 41.06900 308.13000 103.10000 361.45900
[06/04 09:50:47    137s] <CMD> zoomBox 46.48800 326.38100 84.58300 359.13200
[06/04 09:50:51    138s] <CMD> zoomBox 42.20300 309.98500 143.21400 396.82600
[06/04 09:50:52    138s] <CMD> zoomBox 92.70800 309.98500 193.71900 396.82600
[06/04 09:50:52    138s] <CMD> zoomBox 123.01100 309.98500 224.02200 396.82600
[06/04 09:50:52    138s] <CMD> zoomBox 82.60700 309.98500 183.61800 396.82600
[06/04 09:50:53    138s] <CMD> zoomBox 42.20300 309.98500 143.21400 396.82600
[06/04 09:50:53    138s] <CMD> zoomBox 11.90000 309.98500 112.91100 396.82600
[06/04 09:50:55    138s] <CMD> zoomBox 11.90000 240.51300 112.91100 327.35400
[06/04 09:50:55    138s] <CMD> zoomBox 11.90000 179.72500 112.91100 266.56600
[06/04 09:50:55    138s] <CMD> zoomBox 11.90000 118.93700 112.91100 205.77800
[06/04 09:50:56    138s] <CMD> zoomBox 11.90000 84.20100 112.91100 171.04200
[06/04 09:50:56    138s] <CMD> zoomBox 11.90000 23.41300 112.91100 110.25400
[06/04 09:50:57    138s] <CMD> zoomBox 11.90000 -2.63900 112.91100 84.20200
[06/04 09:50:57    138s] <CMD> zoomBox 11.90000 -63.42700 112.91100 23.41400
[06/04 09:50:58    139s] <CMD> zoomBox 11.90000 -20.00700 112.91100 66.83400
[06/04 09:50:59    139s] <CMD> createPlaceBlockage -box 48.79700 19.97600 60.13900 351.61900 -type hard
[06/04 09:51:00    139s] <CMD> fit
[06/04 09:51:00    139s] <CMD> fit
[06/04 09:51:01    139s] <CMD> zoomBox 13.74500 35.74300 449.81400 410.64100
[06/04 09:51:02    139s] <CMD> zoomBox 67.70800 83.16500 438.36700 401.82900
[06/04 09:51:02    139s] <CMD> zoomBox 152.56500 157.73700 420.36700 387.97200
[06/04 09:51:02    139s] <CMD> zoomBox 213.87400 211.61400 407.36200 377.96000
[06/04 09:51:03    139s] <CMD> zoomBox 274.64000 266.36600 393.46700 368.52400
[06/04 09:51:06    140s] <CMD> zoomBox 274.64000 235.71800 393.46700 337.87600
[06/04 09:51:07    140s] <CMD> zoomBox 274.64000 184.63800 393.46700 286.79600
[06/04 09:51:07    140s] <CMD> zoomBox 274.64000 113.12600 393.46700 215.28400
[06/04 09:51:08    140s] <CMD> zoomBox 274.64000 41.61400 393.46700 143.77200
[06/04 09:51:08    140s] <CMD> zoomBox 274.64000 -19.68200 393.46700 82.47600
[06/04 09:51:10    141s] <CMD> createPlaceBlockage -box 342.14000 49.30300 364.75000 353.67100 -type hard
[06/04 09:52:04    145s] <CMD> setSrouteMode -viaConnectToShape { ring stripe }
[06/04 09:52:04    145s] <CMD> sroute -connect { corePin } -layerChangeRange { ME1(1) ME6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 0 -crossoverViaLayerRange { ME1(1) ME6(6) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { ME1(1) ME6(6) }
[06/04 09:52:04    145s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[06/04 09:52:04    145s] *** Begin SPECIAL ROUTE on Wed Jun  4 09:52:04 2025 ***
[06/04 09:52:04    145s] SPECIAL ROUTE ran on directory: /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/innovus
[06/04 09:52:04    145s] SPECIAL ROUTE ran on machine: eda (Linux 3.10.0-1160.119.1.el7.x86_64 x86_64 3.69Ghz)
[06/04 09:52:04    145s] 
[06/04 09:52:04    145s] Begin option processing ...
[06/04 09:52:04    145s] srouteConnectPowerBump set to false
[06/04 09:52:04    145s] routeSelectNet set to "VDD VSS"
[06/04 09:52:04    145s] routeSpecial set to true
[06/04 09:52:04    145s] srouteBottomLayerLimit set to 1
[06/04 09:52:04    145s] srouteBottomTargetLayerLimit set to 1
[06/04 09:52:04    145s] srouteConnectBlockPin set to false
[06/04 09:52:04    145s] srouteConnectConverterPin set to false
[06/04 09:52:04    145s] srouteConnectPadPin set to false
[06/04 09:52:04    145s] srouteConnectStripe set to false
[06/04 09:52:04    145s] srouteCrossoverViaBottomLayer set to 1
[06/04 09:52:04    145s] srouteCrossoverViaTopLayer set to 6
[06/04 09:52:04    145s] srouteFollowCorePinEnd set to 3
[06/04 09:52:04    145s] srouteFollowPadPin set to false
[06/04 09:52:04    145s] srouteNoViaOnWireShape set to "padring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[06/04 09:52:04    145s] sroutePadPinAllPorts set to true
[06/04 09:52:04    145s] sroutePreserveExistingRoutes set to true
[06/04 09:52:04    145s] srouteRoutePowerBarPortOnBothDir set to true
[06/04 09:52:04    145s] srouteStopBlockPin set to "nearestTarget"
[06/04 09:52:04    145s] srouteStraightConnections set to "straightWithChanges"
[06/04 09:52:04    145s] srouteTopLayerLimit set to 6
[06/04 09:52:04    145s] srouteTopTargetLayerLimit set to 6
[06/04 09:52:04    145s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2221.00 megs.
[06/04 09:52:04    145s] 
[06/04 09:52:04    145s] Reading DB technology information...
[06/04 09:52:04    145s] Finished reading DB technology information.
[06/04 09:52:04    145s] Reading floorplan and netlist information...
[06/04 09:52:04    145s] Finished reading floorplan and netlist information.
[06/04 09:52:04    145s] Read in 12 layers, 6 routing layers, 1 overlap layer
[06/04 09:52:04    145s] Read in 126 macros, 32 used
[06/04 09:52:04    145s] Read in 31 components
[06/04 09:52:04    145s]   31 core components: 31 unplaced, 0 placed, 0 fixed
[06/04 09:52:04    145s] Read in 105 logical pins
[06/04 09:52:04    145s] Read in 1 blockages
[06/04 09:52:04    145s] Read in 105 nets
[06/04 09:52:04    145s] Read in 2 special nets, 2 routed
[06/04 09:52:04    145s] Read in 62 terminals
[06/04 09:52:04    145s] 2 nets selected.
[06/04 09:52:04    145s] 
[06/04 09:52:04    145s] Begin power routing ...
[06/04 09:52:04    145s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (197.22, 247.50) (200.22, 247.75).
[06/04 09:52:04    145s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (218.22, 247.50) (221.22, 247.75).
[06/04 09:52:04    145s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (239.22, 247.50) (242.22, 247.75).
[06/04 09:52:04    145s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (260.22, 247.50) (263.22, 247.75).
[06/04 09:52:04    145s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (281.22, 247.50) (284.22, 247.75).
[06/04 09:52:04    145s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (302.22, 247.50) (305.22, 247.75).
[06/04 09:52:04    145s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (323.22, 247.50) (326.22, 247.75).
[06/04 09:52:04    145s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (71.22, 247.50) (74.22, 247.75).
[06/04 09:52:04    145s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (92.22, 247.50) (95.22, 247.75).
[06/04 09:52:04    145s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (113.22, 247.50) (116.22, 247.75).
[06/04 09:52:04    145s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (134.22, 247.50) (137.22, 247.75).
[06/04 09:52:04    145s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (155.22, 247.50) (158.22, 247.75).
[06/04 09:52:04    145s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (176.22, 247.50) (179.22, 247.75).
[06/04 09:52:04    145s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (197.22, 247.50) (200.22, 247.75).
[06/04 09:52:04    145s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (218.22, 247.50) (221.22, 247.75).
[06/04 09:52:04    145s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (239.22, 247.50) (242.22, 247.75).
[06/04 09:52:04    145s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (260.22, 247.50) (263.22, 247.75).
[06/04 09:52:04    145s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (281.22, 247.50) (284.22, 247.75).
[06/04 09:52:04    145s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (302.22, 247.50) (305.22, 247.75).
[06/04 09:52:04    145s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (323.22, 247.50) (326.22, 247.75).
[06/04 09:52:04    145s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[06/04 09:52:04    145s] To increase the message display limit, refer to the product command reference manual.
[06/04 09:52:04    146s] CPU time for FollowPin 0 seconds
[06/04 09:52:04    146s] CPU time for FollowPin 0 seconds
[06/04 09:52:04    146s]   Number of Core ports routed: 112  open: 24
[06/04 09:52:04    146s]   Number of Followpin connections: 68
[06/04 09:52:04    146s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2226.00 megs.
[06/04 09:52:04    146s] 
[06/04 09:52:04    146s] 
[06/04 09:52:04    146s] 
[06/04 09:52:04    146s]  Begin updating DB with routing results ...
[06/04 09:52:04    146s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[06/04 09:52:04    146s] Pin and blockage extraction finished
[06/04 09:52:04    146s] 
[06/04 09:52:04    146s] sroute created 180 wires.
[06/04 09:52:04    146s] ViaGen created 3791 vias, deleted 255 vias to avoid violation.
[06/04 09:52:04    146s] +--------+----------------+----------------+
[06/04 09:52:04    146s] |  Layer |     Created    |     Deleted    |
[06/04 09:52:04    146s] +--------+----------------+----------------+
[06/04 09:52:04    146s] |   ME1  |       180      |       NA       |
[06/04 09:52:04    146s] |   via  |       840      |        0       |
[06/04 09:52:04    146s] |  via2  |       836      |        0       |
[06/04 09:52:04    146s] |  via3  |       705      |       75       |
[06/04 09:52:04    146s] |  via4  |       705      |       75       |
[06/04 09:52:04    146s] |  via5  |       705      |       105      |
[06/04 09:52:04    146s] +--------+----------------+----------------+
[06/04 09:52:10    146s] <CMD> get_verify_drc_mode -disable_rules -quiet
[06/04 09:52:10    146s] <CMD> get_verify_drc_mode -quiet -area
[06/04 09:52:10    146s] <CMD> get_verify_drc_mode -quiet -layer_range
[06/04 09:52:10    146s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[06/04 09:52:10    146s] <CMD> get_verify_drc_mode -check_only -quiet
[06/04 09:52:10    146s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[06/04 09:52:10    146s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[06/04 09:52:10    146s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[06/04 09:52:10    146s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[06/04 09:52:10    146s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[06/04 09:52:10    146s] <CMD> get_verify_drc_mode -limit -quiet
[06/04 09:52:12    146s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CONV.drc.rpt -limit 1000
[06/04 09:52:12    146s] <CMD> verify_drc
[06/04 09:52:12    146s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[06/04 09:52:12    146s] #-report CONV.drc.rpt                    # string, default="", user setting
[06/04 09:52:12    146s]  *** Starting Verify DRC (MEM: 1109.8) ***
[06/04 09:52:12    146s] 
[06/04 09:52:12    146s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/04 09:52:12    146s]   VERIFY DRC ...... Starting Verification
[06/04 09:52:12    146s]   VERIFY DRC ...... Initializing
[06/04 09:52:12    146s]   VERIFY DRC ...... Deleting Existing Violations
[06/04 09:52:12    146s]   VERIFY DRC ...... Creating Sub-Areas
[06/04 09:52:12    146s]   VERIFY DRC ...... Using new threading
[06/04 09:52:12    146s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 207.360 203.520} 1 of 4
[06/04 09:52:12    146s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[06/04 09:52:12    146s]   VERIFY DRC ...... Sub-Area: {207.360 0.000 413.540 203.520} 2 of 4
[06/04 09:52:12    146s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[06/04 09:52:12    146s]   VERIFY DRC ...... Sub-Area: {0.000 203.520 207.360 400.960} 3 of 4
[06/04 09:52:12    146s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[06/04 09:52:12    146s]   VERIFY DRC ...... Sub-Area: {207.360 203.520 413.540 400.960} 4 of 4
[06/04 09:52:12    146s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[06/04 09:52:12    146s] 
[06/04 09:52:12    146s]   Verification Complete : 0 Viols.
[06/04 09:52:12    146s] 
[06/04 09:52:12    146s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[06/04 09:52:12    146s] 
[06/04 09:52:12    146s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[06/04 09:52:24    148s] <CMD> saveDesign ../restore/powerplan_finish.globals
[06/04 09:52:24    148s] #% Begin save design ... (date=06/04 09:52:24, mem=928.1M)
[06/04 09:52:24    148s] % Begin Save ccopt configuration ... (date=06/04 09:52:24, mem=928.1M)
[06/04 09:52:24    148s] % End Save ccopt configuration ... (date=06/04 09:52:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=928.3M, current mem=928.3M)
[06/04 09:52:24    148s] % Begin Save netlist data ... (date=06/04 09:52:24, mem=928.3M)
[06/04 09:52:24    148s] Writing Binary DB to ../restore/powerplan_finish.globals.dat/CONV.v.bin in single-threaded mode...
[06/04 09:52:24    148s] % End Save netlist data ... (date=06/04 09:52:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=928.3M, current mem=928.3M)
[06/04 09:52:24    148s] Saving symbol-table file ...
[06/04 09:52:24    148s] Saving congestion map file ../restore/powerplan_finish.globals.dat/CONV.route.congmap.gz ...
[06/04 09:52:24    148s] % Begin Save AAE data ... (date=06/04 09:52:24, mem=928.4M)
[06/04 09:52:24    148s] Saving AAE Data ...
[06/04 09:52:24    148s] % End Save AAE data ... (date=06/04 09:52:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=928.4M, current mem=928.4M)
[06/04 09:52:25    148s] Saving preference file ../restore/powerplan_finish.globals.dat/gui.pref.tcl ...
[06/04 09:52:25    148s] Saving mode setting ...
[06/04 09:52:25    148s] Saving global file ...
[06/04 09:52:25    148s] % Begin Save floorplan data ... (date=06/04 09:52:25, mem=928.8M)
[06/04 09:52:25    148s] Saving floorplan file ...
[06/04 09:52:25    148s] % End Save floorplan data ... (date=06/04 09:52:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=928.8M, current mem=928.8M)
[06/04 09:52:25    148s] Saving PG file ../restore/powerplan_finish.globals.dat/CONV.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Jun  4 09:52:25 2025)
[06/04 09:52:25    148s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1109.8M) ***
[06/04 09:52:25    148s] Saving Drc markers ...
[06/04 09:52:25    148s] ... 24 markers are saved ...
[06/04 09:52:25    148s] ... 0 geometry drc markers are saved ...
[06/04 09:52:25    148s] ... 0 antenna drc markers are saved ...
[06/04 09:52:25    148s] % Begin Save placement data ... (date=06/04 09:52:25, mem=928.9M)
[06/04 09:52:25    148s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/04 09:52:25    148s] Save Adaptive View Pruning View Names to Binary file
[06/04 09:52:25    148s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1112.8M) ***
[06/04 09:52:25    148s] % End Save placement data ... (date=06/04 09:52:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=928.9M, current mem=928.9M)
[06/04 09:52:25    148s] % Begin Save routing data ... (date=06/04 09:52:25, mem=928.9M)
[06/04 09:52:25    148s] Saving route file ...
[06/04 09:52:25    148s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1109.8M) ***
[06/04 09:52:25    148s] % End Save routing data ... (date=06/04 09:52:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=928.9M, current mem=928.9M)
[06/04 09:52:25    148s] Saving property file ../restore/powerplan_finish.globals.dat/CONV.prop
[06/04 09:52:25    148s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1112.8M) ***
[06/04 09:52:25    148s] % Begin Save power constraints data ... (date=06/04 09:52:25, mem=928.9M)
[06/04 09:52:25    148s] % End Save power constraints data ... (date=06/04 09:52:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=928.9M, current mem=928.9M)
[06/04 09:52:27    150s] Generated self-contained design powerplan_finish.globals.dat
[06/04 09:52:27    150s] #% End save design ... (date=06/04 09:52:27, total cpu=0:00:02.2, real=0:00:03.0, peak res=959.3M, current mem=930.6M)
[06/04 09:52:27    150s] *** Message Summary: 0 warning(s), 0 error(s)
[06/04 09:52:27    150s] 
[06/04 09:52:44    151s] <CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50
[06/04 09:52:44    151s] VERIFY_CONNECTIVITY use new engine.
[06/04 09:52:44    151s] 
[06/04 09:52:44    151s] ******** Start: VERIFY CONNECTIVITY ********
[06/04 09:52:44    151s] Start Time: Wed Jun  4 09:52:44 2025
[06/04 09:52:44    151s] 
[06/04 09:52:44    151s] Design Name: CONV
[06/04 09:52:44    151s] Database Units: 1000
[06/04 09:52:44    151s] Design Boundary: (0.0000, 0.0000) (413.5400, 400.9600)
[06/04 09:52:44    151s] Error Limit = 1000; Warning Limit = 50
[06/04 09:52:44    151s] Check all nets
[06/04 09:52:44    151s] **WARN: (IMPVFC-97):	IO pin iaddr[11] of net iaddr[11] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-96):	Instance pin A2 of net iaddr[11] has not been placed. Please make sure instance U703 is placed and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-96):	Instance pin Q of net iaddr[11] has not been placed. Please make sure instance iaddr_reg_11_ is placed and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-97):	IO pin iaddr[10] of net iaddr[10] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-96):	Instance pin A2 of net iaddr[10] has not been placed. Please make sure instance U698 is placed and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-96):	Instance pin Q of net iaddr[10] has not been placed. Please make sure instance iaddr_reg_10_ is placed and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-97):	IO pin iaddr[9] of net iaddr[9] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-96):	Instance pin A2 of net iaddr[9] has not been placed. Please make sure instance U693 is placed and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-96):	Instance pin Q of net iaddr[9] has not been placed. Please make sure instance iaddr_reg_9_ is placed and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-97):	IO pin iaddr[8] of net iaddr[8] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-96):	Instance pin A2 of net iaddr[8] has not been placed. Please make sure instance U688 is placed and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-96):	Instance pin Q of net iaddr[8] has not been placed. Please make sure instance iaddr_reg_8_ is placed and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-97):	IO pin iaddr[7] of net iaddr[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-96):	Instance pin A2 of net iaddr[7] has not been placed. Please make sure instance U683 is placed and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-96):	Instance pin Q of net iaddr[7] has not been placed. Please make sure instance iaddr_reg_7_ is placed and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-97):	IO pin iaddr[6] of net iaddr[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-96):	Instance pin A2 of net iaddr[6] has not been placed. Please make sure instance U678 is placed and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-96):	Instance pin Q of net iaddr[6] has not been placed. Please make sure instance iaddr_reg_6_ is placed and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-97):	IO pin iaddr[5] of net iaddr[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-96):	Instance pin A1 of net iaddr[5] has not been placed. Please make sure instance U664 is placed and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-96):	Instance pin Q of net iaddr[5] has not been placed. Please make sure instance iaddr_reg_5_ is placed and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-97):	IO pin iaddr[4] of net iaddr[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-96):	Instance pin A1 of net iaddr[4] has not been placed. Please make sure instance U659 is placed and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-96):	Instance pin Q of net iaddr[4] has not been placed. Please make sure instance iaddr_reg_4_ is placed and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-97):	IO pin iaddr[3] of net iaddr[3] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-96):	Instance pin A1 of net iaddr[3] has not been placed. Please make sure instance U654 is placed and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-96):	Instance pin Q of net iaddr[3] has not been placed. Please make sure instance iaddr_reg_3_ is placed and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-97):	IO pin iaddr[2] of net iaddr[2] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-96):	Instance pin A1 of net iaddr[2] has not been placed. Please make sure instance U649 is placed and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-96):	Instance pin Q of net iaddr[2] has not been placed. Please make sure instance iaddr_reg_2_ is placed and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-97):	IO pin iaddr[1] of net iaddr[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (EMS-27):	Message (IMPVFC-96) has exceeded the current message display limit of 20.
[06/04 09:52:44    151s] To increase the message display limit, refer to the product command reference manual.
[06/04 09:52:44    151s] **WARN: (IMPVFC-97):	IO pin iaddr[0] of net iaddr[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-97):	IO pin caddr_wr[11] of net caddr_wr[11] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-97):	IO pin caddr_wr[10] of net caddr_wr[10] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-97):	IO pin caddr_wr[9] of net caddr_wr[9] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-97):	IO pin caddr_wr[8] of net caddr_wr[8] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-97):	IO pin caddr_wr[7] of net caddr_wr[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-97):	IO pin caddr_wr[6] of net caddr_wr[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-97):	IO pin caddr_wr[5] of net caddr_wr[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (IMPVFC-97):	IO pin caddr_wr[4] of net caddr_wr[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[06/04 09:52:44    151s] **WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
[06/04 09:52:44    151s] To increase the message display limit, refer to the product command reference manual.
[06/04 09:52:44    151s] Net VDD: has special routes with opens.
[06/04 09:52:44    151s] Net VSS: has special routes with opens.
[06/04 09:52:44    151s] 
[06/04 09:52:44    151s] Begin Summary 
[06/04 09:52:44    151s]     14 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[06/04 09:52:44    151s]     14 total info(s) created.
[06/04 09:52:44    151s] End Summary
[06/04 09:52:44    151s] 
[06/04 09:52:44    151s] End Time: Wed Jun  4 09:52:44 2025
[06/04 09:52:44    151s] Time Elapsed: 0:00:00.0
[06/04 09:52:44    151s] 
[06/04 09:52:44    151s] ******** End: VERIFY CONNECTIVITY ********
[06/04 09:52:44    151s]   Verification Complete : 14 Viols.  0 Wrngs.
[06/04 09:52:44    151s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[06/04 09:52:44    151s] 
[06/04 09:52:53    152s] <CMD> zoomBox 251.94700 -43.70600 416.41300 97.68900
[06/04 09:52:54    153s] <CMD> zoomBox 200.56300 -98.10400 468.36900 132.13500
[06/04 09:52:55    153s] <CMD> zoomBox 272.18300 -36.10000 436.65000 105.29600
[06/04 09:52:55    153s] <CMD> zoomBox 336.48100 12.18600 409.45700 74.92500
[06/04 09:52:56    153s] <CMD> zoomBox 360.31600 31.12800 398.41100 63.87900
[06/04 09:52:57    153s] <CMD> zoomBox 375.97500 42.57700 392.87800 57.10900
[06/04 09:52:57    153s] <CMD> zoomBox 383.33100 48.14700 389.70600 53.62800
[06/04 09:52:58    153s] <CMD> zoomBox 385.60100 49.99900 388.43000 52.43100
[06/04 09:52:58    153s] <CMD> zoomBox 386.10300 50.40900 388.14700 52.16600
[06/04 09:52:59    153s] <CMD> fit
[06/04 09:52:59    153s] <CMD> fit
[06/04 09:53:00    153s] <CMD> zoomBox 65.20100 120.63600 258.68800 286.98100
[06/04 09:53:01    153s] <CMD> zoomBox 152.23900 170.84900 225.21200 233.58600
[06/04 09:53:01    153s] <CMD> zoomBox 184.43000 189.15400 211.95400 212.81700
[06/04 09:53:02    154s] <CMD> zoomBox 196.54900 196.15400 206.93000 205.07900
[06/04 09:53:03    154s] <CMD> zoomBox 199.22900 198.66200 204.64800 203.32100
[06/04 09:53:04    154s] <CMD> zoomBox 197.47300 197.01500 206.29900 204.60300
[06/04 09:53:45    157s] <CMD> verifyConnectivity -net {VDD VSS} -type special -noAntenna -error 1000 -warning 50
[06/04 09:53:45    157s] VERIFY_CONNECTIVITY use new engine.
[06/04 09:53:45    157s] 
[06/04 09:53:45    157s] ******** Start: VERIFY CONNECTIVITY ********
[06/04 09:53:45    157s] Start Time: Wed Jun  4 09:53:45 2025
[06/04 09:53:45    157s] 
[06/04 09:53:45    157s] Design Name: CONV
[06/04 09:53:45    157s] Database Units: 1000
[06/04 09:53:45    157s] Design Boundary: (0.0000, 0.0000) (413.5400, 400.9600)
[06/04 09:53:45    157s] Error Limit = 1000; Warning Limit = 50
[06/04 09:53:45    157s] Check specified nets
[06/04 09:53:45    157s] *** Checking Net VDD
[06/04 09:53:45    157s] Net VDD: has special routes with opens.
[06/04 09:53:45    157s] *** Checking Net VSS
[06/04 09:53:45    157s] Net VSS: has special routes with opens.
[06/04 09:53:45    157s] 
[06/04 09:53:45    157s] Begin Summary 
[06/04 09:53:45    157s]     14 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[06/04 09:53:45    157s]     14 total info(s) created.
[06/04 09:53:45    157s] End Summary
[06/04 09:53:45    157s] 
[06/04 09:53:45    157s] End Time: Wed Jun  4 09:53:45 2025
[06/04 09:53:45    157s] Time Elapsed: 0:00:00.0
[06/04 09:53:45    157s] 
[06/04 09:53:45    157s] ******** End: VERIFY CONNECTIVITY ********
[06/04 09:53:45    157s]   Verification Complete : 14 Viols.  0 Wrngs.
[06/04 09:53:45    157s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[06/04 09:53:45    157s] 
[06/04 09:53:46    158s] <CMD> zoomBox 195.76200 194.20300 210.13600 206.56100
[06/04 09:53:47    158s] <CMD> zoomBox 192.53600 189.59900 215.94400 209.72300
[06/04 09:53:48    158s] <CMD> fit
[06/04 09:53:50    158s] <CMD> zoomBox -144.15900 -133.07500 565.90800 477.38500
[06/04 09:53:50    158s] <CMD> zoomBox 20.36000 56.89900 391.01900 375.56300
[06/04 09:53:51    158s] <CMD> zoomBox 70.50300 114.04200 338.30500 344.27700
[06/04 09:53:51    158s] <CMD> zoomBox 106.83400 155.32800 300.32100 321.67300
[06/04 09:53:51    158s] <CMD> zoomBox 171.10200 228.36000 233.13100 281.68800
[06/04 09:53:52    158s] <CMD> zoomBox 191.70400 251.77200 211.59100 268.86900
[06/04 09:53:52    158s] <CMD> zoomBox 198.22200 258.96100 205.72300 265.41000
[06/04 09:53:53    158s] <CMD> zoomBox 200.50200 260.21000 202.90700 262.27800
[06/04 09:53:54    159s] <CMD> zoomBox 198.58500 259.02800 204.96700 264.51500
[06/04 09:53:55    159s] <CMD> fit
[06/04 09:54:13    160s] <CMD> verifyConnectivity -net {VDD VSS} -type special -noAntenna -error 1000 -warning 50
[06/04 09:54:13    160s] VERIFY_CONNECTIVITY use new engine.
[06/04 09:54:13    160s] 
[06/04 09:54:13    160s] ******** Start: VERIFY CONNECTIVITY ********
[06/04 09:54:13    160s] Start Time: Wed Jun  4 09:54:13 2025
[06/04 09:54:13    160s] 
[06/04 09:54:13    160s] Design Name: CONV
[06/04 09:54:13    160s] Database Units: 1000
[06/04 09:54:13    160s] Design Boundary: (0.0000, 0.0000) (413.5400, 400.9600)
[06/04 09:54:13    160s] Error Limit = 1000; Warning Limit = 50
[06/04 09:54:13    160s] Check specified nets
[06/04 09:54:13    160s] *** Checking Net VDD
[06/04 09:54:13    160s] Net VDD: has special routes with opens.
[06/04 09:54:13    160s] *** Checking Net VSS
[06/04 09:54:13    160s] Net VSS: has special routes with opens.
[06/04 09:54:13    160s] 
[06/04 09:54:13    160s] Begin Summary 
[06/04 09:54:13    160s]     14 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[06/04 09:54:13    160s]     14 total info(s) created.
[06/04 09:54:13    160s] End Summary
[06/04 09:54:13    160s] 
[06/04 09:54:13    160s] End Time: Wed Jun  4 09:54:13 2025
[06/04 09:54:13    160s] Time Elapsed: 0:00:00.0
[06/04 09:54:13    160s] 
[06/04 09:54:13    160s] ******** End: VERIFY CONNECTIVITY ********
[06/04 09:54:13    160s]   Verification Complete : 14 Viols.  0 Wrngs.
[06/04 09:54:13    160s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[06/04 09:54:13    160s] 
[06/04 09:54:14    161s] <CMD> zoomBox -62.81800 -48.71700 540.73700 470.17300
[06/04 09:54:15    161s] <CMD> zoomBox -26.17600 26.00400 344.48300 344.66800
[06/04 09:54:15    161s] <CMD> zoomBox 24.51300 90.72700 188.97700 232.12000
[06/04 09:54:16    161s] <CMD> zoomBox 42.81000 115.63100 115.78500 178.36900
[06/04 09:54:16    161s] <CMD> zoomBox 44.99900 118.61000 107.02800 171.93800
[06/04 09:54:18    161s] <CMD> zoomBox 52.20500 124.33400 84.58500 152.17200
[06/04 09:54:19    161s] <CMD> zoomBox 49.18100 121.91500 93.99900 160.44600
[06/04 09:54:20    161s] <CMD> zoomBox 56.52000 128.52800 76.40800 145.62600
[06/04 09:54:20    161s] <CMD> zoomBox 60.54100 132.55000 68.04500 139.00100
[06/04 09:54:21    161s] <CMD> zoomBox 59.80800 131.50100 70.19500 140.43100
[06/04 09:54:22    161s] <CMD> zoomBox 58.14800 129.12600 75.06200 143.66700
[06/04 09:54:22    162s] <CMD> zoomBox 57.39400 128.04000 77.29200 145.14700
[06/04 09:54:23    162s] <CMD> zoomBox 54.23300 123.48900 86.63500 151.34600
[06/04 09:54:24    162s] <CMD> zoomBox 51.09400 119.60700 103.85600 164.96800
[06/04 09:54:24    162s] <CMD> zoomBox 48.26800 115.58200 121.29600 178.36600
[06/04 09:54:25    162s] <CMD> zoomBox 49.11100 117.04500 101.87500 162.40700
[06/04 09:54:26    162s] <CMD> zoomBox 50.16400 119.46500 82.56800 147.32300
[06/04 09:54:27    162s] <CMD> zoomBox 50.45100 121.91200 73.86300 142.04000
[06/04 09:54:27    162s] <CMD> zoomBox 50.97300 123.86900 67.88900 138.41200
[06/04 09:54:28    162s] <CMD> zoomBox 51.35000 125.29000 63.57300 135.79800
[06/04 09:54:29    162s] <CMD> zoomBox 53.79400 125.29000 66.01700 135.79800
[06/04 09:54:29    162s] <CMD> zoomBox 57.46000 125.29000 69.68300 135.79800
[06/04 09:54:30    162s] <CMD> zoomBox 51.35000 125.29000 63.57300 135.79800
[06/04 09:54:31    162s] <CMD> zoomBox 49.07900 120.95200 72.49600 141.08400
[06/04 09:54:31    163s] <CMD> zoomBox 47.38000 117.39200 79.79100 145.25600
[06/04 09:54:32    163s] <CMD> zoomBox 44.72100 110.16000 97.49800 155.53400
[06/04 09:54:33    163s] <CMD> zoomBox 45.79800 112.46900 90.65900 151.03700
[06/04 09:54:34    163s] <CMD> zoomBox 45.79800 108.61200 90.65900 147.18000
[06/04 09:54:34    163s] <CMD> zoomBox 45.79800 97.04100 90.65900 135.60900
[06/04 09:54:35    163s] <CMD> zoomBox 45.79800 108.61200 90.65900 147.18000
[06/04 09:54:35    163s] <CMD> zoomBox 45.79800 116.32600 90.65900 154.89400
[06/04 09:54:36    163s] <CMD> zoomBox 45.79800 120.18300 90.65900 158.75100
[06/04 09:54:36    163s] <CMD> zoomBox 45.79800 127.89700 90.65900 166.46500
[06/04 09:54:37    163s] <CMD> zoomBox 45.79800 139.46800 90.65900 178.03600
[06/04 09:54:37    163s] <CMD> zoomBox 45.79800 135.61100 90.65900 174.17900
[06/04 09:54:38    163s] <CMD> zoomBox 45.79800 139.46800 90.65900 178.03600
[06/04 09:54:39    163s] <CMD> zoomBox 46.75100 140.83200 84.88300 173.61500
[06/04 09:54:40    163s] <CMD> zoomBox 49.75600 145.13100 66.67600 159.67800
[06/04 09:54:40    163s] <CMD> zoomBox 49.33200 144.52600 69.23900 161.64000
[06/04 09:54:40    164s] <CMD> zoomBox 50.09200 145.69900 64.47500 158.06400
[06/04 09:54:40    164s] <CMD> zoomBox 50.64000 146.54700 61.03200 155.48100
[06/04 09:54:43    164s] <CMD> zoomBox 50.64000 150.11900 61.03200 159.05300
[06/04 09:54:44    164s] <CMD> zoomBox 50.64000 147.44000 61.03200 156.37400
[06/04 09:54:44    164s] <CMD> zoomBox 50.64000 143.86800 61.03200 152.80200
[06/04 09:54:44    164s] <CMD> zoomBox 50.64000 138.51000 61.03200 147.44400
[06/04 09:54:45    164s] <CMD> zoomBox 54.79600 138.51000 65.18800 147.44400
[06/04 09:54:45    164s] <CMD> zoomBox 57.91300 138.51000 68.30500 147.44400
[06/04 09:54:46    164s] <CMD> zoomBox 63.10800 138.51000 73.50000 147.44400
[06/04 09:54:46    164s] <CMD> zoomBox 58.55400 132.40800 86.10900 156.09800
[06/04 09:54:47    164s] <CMD> zoomBox 46.47900 116.22500 119.54600 179.04200
[06/04 09:54:47    164s] <CMD> fit
[06/04 09:54:48    164s] <CMD> zoomBox 2.63000 11.05400 438.69900 385.95200
[06/04 09:54:50    165s] <CMD> zoomBox 199.05400 43.39800 392.54100 209.74300
[06/04 09:54:50    165s] <CMD> zoomBox 303.12500 58.88900 365.15500 112.21800
[06/04 09:54:51    165s] <CMD> zoomBox 310.02500 60.55600 362.75100 105.88600
[06/04 09:54:55    165s] <CMD> zoomBox 322.57000 66.90900 345.96700 87.02400
[06/04 09:55:51    174s] <CMD> encMessage warning 0
[06/04 09:55:51    174s] Suppress "**WARN ..." messages.
[06/04 09:55:51    174s] <CMD> encMessage debug 0
[06/04 09:55:51    174s] <CMD> encMessage info 0
[06/04 09:55:51    174s] **WARN: (IMPIMEX-4017):	freeDesign cannot reset some internal state of applications or global settings, so it is not reliable enough to use in a real flow.
[06/04 09:55:51    174s] Reset to color id 0 for clk_gate_col_reg (SNPS_CLOCK_GATE_HIGH_CONV_0) and all their descendants.
[06/04 09:55:51    174s] Reset to color id 0 for clk_gate_iaddr_reg (SNPS_CLOCK_GATE_HIGH_CONV_7) and all their descendants.
[06/04 09:55:51    174s] Reset to color id 0 for clk_gate_ST_CONV_cnt_reg (SNPS_CLOCK_GATE_HIGH_CONV_6) and all their descendants.
[06/04 09:55:51    174s] Reset to color id 0 for clk_gate_idata_r_reg (SNPS_CLOCK_GATE_HIGH_CONV_5) and all their descendants.
[06/04 09:55:51    174s] Reset to color id 0 for clk_gate_conv_mac_reg (SNPS_CLOCK_GATE_HIGH_CONV_4) and all their descendants.
[06/04 09:55:51    174s] Reset to color id 0 for clk_gate_caddr_wr_reg (SNPS_CLOCK_GATE_HIGH_CONV_3) and all their descendants.
[06/04 09:55:51    174s] Reset to color id 0 for clk_gate_caddr_rd_reg (SNPS_CLOCK_GATE_HIGH_CONV_2) and all their descendants.
[06/04 09:55:51    174s] Reset to color id 0 for clk_gate_maxpool_res_reg (SNPS_CLOCK_GATE_HIGH_CONV_1) and all their descendants.
[06/04 09:55:51    174s] Reset to color id 0 for gt_x_40 (CONV_DW_cmp_0) and all their descendants.
[06/04 09:55:51    174s] Reset to color id 0 for add_x_26 (CONV_DW01_inc_0) and all their descendants.
[06/04 09:55:51    174s] Reset to color id 0 for DP_OP_110_122_9292 (CONV_DP_OP_110_122_9292_1) and all their descendants.
[06/04 09:55:51    174s] Free PSO.
[06/04 09:55:51    174s] 
[06/04 09:55:51    174s] 
[06/04 09:55:51    174s] Info (SM2C): Status of key globals:
[06/04 09:55:51    174s] 	 MMMC-by-default flow     : 1
[06/04 09:55:51    174s] 	 Default MMMC objs envvar : 0
[06/04 09:55:51    174s] 	 Data portability         : 0
[06/04 09:55:51    174s] 	 MMMC PV Emulation        : 0
[06/04 09:55:51    174s] 	 MMMC debug               : 0
[06/04 09:55:51    174s] 	 Init_Design flow         : 1
[06/04 09:55:51    174s] 
[06/04 09:55:51    174s] 
[06/04 09:55:51    174s] 	 CTE SM2C global          : false
[06/04 09:55:51    174s] 	 Reporting view filter    : false
[06/04 09:55:51    174s] **ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p028' or higher version of OA, reset OA_HOME to point to that installation.
**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Loading view definition file from /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/powerplan_stripe.globals.dat/viewDefinition.tcl
[06/04 09:55:51    175s] *** End library_loading (cpu=0.00min, real=0.00min, mem=7.0M, fe_cpu=2.92min, fe_real=27.45min, fe_mem=925.3M) ***
[06/04 09:55:51    175s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 09:55:51    175s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 09:55:51    175s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 09:55:51    175s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 09:55:51    175s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 09:55:51    175s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 09:55:51    175s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 09:55:51    175s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 09:55:51    175s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 09:55:51    175s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 09:55:51    175s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 09:55:51    175s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 09:55:51    175s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 09:55:51    175s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 09:55:51    175s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 09:55:51    175s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 09:55:51    175s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 09:55:51    175s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 09:55:51    175s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 09:55:51    175s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 09:55:51    175s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/04 09:55:51    175s] To increase the message display limit, refer to the product command reference manual.
[06/04 09:55:51    175s] *** Netlist is unique.
[06/04 09:55:51    175s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:55:51    175s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:55:51    175s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:55:51    175s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:55:51    175s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:55:51    175s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:55:51    175s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:55:51    175s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:55:51    175s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:55:51    175s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:55:51    175s] Loading preference file /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/powerplan_stripe.globals.dat/gui.pref.tcl ...
[06/04 09:55:51    175s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 09:55:51    175s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 09:55:51    175s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 09:55:51    175s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 09:55:51    175s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[06/04 09:55:51    175s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 09:55:52    175s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:55:52    175s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:55:52    175s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:55:52    175s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:55:52    175s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:55:52    175s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:55:52    175s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:55:52    175s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:55:52    175s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:55:52    175s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:55:52    175s] Loading place ...
[06/04 09:55:52    175s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 09:55:52    175s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[06/04 09:55:52    175s] timing_enable_default_delay_arc
[06/04 09:55:53    175s] <CMD> zoomBox -20.47800 26.81200 350.18100 345.47600
[06/04 09:55:54    175s] <CMD> zoomBox -14.30000 44.95900 300.76000 315.82300
[06/04 09:55:55    176s] <CMD> zoomBox 10.35200 130.73600 203.83800 297.08000
[06/04 09:55:56    176s] <CMD> zoomBox 38.15800 199.35200 124.00900 273.16000
[06/04 09:55:57    176s] <CMD> zoomBox 44.31200 214.53900 106.34000 267.86600
[06/04 09:55:58    176s] <CMD> zoomBox 50.73400 232.12000 83.11500 259.95900
[06/04 09:55:58    176s] <CMD> zoomBox 41.93600 208.04200 114.91700 270.78500
[06/04 09:55:59    176s] <CMD> zoomBox 22.48900 154.41000 186.97400 295.82100
[06/04 09:55:59    176s] <CMD> zoomBox 0.09500 92.54100 267.93300 322.80700
[06/04 09:56:00    176s] <CMD> zoomBox -21.48000 31.53100 349.23100 350.23900
[06/04 09:56:00    176s] <CMD> fit
[06/04 09:56:01    176s] <CMD> zoomBox 9.31900 193.59900 236.95000 389.29800
[06/04 09:56:01    176s] <CMD> zoomBox 38.26500 299.14500 124.11700 372.95400
[06/04 09:56:02    176s] <CMD> zoomBox 45.97500 328.66800 90.79200 367.19800
[06/04 09:56:03    177s] <CMD> uiSetTool obstruct
[06/04 09:56:05    177s] <CMD> zoomBox 36.97900 295.17900 201.45400 436.58200
[06/04 09:56:07    177s] <CMD> zoomBox 168.56300 295.17900 333.03800 436.58200
[06/04 09:56:07    177s] <CMD> zoomBox 234.35500 295.17900 398.83000 436.58200
[06/04 09:56:08    177s] <CMD> zoomBox 152.11500 295.17900 316.59000 436.58200
[06/04 09:56:08    177s] <CMD> zoomBox 53.42700 295.17900 217.90200 436.58200
[06/04 09:56:08    177s] <CMD> zoomBox 36.97900 295.17900 201.45400 436.58200
[06/04 09:56:09    177s] <CMD> zoomBox 20.53100 295.17900 185.00600 436.58200
[06/04 09:56:10    177s] <CMD> zoomBox -28.81300 295.17900 135.66200 436.58200
[06/04 09:56:11    178s] <CMD> zoomBox -28.81300 252.75900 135.66200 394.16200
[06/04 09:56:12    178s] <CMD> zoomBox -28.81300 210.33900 135.66200 351.74200
[06/04 09:56:12    178s] <CMD> zoomBox -28.81300 167.91900 135.66200 309.32200
[06/04 09:56:12    178s] <CMD> zoomBox -28.81300 139.63900 135.66200 281.04200
[06/04 09:56:13    178s] <CMD> zoomBox -28.81300 97.21900 135.66200 238.62200
[06/04 09:56:13    178s] <CMD> zoomBox -28.81300 54.79900 135.66200 196.20200
[06/04 09:56:14    178s] <CMD> zoomBox -28.81300 40.65900 135.66200 182.06200
[06/04 09:56:14    178s] <CMD> zoomBox -28.81300 26.51900 135.66200 167.92200
[06/04 09:56:14    178s] <CMD> zoomBox -28.81300 -15.90100 135.66200 125.50200
[06/04 09:56:18    179s] <CMD> createPlaceBlockage -box 48.62700 48.06200 59.23300 351.38800 -type hard
[06/04 09:56:19    179s] <CMD> zoomBox 53.42700 -15.90100 217.90200 125.50200
[06/04 09:56:20    179s] <CMD> zoomBox 135.66700 -15.90100 300.14200 125.50200
[06/04 09:56:20    179s] <CMD> zoomBox 217.90700 -15.90100 382.38200 125.50200
[06/04 09:56:21    179s] <CMD> zoomBox 250.80300 -15.90100 415.27800 125.50200
[06/04 09:56:24    179s] <CMD> zoomBox 250.80300 97.21900 415.27800 238.62200
[06/04 09:56:24    179s] <CMD> zoomBox 250.80300 125.49900 415.27800 266.90200
[06/04 09:56:25    180s] <CMD> zoomBox 250.80300 224.47900 415.27800 365.88200
[06/04 09:56:25    180s] <CMD> zoomBox 250.80300 238.61900 415.27800 380.02200
[06/04 09:56:25    180s] <CMD> zoomBox 250.80300 252.75900 415.27800 394.16200
[06/04 09:56:27    180s] <CMD> createPlaceBlockage -box 342.63500 46.00600 366.16400 355.78400 -type hard
[06/04 09:58:35    192s] <CMD> setSrouteMode -viaConnectToShape { ring stripe }
[06/04 09:58:35    192s] <CMD> sroute -connect { corePin } -layerChangeRange { ME1(1) ME6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 0 -crossoverViaLayerRange { ME1(1) ME5(5) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { ME1(1) ME6(6) }
[06/04 09:58:35    192s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[06/04 09:58:35    192s] *** Begin SPECIAL ROUTE on Wed Jun  4 09:58:35 2025 ***
[06/04 09:58:35    192s] SPECIAL ROUTE ran on directory: /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/innovus
[06/04 09:58:35    192s] SPECIAL ROUTE ran on machine: eda (Linux 3.10.0-1160.119.1.el7.x86_64 x86_64 3.69Ghz)
[06/04 09:58:35    192s] 
[06/04 09:58:35    192s] Begin option processing ...
[06/04 09:58:35    192s] srouteConnectPowerBump set to false
[06/04 09:58:35    192s] routeSelectNet set to "VDD VSS"
[06/04 09:58:35    192s] routeSpecial set to true
[06/04 09:58:35    192s] srouteBottomLayerLimit set to 1
[06/04 09:58:35    192s] srouteBottomTargetLayerLimit set to 1
[06/04 09:58:35    192s] srouteConnectBlockPin set to false
[06/04 09:58:35    192s] srouteConnectConverterPin set to false
[06/04 09:58:35    192s] srouteConnectPadPin set to false
[06/04 09:58:35    192s] srouteConnectStripe set to false
[06/04 09:58:35    192s] srouteCrossoverViaBottomLayer set to 1
[06/04 09:58:35    192s] srouteCrossoverViaTopLayer set to 5
[06/04 09:58:35    192s] srouteFollowCorePinEnd set to 3
[06/04 09:58:35    192s] srouteFollowPadPin set to false
[06/04 09:58:35    192s] srouteNoViaOnWireShape set to "padring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[06/04 09:58:35    192s] sroutePadPinAllPorts set to true
[06/04 09:58:35    192s] sroutePreserveExistingRoutes set to true
[06/04 09:58:35    192s] srouteRoutePowerBarPortOnBothDir set to true
[06/04 09:58:35    192s] srouteStopBlockPin set to "nearestTarget"
[06/04 09:58:35    192s] srouteStraightConnections set to "straightWithChanges"
[06/04 09:58:35    192s] srouteTopLayerLimit set to 6
[06/04 09:58:35    192s] srouteTopTargetLayerLimit set to 6
[06/04 09:58:35    192s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2265.00 megs.
[06/04 09:58:35    192s] 
[06/04 09:58:35    192s] Reading DB technology information...
[06/04 09:58:35    192s] Finished reading DB technology information.
[06/04 09:58:35    192s] Reading floorplan and netlist information...
[06/04 09:58:35    192s] Finished reading floorplan and netlist information.
[06/04 09:58:35    192s] Read in 12 layers, 6 routing layers, 1 overlap layer
[06/04 09:58:35    192s] Read in 126 macros, 32 used
[06/04 09:58:35    192s] Read in 31 components
[06/04 09:58:35    192s]   31 core components: 31 unplaced, 0 placed, 0 fixed
[06/04 09:58:35    192s] Read in 105 logical pins
[06/04 09:58:35    192s] Read in 1 blockages
[06/04 09:58:35    192s] Read in 105 nets
[06/04 09:58:35    192s] Read in 2 special nets, 2 routed
[06/04 09:58:35    192s] Read in 62 terminals
[06/04 09:58:35    192s] 2 nets selected.
[06/04 09:58:35    192s] 
[06/04 09:58:35    192s] Begin power routing ...
[06/04 09:58:35    192s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (197.22, 247.50) (200.22, 247.75).
[06/04 09:58:35    192s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (218.22, 247.50) (221.22, 247.75).
[06/04 09:58:35    192s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (239.22, 247.50) (242.22, 247.75).
[06/04 09:58:35    192s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (260.22, 247.50) (263.22, 247.75).
[06/04 09:58:35    192s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (281.22, 247.50) (284.22, 247.75).
[06/04 09:58:35    192s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (302.22, 247.50) (305.22, 247.75).
[06/04 09:58:35    192s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (323.22, 247.50) (326.22, 247.75).
[06/04 09:58:35    192s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (71.22, 247.50) (74.22, 247.75).
[06/04 09:58:35    192s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (92.22, 247.50) (95.22, 247.75).
[06/04 09:58:35    192s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (113.22, 247.50) (116.22, 247.75).
[06/04 09:58:35    192s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (134.22, 247.50) (137.22, 247.75).
[06/04 09:58:35    192s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (155.22, 247.50) (158.22, 247.75).
[06/04 09:58:35    192s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (176.22, 247.50) (179.22, 247.75).
[06/04 09:58:35    192s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer ME3 at (197.22, 327.93) (200.22, 327.94).
[06/04 09:58:35    192s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer ME3 at (218.22, 327.93) (221.22, 327.94).
[06/04 09:58:35    192s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer ME3 at (239.22, 327.93) (242.22, 327.94).
[06/04 09:58:35    192s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer ME3 at (260.22, 327.93) (263.22, 327.94).
[06/04 09:58:35    192s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer ME3 at (281.22, 327.93) (284.22, 327.94).
[06/04 09:58:35    192s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer ME3 at (302.22, 327.93) (305.22, 327.94).
[06/04 09:58:35    192s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer ME3 at (323.22, 327.93) (326.22, 327.94).
[06/04 09:58:35    192s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[06/04 09:58:35    192s] To increase the message display limit, refer to the product command reference manual.
[06/04 09:58:35    192s] CPU time for FollowPin 0 seconds
[06/04 09:58:35    192s] CPU time for FollowPin 0 seconds
[06/04 09:58:35    192s]   Number of Core ports routed: 112  open: 24
[06/04 09:58:35    192s]   Number of Followpin connections: 68
[06/04 09:58:35    192s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2267.00 megs.
[06/04 09:58:35    192s] 
[06/04 09:58:35    192s] 
[06/04 09:58:35    192s] 
[06/04 09:58:35    192s]  Begin updating DB with routing results ...
[06/04 09:58:35    192s]  Updating DB with 0 via definition ...
[06/04 09:58:35    192s] sroute created 180 wires.
[06/04 09:58:35    192s] ViaGen created 2569 vias, deleted 99 vias to avoid violation.
[06/04 09:58:35    192s] +--------+----------------+----------------+
[06/04 09:58:35    192s] |  Layer |     Created    |     Deleted    |
[06/04 09:58:35    192s] +--------+----------------+----------------+
[06/04 09:58:35    192s] |   ME1  |       180      |       NA       |
[06/04 09:58:35    192s] |   via  |       840      |        0       |
[06/04 09:58:35    192s] |  via2  |       836      |        0       |
[06/04 09:58:35    192s] |  via3  |       705      |       75       |
[06/04 09:58:35    192s] |  via4  |       94       |       10       |
[06/04 09:58:35    192s] |  via5  |       94       |       14       |
[06/04 09:58:35    192s] +--------+----------------+----------------+
[06/04 09:58:37    192s] <CMD> zoomBox 235.04100 242.43900 428.54100 408.79500
[06/04 09:58:37    192s] <CMD> zoomBox 275.58900 268.98700 394.42300 371.15100
[06/04 09:58:37    192s] <CMD> zoomBox 321.56500 296.23500 359.66100 328.98700
[06/04 09:58:38    192s] <CMD> zoomBox 331.93300 302.37900 351.82100 319.47700
[06/04 09:58:39    192s] <CMD> zoomBox 336.76400 306.06200 347.14600 314.98800
[06/04 09:58:39    192s] <CMD> zoomBox 340.35600 308.63800 344.27300 312.00600
[06/04 09:58:40    192s] <CMD> zoomBox 341.19300 309.23900 343.60100 311.30900
[06/04 09:58:40    192s] <CMD> zoomBox 341.93800 309.77100 343.00900 310.69200
[06/04 09:58:41    192s] <CMD> zoomBox 341.18700 309.23000 343.60200 311.30600
[06/04 09:58:42    193s] <CMD> zoomBox 338.96000 307.60700 345.36300 313.11200
[06/04 09:58:42    193s] <CMD> zoomBox 333.05400 303.30200 350.03400 317.90000
[06/04 09:58:43    193s] <CMD> zoomBox 324.37200 296.97400 356.90100 324.94000
[06/04 09:58:46    193s] <CMD> zoomBox 321.16700 294.63800 359.43600 327.53900
[06/04 09:58:47    193s] <CMD> zoomBox 317.39600 291.89000 362.41900 330.59700
[06/04 09:58:47    193s] <CMD> zoomBox 312.96000 288.65600 365.92800 334.19400
[06/04 09:58:48    193s] <CMD> zoomBox 301.68600 280.09400 374.99800 343.12200
[06/04 09:58:48    193s] <CMD> zoomBox 286.08200 268.24400 387.55200 355.48000
[06/04 09:58:49    193s] <CMD> zoomBox 276.23300 260.75800 395.61000 363.38900
[06/04 09:58:49    193s] <CMD> zoomBox 198.28100 208.72600 467.32500 440.02900
[06/04 09:58:50    193s] <CMD> fit
[06/04 09:58:53    194s] <CMD> get_verify_drc_mode -disable_rules -quiet
[06/04 09:58:53    194s] <CMD> get_verify_drc_mode -quiet -area
[06/04 09:58:53    194s] <CMD> get_verify_drc_mode -quiet -layer_range
[06/04 09:58:53    194s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[06/04 09:58:53    194s] <CMD> get_verify_drc_mode -check_only -quiet
[06/04 09:58:53    194s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[06/04 09:58:53    194s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[06/04 09:58:53    194s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[06/04 09:58:53    194s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[06/04 09:58:53    194s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[06/04 09:58:53    194s] <CMD> get_verify_drc_mode -limit -quiet
[06/04 09:58:54    194s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CONV.drc.rpt -limit 1000
[06/04 09:58:54    194s] <CMD> verify_drc
[06/04 09:58:54    194s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[06/04 09:58:54    194s] #-report CONV.drc.rpt                    # string, default="", user setting
[06/04 09:58:54    194s]  *** Starting Verify DRC (MEM: 1140.4) ***
[06/04 09:58:54    194s] 
[06/04 09:58:54    194s] #create default rule from bind_ndr_rule rule=0x7f3d4a91e270 0x7f3d2eeec018
[06/04 09:58:55    194s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/04 09:58:55    194s]   VERIFY DRC ...... Starting Verification
[06/04 09:58:55    194s]   VERIFY DRC ...... Initializing
[06/04 09:58:55    194s]   VERIFY DRC ...... Deleting Existing Violations
[06/04 09:58:55    194s]   VERIFY DRC ...... Creating Sub-Areas
[06/04 09:58:55    194s]   VERIFY DRC ...... Using new threading
[06/04 09:58:55    194s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 207.360 203.520} 1 of 4
[06/04 09:58:55    194s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[06/04 09:58:55    194s]   VERIFY DRC ...... Sub-Area: {207.360 0.000 413.540 203.520} 2 of 4
[06/04 09:58:55    194s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[06/04 09:58:55    194s]   VERIFY DRC ...... Sub-Area: {0.000 203.520 207.360 400.960} 3 of 4
[06/04 09:58:55    194s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[06/04 09:58:55    194s]   VERIFY DRC ...... Sub-Area: {207.360 203.520 413.540 400.960} 4 of 4
[06/04 09:58:55    194s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[06/04 09:58:55    194s] 
[06/04 09:58:55    194s]   Verification Complete : 0 Viols.
[06/04 09:58:55    194s] 
[06/04 09:58:55    194s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[06/04 09:58:55    194s] 
[06/04 09:58:55    194s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[06/04 09:59:01    195s] <CMD> verifyConnectivity -net {VDD VSS} -type special -noAntenna -error 1000 -warning 50
[06/04 09:59:01    195s] VERIFY_CONNECTIVITY use new engine.
[06/04 09:59:01    195s] 
[06/04 09:59:01    195s] ******** Start: VERIFY CONNECTIVITY ********
[06/04 09:59:01    195s] Start Time: Wed Jun  4 09:59:01 2025
[06/04 09:59:01    195s] 
[06/04 09:59:01    195s] Design Name: CONV
[06/04 09:59:01    195s] Database Units: 1000
[06/04 09:59:01    195s] Design Boundary: (0.0000, 0.0000) (413.5400, 400.9600)
[06/04 09:59:01    195s] Error Limit = 1000; Warning Limit = 50
[06/04 09:59:01    195s] Check specified nets
[06/04 09:59:01    195s] *** Checking Net VDD
[06/04 09:59:01    195s] Net VDD: has special routes with opens.
[06/04 09:59:01    195s] *** Checking Net VSS
[06/04 09:59:01    195s] Net VSS: has special routes with opens.
[06/04 09:59:01    195s] 
[06/04 09:59:01    195s] Begin Summary 
[06/04 09:59:01    195s]     14 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[06/04 09:59:01    195s]     14 total info(s) created.
[06/04 09:59:01    195s] End Summary
[06/04 09:59:01    195s] 
[06/04 09:59:01    195s] End Time: Wed Jun  4 09:59:01 2025
[06/04 09:59:01    195s] Time Elapsed: 0:00:00.0
[06/04 09:59:01    195s] 
[06/04 09:59:01    195s] ******** End: VERIFY CONNECTIVITY ********
[06/04 09:59:01    195s]   Verification Complete : 14 Viols.  0 Wrngs.
[06/04 09:59:01    195s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[06/04 09:59:01    195s] 
[06/04 09:59:03    195s] <CMD> zoomBox -100.37000 -106.25500 609.69500 504.20400
[06/04 09:59:04    195s] <CMD> zoomBox 75.30500 2.61600 343.10700 232.85100
[06/04 09:59:05    195s] <CMD> zoomBox 150.13400 39.68200 251.13500 126.51500
[06/04 09:59:06    195s] <CMD> zoomBox 184.61700 53.79000 222.71100 86.54000
[06/04 09:59:07    196s] <CMD> zoomBox 197.00700 58.79700 211.37600 71.15000
[06/04 09:59:08    196s] <CMD> zoomBox 201.38100 61.68000 206.80100 66.34000
[06/04 09:59:10    196s] <CMD> fit
[06/04 09:59:21    198s] <CMD> encMessage warning 0
[06/04 09:59:21    198s] Suppress "**WARN ..." messages.
[06/04 09:59:21    198s] <CMD> encMessage debug 0
[06/04 09:59:21    198s] <CMD> encMessage info 0
[06/04 09:59:21    198s] **WARN: (IMPIMEX-4017):	freeDesign cannot reset some internal state of applications or global settings, so it is not reliable enough to use in a real flow.
[06/04 09:59:21    198s] Reset to color id 0 for clk_gate_col_reg (SNPS_CLOCK_GATE_HIGH_CONV_0) and all their descendants.
[06/04 09:59:21    198s] Reset to color id 0 for clk_gate_iaddr_reg (SNPS_CLOCK_GATE_HIGH_CONV_7) and all their descendants.
[06/04 09:59:21    198s] Reset to color id 0 for clk_gate_ST_CONV_cnt_reg (SNPS_CLOCK_GATE_HIGH_CONV_6) and all their descendants.
[06/04 09:59:21    198s] Reset to color id 0 for clk_gate_idata_r_reg (SNPS_CLOCK_GATE_HIGH_CONV_5) and all their descendants.
[06/04 09:59:21    198s] Reset to color id 0 for clk_gate_conv_mac_reg (SNPS_CLOCK_GATE_HIGH_CONV_4) and all their descendants.
[06/04 09:59:21    198s] Reset to color id 0 for clk_gate_caddr_wr_reg (SNPS_CLOCK_GATE_HIGH_CONV_3) and all their descendants.
[06/04 09:59:21    198s] Reset to color id 0 for clk_gate_caddr_rd_reg (SNPS_CLOCK_GATE_HIGH_CONV_2) and all their descendants.
[06/04 09:59:21    198s] Reset to color id 0 for clk_gate_maxpool_res_reg (SNPS_CLOCK_GATE_HIGH_CONV_1) and all their descendants.
[06/04 09:59:21    198s] Reset to color id 0 for gt_x_40 (CONV_DW_cmp_0) and all their descendants.
[06/04 09:59:21    198s] Reset to color id 0 for add_x_26 (CONV_DW01_inc_0) and all their descendants.
[06/04 09:59:21    198s] Reset to color id 0 for DP_OP_110_122_9292 (CONV_DP_OP_110_122_9292_1) and all their descendants.
[06/04 09:59:21    198s] Free PSO.
[06/04 09:59:22    198s] 
[06/04 09:59:22    198s] 
[06/04 09:59:22    198s] Info (SM2C): Status of key globals:
[06/04 09:59:22    198s] 	 MMMC-by-default flow     : 1
[06/04 09:59:22    198s] 	 Default MMMC objs envvar : 0
[06/04 09:59:22    198s] 	 Data portability         : 0
[06/04 09:59:22    198s] 	 MMMC PV Emulation        : 0
[06/04 09:59:22    198s] 	 MMMC debug               : 0
[06/04 09:59:22    198s] 	 Init_Design flow         : 1
[06/04 09:59:22    198s] 
[06/04 09:59:22    198s] 
[06/04 09:59:22    198s] 	 CTE SM2C global          : false
[06/04 09:59:22    198s] 	 Reporting view filter    : false
[06/04 09:59:22    198s] **ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p028' or higher version of OA, reset OA_HOME to point to that installation.
**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Loading view definition file from /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/powerplan_ring.globals.dat/viewDefinition.tcl
[06/04 09:59:22    198s] *** End library_loading (cpu=0.00min, real=0.00min, mem=7.0M, fe_cpu=3.31min, fe_real=30.97min, fe_mem=954.8M) ***
[06/04 09:59:22    198s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 09:59:22    198s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 09:59:22    198s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 09:59:22    198s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 09:59:22    198s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 09:59:22    198s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 09:59:22    198s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 09:59:22    198s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 09:59:22    198s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 09:59:22    198s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 09:59:22    198s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 09:59:22    198s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 09:59:22    198s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 09:59:22    198s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 09:59:22    198s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 09:59:22    198s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 09:59:22    198s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 09:59:22    198s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 09:59:22    198s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 09:59:22    198s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 09:59:22    198s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/04 09:59:22    198s] To increase the message display limit, refer to the product command reference manual.
[06/04 09:59:22    198s] *** Netlist is unique.
[06/04 09:59:22    198s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:59:22    198s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:59:22    198s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:59:22    198s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:59:22    198s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:59:22    198s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:59:22    198s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:59:22    198s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:59:22    198s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:59:22    198s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:59:22    198s] Loading preference file /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/powerplan_ring.globals.dat/gui.pref.tcl ...
[06/04 09:59:22    199s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 09:59:22    199s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 09:59:22    199s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 09:59:22    199s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 09:59:22    199s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 09:59:22    199s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 09:59:22    199s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 09:59:22    199s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 09:59:22    199s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[06/04 09:59:22    199s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 09:59:22    199s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:59:22    199s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:59:22    199s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:59:22    199s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:59:22    199s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:59:22    199s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:59:22    199s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:59:22    199s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:59:22    199s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:59:22    199s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 09:59:22    199s] Loading place ...
[06/04 09:59:23    199s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 09:59:23    199s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[06/04 09:59:23    199s] timing_enable_default_delay_arc
[06/04 09:59:24    199s] <CMD> zoomBox -70.11100 -87.06800 533.44400 431.82200
[06/04 09:59:25    199s] <CMD> zoomBox -27.07700 -2.62700 408.99200 372.27100
[06/04 09:59:26    199s] <CMD> zoomBox -13.99500 31.89400 356.66400 350.55800
[06/04 09:59:26    200s] <CMD> zoomBox -2.87600 61.31500 312.18500 332.18000
[06/04 09:59:27    200s] <CMD> zoomBox 14.61000 107.58000 242.24200 303.28000
[06/04 09:59:27    200s] <CMD> zoomBox 27.24400 141.00600 191.70800 282.39900
[06/04 09:59:28    200s] <CMD> setLayerPreference allM1 -isVisible 0
[06/04 09:59:28    200s] <CMD> setLayerPreference allM2Cont -isVisible 0
[06/04 09:59:28    200s] <CMD> setLayerPreference allM3Cont -isVisible 1
[06/04 09:59:28    200s] <CMD> setLayerPreference allM4Cont -isVisible 1
[06/04 09:59:28    200s] <CMD> setLayerPreference allM5Cont -isVisible 1
[06/04 09:59:28    200s] <CMD> setLayerPreference allM6Cont -isVisible 1
[06/04 09:59:28    200s] <CMD> setLayerPreference allM7Cont -isVisible 1
[06/04 10:00:22    205s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer ME4 -stacked_via_bottom_layer ME2 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog none -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/04 10:00:22    205s] addStripe will not allow jog to connect padcore ring and block ring.
[06/04 10:00:22    205s] 
[06/04 10:00:22    205s] Stripes will stop at the boundary of the specified area.
[06/04 10:00:22    205s] When breaking rings, the power planner will consider the existence of blocks.
[06/04 10:00:22    205s] Stripes will not extend to closest target.
[06/04 10:00:22    205s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/04 10:00:22    205s] Stripes will not be created over regions without power planning wires.
[06/04 10:00:22    205s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/04 10:00:22    205s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/04 10:00:22    205s] Offset for stripe breaking is set to 0.
[06/04 10:00:22    205s] <CMD> addStripe -nets {VDD VSS} -layer ME3 -direction vertical -width 3 -spacing 2 -set_to_set_distance 21 -start_from left -start 50.22 -stop 363.321 -switch_layer_over_obs false -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit ME6 -padcore_ring_bottom_layer_limit ME1 -block_ring_top_layer_limit ME6 -block_ring_bottom_layer_limit ME1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/04 10:00:22    205s] 
[06/04 10:00:22    205s] **WARN: (IMPPP-151):	-stop (363.321000) is not multiple of manufacturing grid (0.010000), setting to 363.330000.
[06/04 10:00:22    205s] Initialize fgc environment(mem: 1161.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:22    205s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:22    205s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:22    205s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:22    205s] Starting stripe generation ...
[06/04 10:00:22    205s] Auto merging with block rings is ON.
[06/04 10:00:22    205s] Non-Default Mode Option Settings :
[06/04 10:00:22    205s]   NONE
[06/04 10:00:22    205s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:22    205s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:22    205s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:22    205s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:22    205s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:22    205s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:22    205s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:22    205s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:22    205s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:22    205s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:22    205s] Stripe generation is complete.
[06/04 10:00:22    205s] vias are now being generated.
[06/04 10:00:22    205s] addStripe created 60 wires.
[06/04 10:00:22    205s] ViaGen created 60 vias, deleted 0 via to avoid violation.
[06/04 10:00:22    205s] +--------+----------------+----------------+
[06/04 10:00:22    205s] |  Layer |     Created    |     Deleted    |
[06/04 10:00:22    205s] +--------+----------------+----------------+
[06/04 10:00:22    205s] |   ME3  |       30       |       NA       |
[06/04 10:00:22    205s] |  via3  |       60       |        0       |
[06/04 10:00:22    205s] |   ME4  |       30       |       NA       |
[06/04 10:00:22    205s] +--------+----------------+----------------+
[06/04 10:00:26    205s] <CMD> fit
[06/04 10:00:43    207s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer ME6 -stacked_via_bottom_layer ME4 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog none -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/04 10:00:43    207s] addStripe will not allow jog to connect padcore ring and block ring.
[06/04 10:00:43    207s] 
[06/04 10:00:43    207s] Stripes will stop at the boundary of the specified area.
[06/04 10:00:43    207s] When breaking rings, the power planner will consider the existence of blocks.
[06/04 10:00:43    207s] Stripes will not extend to closest target.
[06/04 10:00:43    207s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/04 10:00:43    207s] Stripes will not be created over regions without power planning wires.
[06/04 10:00:43    207s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/04 10:00:43    207s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/04 10:00:43    207s] Offset for stripe breaking is set to 0.
[06/04 10:00:43    207s] <CMD> addStripe -nets {VDD VSS} -layer ME5 -direction vertical -width 3 -spacing 2 -set_to_set_distance 21 -start_from left -start 50.22 -stop 363.321 -switch_layer_over_obs false -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit ME6 -padcore_ring_bottom_layer_limit ME1 -block_ring_top_layer_limit ME6 -block_ring_bottom_layer_limit ME1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/04 10:00:43    207s] 
[06/04 10:00:43    207s] **WARN: (IMPPP-151):	-stop (363.321000) is not multiple of manufacturing grid (0.010000), setting to 363.330000.
[06/04 10:00:43    207s] Initialize fgc environment(mem: 1161.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:43    207s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:43    207s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:43    207s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:43    207s] Starting stripe generation ...
[06/04 10:00:43    207s] Auto merging with block rings is ON.
[06/04 10:00:43    207s] Non-Default Mode Option Settings :
[06/04 10:00:43    207s]   NONE
[06/04 10:00:43    207s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:43    207s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:43    207s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:43    207s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:43    207s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:43    207s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:43    207s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:43    207s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:43    207s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:43    207s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:43    207s] Stripe generation is complete.
[06/04 10:00:43    207s] vias are now being generated.
[06/04 10:00:43    207s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (55.22, 21.20) (58.22, 34.45)
[06/04 10:00:43    207s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (55.22, 366.51) (58.22, 379.76)
[06/04 10:00:43    207s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (76.22, 21.20) (79.22, 34.45)
[06/04 10:00:43    207s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (76.22, 366.51) (79.22, 379.76)
[06/04 10:00:43    207s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (97.22, 21.20) (100.22, 34.45)
[06/04 10:00:43    207s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (97.22, 366.51) (100.22, 379.76)
[06/04 10:00:43    207s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (118.22, 21.20) (121.22, 34.45)
[06/04 10:00:43    207s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (118.22, 366.51) (121.22, 379.76)
[06/04 10:00:43    207s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (139.22, 21.20) (142.22, 34.45)
[06/04 10:00:43    207s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (139.22, 366.51) (142.22, 379.76)
[06/04 10:00:43    207s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (160.22, 21.20) (163.22, 34.45)
[06/04 10:00:43    207s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (160.22, 366.51) (163.22, 379.76)
[06/04 10:00:43    207s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (181.22, 21.20) (184.22, 34.45)
[06/04 10:00:43    207s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (181.22, 366.51) (184.22, 379.76)
[06/04 10:00:43    207s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (202.22, 21.20) (205.22, 34.45)
[06/04 10:00:43    207s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (202.22, 366.51) (205.22, 379.76)
[06/04 10:00:43    207s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (223.22, 21.20) (226.22, 34.45)
[06/04 10:00:43    207s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (223.22, 366.51) (226.22, 379.76)
[06/04 10:00:43    207s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (244.22, 21.20) (247.22, 34.45)
[06/04 10:00:43    207s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME6 & ME4 at (244.22, 366.51) (247.22, 379.76)
[06/04 10:00:43    207s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[06/04 10:00:43    207s] To increase the message display limit, refer to the product command reference manual.
[06/04 10:00:43    207s] addStripe created 60 wires.
[06/04 10:00:43    207s] ViaGen created 90 vias, deleted 0 via to avoid violation.
[06/04 10:00:43    207s] +--------+----------------+----------------+
[06/04 10:00:43    207s] |  Layer |     Created    |     Deleted    |
[06/04 10:00:43    207s] +--------+----------------+----------------+
[06/04 10:00:43    207s] |  via4  |       30       |        0       |
[06/04 10:00:43    207s] |   ME5  |       30       |       NA       |
[06/04 10:00:43    207s] |  via5  |       60       |        0       |
[06/04 10:00:43    207s] |   ME6  |       30       |       NA       |
[06/04 10:00:43    207s] +--------+----------------+----------------+
[06/04 10:00:57    208s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer ME5 -stacked_via_bottom_layer ME3 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog none -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/04 10:00:57    208s] addStripe will not allow jog to connect padcore ring and block ring.
[06/04 10:00:57    208s] 
[06/04 10:00:57    208s] Stripes will stop at the boundary of the specified area.
[06/04 10:00:57    208s] When breaking rings, the power planner will consider the existence of blocks.
[06/04 10:00:57    208s] Stripes will not extend to closest target.
[06/04 10:00:57    208s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/04 10:00:57    208s] Stripes will not be created over regions without power planning wires.
[06/04 10:00:57    208s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/04 10:00:57    208s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/04 10:00:57    208s] Offset for stripe breaking is set to 0.
[06/04 10:00:57    208s] <CMD> addStripe -nets {VDD VSS} -layer ME4 -direction horizontal -width 3 -spacing 2 -set_to_set_distance 21 -start_from bottom -start 50.22 -stop 363.321 -switch_layer_over_obs false -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit ME6 -padcore_ring_bottom_layer_limit ME1 -block_ring_top_layer_limit ME6 -block_ring_bottom_layer_limit ME1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/04 10:00:57    208s] 
[06/04 10:00:57    208s] **WARN: (IMPPP-151):	-stop (363.321000) is not multiple of manufacturing grid (0.010000), setting to 363.330000.
[06/04 10:00:57    208s] Initialize fgc environment(mem: 1161.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:57    208s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:57    208s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:57    208s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:57    208s] Starting stripe generation ...
[06/04 10:00:57    208s] Auto merging with block rings is ON.
[06/04 10:00:57    208s] Non-Default Mode Option Settings :
[06/04 10:00:57    208s]   NONE
[06/04 10:00:57    208s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:57    208s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:57    208s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:57    208s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:57    208s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:57    208s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:57    208s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:57    208s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:57    208s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:57    208s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:00:57    208s] Stripe generation is complete.
[06/04 10:00:57    208s] vias are now being generated.
[06/04 10:00:57    208s] addStripe created 60 wires.
[06/04 10:00:57    208s] ViaGen created 960 vias, deleted 0 via to avoid violation.
[06/04 10:00:57    208s] +--------+----------------+----------------+
[06/04 10:00:57    208s] |  Layer |     Created    |     Deleted    |
[06/04 10:00:57    208s] +--------+----------------+----------------+
[06/04 10:00:57    208s] |  via3  |       450      |        0       |
[06/04 10:00:57    208s] |   ME4  |       30       |       NA       |
[06/04 10:00:57    208s] |  via4  |       510      |        0       |
[06/04 10:00:57    208s] |   ME5  |       30       |       NA       |
[06/04 10:00:57    208s] +--------+----------------+----------------+
[06/04 10:01:12    210s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer ME6 -stacked_via_bottom_layer ME5 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog none -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/04 10:01:12    210s] addStripe will not allow jog to connect padcore ring and block ring.
[06/04 10:01:12    210s] 
[06/04 10:01:12    210s] Stripes will stop at the boundary of the specified area.
[06/04 10:01:12    210s] When breaking rings, the power planner will consider the existence of blocks.
[06/04 10:01:12    210s] Stripes will not extend to closest target.
[06/04 10:01:12    210s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/04 10:01:12    210s] Stripes will not be created over regions without power planning wires.
[06/04 10:01:12    210s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/04 10:01:12    210s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/04 10:01:12    210s] Offset for stripe breaking is set to 0.
[06/04 10:01:12    210s] <CMD> addStripe -nets {VDD VSS} -layer ME6 -direction horizontal -width 3 -spacing 2 -set_to_set_distance 21 -start_from bottom -start 50.22 -stop 363.321 -switch_layer_over_obs false -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit ME6 -padcore_ring_bottom_layer_limit ME1 -block_ring_top_layer_limit ME6 -block_ring_bottom_layer_limit ME1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/04 10:01:12    210s] 
[06/04 10:01:12    210s] **WARN: (IMPPP-151):	-stop (363.321000) is not multiple of manufacturing grid (0.010000), setting to 363.330000.
[06/04 10:01:12    210s] Initialize fgc environment(mem: 1161.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:01:12    210s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:01:12    210s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:01:12    210s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:01:12    210s] Starting stripe generation ...
[06/04 10:01:12    210s] Auto merging with block rings is ON.
[06/04 10:01:12    210s] Non-Default Mode Option Settings :
[06/04 10:01:12    210s]   NONE
[06/04 10:01:12    210s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:01:12    210s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:01:12    210s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:01:12    210s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:01:12    210s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:01:12    210s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:01:12    210s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:01:12    210s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:01:12    210s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:01:12    210s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1161.6M)
[06/04 10:01:12    210s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (21.110001, 56.720001) (34.360001, 56.720001) because same wire already exists.
[06/04 10:01:12    210s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (379.149994, 56.720001) (392.399994, 56.720001) because same wire already exists.
[06/04 10:01:12    210s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (21.110001, 77.720001) (34.360001, 77.720001) because same wire already exists.
[06/04 10:01:12    210s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (379.149994, 77.720001) (392.399994, 77.720001) because same wire already exists.
[06/04 10:01:12    210s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (21.110001, 98.720001) (34.360001, 98.720001) because same wire already exists.
[06/04 10:01:12    210s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (379.149994, 98.720001) (392.399994, 98.720001) because same wire already exists.
[06/04 10:01:12    210s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (21.110001, 119.720001) (34.360001, 119.720001) because same wire already exists.
[06/04 10:01:12    210s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (379.149994, 119.720001) (392.399994, 119.720001) because same wire already exists.
[06/04 10:01:12    210s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (21.110001, 140.720001) (34.360001, 140.720001) because same wire already exists.
[06/04 10:01:12    210s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (379.149994, 140.720001) (392.399994, 140.720001) because same wire already exists.
[06/04 10:01:12    210s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (21.110001, 161.720001) (34.360001, 161.720001) because same wire already exists.
[06/04 10:01:12    210s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (379.149994, 161.720001) (392.399994, 161.720001) because same wire already exists.
[06/04 10:01:12    210s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (21.110001, 182.720001) (34.360001, 182.720001) because same wire already exists.
[06/04 10:01:12    210s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (379.149994, 182.720001) (392.399994, 182.720001) because same wire already exists.
[06/04 10:01:12    210s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (21.110001, 203.720001) (34.360001, 203.720001) because same wire already exists.
[06/04 10:01:12    210s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (379.149994, 203.720001) (392.399994, 203.720001) because same wire already exists.
[06/04 10:01:12    210s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (21.110001, 224.720001) (34.360001, 224.720001) because same wire already exists.
[06/04 10:01:12    210s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (379.149994, 224.720001) (392.399994, 224.720001) because same wire already exists.
[06/04 10:01:12    210s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (21.110001, 245.720001) (34.360001, 245.720001) because same wire already exists.
[06/04 10:01:12    210s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (379.149994, 245.720001) (392.399994, 245.720001) because same wire already exists.
[06/04 10:01:12    210s] **WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
[06/04 10:01:12    210s] To increase the message display limit, refer to the product command reference manual.
[06/04 10:01:12    210s] Stripe generation is complete.
[06/04 10:01:12    210s] vias are now being generated.
[06/04 10:01:12    210s] addStripe created 30 wires.
[06/04 10:01:12    210s] ViaGen created 480 vias, deleted 0 via to avoid violation.
[06/04 10:01:12    210s] +--------+----------------+----------------+
[06/04 10:01:12    210s] |  Layer |     Created    |     Deleted    |
[06/04 10:01:12    210s] +--------+----------------+----------------+
[06/04 10:01:12    210s] |  via5  |       480      |        0       |
[06/04 10:01:12    210s] |   ME6  |       30       |       NA       |
[06/04 10:01:12    210s] +--------+----------------+----------------+
[06/04 10:01:26    211s] <CMD> saveDesign ../restore/powerplan_stripe.globals
[06/04 10:01:26    211s] #% Begin save design ... (date=06/04 10:01:26, mem=934.5M)
[06/04 10:01:26    211s] % Begin Save ccopt configuration ... (date=06/04 10:01:26, mem=934.5M)
[06/04 10:01:26    211s] % End Save ccopt configuration ... (date=06/04 10:01:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.7M, current mem=934.7M)
[06/04 10:01:26    211s] % Begin Save netlist data ... (date=06/04 10:01:26, mem=934.7M)
[06/04 10:01:26    211s] Writing Binary DB to ../restore/powerplan_stripe.globals.dat.tmp/CONV.v.bin in single-threaded mode...
[06/04 10:01:26    211s] % End Save netlist data ... (date=06/04 10:01:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.7M, current mem=934.7M)
[06/04 10:01:26    211s] Saving symbol-table file ...
[06/04 10:01:26    211s] Saving congestion map file ../restore/powerplan_stripe.globals.dat.tmp/CONV.route.congmap.gz ...
[06/04 10:01:26    211s] % Begin Save AAE data ... (date=06/04 10:01:26, mem=934.7M)
[06/04 10:01:26    211s] Saving AAE Data ...
[06/04 10:01:26    211s] % End Save AAE data ... (date=06/04 10:01:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.7M, current mem=934.7M)
[06/04 10:01:26    211s] Saving preference file ../restore/powerplan_stripe.globals.dat.tmp/gui.pref.tcl ...
[06/04 10:01:26    211s] Saving mode setting ...
[06/04 10:01:26    211s] Saving global file ...
[06/04 10:01:26    211s] % Begin Save floorplan data ... (date=06/04 10:01:26, mem=937.0M)
[06/04 10:01:26    211s] Saving floorplan file ...
[06/04 10:01:26    211s] % End Save floorplan data ... (date=06/04 10:01:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=937.0M, current mem=937.0M)
[06/04 10:01:26    211s] Saving PG file ../restore/powerplan_stripe.globals.dat.tmp/CONV.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Jun  4 10:01:26 2025)
[06/04 10:01:26    211s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1162.1M) ***
[06/04 10:01:26    211s] Saving Drc markers ...
[06/04 10:01:26    211s] ... No Drc file written since there is no markers found.
[06/04 10:01:26    211s] % Begin Save placement data ... (date=06/04 10:01:26, mem=937.0M)
[06/04 10:01:26    211s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/04 10:01:26    211s] Save Adaptive View Pruning View Names to Binary file
[06/04 10:01:26    211s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1165.1M) ***
[06/04 10:01:26    211s] % End Save placement data ... (date=06/04 10:01:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=937.1M, current mem=937.1M)
[06/04 10:01:26    211s] % Begin Save routing data ... (date=06/04 10:01:26, mem=937.1M)
[06/04 10:01:26    211s] Saving route file ...
[06/04 10:01:26    211s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1162.1M) ***
[06/04 10:01:26    211s] % End Save routing data ... (date=06/04 10:01:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=937.3M, current mem=937.3M)
[06/04 10:01:26    211s] Saving property file ../restore/powerplan_stripe.globals.dat.tmp/CONV.prop
[06/04 10:01:26    211s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1165.1M) ***
[06/04 10:01:26    211s] % Begin Save power constraints data ... (date=06/04 10:01:26, mem=937.3M)
[06/04 10:01:26    211s] % End Save power constraints data ... (date=06/04 10:01:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=937.3M, current mem=937.3M)
[06/04 10:01:28    213s] Generated self-contained design powerplan_stripe.globals.dat.tmp
[06/04 10:01:28    213s] #% End save design ... (date=06/04 10:01:28, total cpu=0:00:02.2, real=0:00:02.0, peak res=967.5M, current mem=936.3M)
[06/04 10:01:28    213s] *** Message Summary: 0 warning(s), 0 error(s)
[06/04 10:01:28    213s] 
[06/04 10:01:30    213s] <CMD> zoomBox -99.27600 -118.29600 610.78900 492.16300
[06/04 10:01:30    213s] <CMD> zoomBox -130.95100 -180.77500 704.42000 537.41200
[06/04 10:01:30    213s] <CMD> zoomBox -51.25100 -67.24200 552.30400 451.64800
[06/04 10:01:30    213s] <CMD> zoomBox -28.36700 -26.62800 484.65600 414.42900
[06/04 10:01:36    214s] <CMD> uiSetTool obstruct
[06/04 10:01:40    214s] <CMD> uiSetTool obstruct
[06/04 10:01:40    214s] <CMD> zoomBox -67.22900 -173.04300 642.83800 437.41700
[06/04 10:01:41    214s] <CMD> zoomBox -19.28100 29.02900 416.79000 403.92900
[06/04 10:01:41    214s] <CMD> zoomBox -7.83400 77.26900 362.82600 395.93400
[06/04 10:01:41    214s] <CMD> zoomBox 1.89500 118.27300 316.95700 389.13900
[06/04 10:01:44    215s] <CMD> zoomBox -25.60100 99.84600 487.42600 540.90700
[06/04 10:01:45    215s] <CMD> zoomBox -14.91300 106.04500 421.16000 480.94700
[06/04 10:01:45    215s] <CMD> zoomBox -5.82900 111.31400 364.83400 429.98100
[06/04 10:01:45    215s] <CMD> zoomBox 1.89300 115.79200 316.95700 386.66000
[06/04 10:01:45    215s] <CMD> zoomBox 8.45600 119.59900 276.26100 349.83700
[06/04 10:01:46    215s] <CMD> zoomBox 14.03500 122.83400 241.67000 318.53700
[06/04 10:01:46    215s] <CMD> zoomBox 14.03500 64.12400 241.67000 259.82700
[06/04 10:01:47    215s] <CMD> zoomBox 14.03500 -14.15600 241.67000 181.54700
[06/04 10:01:48    216s] <CMD> createPlaceBlockage -box 47.54800 46.86300 62.28200 356.32000 -type hard
[06/04 10:01:49    216s] <CMD> zoomBox 127.85500 -14.15600 355.49000 181.54700
[06/04 10:01:49    216s] <CMD> zoomBox 173.38300 -14.15600 401.01800 181.54700
[06/04 10:01:49    216s] <CMD> zoomBox 241.67500 -14.15600 469.31000 181.54700
[06/04 10:01:51    216s] <CMD> zoomBox 241.67500 64.12400 469.31000 259.82700
[06/04 10:01:52    216s] <CMD> zoomBox 241.67500 122.83400 469.31000 318.53700
[06/04 10:01:52    216s] <CMD> zoomBox 241.67500 142.40400 469.31000 338.10700
[06/04 10:01:52    216s] <CMD> zoomBox 241.67500 161.97400 469.31000 357.67700
[06/04 10:01:53    216s] <CMD> zoomBox 241.67500 201.11400 469.31000 396.81700
[06/04 10:01:53    216s] <CMD> zoomBox 241.67500 220.68400 469.31000 416.38700
[06/04 10:01:54    216s] <CMD> createPlaceBlockage -box 342.84600 43.38500 368.13900 356.31700 -type hard
[06/04 10:02:07    218s] <CMD> setSrouteMode -viaConnectToShape { ring stripe }
[06/04 10:02:07    218s] <CMD> sroute -connect { corePin } -layerChangeRange { ME1(1) ME6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 0 -crossoverViaLayerRange { ME1(1) ME5(5) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { ME1(1) ME6(6) }
[06/04 10:02:07    218s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[06/04 10:02:07    218s] *** Begin SPECIAL ROUTE on Wed Jun  4 10:02:07 2025 ***
[06/04 10:02:07    218s] SPECIAL ROUTE ran on directory: /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/innovus
[06/04 10:02:07    218s] SPECIAL ROUTE ran on machine: eda (Linux 3.10.0-1160.119.1.el7.x86_64 x86_64 3.69Ghz)
[06/04 10:02:07    218s] 
[06/04 10:02:07    218s] Begin option processing ...
[06/04 10:02:07    218s] srouteConnectPowerBump set to false
[06/04 10:02:07    218s] routeSelectNet set to "VDD VSS"
[06/04 10:02:07    218s] routeSpecial set to true
[06/04 10:02:07    218s] srouteBottomLayerLimit set to 1
[06/04 10:02:07    218s] srouteBottomTargetLayerLimit set to 1
[06/04 10:02:07    218s] srouteConnectBlockPin set to false
[06/04 10:02:07    218s] srouteConnectConverterPin set to false
[06/04 10:02:07    218s] srouteConnectPadPin set to false
[06/04 10:02:07    218s] srouteConnectStripe set to false
[06/04 10:02:07    218s] srouteCrossoverViaBottomLayer set to 1
[06/04 10:02:07    218s] srouteCrossoverViaTopLayer set to 5
[06/04 10:02:07    218s] srouteFollowCorePinEnd set to 3
[06/04 10:02:07    218s] srouteFollowPadPin set to false
[06/04 10:02:07    218s] srouteNoViaOnWireShape set to "padring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[06/04 10:02:07    218s] sroutePadPinAllPorts set to true
[06/04 10:02:07    218s] sroutePreserveExistingRoutes set to true
[06/04 10:02:07    218s] srouteRoutePowerBarPortOnBothDir set to true
[06/04 10:02:07    218s] srouteStopBlockPin set to "nearestTarget"
[06/04 10:02:07    218s] srouteStraightConnections set to "straightWithChanges"
[06/04 10:02:07    218s] srouteTopLayerLimit set to 6
[06/04 10:02:07    218s] srouteTopTargetLayerLimit set to 6
[06/04 10:02:07    218s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2310.00 megs.
[06/04 10:02:07    218s] 
[06/04 10:02:07    218s] Reading DB technology information...
[06/04 10:02:07    218s] Finished reading DB technology information.
[06/04 10:02:07    218s] Reading floorplan and netlist information...
[06/04 10:02:07    218s] Finished reading floorplan and netlist information.
[06/04 10:02:07    218s] Read in 12 layers, 6 routing layers, 1 overlap layer
[06/04 10:02:07    218s] Read in 126 macros, 32 used
[06/04 10:02:07    218s] Read in 31 components
[06/04 10:02:07    218s]   31 core components: 31 unplaced, 0 placed, 0 fixed
[06/04 10:02:07    218s] Read in 105 logical pins
[06/04 10:02:07    218s] Read in 1 blockages
[06/04 10:02:07    218s] Read in 105 nets
[06/04 10:02:07    218s] Read in 2 special nets, 2 routed
[06/04 10:02:07    218s] Read in 62 terminals
[06/04 10:02:07    218s] 2 nets selected.
[06/04 10:02:07    218s] 
[06/04 10:02:07    218s] Begin power routing ...
[06/04 10:02:07    218s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (197.22, 247.50) (200.22, 247.75).
[06/04 10:02:07    218s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (218.22, 247.50) (221.22, 247.75).
[06/04 10:02:07    218s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (239.22, 247.50) (242.22, 247.75).
[06/04 10:02:07    218s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (260.22, 247.50) (263.22, 247.75).
[06/04 10:02:07    218s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (281.22, 247.50) (284.22, 247.75).
[06/04 10:02:07    218s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (302.22, 247.50) (305.22, 247.75).
[06/04 10:02:07    218s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (323.22, 247.50) (326.22, 247.75).
[06/04 10:02:07    218s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (71.22, 247.50) (74.22, 247.75).
[06/04 10:02:07    218s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (92.22, 247.50) (95.22, 247.75).
[06/04 10:02:07    218s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (113.22, 247.50) (116.22, 247.75).
[06/04 10:02:07    218s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (134.22, 247.50) (137.22, 247.75).
[06/04 10:02:07    218s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (155.22, 247.50) (158.22, 247.75).
[06/04 10:02:07    218s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (176.22, 247.50) (179.22, 247.75).
[06/04 10:02:07    218s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer ME4 at (197.22, 327.93) (200.22, 327.94).
[06/04 10:02:07    218s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer ME4 at (218.22, 327.93) (221.22, 327.94).
[06/04 10:02:07    218s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer ME4 at (239.22, 327.93) (242.22, 327.94).
[06/04 10:02:07    218s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer ME4 at (260.22, 327.93) (263.22, 327.94).
[06/04 10:02:07    218s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer ME4 at (281.22, 327.93) (284.22, 327.94).
[06/04 10:02:07    218s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer ME4 at (302.22, 327.93) (305.22, 327.94).
[06/04 10:02:07    218s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer ME4 at (323.22, 327.93) (326.22, 327.94).
[06/04 10:02:07    218s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[06/04 10:02:07    218s] To increase the message display limit, refer to the product command reference manual.
[06/04 10:02:07    218s] CPU time for FollowPin 0 seconds
[06/04 10:02:07    218s] CPU time for FollowPin 0 seconds
[06/04 10:02:07    218s]   Number of Core ports routed: 136
[06/04 10:02:07    218s]   Number of Followpin connections: 68
[06/04 10:02:07    218s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2312.00 megs.
[06/04 10:02:07    218s] 
[06/04 10:02:07    218s] 
[06/04 10:02:07    218s] 
[06/04 10:02:07    218s]  Begin updating DB with routing results ...
[06/04 10:02:07    218s]  Updating DB with 0 via definition ...
[06/04 10:02:07    218s] sroute created 204 wires.
[06/04 10:02:07    218s] ViaGen created 3450 vias, deleted 150 vias to avoid violation.
[06/04 10:02:07    218s] +--------+----------------+----------------+
[06/04 10:02:07    218s] |  Layer |     Created    |     Deleted    |
[06/04 10:02:07    218s] +--------+----------------+----------------+
[06/04 10:02:07    218s] |   ME1  |       204      |       NA       |
[06/04 10:02:07    218s] |   via  |      1020      |        0       |
[06/04 10:02:07    218s] |  via2  |      1020      |        0       |
[06/04 10:02:07    218s] |  via3  |       705      |       75       |
[06/04 10:02:07    218s] |  via4  |       705      |       75       |
[06/04 10:02:07    218s] +--------+----------------+----------------+
[06/04 10:02:12    218s] <CMD> verifyConnectivity -net {VDD VSS} -type special -noAntenna -error 1000 -warning 50
[06/04 10:02:12    218s] VERIFY_CONNECTIVITY use new engine.
[06/04 10:02:12    218s] 
[06/04 10:02:12    218s] ******** Start: VERIFY CONNECTIVITY ********
[06/04 10:02:12    218s] Start Time: Wed Jun  4 10:02:12 2025
[06/04 10:02:12    218s] 
[06/04 10:02:12    218s] Design Name: CONV
[06/04 10:02:12    218s] Database Units: 1000
[06/04 10:02:12    218s] Design Boundary: (0.0000, 0.0000) (413.5400, 400.9600)
[06/04 10:02:12    218s] Error Limit = 1000; Warning Limit = 50
[06/04 10:02:12    218s] Check specified nets
[06/04 10:02:12    218s] *** Checking Net VDD
[06/04 10:02:12    218s] *** Checking Net VSS
[06/04 10:02:12    218s] 
[06/04 10:02:12    218s] Begin Summary 
[06/04 10:02:12    218s]   Found no problems or warnings.
[06/04 10:02:12    218s] End Summary
[06/04 10:02:12    218s] 
[06/04 10:02:12    218s] End Time: Wed Jun  4 10:02:12 2025
[06/04 10:02:12    218s] Time Elapsed: 0:00:00.0
[06/04 10:02:12    218s] 
[06/04 10:02:12    218s] ******** End: VERIFY CONNECTIVITY ********
[06/04 10:02:12    218s]   Verification Complete : 0 Viols.  0 Wrngs.
[06/04 10:02:12    218s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[06/04 10:02:12    218s] 
[06/04 10:02:14    219s] <CMD> fit
[06/04 10:02:26    220s] <CMD> saveDesign ../restore/powerplan_finish.globals
[06/04 10:02:26    220s] #% Begin save design ... (date=06/04 10:02:26, mem=941.1M)
[06/04 10:02:26    220s] % Begin Save ccopt configuration ... (date=06/04 10:02:26, mem=941.1M)
[06/04 10:02:26    220s] % End Save ccopt configuration ... (date=06/04 10:02:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=941.3M, current mem=941.3M)
[06/04 10:02:26    220s] % Begin Save netlist data ... (date=06/04 10:02:26, mem=941.3M)
[06/04 10:02:26    220s] Writing Binary DB to ../restore/powerplan_finish.globals.dat.tmp/CONV.v.bin in single-threaded mode...
[06/04 10:02:26    220s] % End Save netlist data ... (date=06/04 10:02:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=941.3M, current mem=941.3M)
[06/04 10:02:26    220s] Saving symbol-table file ...
[06/04 10:02:26    220s] Saving congestion map file ../restore/powerplan_finish.globals.dat.tmp/CONV.route.congmap.gz ...
[06/04 10:02:26    220s] % Begin Save AAE data ... (date=06/04 10:02:26, mem=941.3M)
[06/04 10:02:26    220s] Saving AAE Data ...
[06/04 10:02:26    220s] % End Save AAE data ... (date=06/04 10:02:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=941.3M, current mem=941.3M)
[06/04 10:02:26    220s] Saving preference file ../restore/powerplan_finish.globals.dat.tmp/gui.pref.tcl ...
[06/04 10:02:26    220s] Saving mode setting ...
[06/04 10:02:26    220s] Saving global file ...
[06/04 10:02:26    220s] % Begin Save floorplan data ... (date=06/04 10:02:26, mem=941.8M)
[06/04 10:02:26    220s] Saving floorplan file ...
[06/04 10:02:26    220s] % End Save floorplan data ... (date=06/04 10:02:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=941.8M, current mem=941.8M)
[06/04 10:02:26    220s] Saving PG file ../restore/powerplan_finish.globals.dat.tmp/CONV.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Jun  4 10:02:26 2025)
[06/04 10:02:26    220s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1180.5M) ***
[06/04 10:02:26    220s] Saving Drc markers ...
[06/04 10:02:26    220s] ... No Drc file written since there is no markers found.
[06/04 10:02:26    220s] % Begin Save placement data ... (date=06/04 10:02:26, mem=941.8M)
[06/04 10:02:26    220s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/04 10:02:26    220s] Save Adaptive View Pruning View Names to Binary file
[06/04 10:02:26    220s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1183.5M) ***
[06/04 10:02:26    220s] % End Save placement data ... (date=06/04 10:02:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=941.8M, current mem=941.8M)
[06/04 10:02:26    220s] % Begin Save routing data ... (date=06/04 10:02:26, mem=941.8M)
[06/04 10:02:26    220s] Saving route file ...
[06/04 10:02:26    220s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1180.5M) ***
[06/04 10:02:26    220s] % End Save routing data ... (date=06/04 10:02:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=941.8M, current mem=941.8M)
[06/04 10:02:26    220s] Saving property file ../restore/powerplan_finish.globals.dat.tmp/CONV.prop
[06/04 10:02:26    220s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1183.5M) ***
[06/04 10:02:26    220s] % Begin Save power constraints data ... (date=06/04 10:02:26, mem=941.8M)
[06/04 10:02:26    220s] % End Save power constraints data ... (date=06/04 10:02:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=941.8M, current mem=941.8M)
[06/04 10:02:28    222s] Generated self-contained design powerplan_finish.globals.dat.tmp
[06/04 10:02:29    222s] #% End save design ... (date=06/04 10:02:28, total cpu=0:00:02.2, real=0:00:03.0, peak res=972.3M, current mem=940.9M)
[06/04 10:02:29    222s] *** Message Summary: 0 warning(s), 0 error(s)
[06/04 10:02:29    222s] 
[06/04 10:04:05    231s] <CMD> zoomBox -9.20700 80.79200 361.45200 399.45600
[06/04 10:04:05    231s] <CMD> zoomBox 6.62200 120.17400 321.68300 391.03900
[06/04 10:04:05    231s] <CMD> zoomBox 26.85400 182.46700 254.48600 378.16700
[06/04 10:04:05    231s] <CMD> zoomBox 44.23300 261.50200 163.05900 363.65900
[06/04 10:04:06    231s] <CMD> zoomBox 51.26500 294.49600 124.24000 357.23400
[06/04 10:04:06    231s] <CMD> zoomBox 49.60200 285.66000 135.45500 359.47000
[06/04 10:04:07    231s] <CMD> zoomBox 47.64500 275.26500 148.64900 362.10000
[06/04 10:04:07    231s] <CMD> zoomBox 48.10800 285.74400 133.96100 359.55400
[06/04 10:04:08    231s] <CMD> zoomBox 48.83500 302.22100 110.86500 355.55000
[06/04 10:04:09    232s] <CMD> uiSetTool obstruct
[06/04 10:04:13    232s] <CMD> zoomBox 44.82000 293.84300 117.79800 356.58400
[06/04 10:04:15    232s] <CMD> zoomBox 44.82000 287.56900 117.79800 350.31000
[06/04 10:04:15    232s] <CMD> zoomBox 44.82000 300.11700 117.79800 362.85800
[06/04 10:04:16    232s] <CMD> zoomBox 59.41600 300.11700 132.39400 362.85800
[06/04 10:04:18    233s] <CMD> zoomBox 65.40700 313.02600 118.13400 358.35700
[06/04 10:04:19    233s] <CMD> zoomBox 69.53200 322.73900 107.62800 355.49100
[06/04 10:04:20    233s] <CMD> zoomBox 68.22500 318.07900 113.04400 356.61100
[06/04 10:04:20    233s] <CMD> zoomBox 66.68600 312.59700 119.41500 357.92900
[06/04 10:04:21    233s] <CMD> zoomBox 61.41300 312.59700 114.14200 357.92900
[06/04 10:04:22    233s] <CMD> zoomBox 56.14000 312.59700 108.86900 357.92900
[06/04 10:04:22    233s] <CMD> zoomBox 45.59400 312.59700 98.32300 357.92900
[06/04 10:04:22    233s] <CMD> zoomBox 40.32100 312.59700 93.05000 357.92900
[06/04 10:04:24    233s] <CMD> zoomBox 61.41300 312.59700 114.14200 357.92900
[06/04 10:04:25    233s] <CMD> zoomBox 77.23200 312.59700 129.96100 357.92900
[06/04 10:04:25    233s] <CMD> zoomBox 114.14300 312.59700 166.87200 357.92900
[06/04 10:04:25    233s] <CMD> zoomBox 129.96200 312.59700 182.69100 357.92900
[06/04 10:04:26    233s] <CMD> zoomBox 161.60000 312.59700 214.32900 357.92900
[06/04 10:04:26    233s] <CMD> zoomBox 182.69200 312.59700 235.42100 357.92900
[06/04 10:04:27    233s] <CMD> zoomBox 187.96500 312.59700 240.69400 357.92900
[06/04 10:04:27    234s] <CMD> zoomBox 209.05700 312.59700 261.78600 357.92900
[06/04 10:04:27    234s] <CMD> zoomBox 230.14900 312.59700 282.87800 357.92900
[06/04 10:04:28    234s] <CMD> zoomBox 251.24100 312.59700 303.97000 357.92900
[06/04 10:04:28    234s] <CMD> zoomBox 277.60600 312.59700 330.33500 357.92900
[06/04 10:04:29    234s] <CMD> zoomBox 298.69800 312.59700 351.42700 357.92900
[06/04 10:04:29    234s] <CMD> zoomBox 319.79000 312.59700 372.51900 357.92900
[06/04 10:04:32    234s] <CMD> createPlaceBlockage -box 49.40200 342.55000 366.51400 352.94900 -type hard
[06/04 10:04:33    234s] <CMD> fit
[06/04 10:04:33    234s] <CMD> zoomBox -67.59600 -36.26900 535.95900 482.62100
[06/04 10:04:34    234s] <CMD> zoomBox -22.95900 -0.36600 347.70100 318.29900
[06/04 10:04:34    235s] <CMD> zoomBox 21.71500 28.27100 186.18000 169.66500
[06/04 10:04:35    235s] <CMD> zoomBox 39.63000 41.48500 112.60600 104.22400
[06/04 10:04:35    235s] <CMD> zoomBox 44.90800 45.86400 89.72600 84.39500
[06/04 10:04:39    235s] <CMD> zoomBox 53.87200 45.86400 98.69000 84.39500
[06/04 10:04:39    235s] <CMD> zoomBox 58.35400 45.86400 103.17200 84.39500
[06/04 10:04:39    235s] <CMD> zoomBox 76.28200 45.86400 121.10000 84.39500
[06/04 10:04:40    235s] <CMD> zoomBox 85.24600 45.86400 130.06400 84.39500
[06/04 10:04:40    235s] <CMD> zoomBox 103.17400 45.86400 147.99200 84.39500
[06/04 10:04:40    235s] <CMD> zoomBox 112.13800 45.86400 156.95600 84.39500
[06/04 10:04:41    235s] <CMD> zoomBox 134.54800 45.86400 179.36600 84.39500
[06/04 10:04:41    236s] <CMD> zoomBox 152.47600 45.86400 197.29400 84.39500
[06/04 10:04:42    236s] <CMD> zoomBox 170.40400 45.86400 215.22200 84.39500
[06/04 10:04:42    236s] <CMD> zoomBox 188.33200 45.86400 233.15000 84.39500
[06/04 10:04:42    236s] <CMD> zoomBox 201.77800 45.86400 246.59600 84.39500
[06/04 10:04:43    236s] <CMD> zoomBox 215.22400 45.86400 260.04200 84.39500
[06/04 10:04:43    236s] <CMD> zoomBox 228.67000 45.86400 273.48800 84.39500
[06/04 10:04:44    236s] <CMD> zoomBox 237.63400 45.86400 282.45200 84.39500
[06/04 10:04:44    236s] <CMD> zoomBox 242.11600 45.86400 286.93400 84.39500
[06/04 10:04:44    236s] <CMD> zoomBox 255.56200 45.86400 300.38000 84.39500
[06/04 10:04:45    236s] <CMD> zoomBox 260.04400 45.86400 304.86200 84.39500
[06/04 10:04:45    236s] <CMD> zoomBox 264.52600 45.86400 309.34400 84.39500
[06/04 10:04:45    236s] <CMD> zoomBox 269.00800 45.86400 313.82600 84.39500
[06/04 10:04:46    236s] <CMD> zoomBox 277.97200 45.86400 322.79000 84.39500
[06/04 10:04:46    236s] <CMD> zoomBox 286.93600 45.86400 331.75400 84.39500
[06/04 10:04:46    236s] <CMD> zoomBox 291.41800 45.86400 336.23600 84.39500
[06/04 10:04:47    236s] <CMD> zoomBox 295.90000 45.86400 340.71800 84.39500
[06/04 10:04:47    236s] <CMD> zoomBox 309.34600 45.86400 354.16400 84.39500
[06/04 10:04:48    236s] <CMD> zoomBox 318.31000 45.86400 363.12800 84.39500
[06/04 10:04:50    237s] <CMD> createPlaceBlockage -box 49.20300 48.47800 357.27700 57.25500 -type hard
[06/04 10:04:52    237s] <CMD> zoomBox 314.55300 43.13900 367.28000 88.47000
[06/04 10:04:52    237s] <CMD> fit
[06/04 10:05:11    239s] <CMD> createBasicPathGroups -expanded
[06/04 10:05:11    239s] Created reg2reg path group
[06/04 10:05:11    239s] Effort level <high> specified for reg2reg path_group
[06/04 10:05:11    239s] Created reg2cgate path group
[06/04 10:05:11    239s] Effort level <high> specified for reg2cgate path_group
[06/04 10:05:11    239s] <CMD> place_opt_design
[06/04 10:05:11    239s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[06/04 10:05:11    239s] *** Starting GigaPlace ***
[06/04 10:05:11    239s] **INFO: User settings:
[06/04 10:05:11    239s] setDesignMode -process           180
[06/04 10:05:11    239s] setExtractRCMode -coupling_c_th  3
[06/04 10:05:11    239s] setExtractRCMode -engine         preRoute
[06/04 10:05:11    239s] setExtractRCMode -relative_c_th  0.03
[06/04 10:05:11    239s] setExtractRCMode -total_c_th     5
[06/04 10:05:11    239s] setDelayCalMode -engine          aae
[06/04 10:05:11    239s] setAnalysisMode -analysisType    bcwc
[06/04 10:05:11    239s] 
[06/04 10:05:11    239s] #optDebug: fT-E <X 2 3 1 0>
[06/04 10:05:11    239s] OPERPROF: Starting DPlace-Init at level 1, MEM:1200.7M
[06/04 10:05:11    239s] #spOpts: N=180 
[06/04 10:05:11    239s] # Building CONV llgBox search-tree.
[06/04 10:05:11    239s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1200.7M
[06/04 10:05:11    239s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1200.7M
[06/04 10:05:11    239s] Core basic site is Core8T
[06/04 10:05:11    239s] Use non-trimmed site array because memory saving is not enough.
[06/04 10:05:11    239s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:05:11    239s] SiteArray: use 208,896 bytes
[06/04 10:05:11    239s] SiteArray: current memory after site array memory allocation 1208.9M
[06/04 10:05:11    239s] SiteArray: FP blocked sites are writable
[06/04 10:05:11    239s] Estimated cell power/ground rail width = 0.560 um
[06/04 10:05:11    239s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:05:11    239s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1208.9M
[06/04 10:05:11    239s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1208.9M
[06/04 10:05:11    239s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1208.9M
[06/04 10:05:11    239s] OPERPROF:     Starting CMU at level 3, MEM:1208.9M
[06/04 10:05:11    239s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1208.9M
[06/04 10:05:11    239s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.009, MEM:1208.9M
[06/04 10:05:11    239s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1208.9MB).
[06/04 10:05:11    239s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.015, MEM:1208.9M
[06/04 10:05:11    239s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1208.9M
[06/04 10:05:11    239s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1208.9M
[06/04 10:05:11    239s] All LLGs are deleted
[06/04 10:05:11    239s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1208.9M
[06/04 10:05:11    239s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1208.9M
[06/04 10:05:11    239s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 10:05:11    239s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 155, percentage of missing scan cell = 0.00% (0 / 155)
[06/04 10:05:11    239s] no activity file in design. spp won't run.
[06/04 10:05:11    239s] 
[06/04 10:05:11    239s] pdi colorize_geometry "" ""
[06/04 10:05:11    239s] 
[06/04 10:05:11    239s] ### Time Record (colorize_geometry) is installed.
[06/04 10:05:11    239s] #Start colorize_geometry on Wed Jun  4 10:05:11 2025
[06/04 10:05:11    239s] #
[06/04 10:05:11    239s] ### Time Record (Pre Callback) is installed.
[06/04 10:05:11    239s] ### Time Record (Pre Callback) is uninstalled.
[06/04 10:05:11    239s] ### Time Record (DB Import) is installed.
[06/04 10:05:11    239s] #create default rule from bind_ndr_rule rule=0x7f3d2fa6a690 0x7f3d2e9e6018
[06/04 10:05:11    239s] ### import design signature (6): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=388495499 placement=984943660 pin_access=1
[06/04 10:05:11    239s] ### Time Record (DB Import) is uninstalled.
[06/04 10:05:11    239s] ### Time Record (DB Export) is installed.
[06/04 10:05:11    239s] ### export design design signature (7): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=388495499 placement=984943660 pin_access=1
[06/04 10:05:11    239s] ### Time Record (DB Export) is uninstalled.
[06/04 10:05:11    239s] ### Time Record (Post Callback) is installed.
[06/04 10:05:11    239s] ### Time Record (Post Callback) is uninstalled.
[06/04 10:05:11    239s] #
[06/04 10:05:11    239s] #colorize_geometry statistics:
[06/04 10:05:11    239s] #Cpu time = 00:00:00
[06/04 10:05:11    239s] #Elapsed time = 00:00:00
[06/04 10:05:11    239s] #Increased memory = -65.77 (MB)
[06/04 10:05:11    239s] #Total memory = 910.79 (MB)
[06/04 10:05:11    239s] #Peak memory = 980.76 (MB)
[06/04 10:05:11    239s] #Number of warnings = 0
[06/04 10:05:11    239s] #Total number of warnings = 0
[06/04 10:05:11    239s] #Number of fails = 0
[06/04 10:05:11    239s] #Total number of fails = 0
[06/04 10:05:11    239s] #Complete colorize_geometry on Wed Jun  4 10:05:11 2025
[06/04 10:05:11    239s] #
[06/04 10:05:11    239s] ### Time Record (colorize_geometry) is uninstalled.
[06/04 10:05:11    239s] ### 
[06/04 10:05:11    239s] ###   Scalability Statistics
[06/04 10:05:11    239s] ### 
[06/04 10:05:11    239s] ### ------------------------+----------------+----------------+----------------+
[06/04 10:05:11    239s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[06/04 10:05:11    239s] ### ------------------------+----------------+----------------+----------------+
[06/04 10:05:11    239s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[06/04 10:05:11    239s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[06/04 10:05:11    239s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[06/04 10:05:11    239s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[06/04 10:05:11    239s] ###   Entire Command        |        00:00:00|        00:00:00|             1.2|
[06/04 10:05:11    239s] ### ------------------------+----------------+----------------+----------------+
[06/04 10:05:11    239s] ### 
[06/04 10:05:11    239s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:05:11    239s] ### Creating LA Mngr. totSessionCpu=0:03:59 mem=1145.9M
[06/04 10:05:11    239s] ### Creating LA Mngr, finished. totSessionCpu=0:03:59 mem=1145.9M
[06/04 10:05:11    239s] *** Start deleteBufferTree ***
[06/04 10:05:12    239s] Info: Detect buffers to remove automatically.
[06/04 10:05:12    239s] Analyzing netlist ...
[06/04 10:05:12    239s] Updating netlist
[06/04 10:05:12    239s] 
[06/04 10:05:12    239s] AAE DB initialization (MEM=1188.92 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/04 10:05:12    239s] Start AAE Lib Loading. (MEM=1188.92)
[06/04 10:05:12    239s] End AAE Lib Loading. (MEM=1208 CPU=0:00:00.0 Real=0:00:00.0)
[06/04 10:05:12    239s] *summary: 2 instances (buffers/inverters) removed
[06/04 10:05:12    239s] *** Finish deleteBufferTree (0:00:00.3) ***
[06/04 10:05:12    239s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1208.0M
[06/04 10:05:12    239s] Deleted 0 physical inst  (cell - / prefix -).
[06/04 10:05:12    239s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1208.0M
[06/04 10:05:12    239s] INFO: #ExclusiveGroups=0
[06/04 10:05:12    239s] INFO: There are no Exclusive Groups.
[06/04 10:05:12    239s] No user-set net weight.
[06/04 10:05:12    239s] Net fanout histogram:
[06/04 10:05:12    239s] 2		: 1758 (74.6%) nets
[06/04 10:05:12    239s] 3		: 371 (15.7%) nets
[06/04 10:05:12    239s] 4     -	14	: 170 (7.2%) nets
[06/04 10:05:12    239s] 15    -	39	: 54 (2.3%) nets
[06/04 10:05:12    239s] 40    -	79	: 3 (0.1%) nets
[06/04 10:05:12    239s] 80    -	159	: 0 (0.0%) nets
[06/04 10:05:12    239s] 160   -	319	: 0 (0.0%) nets
[06/04 10:05:12    239s] 320   -	639	: 0 (0.0%) nets
[06/04 10:05:12    239s] 640   -	1279	: 0 (0.0%) nets
[06/04 10:05:12    239s] 1280  -	2559	: 0 (0.0%) nets
[06/04 10:05:12    239s] 2560  -	5119	: 0 (0.0%) nets
[06/04 10:05:12    239s] 5120+		: 0 (0.0%) nets
[06/04 10:05:12    239s] no activity file in design. spp won't run.
[06/04 10:05:12    239s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[06/04 10:05:12    239s] Scan chains were not defined.
[06/04 10:05:12    239s] #spOpts: N=180 minPadR=1.1 
[06/04 10:05:12    239s] #std cell=2089 (0 fixed + 2089 movable) #buf cell=0 #inv cell=89 #block=0 (0 floating + 0 preplaced)
[06/04 10:05:12    239s] #ioInst=0 #net=2356 #term=6892 #term/net=2.93, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=105
[06/04 10:05:12    239s] stdCell: 2089 single + 0 double + 0 multi
[06/04 10:05:12    239s] Total standard cell length = 10.4681 (mm), area = 0.0469 (mm^2)
[06/04 10:05:12    239s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1208.0M
[06/04 10:05:12    239s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1208.0M
[06/04 10:05:12    239s] Core basic site is Core8T
[06/04 10:05:12    239s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:05:12    239s] SiteArray: use 208,896 bytes
[06/04 10:05:12    239s] SiteArray: current memory after site array memory allocation 1224.0M
[06/04 10:05:12    239s] SiteArray: FP blocked sites are writable
[06/04 10:05:12    239s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:05:12    239s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1224.0M
[06/04 10:05:12    239s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1224.0M
[06/04 10:05:12    239s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1224.0M
[06/04 10:05:12    239s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1224.0M
[06/04 10:05:12    239s] OPERPROF: Starting pre-place ADS at level 1, MEM:1224.0M
[06/04 10:05:12    239s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1224.0M
[06/04 10:05:12    239s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1224.0M
[06/04 10:05:12    239s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1224.0M
[06/04 10:05:12    239s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1224.0M
[06/04 10:05:12    239s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1224.0M
[06/04 10:05:12    239s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:1224.0M
[06/04 10:05:12    239s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1224.0M
[06/04 10:05:12    239s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1224.0M
[06/04 10:05:12    239s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1224.0M
[06/04 10:05:12    239s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1224.0M
[06/04 10:05:12    239s] ADSU 0.593 -> 0.694. GS 35.840
[06/04 10:05:12    239s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.003, MEM:1224.0M
[06/04 10:05:12    239s] Average module density = 0.694.
[06/04 10:05:12    239s] Density for the design = 0.694.
[06/04 10:05:12    239s]        = stdcell_area 18693 sites (46897 um^2) / alloc_area 26946 sites (67603 um^2).
[06/04 10:05:12    239s] Pin Density = 0.1840.
[06/04 10:05:12    239s]             = total # of pins 6892 / total area 37453.
[06/04 10:05:12    239s] OPERPROF: Starting spMPad at level 1, MEM:1224.0M
[06/04 10:05:12    239s] OPERPROF:   Starting spContextMPad at level 2, MEM:1224.0M
[06/04 10:05:12    239s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1224.0M
[06/04 10:05:12    239s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1224.0M
[06/04 10:05:12    239s] Initial padding reaches pin density 0.500 for top
[06/04 10:05:12    239s] InitPadU 0.694 -> 0.822 for top
[06/04 10:05:12    239s] Identified 1 spare or floating instance, with no clusters.
[06/04 10:05:12    239s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1224.0M
[06/04 10:05:12    239s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1224.0M
[06/04 10:05:12    239s] === lastAutoLevel = 7 
[06/04 10:05:12    239s] OPERPROF: Starting spInitNetWt at level 1, MEM:1224.0M
[06/04 10:05:12    239s] 0 delay mode for cte enabled initNetWt.
[06/04 10:05:12    239s] no activity file in design. spp won't run.
[06/04 10:05:12    239s] [spp] 0
[06/04 10:05:12    239s] [adp] 0:1:1:3
[06/04 10:05:12    239s] 0 delay mode for cte disabled initNetWt.
[06/04 10:05:12    239s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.100, REAL:0.104, MEM:1230.5M
[06/04 10:05:12    239s] Clock gating cells determined by native netlist tracing.
[06/04 10:05:12    239s] no activity file in design. spp won't run.
[06/04 10:05:12    239s] no activity file in design. spp won't run.
[06/04 10:05:12    239s] Init WL Bound For Global Placement... 
[06/04 10:05:12    239s] OPERPROF: Starting npMain at level 1, MEM:1230.5M
[06/04 10:05:13    239s] OPERPROF:   Starting npPlace at level 2, MEM:1230.5M
[06/04 10:05:13    239s] Iteration  1: Total net bbox = 2.494e-10 (7.10e-11 1.78e-10)
[06/04 10:05:13    239s]               Est.  stn bbox = 2.581e-10 (7.31e-11 1.85e-10)
[06/04 10:05:13    239s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1214.5M
[06/04 10:05:13    239s] Iteration  2: Total net bbox = 2.494e-10 (7.10e-11 1.78e-10)
[06/04 10:05:13    239s]               Est.  stn bbox = 2.581e-10 (7.31e-11 1.85e-10)
[06/04 10:05:13    239s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1214.5M
[06/04 10:05:13    239s] OPERPROF:     Starting InitSKP at level 3, MEM:1216.3M
[06/04 10:05:13    240s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
[06/04 10:05:13    240s] OPERPROF:     Finished InitSKP at level 3, CPU:0.340, REAL:0.335, MEM:1267.0M
[06/04 10:05:13    240s] 
[06/04 10:05:13    240s] Active views After View pruning: 
[06/04 10:05:13    240s] AV_func_max
[06/04 10:05:13    240s] exp_mt_sequential is set from setPlaceMode option to 1
[06/04 10:05:13    240s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[06/04 10:05:13    240s] place_exp_mt_interval set to default 32
[06/04 10:05:13    240s] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/04 10:05:13    240s] Iteration  3: Total net bbox = 1.547e+02 (8.57e+01 6.89e+01)
[06/04 10:05:13    240s]               Est.  stn bbox = 1.815e+02 (9.98e+01 8.16e+01)
[06/04 10:05:13    240s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1234.7M
[06/04 10:05:14    240s] Iteration  4: Total net bbox = 2.492e+04 (9.32e+03 1.56e+04)
[06/04 10:05:14    240s]               Est.  stn bbox = 2.994e+04 (1.10e+04 1.90e+04)
[06/04 10:05:14    240s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1239.5M
[06/04 10:05:14    240s] Iteration  5: Total net bbox = 2.492e+04 (9.32e+03 1.56e+04)
[06/04 10:05:14    240s]               Est.  stn bbox = 2.994e+04 (1.10e+04 1.90e+04)
[06/04 10:05:14    240s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1239.5M
[06/04 10:05:14    240s] OPERPROF:   Finished npPlace at level 2, CPU:1.020, REAL:0.948, MEM:1239.5M
[06/04 10:05:14    240s] OPERPROF: Finished npMain at level 1, CPU:1.030, REAL:1.953, MEM:1239.5M
[06/04 10:05:14    240s] OPERPROF: Starting npMain at level 1, MEM:1239.5M
[06/04 10:05:14    240s] OPERPROF:   Starting npPlace at level 2, MEM:1239.5M
[06/04 10:05:14    241s] Iteration  6: Total net bbox = 4.146e+04 (1.95e+04 2.20e+04)
[06/04 10:05:14    241s]               Est.  stn bbox = 5.176e+04 (2.43e+04 2.75e+04)
[06/04 10:05:14    241s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1235.5M
[06/04 10:05:14    241s] OPERPROF:   Finished npPlace at level 2, CPU:0.410, REAL:0.372, MEM:1235.5M
[06/04 10:05:14    241s] OPERPROF: Finished npMain at level 1, CPU:0.420, REAL:0.378, MEM:1235.5M
[06/04 10:05:14    241s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1235.5M
[06/04 10:05:14    241s] Starting Early Global Route rough congestion estimation: mem = 1235.5M
[06/04 10:05:14    241s] (I)       Started Loading and Dumping File ( Curr Mem: 1235.48 MB )
[06/04 10:05:14    241s] (I)       Reading DB...
[06/04 10:05:14    241s] (I)       Read data from FE... (mem=1235.5M)
[06/04 10:05:14    241s] (I)       Read nodes and places... (mem=1235.5M)
[06/04 10:05:14    241s] (I)       Done Read nodes and places (cpu=0.000s, mem=1235.5M)
[06/04 10:05:14    241s] (I)       Read nets... (mem=1235.5M)
[06/04 10:05:14    241s] (I)       Done Read nets (cpu=0.000s, mem=1235.5M)
[06/04 10:05:14    241s] (I)       Done Read data from FE (cpu=0.000s, mem=1235.5M)
[06/04 10:05:14    241s] (I)       before initializing RouteDB syMemory usage = 1235.5 MB
[06/04 10:05:14    241s] (I)       == Non-default Options ==
[06/04 10:05:14    241s] (I)       Print mode                                         : 2
[06/04 10:05:14    241s] (I)       Stop if highly congested                           : false
[06/04 10:05:14    241s] (I)       Maximum routing layer                              : 6
[06/04 10:05:14    241s] (I)       Assign partition pins                              : false
[06/04 10:05:14    241s] (I)       Support large GCell                                : true
[06/04 10:05:14    241s] (I)       Number of rows per GCell                           : 5
[06/04 10:05:14    241s] (I)       Max num rows per GCell                             : 32
[06/04 10:05:14    241s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:05:14    241s] (I)       Use row-based GCell size
[06/04 10:05:14    241s] (I)       GCell unit size  : 4480
[06/04 10:05:14    241s] (I)       GCell multiplier : 5
[06/04 10:05:14    241s] (I)       build grid graph
[06/04 10:05:14    241s] (I)       build grid graph start
[06/04 10:05:14    241s] [NR-eGR] Track table information for default rule: 
[06/04 10:05:14    241s] [NR-eGR] ME1 has no routable track
[06/04 10:05:14    241s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:05:14    241s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:05:14    241s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:05:14    241s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:05:14    241s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:05:14    241s] (I)       build grid graph end
[06/04 10:05:14    241s] (I)       ===========================================================================
[06/04 10:05:14    241s] (I)       == Report All Rule Vias ==
[06/04 10:05:14    241s] (I)       ===========================================================================
[06/04 10:05:14    241s] (I)        Via Rule : (Default)
[06/04 10:05:14    241s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:05:14    241s] (I)       ---------------------------------------------------------------------------
[06/04 10:05:14    241s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:05:14    241s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:05:14    241s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:05:14    241s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:05:14    241s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:05:14    241s] (I)       ===========================================================================
[06/04 10:05:14    241s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1235.48 MB )
[06/04 10:05:14    241s] (I)       Num PG vias on layer 2 : 0
[06/04 10:05:14    241s] (I)       Num PG vias on layer 3 : 0
[06/04 10:05:14    241s] (I)       Num PG vias on layer 4 : 0
[06/04 10:05:14    241s] (I)       Num PG vias on layer 5 : 0
[06/04 10:05:14    241s] (I)       Num PG vias on layer 6 : 0
[06/04 10:05:14    241s] [NR-eGR] Read 9034 PG shapes
[06/04 10:05:14    241s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1235.48 MB )
[06/04 10:05:14    241s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:05:14    241s] [NR-eGR] #Instance Blockages : 0
[06/04 10:05:14    241s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:05:14    241s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:05:14    241s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:05:14    241s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:05:14    241s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:05:14    241s] (I)       readDataFromPlaceDB
[06/04 10:05:14    241s] (I)       Read net information..
[06/04 10:05:14    241s] [NR-eGR] Read numTotalNets=2297  numIgnoredNets=0
[06/04 10:05:14    241s] (I)       Read testcase time = 0.000 seconds
[06/04 10:05:14    241s] 
[06/04 10:05:14    241s] (I)       early_global_route_priority property id does not exist.
[06/04 10:05:14    241s] (I)       Start initializing grid graph
[06/04 10:05:14    241s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:05:14    241s] (I)       End initializing grid graph
[06/04 10:05:14    241s] (I)       Model blockages into capacity
[06/04 10:05:14    241s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:05:14    241s] (I)       Started Modeling ( Curr Mem: 1235.48 MB )
[06/04 10:05:14    241s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:05:14    241s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:05:14    241s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:05:14    241s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:05:14    241s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:05:14    241s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1235.48 MB )
[06/04 10:05:14    241s] (I)       -- layer congestion ratio --
[06/04 10:05:14    241s] (I)       Layer 1 : 0.100000
[06/04 10:05:14    241s] (I)       Layer 2 : 0.700000
[06/04 10:05:14    241s] (I)       Layer 3 : 0.700000
[06/04 10:05:14    241s] (I)       Layer 4 : 0.700000
[06/04 10:05:14    241s] (I)       Layer 5 : 0.700000
[06/04 10:05:14    241s] (I)       Layer 6 : 0.700000
[06/04 10:05:14    241s] (I)       ----------------------------
[06/04 10:05:14    241s] (I)       Number of ignored nets = 0
[06/04 10:05:14    241s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:05:14    241s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:05:14    241s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:05:14    241s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:05:14    241s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:05:14    241s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:05:14    241s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:05:14    241s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:05:14    241s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:05:14    241s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:05:14    241s] (I)       Before initializing Early Global Route syMemory usage = 1235.5 MB
[06/04 10:05:14    241s] (I)       Ndr track 0 does not exist
[06/04 10:05:14    241s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:05:14    241s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:05:14    241s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 10:05:14    241s] (I)       Site width          :   560  (dbu)
[06/04 10:05:14    241s] (I)       Row height          :  4480  (dbu)
[06/04 10:05:14    241s] (I)       GCell width         : 22400  (dbu)
[06/04 10:05:14    241s] (I)       GCell height        : 22400  (dbu)
[06/04 10:05:14    241s] (I)       Grid                :    19    18     6
[06/04 10:05:14    241s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:05:14    241s] (I)       Vertical capacity   :     0 22400     0 22400     0 22400
[06/04 10:05:14    241s] (I)       Horizontal capacity :     0     0 22400     0 22400     0
[06/04 10:05:14    241s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:05:14    241s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:05:14    241s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:05:14    241s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:05:14    241s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:05:14    241s] (I)       Num tracks per GCell: 46.67 36.13 40.00 36.13 40.00  9.03
[06/04 10:05:14    241s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:05:14    241s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:05:14    241s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:05:14    241s] (I)       --------------------------------------------------------
[06/04 10:05:14    241s] 
[06/04 10:05:14    241s] [NR-eGR] ============ Routing rule table ============
[06/04 10:05:14    241s] [NR-eGR] Rule id: 0  Nets: 2297 
[06/04 10:05:14    241s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:05:14    241s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:05:14    241s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:05:14    241s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:05:14    241s] [NR-eGR] ========================================
[06/04 10:05:14    241s] [NR-eGR] 
[06/04 10:05:14    241s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:05:14    241s] (I)       blocked tracks on layer2 : = 2590 / 12006 (21.57%)
[06/04 10:05:14    241s] (I)       blocked tracks on layer3 : = 9030 / 13604 (66.38%)
[06/04 10:05:14    241s] (I)       blocked tracks on layer4 : = 8735 / 12006 (72.76%)
[06/04 10:05:14    241s] (I)       blocked tracks on layer5 : = 9450 / 13604 (69.46%)
[06/04 10:05:14    241s] (I)       blocked tracks on layer6 : = 2253 / 2988 (75.40%)
[06/04 10:05:14    241s] (I)       After initializing Early Global Route syMemory usage = 1235.5 MB
[06/04 10:05:14    241s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1235.48 MB )
[06/04 10:05:14    241s] (I)       Reset routing kernel
[06/04 10:05:14    241s] (I)       ============= Initialization =============
[06/04 10:05:14    241s] (I)       numLocalWires=5296  numGlobalNetBranches=1120  numLocalNetBranches=1532
[06/04 10:05:14    241s] (I)       totalPins=6728  totalGlobalPin=2794 (41.53%)
[06/04 10:05:14    241s] (I)       Started Build MST ( Curr Mem: 1235.48 MB )
[06/04 10:05:14    241s] (I)       Generate topology with single threads
[06/04 10:05:14    241s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1235.48 MB )
[06/04 10:05:14    241s] (I)       total 2D Cap : 37889 = (17729 H, 20160 V)
[06/04 10:05:14    241s] (I)       
[06/04 10:05:14    241s] (I)       ============  Phase 1a Route ============
[06/04 10:05:14    241s] (I)       Started Phase 1a ( Curr Mem: 1235.48 MB )
[06/04 10:05:14    241s] (I)       Started Pattern routing ( Curr Mem: 1235.48 MB )
[06/04 10:05:14    241s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1235.48 MB )
[06/04 10:05:14    241s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1235.48 MB )
[06/04 10:05:14    241s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/04 10:05:14    241s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1235.48 MB )
[06/04 10:05:14    241s] (I)       Usage: 2242 = (1030 H, 1212 V) = (5.81% H, 6.01% V) = (2.307e+04um H, 2.715e+04um V)
[06/04 10:05:14    241s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1235.48 MB )
[06/04 10:05:14    241s] (I)       
[06/04 10:05:14    241s] (I)       ============  Phase 1b Route ============
[06/04 10:05:14    241s] (I)       Started Phase 1b ( Curr Mem: 1235.48 MB )
[06/04 10:05:14    241s] (I)       Usage: 2242 = (1030 H, 1212 V) = (5.81% H, 6.01% V) = (2.307e+04um H, 2.715e+04um V)
[06/04 10:05:14    241s] (I)       eGR overflow: 0.00% H + 0.00% V
[06/04 10:05:14    241s] 
[06/04 10:05:14    241s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1235.48 MB )
[06/04 10:05:14    241s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/04 10:05:14    241s] Finished Early Global Route rough congestion estimation: mem = 1235.5M
[06/04 10:05:14    241s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.013, MEM:1235.5M
[06/04 10:05:14    241s] earlyGlobalRoute rough estimation gcell size 5 row height
[06/04 10:05:14    241s] OPERPROF: Starting CDPad at level 1, MEM:1235.5M
[06/04 10:05:14    241s] CDPadU 0.822 -> 0.827. R=0.694, N=2089, GS=22.400
[06/04 10:05:14    241s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.003, MEM:1235.5M
[06/04 10:05:14    241s] OPERPROF: Starting npMain at level 1, MEM:1235.5M
[06/04 10:05:14    241s] OPERPROF:   Starting npPlace at level 2, MEM:1235.5M
[06/04 10:05:14    241s] AB param 93.2% (1947/2088).
[06/04 10:05:14    241s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.010, MEM:1237.2M
[06/04 10:05:14    241s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:0.015, MEM:1237.2M
[06/04 10:05:14    241s] Global placement CDP is working on the selected area.
[06/04 10:05:14    241s] OPERPROF: Starting npMain at level 1, MEM:1237.2M
[06/04 10:05:14    241s] OPERPROF:   Starting npPlace at level 2, MEM:1237.2M
[06/04 10:05:14    241s] OPERPROF:   Finished npPlace at level 2, CPU:0.290, REAL:0.260, MEM:1237.2M
[06/04 10:05:14    241s] OPERPROF: Finished npMain at level 1, CPU:0.290, REAL:0.265, MEM:1237.2M
[06/04 10:05:14    241s] Iteration  7: Total net bbox = 7.980e+04 (4.22e+04 3.76e+04)
[06/04 10:05:14    241s]               Est.  stn bbox = 9.103e+04 (4.77e+04 4.33e+04)
[06/04 10:05:14    241s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1237.2M
[06/04 10:05:14    241s] Iteration  8: Total net bbox = 7.980e+04 (4.22e+04 3.76e+04)
[06/04 10:05:14    241s]               Est.  stn bbox = 9.103e+04 (4.77e+04 4.33e+04)
[06/04 10:05:14    241s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1237.2M
[06/04 10:05:14    241s] OPERPROF: Starting npMain at level 1, MEM:1237.2M
[06/04 10:05:14    241s] OPERPROF:   Starting npPlace at level 2, MEM:1237.2M
[06/04 10:05:15    242s] OPERPROF:   Finished npPlace at level 2, CPU:0.510, REAL:0.482, MEM:1237.2M
[06/04 10:05:15    242s] OPERPROF: Finished npMain at level 1, CPU:0.510, REAL:0.487, MEM:1237.2M
[06/04 10:05:15    242s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1237.2M
[06/04 10:05:15    242s] Starting Early Global Route rough congestion estimation: mem = 1237.2M
[06/04 10:05:15    242s] (I)       Started Loading and Dumping File ( Curr Mem: 1237.21 MB )
[06/04 10:05:15    242s] (I)       Reading DB...
[06/04 10:05:15    242s] (I)       Read data from FE... (mem=1237.2M)
[06/04 10:05:15    242s] (I)       Read nodes and places... (mem=1237.2M)
[06/04 10:05:15    242s] (I)       Done Read nodes and places (cpu=0.000s, mem=1237.2M)
[06/04 10:05:15    242s] (I)       Read nets... (mem=1237.2M)
[06/04 10:05:15    242s] (I)       Done Read nets (cpu=0.010s, mem=1237.2M)
[06/04 10:05:15    242s] (I)       Done Read data from FE (cpu=0.010s, mem=1237.2M)
[06/04 10:05:15    242s] (I)       before initializing RouteDB syMemory usage = 1237.2 MB
[06/04 10:05:15    242s] (I)       == Non-default Options ==
[06/04 10:05:15    242s] (I)       Print mode                                         : 2
[06/04 10:05:15    242s] (I)       Stop if highly congested                           : false
[06/04 10:05:15    242s] (I)       Maximum routing layer                              : 6
[06/04 10:05:15    242s] (I)       Assign partition pins                              : false
[06/04 10:05:15    242s] (I)       Support large GCell                                : true
[06/04 10:05:15    242s] (I)       Number of rows per GCell                           : 3
[06/04 10:05:15    242s] (I)       Max num rows per GCell                             : 32
[06/04 10:05:15    242s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:05:15    242s] (I)       Use row-based GCell size
[06/04 10:05:15    242s] (I)       GCell unit size  : 4480
[06/04 10:05:15    242s] (I)       GCell multiplier : 3
[06/04 10:05:15    242s] (I)       build grid graph
[06/04 10:05:15    242s] (I)       build grid graph start
[06/04 10:05:15    242s] [NR-eGR] Track table information for default rule: 
[06/04 10:05:15    242s] [NR-eGR] ME1 has no routable track
[06/04 10:05:15    242s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:05:15    242s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:05:15    242s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:05:15    242s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:05:15    242s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:05:15    242s] (I)       build grid graph end
[06/04 10:05:15    242s] (I)       ===========================================================================
[06/04 10:05:15    242s] (I)       == Report All Rule Vias ==
[06/04 10:05:15    242s] (I)       ===========================================================================
[06/04 10:05:15    242s] (I)        Via Rule : (Default)
[06/04 10:05:15    242s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:05:15    242s] (I)       ---------------------------------------------------------------------------
[06/04 10:05:15    242s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:05:15    242s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:05:15    242s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:05:15    242s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:05:15    242s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:05:15    242s] (I)       ===========================================================================
[06/04 10:05:15    242s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1237.21 MB )
[06/04 10:05:15    242s] (I)       Num PG vias on layer 2 : 0
[06/04 10:05:15    242s] (I)       Num PG vias on layer 3 : 0
[06/04 10:05:15    242s] (I)       Num PG vias on layer 4 : 0
[06/04 10:05:15    242s] (I)       Num PG vias on layer 5 : 0
[06/04 10:05:15    242s] (I)       Num PG vias on layer 6 : 0
[06/04 10:05:15    242s] [NR-eGR] Read 9034 PG shapes
[06/04 10:05:15    242s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1237.21 MB )
[06/04 10:05:15    242s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:05:15    242s] [NR-eGR] #Instance Blockages : 0
[06/04 10:05:15    242s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:05:15    242s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:05:15    242s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:05:15    242s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:05:15    242s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:05:15    242s] (I)       readDataFromPlaceDB
[06/04 10:05:15    242s] (I)       Read net information..
[06/04 10:05:15    242s] [NR-eGR] Read numTotalNets=2297  numIgnoredNets=0
[06/04 10:05:15    242s] (I)       Read testcase time = 0.000 seconds
[06/04 10:05:15    242s] 
[06/04 10:05:15    242s] (I)       early_global_route_priority property id does not exist.
[06/04 10:05:15    242s] (I)       Start initializing grid graph
[06/04 10:05:15    242s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:05:15    242s] (I)       End initializing grid graph
[06/04 10:05:15    242s] (I)       Model blockages into capacity
[06/04 10:05:15    242s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:05:15    242s] (I)       Started Modeling ( Curr Mem: 1237.21 MB )
[06/04 10:05:15    242s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:05:15    242s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:05:15    242s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:05:15    242s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:05:15    242s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:05:15    242s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1237.21 MB )
[06/04 10:05:15    242s] (I)       -- layer congestion ratio --
[06/04 10:05:15    242s] (I)       Layer 1 : 0.100000
[06/04 10:05:15    242s] (I)       Layer 2 : 0.700000
[06/04 10:05:15    242s] (I)       Layer 3 : 0.700000
[06/04 10:05:15    242s] (I)       Layer 4 : 0.700000
[06/04 10:05:15    242s] (I)       Layer 5 : 0.700000
[06/04 10:05:15    242s] (I)       Layer 6 : 0.700000
[06/04 10:05:15    242s] (I)       ----------------------------
[06/04 10:05:15    242s] (I)       Number of ignored nets = 0
[06/04 10:05:15    242s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:05:15    242s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:05:15    242s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:05:15    242s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:05:15    242s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:05:15    242s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:05:15    242s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:05:15    242s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:05:15    242s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:05:15    242s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:05:15    242s] (I)       Before initializing Early Global Route syMemory usage = 1237.2 MB
[06/04 10:05:15    242s] (I)       Ndr track 0 does not exist
[06/04 10:05:15    242s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:05:15    242s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:05:15    242s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 10:05:15    242s] (I)       Site width          :   560  (dbu)
[06/04 10:05:15    242s] (I)       Row height          :  4480  (dbu)
[06/04 10:05:15    242s] (I)       GCell width         : 13440  (dbu)
[06/04 10:05:15    242s] (I)       GCell height        : 13440  (dbu)
[06/04 10:05:15    242s] (I)       Grid                :    31    30     6
[06/04 10:05:15    242s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:05:15    242s] (I)       Vertical capacity   :     0 13440     0 13440     0 13440
[06/04 10:05:15    242s] (I)       Horizontal capacity :     0     0 13440     0 13440     0
[06/04 10:05:15    242s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:05:15    242s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:05:15    242s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:05:15    242s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:05:15    242s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:05:15    242s] (I)       Num tracks per GCell: 28.00 21.68 24.00 21.68 24.00  5.42
[06/04 10:05:15    242s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:05:15    242s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:05:15    242s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:05:15    242s] (I)       --------------------------------------------------------
[06/04 10:05:15    242s] 
[06/04 10:05:15    242s] [NR-eGR] ============ Routing rule table ============
[06/04 10:05:15    242s] [NR-eGR] Rule id: 0  Nets: 2297 
[06/04 10:05:15    242s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:05:15    242s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:05:15    242s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:05:15    242s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:05:15    242s] [NR-eGR] ========================================
[06/04 10:05:15    242s] [NR-eGR] 
[06/04 10:05:15    242s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:05:15    242s] (I)       blocked tracks on layer2 : = 4348 / 20010 (21.73%)
[06/04 10:05:15    242s] (I)       blocked tracks on layer3 : = 15418 / 22196 (69.46%)
[06/04 10:05:15    242s] (I)       blocked tracks on layer4 : = 14826 / 20010 (74.09%)
[06/04 10:05:15    242s] (I)       blocked tracks on layer5 : = 15838 / 22196 (71.36%)
[06/04 10:05:15    242s] (I)       blocked tracks on layer6 : = 3811 / 4980 (76.53%)
[06/04 10:05:15    242s] (I)       After initializing Early Global Route syMemory usage = 1237.2 MB
[06/04 10:05:15    242s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1237.21 MB )
[06/04 10:05:15    242s] (I)       Reset routing kernel
[06/04 10:05:15    242s] (I)       ============= Initialization =============
[06/04 10:05:15    242s] (I)       numLocalWires=3389  numGlobalNetBranches=765  numLocalNetBranches=933
[06/04 10:05:15    242s] (I)       totalPins=6728  totalGlobalPin=4201 (62.44%)
[06/04 10:05:15    242s] (I)       Started Build MST ( Curr Mem: 1237.21 MB )
[06/04 10:05:15    242s] (I)       Generate topology with single threads
[06/04 10:05:15    242s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1237.21 MB )
[06/04 10:05:15    242s] (I)       total 2D Cap : 62303 = (28550 H, 33753 V)
[06/04 10:05:15    242s] (I)       
[06/04 10:05:15    242s] (I)       ============  Phase 1a Route ============
[06/04 10:05:15    242s] (I)       Started Phase 1a ( Curr Mem: 1237.21 MB )
[06/04 10:05:15    242s] (I)       Started Pattern routing ( Curr Mem: 1237.21 MB )
[06/04 10:05:15    242s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1237.21 MB )
[06/04 10:05:15    242s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1237.21 MB )
[06/04 10:05:15    242s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/04 10:05:15    242s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1237.21 MB )
[06/04 10:05:15    242s] (I)       Usage: 4389 = (2212 H, 2177 V) = (7.75% H, 6.45% V) = (2.973e+04um H, 2.926e+04um V)
[06/04 10:05:15    242s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1237.21 MB )
[06/04 10:05:15    242s] (I)       
[06/04 10:05:15    242s] (I)       ============  Phase 1b Route ============
[06/04 10:05:15    242s] (I)       Started Phase 1b ( Curr Mem: 1237.21 MB )
[06/04 10:05:15    242s] (I)       Started Monotonic routing ( Curr Mem: 1237.21 MB )
[06/04 10:05:15    242s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1237.21 MB )
[06/04 10:05:15    242s] (I)       Usage: 4389 = (2212 H, 2177 V) = (7.75% H, 6.45% V) = (2.973e+04um H, 2.926e+04um V)
[06/04 10:05:15    242s] (I)       eGR overflow: 0.94% H + 0.00% V
[06/04 10:05:15    242s] 
[06/04 10:05:15    242s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1237.21 MB )
[06/04 10:05:15    242s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.54% H + 0.00% V
[06/04 10:05:15    242s] Finished Early Global Route rough congestion estimation: mem = 1237.2M
[06/04 10:05:15    242s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.011, MEM:1237.2M
[06/04 10:05:15    242s] earlyGlobalRoute rough estimation gcell size 3 row height
[06/04 10:05:15    242s] OPERPROF: Starting CDPad at level 1, MEM:1237.2M
[06/04 10:05:15    242s] CDPadU 0.827 -> 0.834. R=0.693, N=2089, GS=13.440
[06/04 10:05:15    242s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.004, MEM:1237.2M
[06/04 10:05:15    242s] OPERPROF: Starting npMain at level 1, MEM:1237.2M
[06/04 10:05:15    242s] OPERPROF:   Starting npPlace at level 2, MEM:1237.2M
[06/04 10:05:15    242s] OPERPROF:   Finished npPlace at level 2, CPU:0.020, REAL:0.016, MEM:1237.2M
[06/04 10:05:15    242s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.021, MEM:1237.2M
[06/04 10:05:15    242s] Global placement CDP skipped at cutLevel 9.
[06/04 10:05:15    242s] Iteration  9: Total net bbox = 8.178e+04 (4.31e+04 3.87e+04)
[06/04 10:05:15    242s]               Est.  stn bbox = 9.329e+04 (4.88e+04 4.45e+04)
[06/04 10:05:15    242s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1237.2M
[06/04 10:05:15    242s] Iteration 10: Total net bbox = 8.178e+04 (4.31e+04 3.87e+04)
[06/04 10:05:15    242s]               Est.  stn bbox = 9.329e+04 (4.88e+04 4.45e+04)
[06/04 10:05:15    242s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1237.2M
[06/04 10:05:15    242s] OPERPROF: Starting npMain at level 1, MEM:1237.2M
[06/04 10:05:15    242s] OPERPROF:   Starting npPlace at level 2, MEM:1237.2M
[06/04 10:05:16    243s] OPERPROF:   Finished npPlace at level 2, CPU:0.900, REAL:0.852, MEM:1237.2M
[06/04 10:05:16    243s] OPERPROF: Finished npMain at level 1, CPU:0.910, REAL:0.858, MEM:1237.2M
[06/04 10:05:16    243s] Iteration 11: Total net bbox = 8.232e+04 (4.31e+04 3.92e+04)
[06/04 10:05:16    243s]               Est.  stn bbox = 9.288e+04 (4.83e+04 4.46e+04)
[06/04 10:05:16    243s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1237.2M
[06/04 10:05:16    243s] [adp] clock
[06/04 10:05:16    243s] [adp] weight, nr nets, wire length
[06/04 10:05:16    243s] [adp]      0        9  1526.593000
[06/04 10:05:16    243s] [adp] data
[06/04 10:05:16    243s] [adp] weight, nr nets, wire length
[06/04 10:05:16    243s] [adp]      0     2347  80797.525000
[06/04 10:05:16    243s] [adp] 0.000000|0.000000|0.000000
[06/04 10:05:16    243s] Iteration 12: Total net bbox = 8.232e+04 (4.31e+04 3.92e+04)
[06/04 10:05:16    243s]               Est.  stn bbox = 9.288e+04 (4.83e+04 4.46e+04)
[06/04 10:05:16    243s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1237.2M
[06/04 10:05:16    243s] Clear WL Bound Manager after Global Placement... 
[06/04 10:05:16    243s] Finished Global Placement (cpu=0:00:03.2, real=0:00:04.0, mem=1237.2M)
[06/04 10:05:16    243s] Keep Tdgp Graph and DB for later use
[06/04 10:05:16    243s] Info: 8 clock gating cells identified, 8 (on average) moved 40/5
[06/04 10:05:16    243s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1237.2M
[06/04 10:05:16    243s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1237.2M
[06/04 10:05:16    243s] Solver runtime cpu: 0:00:02.6 real: 0:00:02.4
[06/04 10:05:16    243s] Core Placement runtime cpu: 0:00:03.2 real: 0:00:04.0
[06/04 10:05:16    243s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/04 10:05:16    243s] Type 'man IMPSP-9025' for more detail.
[06/04 10:05:16    243s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1237.2M
[06/04 10:05:16    243s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1237.2M
[06/04 10:05:16    243s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[06/04 10:05:16    243s] All LLGs are deleted
[06/04 10:05:16    243s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1237.2M
[06/04 10:05:16    243s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1237.2M
[06/04 10:05:16    243s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1237.2M
[06/04 10:05:16    243s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1237.2M
[06/04 10:05:16    243s] Core basic site is Core8T
[06/04 10:05:16    243s] Fast DP-INIT is on for default
[06/04 10:05:16    243s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:05:16    243s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.005, MEM:1269.2M
[06/04 10:05:16    243s] OPERPROF:       Starting CMU at level 4, MEM:1269.2M
[06/04 10:05:16    243s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1269.2M
[06/04 10:05:16    243s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1269.2M
[06/04 10:05:16    243s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1269.2MB).
[06/04 10:05:16    243s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.008, MEM:1269.2M
[06/04 10:05:16    243s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.008, MEM:1269.2M
[06/04 10:05:16    243s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31454.1
[06/04 10:05:16    243s] OPERPROF: Starting RefinePlace at level 1, MEM:1269.2M
[06/04 10:05:16    243s] *** Starting refinePlace (0:04:03 mem=1269.2M) ***
[06/04 10:05:16    243s] Total net bbox length = 8.232e+04 (4.313e+04 3.920e+04) (ext = 3.275e+04)
[06/04 10:05:16    243s] # spcSbClkGt: 8
[06/04 10:05:16    243s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 10:05:16    243s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1269.2M
[06/04 10:05:16    243s] Starting refinePlace ...
[06/04 10:05:16    243s] ** Cut row section cpu time 0:00:00.0.
[06/04 10:05:16    243s]    Spread Effort: high, standalone mode, useDDP on.
[06/04 10:05:16    243s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1269.2MB) @(0:04:03 - 0:04:03).
[06/04 10:05:16    243s] Move report: preRPlace moves 2089 insts, mean move: 1.46 um, max move: 7.32 um
[06/04 10:05:16    243s] 	Max move on inst (DP_OP_110_122_9292/U1330): (244.18, 251.27) --> (240.62, 247.52)
[06/04 10:05:16    243s] 	Length: 10 sites, height: 1 rows, site name: Core8T, cell type: XOR2D1
[06/04 10:05:16    243s] wireLenOptFixPriorityInst 0 inst fixed
[06/04 10:05:16    243s] Placement tweakage begins.
[06/04 10:05:16    243s] wire length = 6.017e+04
[06/04 10:05:16    243s] wire length = 5.628e+04
[06/04 10:05:16    243s] Placement tweakage ends.
[06/04 10:05:16    243s] Move report: tweak moves 444 insts, mean move: 6.27 um, max move: 34.16 um
[06/04 10:05:16    243s] 	Max move on inst (DP_OP_110_122_9292/U1196): (303.90, 148.96) --> (278.70, 140.00)
[06/04 10:05:16    243s] 
[06/04 10:05:16    243s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[06/04 10:05:16    243s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 10:05:16    243s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1269.2MB) @(0:04:03 - 0:04:03).
[06/04 10:05:16    243s] Move report: Detail placement moves 2089 insts, mean move: 2.55 um, max move: 35.12 um
[06/04 10:05:16    243s] 	Max move on inst (DP_OP_110_122_9292/U1196): (303.83, 149.99) --> (278.70, 140.00)
[06/04 10:05:16    243s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1269.2MB
[06/04 10:05:16    243s] Statistics of distance of Instance movement in refine placement:
[06/04 10:05:16    243s]   maximum (X+Y) =        35.12 um
[06/04 10:05:16    243s]   inst (DP_OP_110_122_9292/U1196) with max move: (303.832, 149.993) -> (278.7, 140)
[06/04 10:05:16    243s]   mean    (X+Y) =         2.55 um
[06/04 10:05:16    243s] Summary Report:
[06/04 10:05:16    243s] Instances move: 2089 (out of 2089 movable)
[06/04 10:05:16    243s] Instances flipped: 0
[06/04 10:05:16    243s] Mean displacement: 2.55 um
[06/04 10:05:16    243s] Max displacement: 35.12 um (Instance: DP_OP_110_122_9292/U1196) (303.832, 149.993) -> (278.7, 140)
[06/04 10:05:16    243s] 	Length: 3 sites, height: 1 rows, site name: Core8T, cell type: INVD1
[06/04 10:05:16    243s] Total instances moved : 2089
[06/04 10:05:16    243s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.120, REAL:0.121, MEM:1269.2M
[06/04 10:05:16    243s] Total net bbox length = 7.960e+04 (4.000e+04 3.961e+04) (ext = 3.255e+04)
[06/04 10:05:16    243s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1269.2MB
[06/04 10:05:16    243s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1269.2MB) @(0:04:03 - 0:04:03).
[06/04 10:05:16    243s] *** Finished refinePlace (0:04:03 mem=1269.2M) ***
[06/04 10:05:16    243s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31454.1
[06/04 10:05:16    243s] OPERPROF: Finished RefinePlace at level 1, CPU:0.130, REAL:0.124, MEM:1269.2M
[06/04 10:05:16    243s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1269.2M
[06/04 10:05:16    243s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1269.2M
[06/04 10:05:16    243s] All LLGs are deleted
[06/04 10:05:16    243s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1269.2M
[06/04 10:05:16    243s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1269.2M
[06/04 10:05:16    243s] *** Finished Initial Placement (cpu=0:00:03.5, real=0:00:04.0, mem=1269.2M) ***
[06/04 10:05:16    243s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[06/04 10:05:16    243s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1269.2M
[06/04 10:05:16    243s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1269.2M
[06/04 10:05:16    243s] Core basic site is Core8T
[06/04 10:05:16    243s] Fast DP-INIT is on for default
[06/04 10:05:16    243s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:05:16    243s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:1269.2M
[06/04 10:05:16    243s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.042, MEM:1269.2M
[06/04 10:05:16    243s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1269.2M
[06/04 10:05:16    243s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.001, MEM:1269.2M
[06/04 10:05:16    243s] default core: bins with density > 0.750 = 20.41 % ( 10 / 49 )
[06/04 10:05:16    243s] Density distribution unevenness ratio = 12.302%
[06/04 10:05:16    243s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1269.2M
[06/04 10:05:16    243s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1269.2M
[06/04 10:05:16    243s] All LLGs are deleted
[06/04 10:05:16    243s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1269.2M
[06/04 10:05:16    243s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1269.2M
[06/04 10:05:16    243s] 
[06/04 10:05:16    243s] *** Start incrementalPlace ***
[06/04 10:05:16    243s] User Input Parameters:
[06/04 10:05:16    243s] - Congestion Driven    : On
[06/04 10:05:16    243s] - Timing Driven        : On
[06/04 10:05:16    243s] - Area-Violation Based : On
[06/04 10:05:16    243s] - Start Rollback Level : -5
[06/04 10:05:16    243s] - Legalized            : On
[06/04 10:05:16    243s] - Window Based         : Off
[06/04 10:05:16    243s] - eDen incr mode       : Off
[06/04 10:05:16    243s] - Small incr mode      : Off
[06/04 10:05:16    243s] 
[06/04 10:05:16    243s] Init WL Bound for IncrIp in placeDesign ... 
[06/04 10:05:16    243s] SKP will enable view:
[06/04 10:05:16    243s]   AV_func_max
[06/04 10:05:16    243s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1269.2M
[06/04 10:05:16    243s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1269.2M
[06/04 10:05:16    243s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1269.2M
[06/04 10:05:16    243s] Starting Early Global Route congestion estimation: mem = 1269.2M
[06/04 10:05:16    243s] (I)       Started Loading and Dumping File ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Reading DB...
[06/04 10:05:16    243s] (I)       Read data from FE... (mem=1269.2M)
[06/04 10:05:16    243s] (I)       Read nodes and places... (mem=1269.2M)
[06/04 10:05:16    243s] (I)       Done Read nodes and places (cpu=0.000s, mem=1269.2M)
[06/04 10:05:16    243s] (I)       Read nets... (mem=1269.2M)
[06/04 10:05:16    243s] (I)       Done Read nets (cpu=0.010s, mem=1269.2M)
[06/04 10:05:16    243s] (I)       Done Read data from FE (cpu=0.010s, mem=1269.2M)
[06/04 10:05:16    243s] (I)       before initializing RouteDB syMemory usage = 1269.2 MB
[06/04 10:05:16    243s] (I)       == Non-default Options ==
[06/04 10:05:16    243s] (I)       Maximum routing layer                              : 6
[06/04 10:05:16    243s] (I)       Use non-blocking free Dbs wires                    : false
[06/04 10:05:16    243s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:05:16    243s] (I)       Use row-based GCell size
[06/04 10:05:16    243s] (I)       GCell unit size  : 4480
[06/04 10:05:16    243s] (I)       GCell multiplier : 1
[06/04 10:05:16    243s] (I)       build grid graph
[06/04 10:05:16    243s] (I)       build grid graph start
[06/04 10:05:16    243s] [NR-eGR] Track table information for default rule: 
[06/04 10:05:16    243s] [NR-eGR] ME1 has no routable track
[06/04 10:05:16    243s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:05:16    243s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:05:16    243s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:05:16    243s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:05:16    243s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:05:16    243s] (I)       build grid graph end
[06/04 10:05:16    243s] (I)       ===========================================================================
[06/04 10:05:16    243s] (I)       == Report All Rule Vias ==
[06/04 10:05:16    243s] (I)       ===========================================================================
[06/04 10:05:16    243s] (I)        Via Rule : (Default)
[06/04 10:05:16    243s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:05:16    243s] (I)       ---------------------------------------------------------------------------
[06/04 10:05:16    243s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:05:16    243s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:05:16    243s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:05:16    243s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:05:16    243s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:05:16    243s] (I)       ===========================================================================
[06/04 10:05:16    243s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Num PG vias on layer 2 : 0
[06/04 10:05:16    243s] (I)       Num PG vias on layer 3 : 0
[06/04 10:05:16    243s] (I)       Num PG vias on layer 4 : 0
[06/04 10:05:16    243s] (I)       Num PG vias on layer 5 : 0
[06/04 10:05:16    243s] (I)       Num PG vias on layer 6 : 0
[06/04 10:05:16    243s] [NR-eGR] Read 9034 PG shapes
[06/04 10:05:16    243s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:05:16    243s] [NR-eGR] #Instance Blockages : 0
[06/04 10:05:16    243s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:05:16    243s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:05:16    243s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:05:16    243s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:05:16    243s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:05:16    243s] (I)       readDataFromPlaceDB
[06/04 10:05:16    243s] (I)       Read net information..
[06/04 10:05:16    243s] [NR-eGR] Read numTotalNets=2297  numIgnoredNets=0
[06/04 10:05:16    243s] (I)       Read testcase time = 0.000 seconds
[06/04 10:05:16    243s] 
[06/04 10:05:16    243s] (I)       early_global_route_priority property id does not exist.
[06/04 10:05:16    243s] (I)       Start initializing grid graph
[06/04 10:05:16    243s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:05:16    243s] (I)       End initializing grid graph
[06/04 10:05:16    243s] (I)       Model blockages into capacity
[06/04 10:05:16    243s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:05:16    243s] (I)       Started Modeling ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:05:16    243s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:05:16    243s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:05:16    243s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:05:16    243s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:05:16    243s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       -- layer congestion ratio --
[06/04 10:05:16    243s] (I)       Layer 1 : 0.100000
[06/04 10:05:16    243s] (I)       Layer 2 : 0.700000
[06/04 10:05:16    243s] (I)       Layer 3 : 0.700000
[06/04 10:05:16    243s] (I)       Layer 4 : 0.700000
[06/04 10:05:16    243s] (I)       Layer 5 : 0.700000
[06/04 10:05:16    243s] (I)       Layer 6 : 0.700000
[06/04 10:05:16    243s] (I)       ----------------------------
[06/04 10:05:16    243s] (I)       Number of ignored nets = 0
[06/04 10:05:16    243s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:05:16    243s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:05:16    243s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:05:16    243s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:05:16    243s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:05:16    243s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:05:16    243s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:05:16    243s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:05:16    243s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:05:16    243s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:05:16    243s] (I)       Before initializing Early Global Route syMemory usage = 1269.2 MB
[06/04 10:05:16    243s] (I)       Ndr track 0 does not exist
[06/04 10:05:16    243s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:05:16    243s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:05:16    243s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 10:05:16    243s] (I)       Site width          :   560  (dbu)
[06/04 10:05:16    243s] (I)       Row height          :  4480  (dbu)
[06/04 10:05:16    243s] (I)       GCell width         :  4480  (dbu)
[06/04 10:05:16    243s] (I)       GCell height        :  4480  (dbu)
[06/04 10:05:16    243s] (I)       Grid                :    93    90     6
[06/04 10:05:16    243s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:05:16    243s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 10:05:16    243s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 10:05:16    243s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:05:16    243s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:05:16    243s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:05:16    243s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:05:16    243s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:05:16    243s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 10:05:16    243s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:05:16    243s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:05:16    243s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:05:16    243s] (I)       --------------------------------------------------------
[06/04 10:05:16    243s] 
[06/04 10:05:16    243s] [NR-eGR] ============ Routing rule table ============
[06/04 10:05:16    243s] [NR-eGR] Rule id: 0  Nets: 2297 
[06/04 10:05:16    243s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:05:16    243s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:05:16    243s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:05:16    243s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:05:16    243s] [NR-eGR] ========================================
[06/04 10:05:16    243s] [NR-eGR] 
[06/04 10:05:16    243s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:05:16    243s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 10:05:16    243s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 10:05:16    243s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 10:05:16    243s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 10:05:16    243s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 10:05:16    243s] (I)       After initializing Early Global Route syMemory usage = 1269.2 MB
[06/04 10:05:16    243s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Reset routing kernel
[06/04 10:05:16    243s] (I)       Started Global Routing ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       ============= Initialization =============
[06/04 10:05:16    243s] (I)       totalPins=6728  totalGlobalPin=6397 (95.08%)
[06/04 10:05:16    243s] (I)       Started Net group 1 ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Started Build MST ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Generate topology with single threads
[06/04 10:05:16    243s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 10:05:16    243s] [NR-eGR] Layer group 1: route 2297 net(s) in layer range [2, 6]
[06/04 10:05:16    243s] (I)       
[06/04 10:05:16    243s] (I)       ============  Phase 1a Route ============
[06/04 10:05:16    243s] (I)       Started Phase 1a ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Started Pattern routing ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 96
[06/04 10:05:16    243s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Usage: 12404 = (5816 H, 6588 V) = (6.48% H, 6.58% V) = (2.606e+04um H, 2.951e+04um V)
[06/04 10:05:16    243s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       
[06/04 10:05:16    243s] (I)       ============  Phase 1b Route ============
[06/04 10:05:16    243s] (I)       Started Phase 1b ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Started Monotonic routing ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Usage: 12408 = (5817 H, 6591 V) = (6.48% H, 6.58% V) = (2.606e+04um H, 2.953e+04um V)
[06/04 10:05:16    243s] (I)       Overflow of layer group 1: 6.25% H + 1.04% V. EstWL: 5.558784e+04um
[06/04 10:05:16    243s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       
[06/04 10:05:16    243s] (I)       ============  Phase 1c Route ============
[06/04 10:05:16    243s] (I)       Started Phase 1c ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Started Two level routing ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Level2 Grid: 19 x 18
[06/04 10:05:16    243s] (I)       Started Two Level Routing ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Usage: 12412 = (5817 H, 6595 V) = (6.48% H, 6.58% V) = (2.606e+04um H, 2.955e+04um V)
[06/04 10:05:16    243s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       
[06/04 10:05:16    243s] (I)       ============  Phase 1d Route ============
[06/04 10:05:16    243s] (I)       Started Phase 1d ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Started Detoured routing ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Usage: 12412 = (5817 H, 6595 V) = (6.48% H, 6.58% V) = (2.606e+04um H, 2.955e+04um V)
[06/04 10:05:16    243s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       
[06/04 10:05:16    243s] (I)       ============  Phase 1e Route ============
[06/04 10:05:16    243s] (I)       Started Phase 1e ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Started Route legalization ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Usage: 12465 = (5816 H, 6649 V) = (6.48% H, 6.64% V) = (2.606e+04um H, 2.979e+04um V)
[06/04 10:05:16    243s] [NR-eGR] Early Global Route overflow of layer group 1: 6.22% H + 1.04% V. EstWL: 5.584320e+04um
[06/04 10:05:16    243s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Started Layer assignment ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Running layer assignment with 1 threads
[06/04 10:05:16    243s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       
[06/04 10:05:16    243s] (I)       ============  Phase 1l Route ============
[06/04 10:05:16    243s] (I)       Started Phase 1l ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       
[06/04 10:05:16    243s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 10:05:16    243s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/04 10:05:16    243s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/04 10:05:16    243s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[06/04 10:05:16    243s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 10:05:16    243s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:05:16    243s] [NR-eGR]     ME2  (2)        44( 0.53%)         1( 0.01%)         0( 0.00%)   ( 0.54%) 
[06/04 10:05:16    243s] [NR-eGR]     ME3  (3)       287( 3.49%)        38( 0.46%)         3( 0.04%)   ( 3.99%) 
[06/04 10:05:16    243s] [NR-eGR]     ME4  (4)        34( 0.41%)         0( 0.00%)         0( 0.00%)   ( 0.41%) 
[06/04 10:05:16    243s] [NR-eGR]     ME5  (5)        74( 0.90%)         0( 0.00%)         0( 0.00%)   ( 0.90%) 
[06/04 10:05:16    243s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:05:16    243s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 10:05:16    243s] [NR-eGR] Total              439( 1.13%)        39( 0.10%)         3( 0.01%)   ( 1.24%) 
[06/04 10:05:16    243s] [NR-eGR] 
[06/04 10:05:16    243s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       total 2D Cap : 193853 = (91710 H, 102143 V)
[06/04 10:05:16    243s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.42% H + 0.20% V
[06/04 10:05:16    243s] [NR-eGR] Overflow after Early Global Route 3.10% H + 0.23% V
[06/04 10:05:16    243s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1269.2M
[06/04 10:05:16    243s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.022, MEM:1269.2M
[06/04 10:05:16    243s] OPERPROF: Starting HotSpotCal at level 1, MEM:1269.2M
[06/04 10:05:16    243s] [hotspot] +------------+---------------+---------------+
[06/04 10:05:16    243s] [hotspot] |            |   max hotspot | total hotspot |
[06/04 10:05:16    243s] [hotspot] +------------+---------------+---------------+
[06/04 10:05:16    243s] [hotspot] | normalized |          8.00 |         13.00 |
[06/04 10:05:16    243s] [hotspot] +------------+---------------+---------------+
[06/04 10:05:16    243s] Local HotSpot Analysis: normalized max congestion hotspot area = 8.00, normalized total congestion hotspot area = 13.00 (area is in unit of 4 std-cell row bins)
[06/04 10:05:16    243s] [hotspot] max/total 8.00/13.00, big hotspot (>10) total 0.00
[06/04 10:05:16    243s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[06/04 10:05:16    243s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:05:16    243s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/04 10:05:16    243s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:05:16    243s] [hotspot] |  1  |   233.90   216.16   269.74   305.76 |        8.00   |
[06/04 10:05:16    243s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:05:16    243s] [hotspot] |  2  |   215.98   144.48   251.82   198.24 |        4.00   |
[06/04 10:05:16    243s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:05:16    243s] [hotspot] |  3  |   108.46   144.48   126.38   162.40 |        1.00   |
[06/04 10:05:16    243s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:05:16    243s] Top 3 hotspots total area: 13.00
[06/04 10:05:16    243s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1269.2M
[06/04 10:05:16    243s] Skipped repairing congestion.
[06/04 10:05:16    243s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1269.2M
[06/04 10:05:16    243s] Starting Early Global Route wiring: mem = 1269.2M
[06/04 10:05:16    243s] (I)       ============= track Assignment ============
[06/04 10:05:16    243s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Started Track Assignment ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 10:05:16    243s] (I)       Running track assignment with 1 threads
[06/04 10:05:16    243s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] (I)       Run Multi-thread track assignment
[06/04 10:05:16    243s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] [NR-eGR] Started Export DB wires ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] [NR-eGR] Started Export all nets ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] [NR-eGR] Started Set wire vias ( Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1269.21 MB )
[06/04 10:05:16    243s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:05:16    243s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6728
[06/04 10:05:16    243s] [NR-eGR]    ME2  (2V) length: 2.711704e+04um, number of vias: 9756
[06/04 10:05:16    243s] [NR-eGR]    ME3  (3H) length: 2.077773e+04um, number of vias: 1040
[06/04 10:05:16    243s] [NR-eGR]    ME4  (4V) length: 5.049180e+03um, number of vias: 785
[06/04 10:05:16    243s] [NR-eGR]    ME5  (5H) length: 7.445880e+03um, number of vias: 20
[06/04 10:05:16    243s] [NR-eGR]    ME6  (6V) length: 8.400000e+00um, number of vias: 0
[06/04 10:05:16    243s] [NR-eGR] Total length: 6.039823e+04um, number of vias: 18329
[06/04 10:05:16    243s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:05:16    243s] [NR-eGR] Total eGR-routed clock nets wire length: 2.390260e+03um 
[06/04 10:05:16    243s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:05:16    243s] Early Global Route wiring runtime: 0.02 seconds, mem = 1269.2M
[06/04 10:05:16    243s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.021, MEM:1269.2M
[06/04 10:05:16    243s] 0 delay mode for cte disabled.
[06/04 10:05:16    243s] SKP cleared!
[06/04 10:05:16    243s] 
[06/04 10:05:16    243s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
[06/04 10:05:16    243s] Tdgp not successfully inited but do clear! skip clearing
[06/04 10:05:16    243s] **placeDesign ... cpu = 0: 0: 4, real = 0: 0: 5, mem = 1253.2M **
[06/04 10:05:16    243s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 10:05:16    243s] VSMManager cleared!
[06/04 10:05:16    243s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 957.5M, totSessionCpu=0:04:03 **
[06/04 10:05:16    243s] **WARN: (IMPOPT-576):	105 nets have unplaced terms. 
[06/04 10:05:16    243s] Type 'man IMPOPT-576' for more detail.
[06/04 10:05:16    243s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/04 10:05:16    243s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:05:16    243s] GigaOpt running with 1 threads.
[06/04 10:05:16    243s] Info: 1 threads available for lower-level modules during optimization.
[06/04 10:05:16    243s] OPERPROF: Starting DPlace-Init at level 1, MEM:1253.2M
[06/04 10:05:16    243s] #spOpts: N=180 minPadR=1.1 
[06/04 10:05:16    243s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1253.2M
[06/04 10:05:16    243s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1253.2M
[06/04 10:05:16    243s] Core basic site is Core8T
[06/04 10:05:16    243s] Fast DP-INIT is on for default
[06/04 10:05:16    243s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:05:16    243s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.033, MEM:1253.2M
[06/04 10:05:16    243s] OPERPROF:     Starting CMU at level 3, MEM:1253.2M
[06/04 10:05:16    243s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1253.2M
[06/04 10:05:16    243s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:1253.2M
[06/04 10:05:16    243s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1253.2MB).
[06/04 10:05:16    243s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.035, MEM:1253.2M
[06/04 10:05:16    243s] Cell 'VSSI33' is marked internal dont-use due to tech site checking failure.
[06/04 10:05:16    243s] Cell 'VSSI18' is marked internal dont-use due to tech site checking failure.
[06/04 10:05:16    243s] Cell 'VSSE33' is marked internal dont-use due to tech site checking failure.
[06/04 10:05:16    243s] Cell 'VSSE18' is marked internal dont-use due to tech site checking failure.
[06/04 10:05:16    243s] Cell 'VDDI33' is marked internal dont-use due to tech site checking failure.
[06/04 10:05:16    243s] Cell 'VDDI18' is marked internal dont-use due to tech site checking failure.
[06/04 10:05:16    243s] Cell 'VDDE33' is marked internal dont-use due to tech site checking failure.
[06/04 10:05:16    243s] Cell 'VDDE18' is marked internal dont-use due to tech site checking failure.
[06/04 10:05:16    243s] Cell 'TAP_LVL' is marked internal dont-use due to tech site checking failure.
[06/04 10:05:16    243s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[06/04 10:05:16    243s] Cell 'FILL4_LVL' is marked internal dont-use due to tech site checking failure.
[06/04 10:05:16    243s] Cell 'FILL1_LVL' is marked internal dont-use due to tech site checking failure.
[06/04 10:05:16    243s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[06/04 10:05:16    243s] 	Cell FILL1_LVL, site bCore8T.
[06/04 10:05:16    243s] 	Cell FILL4_LVL, site bCore8T.
[06/04 10:05:16    243s] 	Cell LVLLHD4, site bCore8T.
[06/04 10:05:16    243s] 	Cell TAP_LVL, site bCore8T.
[06/04 10:05:16    243s] 	Cell VDDE18, site pad.
[06/04 10:05:16    243s] 	Cell VDDE33, site pad.
[06/04 10:05:16    243s] 	Cell VDDI18, site pad.
[06/04 10:05:16    243s] 	Cell VDDI33, site pad.
[06/04 10:05:16    243s] 	Cell VSSE18, site pad.
[06/04 10:05:16    243s] 	Cell VSSE33, site pad.
[06/04 10:05:16    243s] 	Cell VSSI18, site pad.
[06/04 10:05:16    243s] 	Cell VSSI33, site pad.
[06/04 10:05:16    243s] .
[06/04 10:05:16    243s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:05:16    243s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:05:16    243s] LayerId::1 widthSet size::4
[06/04 10:05:16    243s] LayerId::2 widthSet size::4
[06/04 10:05:16    243s] LayerId::3 widthSet size::4
[06/04 10:05:16    243s] LayerId::4 widthSet size::4
[06/04 10:05:16    243s] LayerId::5 widthSet size::4
[06/04 10:05:16    243s] LayerId::6 widthSet size::2
[06/04 10:05:16    243s] Updating RC grid for preRoute extraction ...
[06/04 10:05:16    243s] Initializing multi-corner capacitance tables ... 
[06/04 10:05:16    243s] Initializing multi-corner resistance tables ...
[06/04 10:05:16    243s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:05:16    243s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:05:16    243s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.207017 ; aWlH: 0.000000 ; Pmax: 0.834100 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 10:05:16    243s] 
[06/04 10:05:16    243s] Creating Lib Analyzer ...
[06/04 10:05:16    243s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:05:16    243s] Total number of usable buffers from Lib Analyzer: 9 ( BUFFD1 DEL1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD10 BUFFD12)
[06/04 10:05:16    243s] Total number of usable inverters from Lib Analyzer: 8 ( INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD10 INVD12)
[06/04 10:05:16    243s] Total number of usable delay cells from Lib Analyzer: 3 ( DEL2 DEL3 DEL4)
[06/04 10:05:16    243s] 
[06/04 10:05:16    243s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:05:17    244s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:04 mem=1259.2M
[06/04 10:05:17    244s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:04 mem=1259.2M
[06/04 10:05:17    244s] Creating Lib Analyzer, finished. 
[06/04 10:05:17    244s] **WARN: (IMPOPT-665):	busy : Net has unplaced terms or is connected to uplaced instances in design. 
[06/04 10:05:17    244s] Type 'man IMPOPT-665' for more detail.
[06/04 10:05:17    244s] **WARN: (IMPOPT-665):	iaddr[11] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/04 10:05:17    244s] Type 'man IMPOPT-665' for more detail.
[06/04 10:05:17    244s] **WARN: (IMPOPT-665):	iaddr[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/04 10:05:17    244s] Type 'man IMPOPT-665' for more detail.
[06/04 10:05:17    244s] **WARN: (IMPOPT-665):	iaddr[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/04 10:05:17    244s] Type 'man IMPOPT-665' for more detail.
[06/04 10:05:17    244s] **WARN: (IMPOPT-665):	iaddr[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/04 10:05:17    244s] Type 'man IMPOPT-665' for more detail.
[06/04 10:05:17    244s] **WARN: (IMPOPT-665):	iaddr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/04 10:05:17    244s] Type 'man IMPOPT-665' for more detail.
[06/04 10:05:17    244s] **WARN: (IMPOPT-665):	iaddr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/04 10:05:17    244s] Type 'man IMPOPT-665' for more detail.
[06/04 10:05:17    244s] **WARN: (IMPOPT-665):	iaddr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/04 10:05:17    244s] Type 'man IMPOPT-665' for more detail.
[06/04 10:05:17    244s] **WARN: (IMPOPT-665):	iaddr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/04 10:05:17    244s] Type 'man IMPOPT-665' for more detail.
[06/04 10:05:17    244s] **WARN: (IMPOPT-665):	iaddr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/04 10:05:17    244s] Type 'man IMPOPT-665' for more detail.
[06/04 10:05:17    244s] **WARN: (IMPOPT-665):	iaddr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/04 10:05:17    244s] Type 'man IMPOPT-665' for more detail.
[06/04 10:05:17    244s] **WARN: (IMPOPT-665):	iaddr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/04 10:05:17    244s] Type 'man IMPOPT-665' for more detail.
[06/04 10:05:17    244s] **WARN: (IMPOPT-665):	iaddr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/04 10:05:17    244s] Type 'man IMPOPT-665' for more detail.
[06/04 10:05:17    244s] **WARN: (IMPOPT-665):	cwr : Net has unplaced terms or is connected to uplaced instances in design. 
[06/04 10:05:17    244s] Type 'man IMPOPT-665' for more detail.
[06/04 10:05:17    244s] **WARN: (IMPOPT-665):	caddr_wr[11] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/04 10:05:17    244s] Type 'man IMPOPT-665' for more detail.
[06/04 10:05:17    244s] **WARN: (IMPOPT-665):	caddr_wr[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/04 10:05:17    244s] Type 'man IMPOPT-665' for more detail.
[06/04 10:05:17    244s] **WARN: (IMPOPT-665):	caddr_wr[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/04 10:05:17    244s] Type 'man IMPOPT-665' for more detail.
[06/04 10:05:17    244s] **WARN: (IMPOPT-665):	caddr_wr[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/04 10:05:17    244s] Type 'man IMPOPT-665' for more detail.
[06/04 10:05:17    244s] **WARN: (IMPOPT-665):	caddr_wr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/04 10:05:17    244s] Type 'man IMPOPT-665' for more detail.
[06/04 10:05:17    244s] **WARN: (IMPOPT-665):	caddr_wr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/04 10:05:17    244s] Type 'man IMPOPT-665' for more detail.
[06/04 10:05:17    244s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[06/04 10:05:17    244s] To increase the message display limit, refer to the product command reference manual.
[06/04 10:05:17    244s] #optDebug: fT-S <1 2 3 1 0>
[06/04 10:05:17    244s] Setting timing_disable_library_data_to_data_checks to 'true'.
[06/04 10:05:17    244s] Setting timing_disable_user_data_to_data_checks to 'true'.
[06/04 10:05:17    244s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 963.3M, totSessionCpu=0:04:04 **
[06/04 10:05:17    244s] *** optDesign -preCTS ***
[06/04 10:05:17    244s] DRC Margin: user margin 0.0; extra margin 0.2
[06/04 10:05:17    244s] Setup Target Slack: user slack 0; extra slack 0.0
[06/04 10:05:17    244s] Hold Target Slack: user slack 0
[06/04 10:05:17    244s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[06/04 10:05:17    244s] Type 'man IMPOPT-3195' for more detail.
[06/04 10:05:17    244s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1259.2M
[06/04 10:05:17    244s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:1259.2M
[06/04 10:05:17    244s] Multi-VT timing optimization disabled based on library information.
[06/04 10:05:17    244s] Deleting Cell Server ...
[06/04 10:05:17    244s] Deleting Lib Analyzer.
[06/04 10:05:17    244s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 10:05:17    244s] Summary for sequential cells identification: 
[06/04 10:05:17    244s]   Identified SBFF number: 14
[06/04 10:05:17    244s]   Identified MBFF number: 0
[06/04 10:05:17    244s]   Identified SB Latch number: 0
[06/04 10:05:17    244s]   Identified MB Latch number: 0
[06/04 10:05:17    244s]   Not identified SBFF number: 0
[06/04 10:05:17    244s]   Not identified MBFF number: 0
[06/04 10:05:17    244s]   Not identified SB Latch number: 0
[06/04 10:05:17    244s]   Not identified MB Latch number: 0
[06/04 10:05:17    244s]   Number of sequential cells which are not FFs: 13
[06/04 10:05:17    244s]  Visiting view : AV_func_max
[06/04 10:05:17    244s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:05:17    244s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:05:17    244s]  Visiting view : AV_scan_max
[06/04 10:05:17    244s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:05:17    244s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:05:17    244s]  Visiting view : AV_func_min
[06/04 10:05:17    244s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:05:17    244s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:05:17    244s]  Visiting view : AV_scan_min
[06/04 10:05:17    244s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:05:17    244s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:05:17    244s]  Setting StdDelay to 58.40
[06/04 10:05:17    244s] Creating Cell Server, finished. 
[06/04 10:05:17    244s] 
[06/04 10:05:17    244s] Deleting Cell Server ...
[06/04 10:05:17    244s] 
[06/04 10:05:17    244s] Creating Lib Analyzer ...
[06/04 10:05:17    244s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 10:05:17    244s] Summary for sequential cells identification: 
[06/04 10:05:17    244s]   Identified SBFF number: 14
[06/04 10:05:17    244s]   Identified MBFF number: 0
[06/04 10:05:17    244s]   Identified SB Latch number: 0
[06/04 10:05:17    244s]   Identified MB Latch number: 0
[06/04 10:05:17    244s]   Not identified SBFF number: 0
[06/04 10:05:17    244s]   Not identified MBFF number: 0
[06/04 10:05:17    244s]   Not identified SB Latch number: 0
[06/04 10:05:17    244s]   Not identified MB Latch number: 0
[06/04 10:05:17    244s]   Number of sequential cells which are not FFs: 13
[06/04 10:05:17    244s]  Visiting view : AV_func_max
[06/04 10:05:17    244s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:05:17    244s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:05:17    244s]  Visiting view : AV_scan_max
[06/04 10:05:17    244s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:05:17    244s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:05:17    244s]  Visiting view : AV_func_min
[06/04 10:05:17    244s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:05:17    244s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:05:17    244s]  Visiting view : AV_scan_min
[06/04 10:05:17    244s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:05:17    244s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:05:17    244s]  Setting StdDelay to 58.40
[06/04 10:05:17    244s] Creating Cell Server, finished. 
[06/04 10:05:17    244s] 
[06/04 10:05:17    244s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:05:17    244s] Total number of usable buffers from Lib Analyzer: 9 ( BUFFD1 DEL1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD10 BUFFD12)
[06/04 10:05:17    244s] Total number of usable inverters from Lib Analyzer: 8 ( INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD10 INVD12)
[06/04 10:05:17    244s] Total number of usable delay cells from Lib Analyzer: 3 ( DEL2 DEL3 DEL4)
[06/04 10:05:17    244s] 
[06/04 10:05:17    244s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:05:18    244s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:05 mem=1259.2M
[06/04 10:05:18    244s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:05 mem=1259.2M
[06/04 10:05:18    244s] Creating Lib Analyzer, finished. 
[06/04 10:05:18    244s] All LLGs are deleted
[06/04 10:05:18    244s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1259.2M
[06/04 10:05:18    244s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1259.2M
[06/04 10:05:18    244s] ### Creating LA Mngr. totSessionCpu=0:04:05 mem=1259.2M
[06/04 10:05:18    244s] ### Creating LA Mngr, finished. totSessionCpu=0:04:05 mem=1259.2M
[06/04 10:05:18    244s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Started Loading and Dumping File ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Reading DB...
[06/04 10:05:18    244s] (I)       Read data from FE... (mem=1259.2M)
[06/04 10:05:18    244s] (I)       Read nodes and places... (mem=1259.2M)
[06/04 10:05:18    244s] (I)       Number of ignored instance 0
[06/04 10:05:18    244s] (I)       Number of inbound cells 0
[06/04 10:05:18    244s] (I)       numMoveCells=2089, numMacros=4  numPads=0  numMultiRowHeightInsts=0
[06/04 10:05:18    244s] (I)       cell height: 4480, count: 2089
[06/04 10:05:18    244s] (I)       Done Read nodes and places (cpu=0.000s, mem=1259.2M)
[06/04 10:05:18    244s] (I)       Read nets... (mem=1259.2M)
[06/04 10:05:18    244s] (I)       Number of nets = 2297 ( 60 ignored )
[06/04 10:05:18    244s] (I)       Done Read nets (cpu=0.010s, mem=1259.2M)
[06/04 10:05:18    244s] (I)       Read rows... (mem=1259.2M)
[06/04 10:05:18    244s] (I)       rowRegion is not equal to core box, resetting core box
[06/04 10:05:18    244s] (I)       rowRegion : (50220, 50400) - (363260, 350560)
[06/04 10:05:18    244s] (I)       coreBox   : (50220, 50400) - (363320, 350560)
[06/04 10:05:18    244s] (I)       Done Read rows (cpu=0.000s, mem=1259.2M)
[06/04 10:05:18    244s] (I)       Identified Clock instances: Flop 155, Clock buffer/inverter 0, Gate 0, Logic 8
[06/04 10:05:18    244s] (I)       Read module constraints... (mem=1259.2M)
[06/04 10:05:18    244s] (I)       Done Read module constraints (cpu=0.000s, mem=1259.2M)
[06/04 10:05:18    244s] (I)       Done Read data from FE (cpu=0.010s, mem=1259.2M)
[06/04 10:05:18    244s] (I)       before initializing RouteDB syMemory usage = 1259.2 MB
[06/04 10:05:18    244s] (I)       == Non-default Options ==
[06/04 10:05:18    244s] (I)       Maximum routing layer                              : 6
[06/04 10:05:18    244s] (I)       Buffering-aware routing                            : true
[06/04 10:05:18    244s] (I)       Spread congestion away from blockages              : true
[06/04 10:05:18    244s] (I)       Overflow penalty cost                              : 10
[06/04 10:05:18    244s] (I)       Punch through distance                             : 6352.800000
[06/04 10:05:18    244s] (I)       Source-to-sink ratio                               : 0.300000
[06/04 10:05:18    244s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:05:18    244s] (I)       Use row-based GCell size
[06/04 10:05:18    244s] (I)       GCell unit size  : 4480
[06/04 10:05:18    244s] (I)       GCell multiplier : 1
[06/04 10:05:18    244s] (I)       build grid graph
[06/04 10:05:18    244s] (I)       build grid graph start
[06/04 10:05:18    244s] [NR-eGR] Track table information for default rule: 
[06/04 10:05:18    244s] [NR-eGR] ME1 has no routable track
[06/04 10:05:18    244s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:05:18    244s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:05:18    244s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:05:18    244s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:05:18    244s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:05:18    244s] (I)       build grid graph end
[06/04 10:05:18    244s] (I)       ===========================================================================
[06/04 10:05:18    244s] (I)       == Report All Rule Vias ==
[06/04 10:05:18    244s] (I)       ===========================================================================
[06/04 10:05:18    244s] (I)        Via Rule : (Default)
[06/04 10:05:18    244s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:05:18    244s] (I)       ---------------------------------------------------------------------------
[06/04 10:05:18    244s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:05:18    244s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:05:18    244s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:05:18    244s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:05:18    244s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:05:18    244s] (I)       ===========================================================================
[06/04 10:05:18    244s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Num PG vias on layer 2 : 0
[06/04 10:05:18    244s] (I)       Num PG vias on layer 3 : 0
[06/04 10:05:18    244s] (I)       Num PG vias on layer 4 : 0
[06/04 10:05:18    244s] (I)       Num PG vias on layer 5 : 0
[06/04 10:05:18    244s] (I)       Num PG vias on layer 6 : 0
[06/04 10:05:18    244s] [NR-eGR] Read 9034 PG shapes
[06/04 10:05:18    244s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:05:18    244s] [NR-eGR] #Instance Blockages : 0
[06/04 10:05:18    244s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:05:18    244s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:05:18    244s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:05:18    244s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:05:18    244s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:05:18    244s] (I)       readDataFromPlaceDB
[06/04 10:05:18    244s] (I)       Read net information..
[06/04 10:05:18    244s] [NR-eGR] Read numTotalNets=2297  numIgnoredNets=0
[06/04 10:05:18    244s] (I)       Read testcase time = 0.000 seconds
[06/04 10:05:18    244s] 
[06/04 10:05:18    244s] (I)       early_global_route_priority property id does not exist.
[06/04 10:05:18    244s] (I)       Start initializing grid graph
[06/04 10:05:18    244s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:05:18    244s] (I)       End initializing grid graph
[06/04 10:05:18    244s] (I)       Model blockages into capacity
[06/04 10:05:18    244s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:05:18    244s] (I)       Started Modeling ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:05:18    244s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:05:18    244s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:05:18    244s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:05:18    244s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:05:18    244s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       -- layer congestion ratio --
[06/04 10:05:18    244s] (I)       Layer 1 : 0.100000
[06/04 10:05:18    244s] (I)       Layer 2 : 0.700000
[06/04 10:05:18    244s] (I)       Layer 3 : 0.700000
[06/04 10:05:18    244s] (I)       Layer 4 : 0.700000
[06/04 10:05:18    244s] (I)       Layer 5 : 0.700000
[06/04 10:05:18    244s] (I)       Layer 6 : 0.700000
[06/04 10:05:18    244s] (I)       ----------------------------
[06/04 10:05:18    244s] (I)       Number of ignored nets = 0
[06/04 10:05:18    244s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:05:18    244s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:05:18    244s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:05:18    244s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:05:18    244s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:05:18    244s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:05:18    244s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:05:18    244s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:05:18    244s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:05:18    244s] (I)       Constructing bin map
[06/04 10:05:18    244s] (I)       Initialize bin information with width=8960 height=8960
[06/04 10:05:18    244s] (I)       Done constructing bin map
[06/04 10:05:18    244s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:05:18    244s] (I)       Before initializing Early Global Route syMemory usage = 1259.2 MB
[06/04 10:05:18    244s] (I)       Ndr track 0 does not exist
[06/04 10:05:18    244s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:05:18    244s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:05:18    244s] (I)       Core area           : (50220, 50400) - (363260, 350560)
[06/04 10:05:18    244s] (I)       Site width          :   560  (dbu)
[06/04 10:05:18    244s] (I)       Row height          :  4480  (dbu)
[06/04 10:05:18    244s] (I)       GCell width         :  4480  (dbu)
[06/04 10:05:18    244s] (I)       GCell height        :  4480  (dbu)
[06/04 10:05:18    244s] (I)       Grid                :    93    90     6
[06/04 10:05:18    244s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:05:18    244s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 10:05:18    244s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 10:05:18    244s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:05:18    244s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:05:18    244s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:05:18    244s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:05:18    244s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:05:18    244s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 10:05:18    244s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:05:18    244s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:05:18    244s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:05:18    244s] (I)       --------------------------------------------------------
[06/04 10:05:18    244s] 
[06/04 10:05:18    244s] [NR-eGR] ============ Routing rule table ============
[06/04 10:05:18    244s] [NR-eGR] Rule id: 0  Nets: 2297 
[06/04 10:05:18    244s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:05:18    244s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:05:18    244s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:05:18    244s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:05:18    244s] [NR-eGR] ========================================
[06/04 10:05:18    244s] [NR-eGR] 
[06/04 10:05:18    244s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:05:18    244s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 10:05:18    244s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 10:05:18    244s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 10:05:18    244s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 10:05:18    244s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 10:05:18    244s] (I)       After initializing Early Global Route syMemory usage = 1259.2 MB
[06/04 10:05:18    244s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Reset routing kernel
[06/04 10:05:18    244s] (I)       Started Global Routing ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       ============= Initialization =============
[06/04 10:05:18    244s] (I)       totalPins=6728  totalGlobalPin=6397 (95.08%)
[06/04 10:05:18    244s] (I)       Started Net group 1 ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Started Build MST ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Generate topology with single threads
[06/04 10:05:18    244s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 10:05:18    244s] (I)       #blocked areas for congestion spreading : 0
[06/04 10:05:18    244s] [NR-eGR] Layer group 1: route 2297 net(s) in layer range [2, 6]
[06/04 10:05:18    244s] (I)       
[06/04 10:05:18    244s] (I)       ============  Phase 1a Route ============
[06/04 10:05:18    244s] (I)       Started Phase 1a ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Started Pattern routing ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 97
[06/04 10:05:18    244s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Usage: 12606 = (6020 H, 6586 V) = (6.70% H, 6.57% V) = (2.697e+04um H, 2.951e+04um V)
[06/04 10:05:18    244s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       
[06/04 10:05:18    244s] (I)       ============  Phase 1b Route ============
[06/04 10:05:18    244s] (I)       Started Phase 1b ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Started Monotonic routing ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Usage: 12628 = (6031 H, 6597 V) = (6.72% H, 6.59% V) = (2.702e+04um H, 2.955e+04um V)
[06/04 10:05:18    244s] (I)       Overflow of layer group 1: 6.73% H + 1.16% V. EstWL: 5.657344e+04um
[06/04 10:05:18    244s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       
[06/04 10:05:18    244s] (I)       ============  Phase 1c Route ============
[06/04 10:05:18    244s] (I)       Started Phase 1c ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Started Two level routing ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Level2 Grid: 19 x 18
[06/04 10:05:18    244s] (I)       Started Two Level Routing ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Usage: 12631 = (6031 H, 6600 V) = (6.72% H, 6.59% V) = (2.702e+04um H, 2.957e+04um V)
[06/04 10:05:18    244s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       
[06/04 10:05:18    244s] (I)       ============  Phase 1d Route ============
[06/04 10:05:18    244s] (I)       Started Phase 1d ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Started Detoured routing ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Usage: 12626 = (6029 H, 6597 V) = (6.71% H, 6.59% V) = (2.701e+04um H, 2.955e+04um V)
[06/04 10:05:18    244s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       
[06/04 10:05:18    244s] (I)       ============  Phase 1e Route ============
[06/04 10:05:18    244s] (I)       Started Phase 1e ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Started Route legalization ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Usage: 12686 = (6029 H, 6657 V) = (6.71% H, 6.65% V) = (2.701e+04um H, 2.982e+04um V)
[06/04 10:05:18    244s] [NR-eGR] Early Global Route overflow of layer group 1: 6.65% H + 1.11% V. EstWL: 5.683328e+04um
[06/04 10:05:18    244s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Started Layer assignment ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Running layer assignment with 1 threads
[06/04 10:05:18    244s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       
[06/04 10:05:18    244s] (I)       ============  Phase 1l Route ============
[06/04 10:05:18    244s] (I)       Started Phase 1l ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       
[06/04 10:05:18    244s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 10:05:18    244s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/04 10:05:18    244s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/04 10:05:18    244s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[06/04 10:05:18    244s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 10:05:18    244s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:05:18    244s] [NR-eGR]     ME2  (2)        53( 0.64%)         2( 0.02%)         0( 0.00%)   ( 0.66%) 
[06/04 10:05:18    244s] [NR-eGR]     ME3  (3)       312( 3.79%)        36( 0.44%)         3( 0.04%)   ( 4.27%) 
[06/04 10:05:18    244s] [NR-eGR]     ME4  (4)        27( 0.33%)         0( 0.00%)         0( 0.00%)   ( 0.33%) 
[06/04 10:05:18    244s] [NR-eGR]     ME5  (5)        84( 1.02%)         1( 0.01%)         0( 0.00%)   ( 1.03%) 
[06/04 10:05:18    244s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:05:18    244s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 10:05:18    244s] [NR-eGR] Total              476( 1.23%)        39( 0.10%)         3( 0.01%)   ( 1.33%) 
[06/04 10:05:18    244s] [NR-eGR] 
[06/04 10:05:18    244s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       total 2D Cap : 193853 = (91710 H, 102143 V)
[06/04 10:05:18    244s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.72% H + 0.20% V
[06/04 10:05:18    244s] [NR-eGR] Overflow after Early Global Route 3.49% H + 0.24% V
[06/04 10:05:18    244s] (I)       ============= track Assignment ============
[06/04 10:05:18    244s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Started Track Assignment ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 10:05:18    244s] (I)       Running track assignment with 1 threads
[06/04 10:05:18    244s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] (I)       Run Multi-thread track assignment
[06/04 10:05:18    244s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] [NR-eGR] Started Export DB wires ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] [NR-eGR] Started Export all nets ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] [NR-eGR] Started Set wire vias ( Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    244s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    245s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:05:18    245s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6728
[06/04 10:05:18    245s] [NR-eGR]    ME2  (2V) length: 2.727338e+04um, number of vias: 9718
[06/04 10:05:18    245s] [NR-eGR]    ME3  (3H) length: 2.139838e+04um, number of vias: 1083
[06/04 10:05:18    245s] [NR-eGR]    ME4  (4V) length: 4.962400e+03um, number of vias: 833
[06/04 10:05:18    245s] [NR-eGR]    ME5  (5H) length: 7.824170e+03um, number of vias: 18
[06/04 10:05:18    245s] [NR-eGR]    ME6  (6V) length: 7.280000e+00um, number of vias: 0
[06/04 10:05:18    245s] [NR-eGR] Total length: 6.146561e+04um, number of vias: 18380
[06/04 10:05:18    245s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:05:18    245s] [NR-eGR] Total eGR-routed clock nets wire length: 2.496790e+03um 
[06/04 10:05:18    245s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:05:18    245s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1259.23 MB )
[06/04 10:05:18    245s] Extraction called for design 'CONV' of instances=2089 and nets=2359 using extraction engine 'preRoute' .
[06/04 10:05:18    245s] PreRoute RC Extraction called for design CONV.
[06/04 10:05:18    245s] RC Extraction called in multi-corner(2) mode.
[06/04 10:05:18    245s] RCMode: PreRoute
[06/04 10:05:18    245s]       RC Corner Indexes            0       1   
[06/04 10:05:18    245s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 10:05:18    245s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 10:05:18    245s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 10:05:18    245s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 10:05:18    245s] Shrink Factor                : 1.00000
[06/04 10:05:18    245s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/04 10:05:18    245s] Using capacitance table file ...
[06/04 10:05:18    245s] LayerId::1 widthSet size::4
[06/04 10:05:18    245s] LayerId::2 widthSet size::4
[06/04 10:05:18    245s] LayerId::3 widthSet size::4
[06/04 10:05:18    245s] LayerId::4 widthSet size::4
[06/04 10:05:18    245s] LayerId::5 widthSet size::4
[06/04 10:05:18    245s] LayerId::6 widthSet size::2
[06/04 10:05:18    245s] Updating RC grid for preRoute extraction ...
[06/04 10:05:18    245s] Initializing multi-corner capacitance tables ... 
[06/04 10:05:18    245s] Initializing multi-corner resistance tables ...
[06/04 10:05:18    245s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:05:18    245s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.229093 ; uaWl: 1.000000 ; uaWlH: 0.208146 ; aWlH: 0.000000 ; Pmax: 0.834300 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 10:05:18    245s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1259.227M)
[06/04 10:05:18    245s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1259.2M
[06/04 10:05:18    245s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1259.2M
[06/04 10:05:18    245s] Fast DP-INIT is on for default
[06/04 10:05:18    245s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1259.2M
[06/04 10:05:18    245s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.026, MEM:1259.2M
[06/04 10:05:18    245s] Starting delay calculation for Setup views
[06/04 10:05:18    245s] #################################################################################
[06/04 10:05:18    245s] # Design Stage: PreRoute
[06/04 10:05:18    245s] # Design Name: CONV
[06/04 10:05:18    245s] # Design Mode: 180nm
[06/04 10:05:18    245s] # Analysis Mode: MMMC Non-OCV 
[06/04 10:05:18    245s] # Parasitics Mode: No SPEF/RCDB
[06/04 10:05:18    245s] # Signoff Settings: SI Off 
[06/04 10:05:18    245s] #################################################################################
[06/04 10:05:18    245s] Calculate delays in BcWc mode...
[06/04 10:05:18    245s] Calculate delays in BcWc mode...
[06/04 10:05:18    245s] Topological Sorting (REAL = 0:00:00.0, MEM = 1296.9M, InitMEM = 1295.9M)
[06/04 10:05:18    245s] Start delay calculation (fullDC) (1 T). (MEM=1296.91)
[06/04 10:05:18    245s] End AAE Lib Interpolated Model. (MEM=1296.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:05:18    245s] First Iteration Infinite Tw... 
[06/04 10:05:18    245s] Total number of fetched objects 2487
[06/04 10:05:18    245s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:05:18    245s] End delay calculation. (MEM=1351.23 CPU=0:00:00.3 REAL=0:00:00.0)
[06/04 10:05:18    245s] End delay calculation (fullDC). (MEM=1324.15 CPU=0:00:00.5 REAL=0:00:00.0)
[06/04 10:05:18    245s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1324.1M) ***
[06/04 10:05:18    245s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:04:06 mem=1324.1M)
[06/04 10:05:18    245s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   303   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.343%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1017.2M, totSessionCpu=0:04:06 **
[06/04 10:05:18    245s] ** INFO : this run is activating medium effort placeOptDesign flow
[06/04 10:05:18    245s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 10:05:18    245s] ### Creating PhyDesignMc. totSessionCpu=0:04:06 mem=1298.4M
[06/04 10:05:18    245s] OPERPROF: Starting DPlace-Init at level 1, MEM:1298.4M
[06/04 10:05:18    245s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[06/04 10:05:18    245s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1298.4M
[06/04 10:05:19    245s] OPERPROF:     Starting CMU at level 3, MEM:1298.4M
[06/04 10:05:19    245s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1298.4M
[06/04 10:05:19    245s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1298.4M
[06/04 10:05:19    245s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1298.4MB).
[06/04 10:05:19    245s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.005, MEM:1298.4M
[06/04 10:05:19    245s] TotalInstCnt at PhyDesignMc Initialization: 2,089
[06/04 10:05:19    245s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:06 mem=1298.4M
[06/04 10:05:19    245s] TotalInstCnt at PhyDesignMc Destruction: 2,089
[06/04 10:05:19    245s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 10:05:19    245s] ### Creating PhyDesignMc. totSessionCpu=0:04:06 mem=1298.4M
[06/04 10:05:19    245s] OPERPROF: Starting DPlace-Init at level 1, MEM:1298.4M
[06/04 10:05:19    245s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[06/04 10:05:19    245s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1298.4M
[06/04 10:05:19    245s] OPERPROF:     Starting CMU at level 3, MEM:1298.4M
[06/04 10:05:19    245s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1298.4M
[06/04 10:05:19    245s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1298.4M
[06/04 10:05:19    245s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1298.4MB).
[06/04 10:05:19    245s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.003, MEM:1298.4M
[06/04 10:05:19    245s] TotalInstCnt at PhyDesignMc Initialization: 2,089
[06/04 10:05:19    245s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:06 mem=1298.4M
[06/04 10:05:19    245s] TotalInstCnt at PhyDesignMc Destruction: 2,089
[06/04 10:05:19    245s] *** Starting optimizing excluded clock nets MEM= 1298.4M) ***
[06/04 10:05:19    245s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1298.4M) ***
[06/04 10:05:19    245s] The useful skew maximum allowed delay is: 0.3
[06/04 10:05:19    245s] Deleting Lib Analyzer.
[06/04 10:05:19    245s] 
[06/04 10:05:19    245s] Optimization is working on the following views:
[06/04 10:05:19    245s]   Setup views: AV_scan_max 
[06/04 10:05:19    245s]   Hold  views: AV_func_min AV_scan_min 
[06/04 10:05:19    245s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/04 10:05:19    245s] Info: 1 ideal net excluded from IPO operation.
[06/04 10:05:19    245s] Info: 9 clock nets excluded from IPO operation.
[06/04 10:05:19    245s] ### Creating LA Mngr. totSessionCpu=0:04:06 mem=1298.4M
[06/04 10:05:19    245s] ### Creating LA Mngr, finished. totSessionCpu=0:04:06 mem=1298.4M
[06/04 10:05:19    245s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:05.8/0:36:53.6 (0.1), mem = 1298.4M
[06/04 10:05:19    245s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31454.1
[06/04 10:05:19    245s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 10:05:19    245s] ### Creating PhyDesignMc. totSessionCpu=0:04:06 mem=1306.4M
[06/04 10:05:19    245s] OPERPROF: Starting DPlace-Init at level 1, MEM:1306.4M
[06/04 10:05:19    245s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[06/04 10:05:19    245s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1306.4M
[06/04 10:05:19    245s] OPERPROF:     Starting CMU at level 3, MEM:1306.4M
[06/04 10:05:19    245s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1306.4M
[06/04 10:05:19    245s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1306.4M
[06/04 10:05:19    245s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1306.4MB).
[06/04 10:05:19    245s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1306.4M
[06/04 10:05:19    245s] TotalInstCnt at PhyDesignMc Initialization: 2,089
[06/04 10:05:19    245s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:06 mem=1306.4M
[06/04 10:05:19    245s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:05:19    245s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:05:19    245s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:05:19    245s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:05:19    245s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:05:19    245s] 
[06/04 10:05:19    245s] Footprint cell information for calculating maxBufDist
[06/04 10:05:19    245s] *info: There are 9 candidate Buffer cells
[06/04 10:05:19    245s] *info: There are 8 candidate Inverter cells
[06/04 10:05:19    245s] 
[06/04 10:05:19    245s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:05:19    245s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:05:19    246s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:05:19    246s] 
[06/04 10:05:19    246s] Creating Lib Analyzer ...
[06/04 10:05:19    246s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:05:19    246s] Total number of usable buffers from Lib Analyzer: 9 ( BUFFD1 DEL1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD10 BUFFD12)
[06/04 10:05:19    246s] Total number of usable inverters from Lib Analyzer: 8 ( INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD10 INVD12)
[06/04 10:05:19    246s] Total number of usable delay cells from Lib Analyzer: 3 ( DEL2 DEL3 DEL4)
[06/04 10:05:19    246s] 
[06/04 10:05:19    246s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:05:19    246s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:07 mem=1411.5M
[06/04 10:05:19    246s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:07 mem=1411.5M
[06/04 10:05:19    246s] Creating Lib Analyzer, finished. 
[06/04 10:05:19    246s] 
[06/04 10:05:19    246s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/04 10:05:20    246s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1430.6M
[06/04 10:05:20    246s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1430.6M
[06/04 10:05:20    246s] 
[06/04 10:05:20    246s] Netlist preparation processing... 
[06/04 10:05:20    246s] Removed 1 instance
[06/04 10:05:20    246s] *info: Marking 0 isolation instances dont touch
[06/04 10:05:20    246s] *info: Marking 0 level shifter instances dont touch
[06/04 10:05:20    246s] TotalInstCnt at PhyDesignMc Destruction: 2,088
[06/04 10:05:20    246s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31454.1
[06/04 10:05:20    246s] *** AreaOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:04:06.9/0:36:54.7 (0.1), mem = 1411.5M
[06/04 10:05:20    246s] 
[06/04 10:05:20    246s] =============================================================================================
[06/04 10:05:20    246s]  Step TAT Report for SimplifyNetlist #1
[06/04 10:05:20    246s] =============================================================================================
[06/04 10:05:20    246s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 10:05:20    246s] ---------------------------------------------------------------------------------------------
[06/04 10:05:20    246s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  44.9 % )     0:00:00.5 /  0:00:00.5    1.0
[06/04 10:05:20    246s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:05:20    246s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.2
[06/04 10:05:20    246s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.5 /  0:00:00.5    1.0
[06/04 10:05:20    246s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  23.3 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 10:05:20    246s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:05:20    246s] [ MISC                   ]          0:00:00.3  (  29.4 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 10:05:20    246s] ---------------------------------------------------------------------------------------------
[06/04 10:05:20    246s]  SimplifyNetlist #1 TOTAL           0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[06/04 10:05:20    246s] ---------------------------------------------------------------------------------------------
[06/04 10:05:20    246s] 
[06/04 10:05:20    246s] 
[06/04 10:05:20    246s] Active setup views:
[06/04 10:05:20    246s]  AV_scan_max
[06/04 10:05:20    246s]   Dominating endpoints: 0
[06/04 10:05:20    246s]   Dominating TNS: -0.000
[06/04 10:05:20    246s] 
[06/04 10:05:20    246s] Deleting Lib Analyzer.
[06/04 10:05:20    246s] Begin: GigaOpt Global Optimization
[06/04 10:05:20    246s] *info: use new DP (enabled)
[06/04 10:05:20    246s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/04 10:05:20    246s] Info: 1 ideal net excluded from IPO operation.
[06/04 10:05:20    246s] Info: 9 clock nets excluded from IPO operation.
[06/04 10:05:20    246s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:06.9/0:36:54.8 (0.1), mem = 1362.5M
[06/04 10:05:20    246s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31454.2
[06/04 10:05:20    246s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 10:05:20    246s] ### Creating PhyDesignMc. totSessionCpu=0:04:07 mem=1362.5M
[06/04 10:05:20    246s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/04 10:05:20    246s] OPERPROF: Starting DPlace-Init at level 1, MEM:1362.5M
[06/04 10:05:20    246s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[06/04 10:05:20    246s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1362.5M
[06/04 10:05:20    246s] OPERPROF:     Starting CMU at level 3, MEM:1362.5M
[06/04 10:05:20    246s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1362.5M
[06/04 10:05:20    246s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.002, MEM:1362.5M
[06/04 10:05:20    246s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1362.5MB).
[06/04 10:05:20    246s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1362.5M
[06/04 10:05:20    246s] TotalInstCnt at PhyDesignMc Initialization: 2,088
[06/04 10:05:20    246s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:07 mem=1362.5M
[06/04 10:05:20    246s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:05:20    246s] 
[06/04 10:05:20    246s] Creating Lib Analyzer ...
[06/04 10:05:20    246s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:05:20    246s] Total number of usable buffers from Lib Analyzer: 9 ( BUFFD1 DEL1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD10 BUFFD12)
[06/04 10:05:20    246s] Total number of usable inverters from Lib Analyzer: 8 ( INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD10 INVD12)
[06/04 10:05:20    246s] Total number of usable delay cells from Lib Analyzer: 3 ( DEL2 DEL3 DEL4)
[06/04 10:05:20    246s] 
[06/04 10:05:20    246s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:05:20    247s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:08 mem=1362.5M
[06/04 10:05:20    247s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:08 mem=1362.5M
[06/04 10:05:20    247s] Creating Lib Analyzer, finished. 
[06/04 10:05:20    247s] 
[06/04 10:05:20    247s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/04 10:05:22    249s] *info: 9 clock nets excluded
[06/04 10:05:22    249s] *info: 2 special nets excluded.
[06/04 10:05:22    249s] *info: 1 ideal net excluded from IPO operation.
[06/04 10:05:22    249s] *info: 2 no-driver nets excluded.
[06/04 10:05:23    250s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1381.6M
[06/04 10:05:23    250s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1381.6M
[06/04 10:05:23    250s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[06/04 10:05:23    250s] +--------+--------+----------+------------+--------+-----------+---------+---------------------------------------+
[06/04 10:05:23    250s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View |Pathgroup|               End Point               |
[06/04 10:05:23    250s] +--------+--------+----------+------------+--------+-----------+---------+---------------------------------------+
[06/04 10:05:23    250s] |   0.000|   0.000|    59.33%|   0:00:00.0| 1381.6M|AV_scan_max|       NA| NA                                    |
[06/04 10:05:23    250s] +--------+--------+----------+------------+--------+-----------+---------+---------------------------------------+
[06/04 10:05:23    250s] 
[06/04 10:05:23    250s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1381.6M) ***
[06/04 10:05:23    250s] 
[06/04 10:05:23    250s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1381.6M) ***
[06/04 10:05:23    250s] Bottom Preferred Layer:
[06/04 10:05:23    250s]     None
[06/04 10:05:23    250s] Via Pillar Rule:
[06/04 10:05:23    250s]     None
[06/04 10:05:23    250s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[06/04 10:05:23    250s] TotalInstCnt at PhyDesignMc Destruction: 2,088
[06/04 10:05:23    250s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31454.2
[06/04 10:05:23    250s] *** SetupOpt [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:04:10.1/0:36:57.9 (0.1), mem = 1362.5M
[06/04 10:05:23    250s] 
[06/04 10:05:23    250s] =============================================================================================
[06/04 10:05:23    250s]  Step TAT Report for GlobalOpt #1
[06/04 10:05:23    250s] =============================================================================================
[06/04 10:05:23    250s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 10:05:23    250s] ---------------------------------------------------------------------------------------------
[06/04 10:05:23    250s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.9
[06/04 10:05:23    250s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  18.3 % )     0:00:00.6 /  0:00:00.6    1.0
[06/04 10:05:23    250s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:05:23    250s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[06/04 10:05:23    250s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[06/04 10:05:23    250s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:05:23    250s] [ TransformInit          ]      1   0:00:02.5  (  80.1 % )     0:00:02.5 /  0:00:02.5    1.0
[06/04 10:05:23    250s] [ MISC                   ]          0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[06/04 10:05:23    250s] ---------------------------------------------------------------------------------------------
[06/04 10:05:23    250s]  GlobalOpt #1 TOTAL                 0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.1    1.0
[06/04 10:05:23    250s] ---------------------------------------------------------------------------------------------
[06/04 10:05:23    250s] 
[06/04 10:05:23    250s] End: GigaOpt Global Optimization
[06/04 10:05:23    250s] *** Timing Is met
[06/04 10:05:23    250s] *** Check timing (0:00:00.0)
[06/04 10:05:23    250s] Deleting Lib Analyzer.
[06/04 10:05:23    250s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[06/04 10:05:23    250s] Info: 1 ideal net excluded from IPO operation.
[06/04 10:05:23    250s] Info: 9 clock nets excluded from IPO operation.
[06/04 10:05:23    250s] ### Creating LA Mngr. totSessionCpu=0:04:10 mem=1360.5M
[06/04 10:05:23    250s] ### Creating LA Mngr, finished. totSessionCpu=0:04:10 mem=1360.5M
[06/04 10:05:23    250s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/04 10:05:23    250s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 10:05:23    250s] ### Creating PhyDesignMc. totSessionCpu=0:04:10 mem=1379.6M
[06/04 10:05:23    250s] OPERPROF: Starting DPlace-Init at level 1, MEM:1379.6M
[06/04 10:05:23    250s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[06/04 10:05:23    250s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1379.6M
[06/04 10:05:23    250s] OPERPROF:     Starting CMU at level 3, MEM:1379.6M
[06/04 10:05:23    250s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1379.6M
[06/04 10:05:23    250s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1379.6M
[06/04 10:05:23    250s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1379.6MB).
[06/04 10:05:23    250s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1379.6M
[06/04 10:05:23    250s] TotalInstCnt at PhyDesignMc Initialization: 2,088
[06/04 10:05:23    250s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:10 mem=1379.6M
[06/04 10:05:23    250s] Begin: Area Reclaim Optimization
[06/04 10:05:23    250s] 
[06/04 10:05:23    250s] Creating Lib Analyzer ...
[06/04 10:05:23    250s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:05:23    250s] Total number of usable buffers from Lib Analyzer: 9 ( BUFFD1 DEL1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD10 BUFFD12)
[06/04 10:05:23    250s] Total number of usable inverters from Lib Analyzer: 8 ( INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD10 INVD12)
[06/04 10:05:23    250s] Total number of usable delay cells from Lib Analyzer: 3 ( DEL2 DEL3 DEL4)
[06/04 10:05:23    250s] 
[06/04 10:05:23    250s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:05:23    250s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:11 mem=1381.6M
[06/04 10:05:23    250s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:11 mem=1381.6M
[06/04 10:05:23    250s] Creating Lib Analyzer, finished. 
[06/04 10:05:23    250s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:10.5/0:36:58.4 (0.1), mem = 1381.6M
[06/04 10:05:23    250s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31454.3
[06/04 10:05:23    250s] 
[06/04 10:05:23    250s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/04 10:05:24    250s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1381.6M
[06/04 10:05:24    250s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1381.6M
[06/04 10:05:24    250s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.33
[06/04 10:05:24    250s] +----------+---------+--------+--------+------------+--------+
[06/04 10:05:24    250s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/04 10:05:24    250s] +----------+---------+--------+--------+------------+--------+
[06/04 10:05:24    250s] |    59.33%|        -|   0.000|   0.000|   0:00:00.0| 1381.6M|
[06/04 10:05:24    250s] #optDebug: <stH: 4.4800 MiSeL: 89.0930>
[06/04 10:05:24    250s] |    59.33%|        0|   0.000|   0.000|   0:00:00.0| 1381.6M|
[06/04 10:05:24    250s] |    59.15%|        9|   0.000|   0.000|   0:00:00.0| 1421.3M|
[06/04 10:05:24    251s] |    58.79%|       42|  -0.000|  -0.000|   0:00:00.0| 1421.3M|
[06/04 10:05:24    251s] |    58.79%|        0|  -0.000|  -0.000|   0:00:00.0| 1421.3M|
[06/04 10:05:24    251s] #optDebug: <stH: 4.4800 MiSeL: 89.0930>
[06/04 10:05:24    251s] |    58.79%|        0|  -0.000|  -0.000|   0:00:00.0| 1421.3M|
[06/04 10:05:24    251s] +----------+---------+--------+--------+------------+--------+
[06/04 10:05:24    251s] Reclaim Optimization End WNS Slack -0.000  TNS Slack -0.000 Density 58.79
[06/04 10:05:24    251s] 
[06/04 10:05:24    251s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 11 Resize = 40 **
[06/04 10:05:24    251s] --------------------------------------------------------------
[06/04 10:05:24    251s] |                                   | Total     | Sequential |
[06/04 10:05:24    251s] --------------------------------------------------------------
[06/04 10:05:24    251s] | Num insts resized                 |      40  |       0    |
[06/04 10:05:24    251s] | Num insts undone                  |       2  |       0    |
[06/04 10:05:24    251s] | Num insts Downsized               |      40  |       0    |
[06/04 10:05:24    251s] | Num insts Samesized               |       0  |       0    |
[06/04 10:05:24    251s] | Num insts Upsized                 |       0  |       0    |
[06/04 10:05:24    251s] | Num multiple commits+uncommits    |       0  |       -    |
[06/04 10:05:24    251s] --------------------------------------------------------------
[06/04 10:05:24    251s] Bottom Preferred Layer:
[06/04 10:05:24    251s]     None
[06/04 10:05:24    251s] Via Pillar Rule:
[06/04 10:05:24    251s]     None
[06/04 10:05:24    251s] End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
[06/04 10:05:24    251s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31454.3
[06/04 10:05:24    251s] *** AreaOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:04:11.3/0:36:59.1 (0.1), mem = 1421.3M
[06/04 10:05:24    251s] 
[06/04 10:05:24    251s] =============================================================================================
[06/04 10:05:24    251s]  Step TAT Report for AreaOpt #1
[06/04 10:05:24    251s] =============================================================================================
[06/04 10:05:24    251s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 10:05:24    251s] ---------------------------------------------------------------------------------------------
[06/04 10:05:24    251s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:05:24    251s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  37.4 % )     0:00:00.5 /  0:00:00.5    1.0
[06/04 10:05:24    251s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:05:24    251s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:05:24    251s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:05:24    251s] [ OptSingleIteration     ]      5   0:00:00.0  (   2.1 % )     0:00:00.5 /  0:00:00.5    1.0
[06/04 10:05:24    251s] [ OptGetWeight           ]    159   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:05:24    251s] [ OptEval                ]    159   0:00:00.1  (   8.9 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 10:05:24    251s] [ OptCommit              ]    159   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    2.6
[06/04 10:05:24    251s] [ IncrTimingUpdate       ]     39   0:00:00.2  (  18.8 % )     0:00:00.2 /  0:00:00.2    0.9
[06/04 10:05:24    251s] [ PostCommitDelayCalc    ]    161   0:00:00.1  (   8.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 10:05:24    251s] [ MISC                   ]          0:00:00.3  (  23.0 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 10:05:24    251s] ---------------------------------------------------------------------------------------------
[06/04 10:05:24    251s]  AreaOpt #1 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[06/04 10:05:24    251s] ---------------------------------------------------------------------------------------------
[06/04 10:05:24    251s] 
[06/04 10:05:24    251s] Executing incremental physical updates
[06/04 10:05:24    251s] Executing incremental physical updates
[06/04 10:05:24    251s] TotalInstCnt at PhyDesignMc Destruction: 2,077
[06/04 10:05:24    251s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1364.18M, totSessionCpu=0:04:11).
[06/04 10:05:24    251s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1364.2M
[06/04 10:05:24    251s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.002, MEM:1364.2M
[06/04 10:05:24    251s] **INFO: Flow update: Design is easy to close.
[06/04 10:05:24    251s] 
[06/04 10:05:24    251s] *** Start incrementalPlace ***
[06/04 10:05:24    251s] User Input Parameters:
[06/04 10:05:24    251s] - Congestion Driven    : On
[06/04 10:05:24    251s] - Timing Driven        : On
[06/04 10:05:24    251s] - Area-Violation Based : On
[06/04 10:05:24    251s] - Start Rollback Level : -5
[06/04 10:05:24    251s] - Legalized            : On
[06/04 10:05:24    251s] - Window Based         : Off
[06/04 10:05:24    251s] - eDen incr mode       : Off
[06/04 10:05:24    251s] - Small incr mode      : Off
[06/04 10:05:24    251s] 
[06/04 10:05:24    251s] no activity file in design. spp won't run.
[06/04 10:05:24    251s] Collecting buffer chain nets ...
[06/04 10:05:24    251s] No Views given, use default active views for adaptive view pruning
[06/04 10:05:24    251s] SKP will enable view:
[06/04 10:05:24    251s]   AV_scan_max
[06/04 10:05:24    251s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1364.2M
[06/04 10:05:24    251s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1364.2M
[06/04 10:05:24    251s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1364.2M
[06/04 10:05:24    251s] Starting Early Global Route congestion estimation: mem = 1364.2M
[06/04 10:05:24    251s] (I)       Started Loading and Dumping File ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Reading DB...
[06/04 10:05:24    251s] (I)       Read data from FE... (mem=1364.2M)
[06/04 10:05:24    251s] (I)       Read nodes and places... (mem=1364.2M)
[06/04 10:05:24    251s] (I)       Done Read nodes and places (cpu=0.000s, mem=1364.2M)
[06/04 10:05:24    251s] (I)       Read nets... (mem=1364.2M)
[06/04 10:05:24    251s] (I)       Done Read nets (cpu=0.010s, mem=1364.2M)
[06/04 10:05:24    251s] (I)       Done Read data from FE (cpu=0.010s, mem=1364.2M)
[06/04 10:05:24    251s] (I)       before initializing RouteDB syMemory usage = 1364.2 MB
[06/04 10:05:24    251s] (I)       == Non-default Options ==
[06/04 10:05:24    251s] (I)       Maximum routing layer                              : 6
[06/04 10:05:24    251s] (I)       Use non-blocking free Dbs wires                    : false
[06/04 10:05:24    251s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:05:24    251s] (I)       Use row-based GCell size
[06/04 10:05:24    251s] (I)       GCell unit size  : 4480
[06/04 10:05:24    251s] (I)       GCell multiplier : 1
[06/04 10:05:24    251s] (I)       build grid graph
[06/04 10:05:24    251s] (I)       build grid graph start
[06/04 10:05:24    251s] [NR-eGR] Track table information for default rule: 
[06/04 10:05:24    251s] [NR-eGR] ME1 has no routable track
[06/04 10:05:24    251s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:05:24    251s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:05:24    251s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:05:24    251s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:05:24    251s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:05:24    251s] (I)       build grid graph end
[06/04 10:05:24    251s] (I)       ===========================================================================
[06/04 10:05:24    251s] (I)       == Report All Rule Vias ==
[06/04 10:05:24    251s] (I)       ===========================================================================
[06/04 10:05:24    251s] (I)        Via Rule : (Default)
[06/04 10:05:24    251s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:05:24    251s] (I)       ---------------------------------------------------------------------------
[06/04 10:05:24    251s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:05:24    251s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:05:24    251s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:05:24    251s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:05:24    251s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:05:24    251s] (I)       ===========================================================================
[06/04 10:05:24    251s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Num PG vias on layer 2 : 0
[06/04 10:05:24    251s] (I)       Num PG vias on layer 3 : 0
[06/04 10:05:24    251s] (I)       Num PG vias on layer 4 : 0
[06/04 10:05:24    251s] (I)       Num PG vias on layer 5 : 0
[06/04 10:05:24    251s] (I)       Num PG vias on layer 6 : 0
[06/04 10:05:24    251s] [NR-eGR] Read 9034 PG shapes
[06/04 10:05:24    251s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:05:24    251s] [NR-eGR] #Instance Blockages : 0
[06/04 10:05:24    251s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:05:24    251s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:05:24    251s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:05:24    251s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:05:24    251s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:05:24    251s] (I)       readDataFromPlaceDB
[06/04 10:05:24    251s] (I)       Read net information..
[06/04 10:05:24    251s] [NR-eGR] Read numTotalNets=2286  numIgnoredNets=0
[06/04 10:05:24    251s] (I)       Read testcase time = 0.000 seconds
[06/04 10:05:24    251s] 
[06/04 10:05:24    251s] (I)       early_global_route_priority property id does not exist.
[06/04 10:05:24    251s] (I)       Start initializing grid graph
[06/04 10:05:24    251s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:05:24    251s] (I)       End initializing grid graph
[06/04 10:05:24    251s] (I)       Model blockages into capacity
[06/04 10:05:24    251s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:05:24    251s] (I)       Started Modeling ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:05:24    251s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:05:24    251s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:05:24    251s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:05:24    251s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:05:24    251s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       -- layer congestion ratio --
[06/04 10:05:24    251s] (I)       Layer 1 : 0.100000
[06/04 10:05:24    251s] (I)       Layer 2 : 0.700000
[06/04 10:05:24    251s] (I)       Layer 3 : 0.700000
[06/04 10:05:24    251s] (I)       Layer 4 : 0.700000
[06/04 10:05:24    251s] (I)       Layer 5 : 0.700000
[06/04 10:05:24    251s] (I)       Layer 6 : 0.700000
[06/04 10:05:24    251s] (I)       ----------------------------
[06/04 10:05:24    251s] (I)       Number of ignored nets = 0
[06/04 10:05:24    251s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:05:24    251s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:05:24    251s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:05:24    251s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:05:24    251s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:05:24    251s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:05:24    251s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:05:24    251s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:05:24    251s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:05:24    251s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:05:24    251s] (I)       Before initializing Early Global Route syMemory usage = 1364.2 MB
[06/04 10:05:24    251s] (I)       Ndr track 0 does not exist
[06/04 10:05:24    251s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:05:24    251s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:05:24    251s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 10:05:24    251s] (I)       Site width          :   560  (dbu)
[06/04 10:05:24    251s] (I)       Row height          :  4480  (dbu)
[06/04 10:05:24    251s] (I)       GCell width         :  4480  (dbu)
[06/04 10:05:24    251s] (I)       GCell height        :  4480  (dbu)
[06/04 10:05:24    251s] (I)       Grid                :    93    90     6
[06/04 10:05:24    251s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:05:24    251s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 10:05:24    251s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 10:05:24    251s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:05:24    251s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:05:24    251s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:05:24    251s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:05:24    251s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:05:24    251s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 10:05:24    251s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:05:24    251s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:05:24    251s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:05:24    251s] (I)       --------------------------------------------------------
[06/04 10:05:24    251s] 
[06/04 10:05:24    251s] [NR-eGR] ============ Routing rule table ============
[06/04 10:05:24    251s] [NR-eGR] Rule id: 0  Nets: 2286 
[06/04 10:05:24    251s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:05:24    251s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:05:24    251s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:05:24    251s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:05:24    251s] [NR-eGR] ========================================
[06/04 10:05:24    251s] [NR-eGR] 
[06/04 10:05:24    251s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:05:24    251s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 10:05:24    251s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 10:05:24    251s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 10:05:24    251s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 10:05:24    251s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 10:05:24    251s] (I)       After initializing Early Global Route syMemory usage = 1364.2 MB
[06/04 10:05:24    251s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Reset routing kernel
[06/04 10:05:24    251s] (I)       Started Global Routing ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       ============= Initialization =============
[06/04 10:05:24    251s] (I)       totalPins=6695  totalGlobalPin=6369 (95.13%)
[06/04 10:05:24    251s] (I)       Started Net group 1 ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Started Build MST ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Generate topology with single threads
[06/04 10:05:24    251s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 10:05:24    251s] [NR-eGR] Layer group 1: route 2286 net(s) in layer range [2, 6]
[06/04 10:05:24    251s] (I)       
[06/04 10:05:24    251s] (I)       ============  Phase 1a Route ============
[06/04 10:05:24    251s] (I)       Started Phase 1a ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Started Pattern routing ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 95
[06/04 10:05:24    251s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Usage: 12393 = (5840 H, 6553 V) = (6.50% H, 6.54% V) = (2.616e+04um H, 2.936e+04um V)
[06/04 10:05:24    251s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       
[06/04 10:05:24    251s] (I)       ============  Phase 1b Route ============
[06/04 10:05:24    251s] (I)       Started Phase 1b ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Started Monotonic routing ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Usage: 12403 = (5844 H, 6559 V) = (6.51% H, 6.55% V) = (2.618e+04um H, 2.938e+04um V)
[06/04 10:05:24    251s] (I)       Overflow of layer group 1: 6.26% H + 1.05% V. EstWL: 5.556544e+04um
[06/04 10:05:24    251s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       
[06/04 10:05:24    251s] (I)       ============  Phase 1c Route ============
[06/04 10:05:24    251s] (I)       Started Phase 1c ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Started Two level routing ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Level2 Grid: 19 x 18
[06/04 10:05:24    251s] (I)       Started Two Level Routing ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Usage: 12405 = (5844 H, 6561 V) = (6.51% H, 6.55% V) = (2.618e+04um H, 2.939e+04um V)
[06/04 10:05:24    251s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       
[06/04 10:05:24    251s] (I)       ============  Phase 1d Route ============
[06/04 10:05:24    251s] (I)       Started Phase 1d ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Started Detoured routing ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Usage: 12405 = (5844 H, 6561 V) = (6.51% H, 6.55% V) = (2.618e+04um H, 2.939e+04um V)
[06/04 10:05:24    251s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       
[06/04 10:05:24    251s] (I)       ============  Phase 1e Route ============
[06/04 10:05:24    251s] (I)       Started Phase 1e ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Started Route legalization ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Usage: 12458 = (5843 H, 6615 V) = (6.51% H, 6.60% V) = (2.618e+04um H, 2.964e+04um V)
[06/04 10:05:24    251s] [NR-eGR] Early Global Route overflow of layer group 1: 6.29% H + 1.05% V. EstWL: 5.581184e+04um
[06/04 10:05:24    251s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Started Layer assignment ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Running layer assignment with 1 threads
[06/04 10:05:24    251s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       
[06/04 10:05:24    251s] (I)       ============  Phase 1l Route ============
[06/04 10:05:24    251s] (I)       Started Phase 1l ( Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       
[06/04 10:05:24    251s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 10:05:24    251s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/04 10:05:24    251s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/04 10:05:24    251s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[06/04 10:05:24    251s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 10:05:24    251s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:05:24    251s] [NR-eGR]     ME2  (2)        45( 0.54%)         0( 0.00%)         0( 0.00%)   ( 0.54%) 
[06/04 10:05:24    251s] [NR-eGR]     ME3  (3)       271( 3.29%)        43( 0.52%)         3( 0.04%)   ( 3.85%) 
[06/04 10:05:24    251s] [NR-eGR]     ME4  (4)        33( 0.40%)         0( 0.00%)         0( 0.00%)   ( 0.40%) 
[06/04 10:05:24    251s] [NR-eGR]     ME5  (5)        78( 0.95%)         0( 0.00%)         0( 0.00%)   ( 0.95%) 
[06/04 10:05:24    251s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:05:24    251s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 10:05:24    251s] [NR-eGR] Total              427( 1.10%)        43( 0.11%)         3( 0.01%)   ( 1.22%) 
[06/04 10:05:24    251s] [NR-eGR] 
[06/04 10:05:24    251s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1364.18 MB )
[06/04 10:05:24    251s] (I)       total 2D Cap : 193850 = (91707 H, 102143 V)
[06/04 10:05:24    251s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.48% H + 0.17% V
[06/04 10:05:24    251s] [NR-eGR] Overflow after Early Global Route 3.20% H + 0.20% V
[06/04 10:05:24    251s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1364.2M
[06/04 10:05:24    251s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.024, MEM:1364.2M
[06/04 10:05:24    251s] OPERPROF: Starting HotSpotCal at level 1, MEM:1364.2M
[06/04 10:05:24    251s] [hotspot] +------------+---------------+---------------+
[06/04 10:05:24    251s] [hotspot] |            |   max hotspot | total hotspot |
[06/04 10:05:24    251s] [hotspot] +------------+---------------+---------------+
[06/04 10:05:24    251s] [hotspot] | normalized |          7.00 |         12.00 |
[06/04 10:05:24    251s] [hotspot] +------------+---------------+---------------+
[06/04 10:05:24    251s] Local HotSpot Analysis: normalized max congestion hotspot area = 7.00, normalized total congestion hotspot area = 12.00 (area is in unit of 4 std-cell row bins)
[06/04 10:05:24    251s] [hotspot] max/total 7.00/12.00, big hotspot (>10) total 0.00
[06/04 10:05:24    251s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[06/04 10:05:24    251s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:05:24    251s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/04 10:05:24    251s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:05:24    251s] [hotspot] |  1  |   233.90   216.16   269.74   305.76 |        7.00   |
[06/04 10:05:24    251s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:05:24    251s] [hotspot] |  2  |   215.98   144.48   251.82   198.24 |        4.00   |
[06/04 10:05:24    251s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:05:24    251s] [hotspot] |  3  |   108.46   144.48   126.38   162.40 |        1.00   |
[06/04 10:05:24    251s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:05:24    251s] Top 3 hotspots total area: 12.00
[06/04 10:05:24    251s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1364.2M
[06/04 10:05:24    251s] 
[06/04 10:05:24    251s] === incrementalPlace Internal Loop 1 ===
[06/04 10:05:24    251s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[06/04 10:05:24    251s] OPERPROF: Starting IPInitSPData at level 1, MEM:1364.2M
[06/04 10:05:24    251s] #spOpts: N=180 minPadR=1.1 
[06/04 10:05:24    251s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1364.2M
[06/04 10:05:24    251s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1364.2M
[06/04 10:05:24    251s] OPERPROF:   Starting post-place ADS at level 2, MEM:1364.2M
[06/04 10:05:24    251s] ADSU 0.588 -> 0.588. GS 35.840
[06/04 10:05:24    251s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.002, MEM:1364.2M
[06/04 10:05:24    251s] OPERPROF:   Starting spMPad at level 2, MEM:1364.2M
[06/04 10:05:24    251s] OPERPROF:     Starting spContextMPad at level 3, MEM:1364.2M
[06/04 10:05:24    251s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1364.2M
[06/04 10:05:24    251s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:1364.2M
[06/04 10:05:24    251s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1364.2M
[06/04 10:05:24    251s] no activity file in design. spp won't run.
[06/04 10:05:24    251s] [spp] 0
[06/04 10:05:24    251s] [adp] 0:1:1:3
[06/04 10:05:24    251s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1364.2M
[06/04 10:05:24    251s] SP #FI/SF FL/PI 0/0 2077/0
[06/04 10:05:24    251s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.010, REAL:0.008, MEM:1364.2M
[06/04 10:05:24    251s] PP off. flexM 0
[06/04 10:05:24    251s] OPERPROF: Starting CDPad at level 1, MEM:1364.2M
[06/04 10:05:24    251s] 3DP is on.
[06/04 10:05:24    251s] 3DP OF M2 0.007, M4 0.004. Diff 0
[06/04 10:05:24    251s] design sh 0.010.
[06/04 10:05:24    251s] design sh 0.008.
[06/04 10:05:24    251s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[06/04 10:05:24    251s] CDPadU 0.773 -> 0.780. R=0.588, N=2077, GS=4.480
[06/04 10:05:24    251s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.021, MEM:1364.2M
[06/04 10:05:24    251s] OPERPROF: Starting InitSKP at level 1, MEM:1364.2M
[06/04 10:05:24    251s] no activity file in design. spp won't run.
[06/04 10:05:24    251s] no activity file in design. spp won't run.
[06/04 10:05:24    251s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[06/04 10:05:24    251s] OPERPROF: Finished InitSKP at level 1, CPU:0.150, REAL:0.156, MEM:1365.2M
[06/04 10:05:24    251s] NP #FI/FS/SF FL/PI: 0/0/0 2077/0
[06/04 10:05:24    251s] no activity file in design. spp won't run.
[06/04 10:05:24    251s] 
[06/04 10:05:24    251s] AB Est...
[06/04 10:05:24    251s] OPERPROF: Starting npPlace at level 1, MEM:1365.2M
[06/04 10:05:24    251s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.023, MEM:1369.6M
[06/04 10:05:24    251s] Iteration  4: Skipped, with CDP Off
[06/04 10:05:24    251s] OPERPROF: Starting npPlace at level 1, MEM:1369.6M
[06/04 10:05:24    251s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[06/04 10:05:24    251s] No instances found in the vector
[06/04 10:05:24    251s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1369.6M, DRC: 0)
[06/04 10:05:24    251s] 0 (out of 0) MH cells were successfully legalized.
[06/04 10:05:25    251s] Iteration  5: Total net bbox = 4.235e+04 (2.07e+04 2.16e+04)
[06/04 10:05:25    251s]               Est.  stn bbox = 5.269e+04 (2.56e+04 2.71e+04)
[06/04 10:05:25    251s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1338.4M
[06/04 10:05:25    251s] OPERPROF: Finished npPlace at level 1, CPU:0.340, REAL:0.302, MEM:1338.4M
[06/04 10:05:25    251s] no activity file in design. spp won't run.
[06/04 10:05:25    251s] NP #FI/FS/SF FL/PI: 0/0/0 2077/0
[06/04 10:05:25    251s] no activity file in design. spp won't run.
[06/04 10:05:25    251s] OPERPROF: Starting npPlace at level 1, MEM:1338.4M
[06/04 10:05:25    251s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[06/04 10:05:25    251s] No instances found in the vector
[06/04 10:05:25    251s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1338.4M, DRC: 0)
[06/04 10:05:25    251s] 0 (out of 0) MH cells were successfully legalized.
[06/04 10:05:25    252s] Iteration  6: Total net bbox = 4.452e+04 (2.19e+04 2.26e+04)
[06/04 10:05:25    252s]               Est.  stn bbox = 5.509e+04 (2.71e+04 2.80e+04)
[06/04 10:05:25    252s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1338.4M
[06/04 10:05:25    252s] OPERPROF: Finished npPlace at level 1, CPU:0.460, REAL:0.408, MEM:1338.4M
[06/04 10:05:25    252s] no activity file in design. spp won't run.
[06/04 10:05:25    252s] NP #FI/FS/SF FL/PI: 0/0/0 2077/0
[06/04 10:05:25    252s] no activity file in design. spp won't run.
[06/04 10:05:25    252s] OPERPROF: Starting npPlace at level 1, MEM:1338.4M
[06/04 10:05:25    252s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[06/04 10:05:25    252s] No instances found in the vector
[06/04 10:05:25    252s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1338.4M, DRC: 0)
[06/04 10:05:25    252s] 0 (out of 0) MH cells were successfully legalized.
[06/04 10:05:26    253s] Iteration  7: Total net bbox = 4.519e+04 (2.20e+04 2.32e+04)
[06/04 10:05:26    253s]               Est.  stn bbox = 5.582e+04 (2.71e+04 2.87e+04)
[06/04 10:05:26    253s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1336.4M
[06/04 10:05:26    253s] OPERPROF: Finished npPlace at level 1, CPU:0.710, REAL:0.620, MEM:1336.4M
[06/04 10:05:26    253s] no activity file in design. spp won't run.
[06/04 10:05:26    253s] NP #FI/FS/SF FL/PI: 0/0/0 2077/0
[06/04 10:05:26    253s] no activity file in design. spp won't run.
[06/04 10:05:26    253s] OPERPROF: Starting npPlace at level 1, MEM:1336.4M
[06/04 10:05:26    253s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[06/04 10:05:26    253s] No instances found in the vector
[06/04 10:05:26    253s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1336.4M, DRC: 0)
[06/04 10:05:26    253s] 0 (out of 0) MH cells were successfully legalized.
[06/04 10:05:26    253s] Iteration  8: Total net bbox = 4.904e+04 (2.41e+04 2.50e+04)
[06/04 10:05:26    253s]               Est.  stn bbox = 5.957e+04 (2.91e+04 3.05e+04)
[06/04 10:05:26    253s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1336.4M
[06/04 10:05:26    253s] OPERPROF: Finished npPlace at level 1, CPU:0.620, REAL:0.576, MEM:1336.4M
[06/04 10:05:26    253s] no activity file in design. spp won't run.
[06/04 10:05:26    253s] NP #FI/FS/SF FL/PI: 0/0/0 2077/0
[06/04 10:05:26    253s] no activity file in design. spp won't run.
[06/04 10:05:26    253s] OPERPROF: Starting npPlace at level 1, MEM:1336.4M
[06/04 10:05:26    253s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[06/04 10:05:26    253s] No instances found in the vector
[06/04 10:05:26    253s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1336.4M, DRC: 0)
[06/04 10:05:26    253s] 0 (out of 0) MH cells were successfully legalized.
[06/04 10:05:27    254s] Iteration  9: Total net bbox = 4.976e+04 (2.46e+04 2.51e+04)
[06/04 10:05:27    254s]               Est.  stn bbox = 5.984e+04 (2.96e+04 3.02e+04)
[06/04 10:05:27    254s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1336.4M
[06/04 10:05:27    254s] OPERPROF: Finished npPlace at level 1, CPU:0.640, REAL:0.605, MEM:1336.4M
[06/04 10:05:27    254s] Move report: Timing Driven Placement moves 2077 insts, mean move: 18.16 um, max move: 108.62 um
[06/04 10:05:27    254s] 	Max move on inst (conv_mac_reg_38_): (125.26, 99.68) --> (146.58, 186.99)
[06/04 10:05:27    254s] no activity file in design. spp won't run.
[06/04 10:05:27    254s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1336.4M
[06/04 10:05:27    254s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1336.4M
[06/04 10:05:27    254s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1336.4M
[06/04 10:05:27    254s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1336.4M
[06/04 10:05:27    254s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1336.4M
[06/04 10:05:27    254s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.001, MEM:1336.4M
[06/04 10:05:27    254s] 
[06/04 10:05:27    254s] Finished Incremental Placement (cpu=0:00:03.0, real=0:00:03.0, mem=1336.4M)
[06/04 10:05:27    254s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/04 10:05:27    254s] Type 'man IMPSP-9025' for more detail.
[06/04 10:05:27    254s] CongRepair sets shifter mode to gplace
[06/04 10:05:27    254s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1336.4M
[06/04 10:05:27    254s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1336.4M
[06/04 10:05:27    254s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1336.4M
[06/04 10:05:27    254s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[06/04 10:05:27    254s] All LLGs are deleted
[06/04 10:05:27    254s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1336.4M
[06/04 10:05:27    254s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1336.4M
[06/04 10:05:27    254s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1336.4M
[06/04 10:05:27    254s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1336.4M
[06/04 10:05:27    254s] Core basic site is Core8T
[06/04 10:05:27    254s] Fast DP-INIT is on for default
[06/04 10:05:27    254s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:05:27    254s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.040, REAL:0.036, MEM:1337.1M
[06/04 10:05:27    254s] OPERPROF:         Starting CMU at level 5, MEM:1337.1M
[06/04 10:05:27    254s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1337.1M
[06/04 10:05:27    254s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.036, MEM:1337.1M
[06/04 10:05:27    254s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1337.1MB).
[06/04 10:05:27    254s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.038, MEM:1337.1M
[06/04 10:05:27    254s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.038, MEM:1337.1M
[06/04 10:05:27    254s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31454.2
[06/04 10:05:27    254s] OPERPROF:   Starting RefinePlace at level 2, MEM:1337.1M
[06/04 10:05:27    254s] *** Starting refinePlace (0:04:14 mem=1337.1M) ***
[06/04 10:05:27    254s] Total net bbox length = 8.358e+04 (4.457e+04 3.901e+04) (ext = 3.224e+04)
[06/04 10:05:27    254s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 10:05:27    254s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1337.1M
[06/04 10:05:27    254s] Starting refinePlace ...
[06/04 10:05:27    254s] ** Cut row section cpu time 0:00:00.0.
[06/04 10:05:27    254s]    Spread Effort: high, pre-route mode, useDDP on.
[06/04 10:05:27    254s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1337.1MB) @(0:04:14 - 0:04:14).
[06/04 10:05:27    254s] Move report: preRPlace moves 2077 insts, mean move: 1.29 um, max move: 7.53 um
[06/04 10:05:27    254s] 	Max move on inst (clk_gate_ST_CONV_cnt_reg/main_gate): (94.25, 232.87) --> (89.98, 229.60)
[06/04 10:05:27    254s] 	Length: 6 sites, height: 1 rows, site name: Core8T, cell type: AN2D1
[06/04 10:05:27    254s] wireLenOptFixPriorityInst 0 inst fixed
[06/04 10:05:27    254s] Placement tweakage begins.
[06/04 10:05:27    254s] wire length = 6.233e+04
[06/04 10:05:27    254s] wire length = 5.814e+04
[06/04 10:05:27    254s] Placement tweakage ends.
[06/04 10:05:27    254s] Move report: tweak moves 297 insts, mean move: 4.96 um, max move: 23.52 um
[06/04 10:05:27    254s] 	Max move on inst (DP_OP_110_122_9292/U135): (311.18, 189.28) --> (334.70, 189.28)
[06/04 10:05:27    254s] 
[06/04 10:05:27    254s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[06/04 10:05:27    254s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 10:05:27    254s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1337.1MB) @(0:04:15 - 0:04:15).
[06/04 10:05:27    254s] Move report: Detail placement moves 2077 insts, mean move: 1.94 um, max move: 23.47 um
[06/04 10:05:27    254s] 	Max move on inst (DP_OP_110_122_9292/U135): (311.31, 189.20) --> (334.70, 189.28)
[06/04 10:05:27    254s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1337.1MB
[06/04 10:05:27    254s] Statistics of distance of Instance movement in refine placement:
[06/04 10:05:27    254s]   maximum (X+Y) =        23.47 um
[06/04 10:05:27    254s]   inst (DP_OP_110_122_9292/U135) with max move: (311.311, 189.202) -> (334.7, 189.28)
[06/04 10:05:27    254s]   mean    (X+Y) =         1.94 um
[06/04 10:05:27    254s] Summary Report:
[06/04 10:05:27    254s] Instances move: 2077 (out of 2077 movable)
[06/04 10:05:27    254s] Instances flipped: 0
[06/04 10:05:27    254s] Mean displacement: 1.94 um
[06/04 10:05:27    254s] Max displacement: 23.47 um (Instance: DP_OP_110_122_9292/U135) (311.311, 189.202) -> (334.7, 189.28)
[06/04 10:05:27    254s] 	Length: 6 sites, height: 1 rows, site name: Core8T, cell type: AN2D1
[06/04 10:05:27    254s] Total instances moved : 2077
[06/04 10:05:27    254s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.100, REAL:0.099, MEM:1337.1M
[06/04 10:05:27    254s] Total net bbox length = 8.079e+04 (4.138e+04 3.941e+04) (ext = 3.215e+04)
[06/04 10:05:27    254s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1337.1MB
[06/04 10:05:27    254s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1337.1MB) @(0:04:14 - 0:04:15).
[06/04 10:05:27    254s] *** Finished refinePlace (0:04:15 mem=1337.1M) ***
[06/04 10:05:27    254s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31454.2
[06/04 10:05:27    254s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.110, REAL:0.103, MEM:1337.1M
[06/04 10:05:27    254s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.150, REAL:0.144, MEM:1337.1M
[06/04 10:05:27    254s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1337.1M
[06/04 10:05:27    254s] Starting Early Global Route congestion estimation: mem = 1337.1M
[06/04 10:05:27    254s] (I)       Started Loading and Dumping File ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Reading DB...
[06/04 10:05:27    254s] (I)       Read data from FE... (mem=1337.1M)
[06/04 10:05:27    254s] (I)       Read nodes and places... (mem=1337.1M)
[06/04 10:05:27    254s] (I)       Done Read nodes and places (cpu=0.000s, mem=1337.1M)
[06/04 10:05:27    254s] (I)       Read nets... (mem=1337.1M)
[06/04 10:05:27    254s] (I)       Done Read nets (cpu=0.000s, mem=1337.1M)
[06/04 10:05:27    254s] (I)       Done Read data from FE (cpu=0.000s, mem=1337.1M)
[06/04 10:05:27    254s] (I)       before initializing RouteDB syMemory usage = 1337.1 MB
[06/04 10:05:27    254s] (I)       == Non-default Options ==
[06/04 10:05:27    254s] (I)       Maximum routing layer                              : 6
[06/04 10:05:27    254s] (I)       Use non-blocking free Dbs wires                    : false
[06/04 10:05:27    254s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:05:27    254s] (I)       Use row-based GCell size
[06/04 10:05:27    254s] (I)       GCell unit size  : 4480
[06/04 10:05:27    254s] (I)       GCell multiplier : 1
[06/04 10:05:27    254s] (I)       build grid graph
[06/04 10:05:27    254s] (I)       build grid graph start
[06/04 10:05:27    254s] [NR-eGR] Track table information for default rule: 
[06/04 10:05:27    254s] [NR-eGR] ME1 has no routable track
[06/04 10:05:27    254s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:05:27    254s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:05:27    254s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:05:27    254s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:05:27    254s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:05:27    254s] (I)       build grid graph end
[06/04 10:05:27    254s] (I)       ===========================================================================
[06/04 10:05:27    254s] (I)       == Report All Rule Vias ==
[06/04 10:05:27    254s] (I)       ===========================================================================
[06/04 10:05:27    254s] (I)        Via Rule : (Default)
[06/04 10:05:27    254s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:05:27    254s] (I)       ---------------------------------------------------------------------------
[06/04 10:05:27    254s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:05:27    254s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:05:27    254s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:05:27    254s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:05:27    254s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:05:27    254s] (I)       ===========================================================================
[06/04 10:05:27    254s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Num PG vias on layer 2 : 0
[06/04 10:05:27    254s] (I)       Num PG vias on layer 3 : 0
[06/04 10:05:27    254s] (I)       Num PG vias on layer 4 : 0
[06/04 10:05:27    254s] (I)       Num PG vias on layer 5 : 0
[06/04 10:05:27    254s] (I)       Num PG vias on layer 6 : 0
[06/04 10:05:27    254s] [NR-eGR] Read 9034 PG shapes
[06/04 10:05:27    254s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:05:27    254s] [NR-eGR] #Instance Blockages : 0
[06/04 10:05:27    254s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:05:27    254s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:05:27    254s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:05:27    254s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:05:27    254s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:05:27    254s] (I)       readDataFromPlaceDB
[06/04 10:05:27    254s] (I)       Read net information..
[06/04 10:05:27    254s] [NR-eGR] Read numTotalNets=2286  numIgnoredNets=0
[06/04 10:05:27    254s] (I)       Read testcase time = 0.000 seconds
[06/04 10:05:27    254s] 
[06/04 10:05:27    254s] (I)       early_global_route_priority property id does not exist.
[06/04 10:05:27    254s] (I)       Start initializing grid graph
[06/04 10:05:27    254s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:05:27    254s] (I)       End initializing grid graph
[06/04 10:05:27    254s] (I)       Model blockages into capacity
[06/04 10:05:27    254s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:05:27    254s] (I)       Started Modeling ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:05:27    254s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:05:27    254s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:05:27    254s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:05:27    254s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:05:27    254s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       -- layer congestion ratio --
[06/04 10:05:27    254s] (I)       Layer 1 : 0.100000
[06/04 10:05:27    254s] (I)       Layer 2 : 0.700000
[06/04 10:05:27    254s] (I)       Layer 3 : 0.700000
[06/04 10:05:27    254s] (I)       Layer 4 : 0.700000
[06/04 10:05:27    254s] (I)       Layer 5 : 0.700000
[06/04 10:05:27    254s] (I)       Layer 6 : 0.700000
[06/04 10:05:27    254s] (I)       ----------------------------
[06/04 10:05:27    254s] (I)       Number of ignored nets = 0
[06/04 10:05:27    254s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:05:27    254s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:05:27    254s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:05:27    254s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:05:27    254s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:05:27    254s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:05:27    254s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:05:27    254s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:05:27    254s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:05:27    254s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:05:27    254s] (I)       Before initializing Early Global Route syMemory usage = 1337.1 MB
[06/04 10:05:27    254s] (I)       Ndr track 0 does not exist
[06/04 10:05:27    254s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:05:27    254s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:05:27    254s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 10:05:27    254s] (I)       Site width          :   560  (dbu)
[06/04 10:05:27    254s] (I)       Row height          :  4480  (dbu)
[06/04 10:05:27    254s] (I)       GCell width         :  4480  (dbu)
[06/04 10:05:27    254s] (I)       GCell height        :  4480  (dbu)
[06/04 10:05:27    254s] (I)       Grid                :    93    90     6
[06/04 10:05:27    254s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:05:27    254s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 10:05:27    254s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 10:05:27    254s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:05:27    254s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:05:27    254s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:05:27    254s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:05:27    254s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:05:27    254s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 10:05:27    254s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:05:27    254s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:05:27    254s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:05:27    254s] (I)       --------------------------------------------------------
[06/04 10:05:27    254s] 
[06/04 10:05:27    254s] [NR-eGR] ============ Routing rule table ============
[06/04 10:05:27    254s] [NR-eGR] Rule id: 0  Nets: 2286 
[06/04 10:05:27    254s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:05:27    254s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:05:27    254s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:05:27    254s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:05:27    254s] [NR-eGR] ========================================
[06/04 10:05:27    254s] [NR-eGR] 
[06/04 10:05:27    254s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:05:27    254s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 10:05:27    254s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 10:05:27    254s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 10:05:27    254s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 10:05:27    254s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 10:05:27    254s] (I)       After initializing Early Global Route syMemory usage = 1337.1 MB
[06/04 10:05:27    254s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Reset routing kernel
[06/04 10:05:27    254s] (I)       Started Global Routing ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       ============= Initialization =============
[06/04 10:05:27    254s] (I)       totalPins=6695  totalGlobalPin=6477 (96.74%)
[06/04 10:05:27    254s] (I)       Started Net group 1 ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Started Build MST ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Generate topology with single threads
[06/04 10:05:27    254s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 10:05:27    254s] [NR-eGR] Layer group 1: route 2286 net(s) in layer range [2, 6]
[06/04 10:05:27    254s] (I)       
[06/04 10:05:27    254s] (I)       ============  Phase 1a Route ============
[06/04 10:05:27    254s] (I)       Started Phase 1a ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Started Pattern routing ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 81
[06/04 10:05:27    254s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Usage: 12774 = (6074 H, 6700 V) = (6.76% H, 6.69% V) = (2.721e+04um H, 3.002e+04um V)
[06/04 10:05:27    254s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       
[06/04 10:05:27    254s] (I)       ============  Phase 1b Route ============
[06/04 10:05:27    254s] (I)       Started Phase 1b ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Started Monotonic routing ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Usage: 12784 = (6079 H, 6705 V) = (6.77% H, 6.69% V) = (2.723e+04um H, 3.004e+04um V)
[06/04 10:05:27    254s] (I)       Overflow of layer group 1: 6.39% H + 0.81% V. EstWL: 5.727232e+04um
[06/04 10:05:27    254s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       
[06/04 10:05:27    254s] (I)       ============  Phase 1c Route ============
[06/04 10:05:27    254s] (I)       Started Phase 1c ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Started Two level routing ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Level2 Grid: 19 x 18
[06/04 10:05:27    254s] (I)       Started Two Level Routing ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Usage: 12784 = (6079 H, 6705 V) = (6.77% H, 6.69% V) = (2.723e+04um H, 3.004e+04um V)
[06/04 10:05:27    254s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       
[06/04 10:05:27    254s] (I)       ============  Phase 1d Route ============
[06/04 10:05:27    254s] (I)       Started Phase 1d ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Started Detoured routing ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Usage: 12784 = (6079 H, 6705 V) = (6.77% H, 6.69% V) = (2.723e+04um H, 3.004e+04um V)
[06/04 10:05:27    254s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       
[06/04 10:05:27    254s] (I)       ============  Phase 1e Route ============
[06/04 10:05:27    254s] (I)       Started Phase 1e ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Started Route legalization ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Usage: 12828 = (6079 H, 6749 V) = (6.77% H, 6.74% V) = (2.723e+04um H, 3.024e+04um V)
[06/04 10:05:27    254s] [NR-eGR] Early Global Route overflow of layer group 1: 6.34% H + 0.83% V. EstWL: 5.746944e+04um
[06/04 10:05:27    254s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Started Layer assignment ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Running layer assignment with 1 threads
[06/04 10:05:27    254s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       
[06/04 10:05:27    254s] (I)       ============  Phase 1l Route ============
[06/04 10:05:27    254s] (I)       Started Phase 1l ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       
[06/04 10:05:27    254s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 10:05:27    254s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/04 10:05:27    254s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/04 10:05:27    254s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[06/04 10:05:27    254s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 10:05:27    254s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:05:27    254s] [NR-eGR]     ME2  (2)        37( 0.45%)         4( 0.05%)         0( 0.00%)   ( 0.50%) 
[06/04 10:05:27    254s] [NR-eGR]     ME3  (3)       301( 3.66%)        17( 0.21%)         3( 0.04%)   ( 3.90%) 
[06/04 10:05:27    254s] [NR-eGR]     ME4  (4)        29( 0.35%)         0( 0.00%)         0( 0.00%)   ( 0.35%) 
[06/04 10:05:27    254s] [NR-eGR]     ME5  (5)        65( 0.79%)         0( 0.00%)         0( 0.00%)   ( 0.79%) 
[06/04 10:05:27    254s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:05:27    254s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 10:05:27    254s] [NR-eGR] Total              432( 1.11%)        21( 0.05%)         3( 0.01%)   ( 1.17%) 
[06/04 10:05:27    254s] [NR-eGR] 
[06/04 10:05:27    254s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       total 2D Cap : 193847 = (91704 H, 102143 V)
[06/04 10:05:27    254s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.41% H + 0.22% V
[06/04 10:05:27    254s] [NR-eGR] Overflow after Early Global Route 3.00% H + 0.27% V
[06/04 10:05:27    254s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1337.1M
[06/04 10:05:27    254s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.022, MEM:1337.1M
[06/04 10:05:27    254s] OPERPROF: Starting HotSpotCal at level 1, MEM:1337.1M
[06/04 10:05:27    254s] [hotspot] +------------+---------------+---------------+
[06/04 10:05:27    254s] [hotspot] |            |   max hotspot | total hotspot |
[06/04 10:05:27    254s] [hotspot] +------------+---------------+---------------+
[06/04 10:05:27    254s] [hotspot] | normalized |          5.00 |          9.00 |
[06/04 10:05:27    254s] [hotspot] +------------+---------------+---------------+
[06/04 10:05:27    254s] Local HotSpot Analysis: normalized max congestion hotspot area = 5.00, normalized total congestion hotspot area = 9.00 (area is in unit of 4 std-cell row bins)
[06/04 10:05:27    254s] [hotspot] max/total 5.00/9.00, big hotspot (>10) total 0.00
[06/04 10:05:27    254s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[06/04 10:05:27    254s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:05:27    254s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/04 10:05:27    254s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:05:27    254s] [hotspot] |  1  |   215.98   162.40   251.82   234.08 |        5.00   |
[06/04 10:05:27    254s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:05:27    254s] [hotspot] |  2  |   233.90   234.08   269.74   287.84 |        4.00   |
[06/04 10:05:27    254s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:05:27    254s] Top 2 hotspots total area: 9.00
[06/04 10:05:27    254s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1337.1M
[06/04 10:05:27    254s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1337.1M
[06/04 10:05:27    254s] Starting Early Global Route wiring: mem = 1337.1M
[06/04 10:05:27    254s] (I)       ============= track Assignment ============
[06/04 10:05:27    254s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Started Track Assignment ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 10:05:27    254s] (I)       Running track assignment with 1 threads
[06/04 10:05:27    254s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] (I)       Run Multi-thread track assignment
[06/04 10:05:27    254s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] [NR-eGR] Started Export DB wires ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] [NR-eGR] Started Export all nets ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] [NR-eGR] Started Set wire vias ( Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1337.12 MB )
[06/04 10:05:27    254s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:05:27    254s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6695
[06/04 10:05:27    254s] [NR-eGR]    ME2  (2V) length: 2.802741e+04um, number of vias: 9866
[06/04 10:05:27    254s] [NR-eGR]    ME3  (3H) length: 2.144517e+04um, number of vias: 965
[06/04 10:05:27    254s] [NR-eGR]    ME4  (4V) length: 4.537690e+03um, number of vias: 758
[06/04 10:05:27    254s] [NR-eGR]    ME5  (5H) length: 7.982910e+03um, number of vias: 18
[06/04 10:05:27    254s] [NR-eGR]    ME6  (6V) length: 7.840000e+00um, number of vias: 0
[06/04 10:05:27    254s] [NR-eGR] Total length: 6.200102e+04um, number of vias: 18302
[06/04 10:05:27    254s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:05:27    254s] [NR-eGR] Total eGR-routed clock nets wire length: 2.655330e+03um 
[06/04 10:05:27    254s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:05:27    254s] Early Global Route wiring runtime: 0.02 seconds, mem = 1334.1M
[06/04 10:05:27    254s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.023, MEM:1334.1M
[06/04 10:05:27    254s] 0 delay mode for cte disabled.
[06/04 10:05:27    254s] SKP cleared!
[06/04 10:05:27    254s] 
[06/04 10:05:27    254s] *** Finished incrementalPlace (cpu=0:00:03.3, real=0:00:03.0)***
[06/04 10:05:27    254s] All LLGs are deleted
[06/04 10:05:27    254s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1334.1M
[06/04 10:05:27    254s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1334.1M
[06/04 10:05:27    254s] Start to check current routing status for nets...
[06/04 10:05:27    254s] All nets are already routed correctly.
[06/04 10:05:27    254s] End to check current routing status for nets (mem=1334.1M)
[06/04 10:05:27    254s] Extraction called for design 'CONV' of instances=2077 and nets=2347 using extraction engine 'preRoute' .
[06/04 10:05:27    254s] PreRoute RC Extraction called for design CONV.
[06/04 10:05:27    254s] RC Extraction called in multi-corner(2) mode.
[06/04 10:05:27    254s] RCMode: PreRoute
[06/04 10:05:27    254s]       RC Corner Indexes            0       1   
[06/04 10:05:27    254s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 10:05:27    254s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 10:05:27    254s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 10:05:27    254s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 10:05:27    254s] Shrink Factor                : 1.00000
[06/04 10:05:27    254s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/04 10:05:27    254s] Using capacitance table file ...
[06/04 10:05:27    254s] LayerId::1 widthSet size::4
[06/04 10:05:27    254s] LayerId::2 widthSet size::4
[06/04 10:05:27    254s] LayerId::3 widthSet size::4
[06/04 10:05:27    254s] LayerId::4 widthSet size::4
[06/04 10:05:27    254s] LayerId::5 widthSet size::4
[06/04 10:05:27    254s] LayerId::6 widthSet size::2
[06/04 10:05:27    254s] Updating RC grid for preRoute extraction ...
[06/04 10:05:27    254s] Initializing multi-corner capacitance tables ... 
[06/04 10:05:27    254s] Initializing multi-corner resistance tables ...
[06/04 10:05:27    254s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:05:27    254s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.202068 ; aWlH: 0.000000 ; Pmax: 0.833200 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 10:05:27    254s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1334.125M)
[06/04 10:05:27    254s] Compute RC Scale Done ...
[06/04 10:05:27    254s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1040.5M, totSessionCpu=0:04:15 **
[06/04 10:05:27    254s] #################################################################################
[06/04 10:05:27    254s] # Design Stage: PreRoute
[06/04 10:05:27    254s] # Design Name: CONV
[06/04 10:05:27    254s] # Design Mode: 180nm
[06/04 10:05:27    254s] # Analysis Mode: MMMC Non-OCV 
[06/04 10:05:27    254s] # Parasitics Mode: No SPEF/RCDB
[06/04 10:05:27    254s] # Signoff Settings: SI Off 
[06/04 10:05:27    254s] #################################################################################
[06/04 10:05:27    254s] Calculate delays in BcWc mode...
[06/04 10:05:27    254s] Topological Sorting (REAL = 0:00:00.0, MEM = 1369.0M, InitMEM = 1369.0M)
[06/04 10:05:27    254s] Start delay calculation (fullDC) (1 T). (MEM=1369.04)
[06/04 10:05:27    254s] End AAE Lib Interpolated Model. (MEM=1369.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:05:28    255s] Total number of fetched objects 2475
[06/04 10:05:28    255s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:05:28    255s] End delay calculation. (MEM=1385.73 CPU=0:00:00.2 REAL=0:00:01.0)
[06/04 10:05:28    255s] End delay calculation (fullDC). (MEM=1385.73 CPU=0:00:00.3 REAL=0:00:01.0)
[06/04 10:05:28    255s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1385.7M) ***
[06/04 10:05:28    255s] *** Timing Is met
[06/04 10:05:28    255s] *** Check timing (0:00:00.0)
[06/04 10:05:28    255s] *** Timing Is met
[06/04 10:05:28    255s] *** Check timing (0:00:00.0)
[06/04 10:05:28    255s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[06/04 10:05:28    255s] Info: 1 ideal net excluded from IPO operation.
[06/04 10:05:28    255s] Info: 9 clock nets excluded from IPO operation.
[06/04 10:05:28    255s] ### Creating LA Mngr. totSessionCpu=0:04:15 mem=1401.7M
[06/04 10:05:28    255s] ### Creating LA Mngr, finished. totSessionCpu=0:04:15 mem=1401.7M
[06/04 10:05:28    255s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 10:05:28    255s] ### Creating PhyDesignMc. totSessionCpu=0:04:15 mem=1420.8M
[06/04 10:05:28    255s] OPERPROF: Starting DPlace-Init at level 1, MEM:1420.8M
[06/04 10:05:28    255s] #spOpts: N=180 minPadR=1.1 
[06/04 10:05:28    255s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1420.8M
[06/04 10:05:28    255s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1420.8M
[06/04 10:05:28    255s] Core basic site is Core8T
[06/04 10:05:28    255s] Fast DP-INIT is on for default
[06/04 10:05:28    255s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:05:28    255s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.053, MEM:1452.8M
[06/04 10:05:28    255s] OPERPROF:     Starting CMU at level 3, MEM:1452.8M
[06/04 10:05:28    255s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1452.8M
[06/04 10:05:28    255s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.054, MEM:1452.8M
[06/04 10:05:28    255s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1452.8MB).
[06/04 10:05:28    255s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.056, MEM:1452.8M
[06/04 10:05:28    255s] TotalInstCnt at PhyDesignMc Initialization: 2,077
[06/04 10:05:28    255s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:15 mem=1452.8M
[06/04 10:05:28    255s] Begin: Area Reclaim Optimization
[06/04 10:05:28    255s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:15.2/0:37:02.7 (0.1), mem = 1452.8M
[06/04 10:05:28    255s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31454.4
[06/04 10:05:28    255s] 
[06/04 10:05:28    255s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/04 10:05:28    255s] ### Creating LA Mngr. totSessionCpu=0:04:15 mem=1452.8M
[06/04 10:05:28    255s] ### Creating LA Mngr, finished. totSessionCpu=0:04:15 mem=1452.8M
[06/04 10:05:28    255s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1452.8M
[06/04 10:05:28    255s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1452.8M
[06/04 10:05:28    255s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 58.79
[06/04 10:05:28    255s] +----------+---------+--------+--------+------------+--------+
[06/04 10:05:28    255s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/04 10:05:28    255s] +----------+---------+--------+--------+------------+--------+
[06/04 10:05:28    255s] |    58.79%|        -|   0.000|   0.000|   0:00:00.0| 1452.8M|
[06/04 10:05:28    255s] #optDebug: <stH: 4.4800 MiSeL: 89.0930>
[06/04 10:05:28    255s] |    58.79%|        0|   0.000|   0.000|   0:00:00.0| 1452.8M|
[06/04 10:05:28    255s] |    58.71%|        4|   0.000|   0.000|   0:00:00.0| 1452.8M|
[06/04 10:05:28    255s] |    58.71%|        1|  -0.000|  -0.000|   0:00:00.0| 1452.8M|
[06/04 10:05:28    255s] |    58.71%|        0|  -0.000|  -0.000|   0:00:00.0| 1452.8M|
[06/04 10:05:28    255s] #optDebug: <stH: 4.4800 MiSeL: 89.0930>
[06/04 10:05:28    255s] |    58.71%|        0|  -0.000|  -0.000|   0:00:00.0| 1452.8M|
[06/04 10:05:28    255s] +----------+---------+--------+--------+------------+--------+
[06/04 10:05:28    255s] Reclaim Optimization End WNS Slack -0.000  TNS Slack -0.000 Density 58.71
[06/04 10:05:28    255s] 
[06/04 10:05:28    255s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 5 Resize = 0 **
[06/04 10:05:28    255s] --------------------------------------------------------------
[06/04 10:05:28    255s] |                                   | Total     | Sequential |
[06/04 10:05:28    255s] --------------------------------------------------------------
[06/04 10:05:28    255s] | Num insts resized                 |       0  |       0    |
[06/04 10:05:28    255s] | Num insts undone                  |       1  |       0    |
[06/04 10:05:28    255s] | Num insts Downsized               |       0  |       0    |
[06/04 10:05:28    255s] | Num insts Samesized               |       0  |       0    |
[06/04 10:05:28    255s] | Num insts Upsized                 |       0  |       0    |
[06/04 10:05:28    255s] | Num multiple commits+uncommits    |       0  |       -    |
[06/04 10:05:28    255s] --------------------------------------------------------------
[06/04 10:05:28    255s] Bottom Preferred Layer:
[06/04 10:05:28    255s]     None
[06/04 10:05:28    255s] Via Pillar Rule:
[06/04 10:05:28    255s]     None
[06/04 10:05:28    255s] End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:00.0) **
[06/04 10:05:28    255s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1452.8M
[06/04 10:05:28    255s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1452.8M
[06/04 10:05:28    255s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1452.8M
[06/04 10:05:28    255s] OPERPROF:       Starting CMU at level 4, MEM:1452.8M
[06/04 10:05:28    255s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1452.8M
[06/04 10:05:28    255s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:1452.8M
[06/04 10:05:28    255s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1452.8M
[06/04 10:05:28    255s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1452.8M
[06/04 10:05:28    255s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.004, MEM:1452.8M
[06/04 10:05:28    255s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.004, MEM:1452.8M
[06/04 10:05:28    255s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31454.3
[06/04 10:05:28    255s] OPERPROF: Starting RefinePlace at level 1, MEM:1452.8M
[06/04 10:05:28    255s] *** Starting refinePlace (0:04:16 mem=1452.8M) ***
[06/04 10:05:28    255s] Total net bbox length = 8.086e+04 (4.144e+04 3.942e+04) (ext = 3.215e+04)
[06/04 10:05:28    255s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 10:05:28    255s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1452.8M
[06/04 10:05:28    255s] Starting refinePlace ...
[06/04 10:05:28    255s] 
[06/04 10:05:28    255s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[06/04 10:05:28    255s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 10:05:28    255s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1452.8MB) @(0:04:16 - 0:04:16).
[06/04 10:05:28    255s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 10:05:28    255s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1452.8MB
[06/04 10:05:28    255s] Statistics of distance of Instance movement in refine placement:
[06/04 10:05:28    255s]   maximum (X+Y) =         0.00 um
[06/04 10:05:28    255s]   mean    (X+Y) =         0.00 um
[06/04 10:05:28    255s] Summary Report:
[06/04 10:05:28    255s] Instances move: 0 (out of 2072 movable)
[06/04 10:05:28    255s] Instances flipped: 0
[06/04 10:05:28    255s] Mean displacement: 0.00 um
[06/04 10:05:28    255s] Max displacement: 0.00 um 
[06/04 10:05:28    255s] Total instances moved : 0
[06/04 10:05:28    255s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.038, MEM:1452.8M
[06/04 10:05:28    255s] Total net bbox length = 8.086e+04 (4.144e+04 3.942e+04) (ext = 3.215e+04)
[06/04 10:05:28    255s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1452.8MB
[06/04 10:05:28    255s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1452.8MB) @(0:04:16 - 0:04:16).
[06/04 10:05:28    255s] *** Finished refinePlace (0:04:16 mem=1452.8M) ***
[06/04 10:05:28    255s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31454.3
[06/04 10:05:28    255s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.041, MEM:1452.8M
[06/04 10:05:28    255s] *** maximum move = 0.00 um ***
[06/04 10:05:28    255s] *** Finished re-routing un-routed nets (1452.8M) ***
[06/04 10:05:28    255s] OPERPROF: Starting DPlace-Init at level 1, MEM:1452.8M
[06/04 10:05:28    255s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1452.8M
[06/04 10:05:28    255s] OPERPROF:     Starting CMU at level 3, MEM:1452.8M
[06/04 10:05:28    255s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1452.8M
[06/04 10:05:28    255s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1452.8M
[06/04 10:05:28    255s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1452.8M
[06/04 10:05:28    255s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1452.8M
[06/04 10:05:28    255s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1452.8M
[06/04 10:05:28    255s] 
[06/04 10:05:28    255s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1452.8M) ***
[06/04 10:05:28    255s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31454.4
[06/04 10:05:28    255s] *** AreaOpt [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:04:15.8/0:37:03.3 (0.1), mem = 1452.8M
[06/04 10:05:28    255s] 
[06/04 10:05:28    255s] =============================================================================================
[06/04 10:05:28    255s]  Step TAT Report for AreaOpt #2
[06/04 10:05:28    255s] =============================================================================================
[06/04 10:05:28    255s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 10:05:28    255s] ---------------------------------------------------------------------------------------------
[06/04 10:05:28    255s] [ RefinePlace            ]      1   0:00:00.1  (  12.5 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 10:05:28    255s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.7
[06/04 10:05:28    255s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:05:28    255s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:05:28    255s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:05:28    255s] [ OptSingleIteration     ]      5   0:00:00.0  (   4.0 % )     0:00:00.2 /  0:00:00.2    1.1
[06/04 10:05:28    255s] [ OptGetWeight           ]    159   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:05:28    255s] [ OptEval                ]    159   0:00:00.1  (  17.2 % )     0:00:00.1 /  0:00:00.1    1.2
[06/04 10:05:28    255s] [ OptCommit              ]    159   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:05:28    255s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.1
[06/04 10:05:28    255s] [ PostCommitDelayCalc    ]    161   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.6
[06/04 10:05:28    255s] [ MISC                   ]          0:00:00.3  (  57.1 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 10:05:28    255s] ---------------------------------------------------------------------------------------------
[06/04 10:05:28    255s]  AreaOpt #2 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[06/04 10:05:28    255s] ---------------------------------------------------------------------------------------------
[06/04 10:05:28    255s] 
[06/04 10:05:28    255s] TotalInstCnt at PhyDesignMc Destruction: 2,072
[06/04 10:05:28    255s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=1379.74M, totSessionCpu=0:04:16).
[06/04 10:05:28    255s] GigaOpt: WNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 0.584) 1
[06/04 10:05:28    255s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.000 (bump 0.0, threshold 2.0) 1
[06/04 10:05:28    255s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.000 (bump 0.0, threshold 292.0) 1
[06/04 10:05:28    255s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.000 (bump 0.0, threshold 2.0) 1
[06/04 10:05:28    255s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.000 (bump 0.0, threshold 292.0) 1
[06/04 10:05:28    255s] Begin: GigaOpt postEco DRV Optimization
[06/04 10:05:28    255s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[06/04 10:05:28    255s] Info: 1 ideal net excluded from IPO operation.
[06/04 10:05:28    255s] Info: 9 clock nets excluded from IPO operation.
[06/04 10:05:28    255s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:15.8/0:37:03.3 (0.1), mem = 1379.7M
[06/04 10:05:28    255s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31454.5
[06/04 10:05:28    255s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 10:05:28    255s] ### Creating PhyDesignMc. totSessionCpu=0:04:16 mem=1379.7M
[06/04 10:05:28    255s] OPERPROF: Starting DPlace-Init at level 1, MEM:1379.7M
[06/04 10:05:28    255s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[06/04 10:05:28    255s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1379.7M
[06/04 10:05:28    255s] OPERPROF:     Starting CMU at level 3, MEM:1379.7M
[06/04 10:05:28    255s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1379.7M
[06/04 10:05:28    255s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1379.7M
[06/04 10:05:28    255s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1379.7MB).
[06/04 10:05:28    255s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1379.7M
[06/04 10:05:28    255s] TotalInstCnt at PhyDesignMc Initialization: 2,072
[06/04 10:05:28    255s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:16 mem=1379.7M
[06/04 10:05:28    255s] 
[06/04 10:05:28    255s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[06/04 10:05:28    255s] ### Creating LA Mngr. totSessionCpu=0:04:16 mem=1379.7M
[06/04 10:05:28    255s] ### Creating LA Mngr, finished. totSessionCpu=0:04:16 mem=1379.7M
[06/04 10:05:29    256s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1398.8M
[06/04 10:05:29    256s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1398.8M
[06/04 10:05:29    256s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/04 10:05:29    256s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/04 10:05:29    256s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/04 10:05:29    256s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/04 10:05:29    256s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/04 10:05:29    256s] Info: violation cost 0.000447 (cap = 0.000447, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/04 10:05:29    256s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0|  58.71|          |         |
[06/04 10:05:29    256s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/04 10:05:29    256s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       1|  58.72| 0:00:00.0|  1437.0M|
[06/04 10:05:29    256s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/04 10:05:29    256s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0|  58.72| 0:00:00.0|  1437.0M|
[06/04 10:05:29    256s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/04 10:05:29    256s] Bottom Preferred Layer:
[06/04 10:05:29    256s]     None
[06/04 10:05:29    256s] Via Pillar Rule:
[06/04 10:05:29    256s]     None
[06/04 10:05:29    256s] 
[06/04 10:05:29    256s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1437.0M) ***
[06/04 10:05:29    256s] 
[06/04 10:05:29    256s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1437.0M
[06/04 10:05:29    256s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1437.0M
[06/04 10:05:29    256s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1437.0M
[06/04 10:05:29    256s] OPERPROF:       Starting CMU at level 4, MEM:1437.0M
[06/04 10:05:29    256s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1437.0M
[06/04 10:05:29    256s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.002, MEM:1437.0M
[06/04 10:05:29    256s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1437.0M
[06/04 10:05:29    256s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1437.0M
[06/04 10:05:29    256s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.004, MEM:1437.0M
[06/04 10:05:29    256s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.004, MEM:1437.0M
[06/04 10:05:29    256s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31454.4
[06/04 10:05:29    256s] OPERPROF: Starting RefinePlace at level 1, MEM:1437.0M
[06/04 10:05:29    256s] *** Starting refinePlace (0:04:17 mem=1437.0M) ***
[06/04 10:05:29    256s] Total net bbox length = 8.086e+04 (4.144e+04 3.942e+04) (ext = 3.215e+04)
[06/04 10:05:29    256s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 10:05:29    256s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1437.0M
[06/04 10:05:29    256s] Starting refinePlace ...
[06/04 10:05:29    256s] 
[06/04 10:05:29    256s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[06/04 10:05:29    256s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 10:05:29    256s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1437.0MB) @(0:04:17 - 0:04:17).
[06/04 10:05:29    256s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 10:05:29    256s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1437.0MB
[06/04 10:05:29    256s] Statistics of distance of Instance movement in refine placement:
[06/04 10:05:29    256s]   maximum (X+Y) =         0.00 um
[06/04 10:05:29    256s]   mean    (X+Y) =         0.00 um
[06/04 10:05:29    256s] Summary Report:
[06/04 10:05:29    256s] Instances move: 0 (out of 2072 movable)
[06/04 10:05:29    256s] Instances flipped: 0
[06/04 10:05:29    256s] Mean displacement: 0.00 um
[06/04 10:05:29    256s] Max displacement: 0.00 um 
[06/04 10:05:29    256s] Total instances moved : 0
[06/04 10:05:29    256s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.037, MEM:1437.0M
[06/04 10:05:29    256s] Total net bbox length = 8.086e+04 (4.144e+04 3.942e+04) (ext = 3.215e+04)
[06/04 10:05:29    256s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1437.0MB
[06/04 10:05:29    256s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1437.0MB) @(0:04:17 - 0:04:17).
[06/04 10:05:29    256s] *** Finished refinePlace (0:04:17 mem=1437.0M) ***
[06/04 10:05:29    256s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31454.4
[06/04 10:05:29    256s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.040, MEM:1437.0M
[06/04 10:05:29    256s] *** maximum move = 0.00 um ***
[06/04 10:05:29    256s] *** Finished re-routing un-routed nets (1437.0M) ***
[06/04 10:05:29    256s] OPERPROF: Starting DPlace-Init at level 1, MEM:1437.0M
[06/04 10:05:29    256s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1437.0M
[06/04 10:05:29    256s] OPERPROF:     Starting CMU at level 3, MEM:1437.0M
[06/04 10:05:29    256s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1437.0M
[06/04 10:05:29    256s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1437.0M
[06/04 10:05:29    256s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1437.0M
[06/04 10:05:29    256s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1437.0M
[06/04 10:05:29    256s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1437.0M
[06/04 10:05:29    256s] 
[06/04 10:05:29    256s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1437.0M) ***
[06/04 10:05:29    256s] TotalInstCnt at PhyDesignMc Destruction: 2,072
[06/04 10:05:29    256s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31454.5
[06/04 10:05:29    256s] *** DrvOpt [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:04:16.8/0:37:04.3 (0.1), mem = 1417.9M
[06/04 10:05:29    256s] 
[06/04 10:05:29    256s] =============================================================================================
[06/04 10:05:29    256s]  Step TAT Report for DrvOpt #1
[06/04 10:05:29    256s] =============================================================================================
[06/04 10:05:29    256s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 10:05:29    256s] ---------------------------------------------------------------------------------------------
[06/04 10:05:29    256s] [ RefinePlace            ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    0.9
[06/04 10:05:29    256s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    2.0
[06/04 10:05:29    256s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:05:29    256s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:05:29    256s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    2.6
[06/04 10:05:29    256s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:05:29    256s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[06/04 10:05:29    256s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:05:29    256s] [ OptEval                ]      1   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    0.9
[06/04 10:05:29    256s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:05:29    256s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.7
[06/04 10:05:29    256s] [ PostCommitDelayCalc    ]      2   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.9
[06/04 10:05:29    256s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.8
[06/04 10:05:29    256s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    2.9
[06/04 10:05:29    256s] [ MISC                   ]          0:00:00.8  (  81.1 % )     0:00:00.8 /  0:00:00.8    1.0
[06/04 10:05:29    256s] ---------------------------------------------------------------------------------------------
[06/04 10:05:29    256s]  DrvOpt #1 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[06/04 10:05:29    256s] ---------------------------------------------------------------------------------------------
[06/04 10:05:29    256s] 
[06/04 10:05:29    256s] End: GigaOpt postEco DRV Optimization
[06/04 10:05:29    256s] 
[06/04 10:05:29    256s] Active setup views:
[06/04 10:05:29    256s]  AV_scan_max
[06/04 10:05:29    256s]   Dominating endpoints: 0
[06/04 10:05:29    256s]   Dominating TNS: -0.000
[06/04 10:05:29    256s] 
[06/04 10:05:29    256s] *** Enable all active views. ***
[06/04 10:05:29    256s] Extraction called for design 'CONV' of instances=2072 and nets=2342 using extraction engine 'preRoute' .
[06/04 10:05:29    256s] PreRoute RC Extraction called for design CONV.
[06/04 10:05:29    256s] RC Extraction called in multi-corner(2) mode.
[06/04 10:05:29    256s] RCMode: PreRoute
[06/04 10:05:29    256s]       RC Corner Indexes            0       1   
[06/04 10:05:29    256s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 10:05:29    256s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 10:05:29    256s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 10:05:29    256s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 10:05:29    256s] Shrink Factor                : 1.00000
[06/04 10:05:29    256s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/04 10:05:29    256s] Using capacitance table file ...
[06/04 10:05:29    256s] RC Grid backup saved.
[06/04 10:05:29    256s] LayerId::1 widthSet size::4
[06/04 10:05:29    256s] LayerId::2 widthSet size::4
[06/04 10:05:29    256s] LayerId::3 widthSet size::4
[06/04 10:05:29    256s] LayerId::4 widthSet size::4
[06/04 10:05:29    256s] LayerId::5 widthSet size::4
[06/04 10:05:29    256s] LayerId::6 widthSet size::2
[06/04 10:05:29    256s] Skipped RC grid update for preRoute extraction.
[06/04 10:05:29    256s] Initializing multi-corner capacitance tables ... 
[06/04 10:05:29    256s] Initializing multi-corner resistance tables ...
[06/04 10:05:29    256s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:05:29    256s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.833200 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 10:05:29    256s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1339.602M)
[06/04 10:05:29    256s] Skewing Data Summary (End_of_FINAL)
[06/04 10:05:29    256s] --------------------------------------------------
[06/04 10:05:29    256s]  Total skewed count:0
[06/04 10:05:29    256s] --------------------------------------------------
[06/04 10:05:29    256s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Started Loading and Dumping File ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Reading DB...
[06/04 10:05:29    256s] (I)       Read data from FE... (mem=1360.5M)
[06/04 10:05:29    256s] (I)       Read nodes and places... (mem=1360.5M)
[06/04 10:05:29    256s] (I)       Done Read nodes and places (cpu=0.000s, mem=1360.5M)
[06/04 10:05:29    256s] (I)       Read nets... (mem=1360.5M)
[06/04 10:05:29    256s] (I)       Done Read nets (cpu=0.000s, mem=1360.5M)
[06/04 10:05:29    256s] (I)       Done Read data from FE (cpu=0.000s, mem=1360.5M)
[06/04 10:05:29    256s] (I)       before initializing RouteDB syMemory usage = 1360.5 MB
[06/04 10:05:29    256s] (I)       == Non-default Options ==
[06/04 10:05:29    256s] (I)       Build term to term wires                           : false
[06/04 10:05:29    256s] (I)       Maximum routing layer                              : 6
[06/04 10:05:29    256s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:05:29    256s] (I)       Use row-based GCell size
[06/04 10:05:29    256s] (I)       GCell unit size  : 4480
[06/04 10:05:29    256s] (I)       GCell multiplier : 1
[06/04 10:05:29    256s] (I)       build grid graph
[06/04 10:05:29    256s] (I)       build grid graph start
[06/04 10:05:29    256s] [NR-eGR] Track table information for default rule: 
[06/04 10:05:29    256s] [NR-eGR] ME1 has no routable track
[06/04 10:05:29    256s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:05:29    256s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:05:29    256s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:05:29    256s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:05:29    256s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:05:29    256s] (I)       build grid graph end
[06/04 10:05:29    256s] (I)       ===========================================================================
[06/04 10:05:29    256s] (I)       == Report All Rule Vias ==
[06/04 10:05:29    256s] (I)       ===========================================================================
[06/04 10:05:29    256s] (I)        Via Rule : (Default)
[06/04 10:05:29    256s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:05:29    256s] (I)       ---------------------------------------------------------------------------
[06/04 10:05:29    256s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:05:29    256s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:05:29    256s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:05:29    256s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:05:29    256s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:05:29    256s] (I)       ===========================================================================
[06/04 10:05:29    256s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Num PG vias on layer 2 : 0
[06/04 10:05:29    256s] (I)       Num PG vias on layer 3 : 0
[06/04 10:05:29    256s] (I)       Num PG vias on layer 4 : 0
[06/04 10:05:29    256s] (I)       Num PG vias on layer 5 : 0
[06/04 10:05:29    256s] (I)       Num PG vias on layer 6 : 0
[06/04 10:05:29    256s] [NR-eGR] Read 9034 PG shapes
[06/04 10:05:29    256s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:05:29    256s] [NR-eGR] #Instance Blockages : 0
[06/04 10:05:29    256s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:05:29    256s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:05:29    256s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:05:29    256s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:05:29    256s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:05:29    256s] (I)       readDataFromPlaceDB
[06/04 10:05:29    256s] (I)       Read net information..
[06/04 10:05:29    256s] [NR-eGR] Read numTotalNets=2281  numIgnoredNets=0
[06/04 10:05:29    256s] (I)       Read testcase time = 0.000 seconds
[06/04 10:05:29    256s] 
[06/04 10:05:29    256s] (I)       early_global_route_priority property id does not exist.
[06/04 10:05:29    256s] (I)       Start initializing grid graph
[06/04 10:05:29    256s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:05:29    256s] (I)       End initializing grid graph
[06/04 10:05:29    256s] (I)       Model blockages into capacity
[06/04 10:05:29    256s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:05:29    256s] (I)       Started Modeling ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:05:29    256s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:05:29    256s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:05:29    256s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:05:29    256s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:05:29    256s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       -- layer congestion ratio --
[06/04 10:05:29    256s] (I)       Layer 1 : 0.100000
[06/04 10:05:29    256s] (I)       Layer 2 : 0.700000
[06/04 10:05:29    256s] (I)       Layer 3 : 0.700000
[06/04 10:05:29    256s] (I)       Layer 4 : 0.700000
[06/04 10:05:29    256s] (I)       Layer 5 : 0.700000
[06/04 10:05:29    256s] (I)       Layer 6 : 0.700000
[06/04 10:05:29    256s] (I)       ----------------------------
[06/04 10:05:29    256s] (I)       Number of ignored nets = 0
[06/04 10:05:29    256s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:05:29    256s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:05:29    256s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:05:29    256s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:05:29    256s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:05:29    256s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:05:29    256s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:05:29    256s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:05:29    256s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:05:29    256s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:05:29    256s] (I)       Before initializing Early Global Route syMemory usage = 1360.5 MB
[06/04 10:05:29    256s] (I)       Ndr track 0 does not exist
[06/04 10:05:29    256s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:05:29    256s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:05:29    256s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 10:05:29    256s] (I)       Site width          :   560  (dbu)
[06/04 10:05:29    256s] (I)       Row height          :  4480  (dbu)
[06/04 10:05:29    256s] (I)       GCell width         :  4480  (dbu)
[06/04 10:05:29    256s] (I)       GCell height        :  4480  (dbu)
[06/04 10:05:29    256s] (I)       Grid                :    93    90     6
[06/04 10:05:29    256s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:05:29    256s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 10:05:29    256s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 10:05:29    256s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:05:29    256s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:05:29    256s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:05:29    256s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:05:29    256s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:05:29    256s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 10:05:29    256s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:05:29    256s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:05:29    256s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:05:29    256s] (I)       --------------------------------------------------------
[06/04 10:05:29    256s] 
[06/04 10:05:29    256s] [NR-eGR] ============ Routing rule table ============
[06/04 10:05:29    256s] [NR-eGR] Rule id: 0  Nets: 2281 
[06/04 10:05:29    256s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:05:29    256s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:05:29    256s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:05:29    256s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:05:29    256s] [NR-eGR] ========================================
[06/04 10:05:29    256s] [NR-eGR] 
[06/04 10:05:29    256s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:05:29    256s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 10:05:29    256s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 10:05:29    256s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 10:05:29    256s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 10:05:29    256s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 10:05:29    256s] (I)       After initializing Early Global Route syMemory usage = 1360.5 MB
[06/04 10:05:29    256s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Reset routing kernel
[06/04 10:05:29    256s] (I)       Started Global Routing ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       ============= Initialization =============
[06/04 10:05:29    256s] (I)       totalPins=6680  totalGlobalPin=6462 (96.74%)
[06/04 10:05:29    256s] (I)       Started Net group 1 ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Started Build MST ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Generate topology with single threads
[06/04 10:05:29    256s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 10:05:29    256s] [NR-eGR] Layer group 1: route 2281 net(s) in layer range [2, 6]
[06/04 10:05:29    256s] (I)       
[06/04 10:05:29    256s] (I)       ============  Phase 1a Route ============
[06/04 10:05:29    256s] (I)       Started Phase 1a ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Started Pattern routing ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 81
[06/04 10:05:29    256s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Usage: 12785 = (6088 H, 6697 V) = (6.78% H, 6.69% V) = (2.727e+04um H, 3.000e+04um V)
[06/04 10:05:29    256s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       
[06/04 10:05:29    256s] (I)       ============  Phase 1b Route ============
[06/04 10:05:29    256s] (I)       Started Phase 1b ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Started Monotonic routing ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Usage: 12795 = (6093 H, 6702 V) = (6.78% H, 6.69% V) = (2.730e+04um H, 3.002e+04um V)
[06/04 10:05:29    256s] (I)       Overflow of layer group 1: 6.39% H + 0.82% V. EstWL: 5.732160e+04um
[06/04 10:05:29    256s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       
[06/04 10:05:29    256s] (I)       ============  Phase 1c Route ============
[06/04 10:05:29    256s] (I)       Started Phase 1c ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Started Two level routing ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Level2 Grid: 19 x 18
[06/04 10:05:29    256s] (I)       Started Two Level Routing ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Usage: 12795 = (6093 H, 6702 V) = (6.78% H, 6.69% V) = (2.730e+04um H, 3.002e+04um V)
[06/04 10:05:29    256s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       
[06/04 10:05:29    256s] (I)       ============  Phase 1d Route ============
[06/04 10:05:29    256s] (I)       Started Phase 1d ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Started Detoured routing ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Usage: 12795 = (6093 H, 6702 V) = (6.78% H, 6.69% V) = (2.730e+04um H, 3.002e+04um V)
[06/04 10:05:29    256s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       
[06/04 10:05:29    256s] (I)       ============  Phase 1e Route ============
[06/04 10:05:29    256s] (I)       Started Phase 1e ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Started Route legalization ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Usage: 12843 = (6093 H, 6750 V) = (6.78% H, 6.74% V) = (2.730e+04um H, 3.024e+04um V)
[06/04 10:05:29    256s] [NR-eGR] Early Global Route overflow of layer group 1: 6.38% H + 0.82% V. EstWL: 5.753664e+04um
[06/04 10:05:29    256s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Started Layer assignment ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Current Layer assignment [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Running layer assignment with 1 threads
[06/04 10:05:29    256s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       
[06/04 10:05:29    256s] (I)       ============  Phase 1l Route ============
[06/04 10:05:29    256s] (I)       Started Phase 1l ( Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       
[06/04 10:05:29    256s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 10:05:29    256s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/04 10:05:29    256s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/04 10:05:29    256s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[06/04 10:05:29    256s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 10:05:29    256s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:05:29    256s] [NR-eGR]     ME2  (2)        37( 0.45%)         4( 0.05%)         0( 0.00%)   ( 0.50%) 
[06/04 10:05:29    256s] [NR-eGR]     ME3  (3)       296( 3.60%)        22( 0.27%)         2( 0.02%)   ( 3.89%) 
[06/04 10:05:29    256s] [NR-eGR]     ME4  (4)        24( 0.29%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[06/04 10:05:29    256s] [NR-eGR]     ME5  (5)        66( 0.80%)         0( 0.00%)         0( 0.00%)   ( 0.80%) 
[06/04 10:05:29    256s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:05:29    256s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 10:05:29    256s] [NR-eGR] Total              423( 1.09%)        26( 0.07%)         2( 0.01%)   ( 1.16%) 
[06/04 10:05:29    256s] [NR-eGR] 
[06/04 10:05:29    256s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] (I)       total 2D Cap : 193847 = (91704 H, 102143 V)
[06/04 10:05:29    256s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.48% H + 0.19% V
[06/04 10:05:29    256s] [NR-eGR] Overflow after Early Global Route 3.06% H + 0.23% V
[06/04 10:05:29    256s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1360.47 MB )
[06/04 10:05:29    256s] OPERPROF: Starting HotSpotCal at level 1, MEM:1360.5M
[06/04 10:05:29    256s] [hotspot] +------------+---------------+---------------+
[06/04 10:05:29    256s] [hotspot] |            |   max hotspot | total hotspot |
[06/04 10:05:29    256s] [hotspot] +------------+---------------+---------------+
[06/04 10:05:29    256s] [hotspot] | normalized |          5.00 |          8.00 |
[06/04 10:05:29    256s] [hotspot] +------------+---------------+---------------+
[06/04 10:05:29    256s] Local HotSpot Analysis: normalized max congestion hotspot area = 5.00, normalized total congestion hotspot area = 8.00 (area is in unit of 4 std-cell row bins)
[06/04 10:05:29    256s] [hotspot] max/total 5.00/8.00, big hotspot (>10) total 0.00
[06/04 10:05:29    256s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[06/04 10:05:29    256s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:05:29    256s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/04 10:05:29    256s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:05:29    256s] [hotspot] |  1  |   233.90   198.24   287.66   252.00 |        5.00   |
[06/04 10:05:29    256s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:05:29    256s] [hotspot] |  2  |   233.90   269.92   269.74   287.84 |        2.00   |
[06/04 10:05:29    256s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:05:29    256s] [hotspot] |  3  |   233.90   162.40   251.82   180.32 |        1.00   |
[06/04 10:05:29    256s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:05:29    256s] Top 3 hotspots total area: 8.00
[06/04 10:05:29    256s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1360.5M
[06/04 10:05:29    256s] Starting delay calculation for Setup views
[06/04 10:05:29    256s] #################################################################################
[06/04 10:05:29    256s] # Design Stage: PreRoute
[06/04 10:05:29    256s] # Design Name: CONV
[06/04 10:05:29    256s] # Design Mode: 180nm
[06/04 10:05:29    256s] # Analysis Mode: MMMC Non-OCV 
[06/04 10:05:29    256s] # Parasitics Mode: No SPEF/RCDB
[06/04 10:05:29    256s] # Signoff Settings: SI Off 
[06/04 10:05:29    256s] #################################################################################
[06/04 10:05:29    256s] Calculate delays in BcWc mode...
[06/04 10:05:29    256s] Calculate delays in BcWc mode...
[06/04 10:05:29    256s] Topological Sorting (REAL = 0:00:00.0, MEM = 1374.8M, InitMEM = 1374.8M)
[06/04 10:05:29    256s] Start delay calculation (fullDC) (1 T). (MEM=1374.77)
[06/04 10:05:29    256s] End AAE Lib Interpolated Model. (MEM=1374.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:05:30    257s] Total number of fetched objects 2470
[06/04 10:05:30    257s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:05:30    257s] End delay calculation. (MEM=1390.45 CPU=0:00:00.3 REAL=0:00:00.0)
[06/04 10:05:30    257s] End delay calculation (fullDC). (MEM=1390.45 CPU=0:00:00.3 REAL=0:00:01.0)
[06/04 10:05:30    257s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1390.5M) ***
[06/04 10:05:30    257s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:04:17 mem=1390.5M)
[06/04 10:05:30    257s] Reported timing to dir ./timingReports
[06/04 10:05:30    257s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1095.7M, totSessionCpu=0:04:17 **
[06/04 10:05:30    257s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1348.5M
[06/04 10:05:30    257s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.002, MEM:1348.5M
[06/04 10:05:30    257s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.529  |  5.967  |  0.000  |  3.448  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.717%
Routing Overflow: 3.06% H and 0.23% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1097.8M, totSessionCpu=0:04:17 **
[06/04 10:05:30    257s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[06/04 10:05:30    257s] Type 'man IMPOPT-3195' for more detail.
[06/04 10:05:30    257s] *** Finished optDesign ***
[06/04 10:05:30    257s] 
[06/04 10:05:30    257s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:15.7 real=0:00:15.8)
[06/04 10:05:30    257s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[06/04 10:05:30    257s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:03.1 real=0:00:03.1)
[06/04 10:05:30    257s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.9 real=0:00:01.9)
[06/04 10:05:30    257s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:03.3 real=0:00:03.1)
[06/04 10:05:30    257s] Info: pop threads available for lower-level modules during optimization.
[06/04 10:05:30    257s] Deleting Lib Analyzer.
[06/04 10:05:30    257s] clean pInstBBox. size 0
[06/04 10:05:30    257s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[06/04 10:05:30    257s] All LLGs are deleted
[06/04 10:05:30    257s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1363.7M
[06/04 10:05:30    257s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1363.7M
[06/04 10:05:30    257s] Deleting Cell Server ...
[06/04 10:05:30    257s] #optDebug: fT-D <X 1 0 0 0>
[06/04 10:05:30    257s] VSMManager cleared!
[06/04 10:05:30    257s] **place_opt_design ... cpu = 0:00:18, real = 0:00:19, mem = 1316.7M **
[06/04 10:05:30    257s] *** Finished GigaPlace ***
[06/04 10:05:30    257s] 
[06/04 10:05:30    257s] *** Summary of all messages that are not suppressed in this session:
[06/04 10:05:30    257s] Severity  ID               Count  Summary                                  
[06/04 10:05:30    257s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[06/04 10:05:30    257s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[06/04 10:05:30    257s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[06/04 10:05:30    257s] WARNING   IMPOPT-665         105  %s : Net has unplaced terms or is connec...
[06/04 10:05:30    257s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[06/04 10:05:30    257s] *** Message Summary: 111 warning(s), 0 error(s)
[06/04 10:05:30    257s] 
[06/04 10:05:30    257s] 
[06/04 10:05:30    257s] =============================================================================================
[06/04 10:05:30    257s]  Final TAT Report for place_opt_design
[06/04 10:05:30    257s] =============================================================================================
[06/04 10:05:30    257s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 10:05:30    257s] ---------------------------------------------------------------------------------------------
[06/04 10:05:30    257s] [ GlobalOpt              ]      1   0:00:03.1  (  16.3 % )     0:00:03.1 /  0:00:03.1    1.0
[06/04 10:05:30    257s] [ DrvOpt                 ]      1   0:00:00.9  (   4.6 % )     0:00:01.0 /  0:00:01.0    1.0
[06/04 10:05:30    257s] [ SimplifyNetlist        ]      1   0:00:01.1  (   5.7 % )     0:00:01.1 /  0:00:01.1    1.0
[06/04 10:05:30    257s] [ AreaOpt                ]      2   0:00:01.7  (   9.0 % )     0:00:01.8 /  0:00:01.8    1.0
[06/04 10:05:30    257s] [ ViewPruning            ]      9   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 10:05:30    257s] [ IncrReplace            ]      1   0:00:03.1  (  16.0 % )     0:00:03.1 /  0:00:03.3    1.1
[06/04 10:05:30    257s] [ RefinePlace            ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[06/04 10:05:30    257s] [ TimingUpdate           ]      4   0:00:00.1  (   0.4 % )     0:00:01.0 /  0:00:01.0    1.0
[06/04 10:05:30    257s] [ FullDelayCalc          ]      2   0:00:00.9  (   4.7 % )     0:00:00.9 /  0:00:00.9    1.0
[06/04 10:05:30    257s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.2 % )     0:00:01.2 /  0:00:00.8    0.7
[06/04 10:05:30    257s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[06/04 10:05:30    257s] [ DrvReport              ]      2   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.1    0.2
[06/04 10:05:30    257s] [ GenerateReports        ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 10:05:30    257s] [ MISC                   ]          0:00:07.5  (  39.1 % )     0:00:07.5 /  0:00:06.7    0.9
[06/04 10:05:30    257s] ---------------------------------------------------------------------------------------------
[06/04 10:05:30    257s]  place_opt_design TOTAL             0:00:19.2  ( 100.0 % )     0:00:19.2 /  0:00:18.4    1.0
[06/04 10:05:30    257s] ---------------------------------------------------------------------------------------------
[06/04 10:05:30    257s] 
[06/04 10:05:49    259s] <CMD> checkPlace CONV.checkPlace
[06/04 10:05:49    259s] OPERPROF: Starting checkPlace at level 1, MEM:1318.4M
[06/04 10:05:49    259s] #spOpts: N=180 
[06/04 10:05:49    259s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1318.4M
[06/04 10:05:49    259s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1318.4M
[06/04 10:05:49    259s] Core basic site is Core8T
[06/04 10:05:49    259s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:05:49    259s] SiteArray: use 208,896 bytes
[06/04 10:05:49    259s] SiteArray: current memory after site array memory allocation 1335.2M
[06/04 10:05:49    259s] SiteArray: FP blocked sites are writable
[06/04 10:05:49    259s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:05:49    259s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1335.2M
[06/04 10:05:49    259s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.004, MEM:1335.2M
[06/04 10:05:49    259s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:1335.2M
[06/04 10:05:49    259s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1335.2M
[06/04 10:05:49    259s] Begin checking placement ... (start mem=1318.4M, init mem=1335.2M)
[06/04 10:05:49    259s] 
[06/04 10:05:49    259s] Running CheckPlace using 1 thread in normal mode...
[06/04 10:05:49    259s] 
[06/04 10:05:49    259s] ...checkPlace normal is done!
[06/04 10:05:49    259s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1335.2M
[06/04 10:05:49    259s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1335.2M
[06/04 10:05:49    259s] *info: Placed = 2072          
[06/04 10:05:49    259s] *info: Unplaced = 0           
[06/04 10:05:49    259s] Placement Density:58.72%(46403/79027)
[06/04 10:05:49    259s] Placement Density (including fixed std cells):58.72%(46403/79027)
[06/04 10:05:49    259s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1335.2M
[06/04 10:05:49    259s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1335.2M
[06/04 10:05:49    259s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1335.2M)
[06/04 10:05:49    259s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.037, MEM:1335.2M
[06/04 10:05:49    259s] <CMD> setDrawView place
[06/04 10:05:49    259s] <CMD> fit
[06/04 10:07:09    267s] <CMD> encMessage warning 0
[06/04 10:07:09    267s] Suppress "**WARN ..." messages.
[06/04 10:07:09    267s] <CMD> encMessage debug 0
[06/04 10:07:09    267s] <CMD> encMessage info 0
[06/04 10:07:09    267s] **WARN: (IMPIMEX-4017):	freeDesign cannot reset some internal state of applications or global settings, so it is not reliable enough to use in a real flow.
[06/04 10:07:09    267s] Reset to color id 0 for clk_gate_col_reg (SNPS_CLOCK_GATE_HIGH_CONV_0) and all their descendants.
[06/04 10:07:09    267s] Reset to color id 0 for clk_gate_iaddr_reg (SNPS_CLOCK_GATE_HIGH_CONV_7) and all their descendants.
[06/04 10:07:09    267s] Reset to color id 0 for clk_gate_ST_CONV_cnt_reg (SNPS_CLOCK_GATE_HIGH_CONV_6) and all their descendants.
[06/04 10:07:09    267s] Reset to color id 0 for clk_gate_idata_r_reg (SNPS_CLOCK_GATE_HIGH_CONV_5) and all their descendants.
[06/04 10:07:09    267s] Reset to color id 0 for clk_gate_conv_mac_reg (SNPS_CLOCK_GATE_HIGH_CONV_4) and all their descendants.
[06/04 10:07:09    267s] Reset to color id 0 for clk_gate_caddr_wr_reg (SNPS_CLOCK_GATE_HIGH_CONV_3) and all their descendants.
[06/04 10:07:09    267s] Reset to color id 0 for clk_gate_caddr_rd_reg (SNPS_CLOCK_GATE_HIGH_CONV_2) and all their descendants.
[06/04 10:07:09    267s] Reset to color id 0 for clk_gate_maxpool_res_reg (SNPS_CLOCK_GATE_HIGH_CONV_1) and all their descendants.
[06/04 10:07:09    267s] Reset to color id 0 for gt_x_40 (CONV_DW_cmp_0) and all their descendants.
[06/04 10:07:09    267s] Reset to color id 0 for add_x_26 (CONV_DW01_inc_0) and all their descendants.
[06/04 10:07:09    267s] Reset to color id 0 for DP_OP_110_122_9292 (CONV_DP_OP_110_122_9292_1) and all their descendants.
[06/04 10:07:09    267s] Free PSO.
[06/04 10:07:09    267s] 
[06/04 10:07:09    267s] 
[06/04 10:07:09    267s] Info (SM2C): Status of key globals:
[06/04 10:07:09    267s] 	 MMMC-by-default flow     : 1
[06/04 10:07:09    267s] 	 Default MMMC objs envvar : 0
[06/04 10:07:09    267s] 	 Data portability         : 0
[06/04 10:07:09    267s] 	 MMMC PV Emulation        : 0
[06/04 10:07:09    267s] 	 MMMC debug               : 0
[06/04 10:07:09    267s] 	 Init_Design flow         : 1
[06/04 10:07:09    267s] 
[06/04 10:07:09    267s] 
[06/04 10:07:09    267s] 	 CTE SM2C global          : false
[06/04 10:07:09    267s] 	 Reporting view filter    : false
[06/04 10:07:09    267s] **ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p028' or higher version of OA, reset OA_HOME to point to that installation.
**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Loading view definition file from /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/powerplan_finish.globals.dat/viewDefinition.tcl
[06/04 10:07:09    268s] *** End library_loading (cpu=0.00min, real=0.00min, mem=6.0M, fe_cpu=4.47min, fe_real=38.75min, fe_mem=1116.4M) ***
[06/04 10:07:09    268s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 10:07:09    268s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[06/04 10:07:09    268s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 10:07:09    268s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[06/04 10:07:09    268s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 10:07:09    268s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[06/04 10:07:09    268s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 10:07:09    268s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D1' is defined in LEF but not in the timing library.
[06/04 10:07:09    268s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 10:07:09    268s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D2' is defined in LEF but not in the timing library.
[06/04 10:07:09    268s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 10:07:09    268s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D1' is defined in LEF but not in the timing library.
[06/04 10:07:09    268s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 10:07:09    268s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D2' is defined in LEF but not in the timing library.
[06/04 10:07:09    268s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 10:07:09    268s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR2D1' is defined in LEF but not in the timing library.
[06/04 10:07:09    268s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 10:07:09    268s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEL' is defined in LEF but not in the timing library.
[06/04 10:07:09    268s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 10:07:09    268s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEH' is defined in LEF but not in the timing library.
[06/04 10:07:09    268s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/04 10:07:09    268s] To increase the message display limit, refer to the product command reference manual.
[06/04 10:07:09    268s] *** Netlist is unique.
[06/04 10:07:09    268s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:07:09    268s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:07:09    268s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:07:09    268s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:07:09    268s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:07:09    268s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:07:09    268s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:07:09    268s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:07:09    268s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:07:09    268s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:07:09    268s] Loading preference file /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/powerplan_finish.globals.dat/gui.pref.tcl ...
[06/04 10:07:09    268s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:07:09    268s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:07:09    268s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:07:09    268s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:07:09    268s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:07:09    268s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:07:09    268s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:07:09    268s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:07:09    268s] **WARN: analysis view AV_func_max not found, use default_view_setup
[06/04 10:07:09    268s] **WARN: analysis view AV_func_min not found, use default_view_setup
[06/04 10:07:09    268s] **WARN: analysis view AV_scan_max not found, use default_view_setup
[06/04 10:07:09    268s] **WARN: analysis view AV_scan_min not found, use default_view_setup
[06/04 10:07:09    268s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[06/04 10:07:09    268s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:07:10    268s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:07:10    268s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:07:10    268s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:07:10    268s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:07:10    268s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:07:10    268s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:07:10    268s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:07:10    268s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:07:10    268s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:07:10    268s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/04 10:07:10    268s] Loading place ...
[06/04 10:07:10    268s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:07:10    268s] **WARN: (IMPESI-621):	Timing window restoration data eosdb.dat not found. PBA-SI results may not match in save/restore flow.
[06/04 10:07:10    268s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[06/04 10:07:10    268s] timing_enable_default_delay_arc
[06/04 10:07:14    269s] <CMD> zoomBox -123.16500 -255.99000 712.20600 462.19700
[06/04 10:07:14    269s] <CMD> zoomBox -17.31400 84.15200 353.34600 402.81700
[06/04 10:07:15    269s] <CMD> zoomBox -4.65100 124.84700 310.41100 395.71300
[06/04 10:07:15    269s] <CMD> zoomBox 6.11300 159.43800 273.91600 389.67400
[06/04 10:07:15    269s] <CMD> zoomBox 32.23400 238.95100 196.69900 380.34500
[06/04 10:07:17    269s] <CMD> zoomBox 39.19800 278.17400 140.20000 365.00800
[06/04 10:07:17    269s] <CMD> zoomBox 43.28600 313.30900 96.01100 358.63800
[06/04 10:07:19    269s] <CMD> zoomBox 74.92400 313.30900 127.64900 358.63800
[06/04 10:07:20    269s] <CMD> zoomBox 111.83500 313.30900 164.56000 358.63800
[06/04 10:07:20    269s] <CMD> zoomBox 154.01900 313.30900 206.74400 358.63800
[06/04 10:07:20    269s] <CMD> zoomBox 169.83800 313.30900 222.56300 358.63800
[06/04 10:07:20    270s] <CMD> zoomBox 185.65700 313.30900 238.38200 358.63800
[06/04 10:07:21    270s] <CMD> zoomBox 212.02200 313.30900 264.74700 358.63800
[06/04 10:07:21    270s] <CMD> zoomBox 227.84100 313.30900 280.56600 358.63800
[06/04 10:07:21    270s] <CMD> zoomBox 243.66000 313.30900 296.38500 358.63800
[06/04 10:07:22    270s] <CMD> zoomBox 259.47900 313.30900 312.20400 358.63800
[06/04 10:07:22    270s] <CMD> zoomBox 280.57100 313.30900 333.29600 358.63800
[06/04 10:07:23    270s] <CMD> zoomBox 296.39000 313.30900 349.11500 358.63800
[06/04 10:07:23    270s] <CMD> zoomBox 312.20900 313.30900 364.93400 358.63800
[06/04 10:07:25    270s] <CMD> createPlaceBlockage -box 47.75300 344.50500 356.80600 351.90100 -type hard
[06/04 10:07:25    270s] <CMD> fit
[06/04 10:07:26    270s] <CMD> zoomBox -158.82600 -109.88100 823.96200 735.04400
[06/04 10:07:26    270s] <CMD> zoomBox -32.57300 -7.26500 403.49700 367.63400
[06/04 10:07:27    270s] <CMD> zoomBox 39.24600 45.16700 158.07200 147.32400
[06/04 10:07:27    270s] <CMD> zoomBox 52.10400 54.55200 114.13300 107.88000
[06/04 10:07:28    270s] <CMD> zoomBox 47.33900 49.40900 148.34400 136.24500
[06/04 10:07:28    270s] <CMD> fit
[06/04 10:07:28    271s] <CMD> zoomBox 7.06300 23.99000 200.55000 190.33500
[06/04 10:07:29    271s] <CMD> zoomBox 19.06900 32.07100 158.86400 152.25600
[06/04 10:07:30    271s] <CMD> zoomBox 28.12100 37.08200 129.12300 123.91600
[06/04 10:07:30    271s] <CMD> zoomBox 31.65600 39.06000 117.50800 112.86900
[06/04 10:07:32    271s] <CMD> zoomBox 64.30400 52.42600 91.82700 76.08800
[06/04 10:07:33    271s] <CMD> zoomBox 62.51600 51.75100 94.89600 79.58900
[06/04 10:07:33    271s] <CMD> zoomBox 55.02600 48.92400 107.75300 94.25500
[06/04 10:07:34    271s] <CMD> zoomBox 42.83200 44.36800 128.69000 118.18200
[06/04 10:07:36    271s] <CMD> zoomBox 68.59000 44.36800 154.44800 118.18200
[06/04 10:07:36    272s] <CMD> zoomBox 94.34800 44.36800 180.20600 118.18200
[06/04 10:07:36    272s] <CMD> zoomBox 111.52000 44.36800 197.37800 118.18200
[06/04 10:07:37    272s] <CMD> zoomBox 154.45000 44.36800 240.30800 118.18200
[06/04 10:07:37    272s] <CMD> zoomBox 188.79400 44.36800 274.65200 118.18200
[06/04 10:07:37    272s] <CMD> zoomBox 223.13800 44.36800 308.99600 118.18200
[06/04 10:07:38    272s] <CMD> zoomBox 257.48200 44.36800 343.34000 118.18200
[06/04 10:07:38    272s] <CMD> zoomBox 291.82600 44.36800 377.68400 118.18200
[06/04 10:07:38    272s] <CMD> zoomBox 326.17000 44.36800 412.02800 118.18200
[06/04 10:07:40    272s] <CMD> createPlaceBlockage -box 47.75300 48.59900 366.83300 57.60400 -type hard
[06/04 10:28:33    377s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[06/04 10:28:33    377s] <CMD> setEndCapMode -reset
[06/04 10:28:33    377s] <CMD> setEndCapMode -boundary_tap false
[06/04 10:28:33    377s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[06/04 10:28:33    377s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[06/04 10:28:33    377s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DEL4 DEL3 DEL2 DEL1 BUFFD8 BUFFD6 BUFFD4 BUFFD3 BUFFD2 BUFFD1 BUFFD12 BUFFD10 INVD8 INVD6 INVD4 INVD3 INVD2 INVD1 INVD12 INVD10} -maxAllowedDelay 1
[06/04 10:28:33    377s] **WARN: (IMPTCM-125):	Option "-modulePlan" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[06/04 10:28:33    377s] <CMD> setPlaceMode -reset
[06/04 10:28:33    377s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 0 -ignoreSpare 1 -placeIOPins 1 -moduleAwareSpare 0 -maxRouteLayer 6 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[06/04 10:28:33    377s] **WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[06/04 10:28:33    377s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 10:28:35    377s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[06/04 10:28:55    379s] <CMD> zoomBox 312.06300 28.10800 430.89800 130.27300
[06/04 10:28:57    379s] <CMD> fit
[06/04 10:28:58    380s] <CMD> zoomBox 20.09500 24.79700 335.15500 295.66100
[06/04 10:28:58    380s] <CMD> zoomBox 58.10300 37.54700 285.73400 233.24600
[06/04 10:28:59    380s] <CMD> zoomBox 93.84800 41.81600 233.64200 162.00000
[06/04 10:28:59    380s] <CMD> zoomBox 102.38000 42.83500 221.20600 144.99200
[06/04 10:28:59    380s] <CMD> zoomBox 109.63300 43.70000 210.63600 130.53500
[06/04 10:29:00    380s] <CMD> fit
[06/04 10:29:09    381s] <CMD> createBasicPathGroups -expanded
[06/04 10:29:09    381s] Created reg2reg path group
[06/04 10:29:09    381s] Effort level <high> specified for reg2reg path_group
[06/04 10:29:09    381s] Created reg2cgate path group
[06/04 10:29:09    381s] Effort level <high> specified for reg2cgate path_group
[06/04 10:29:09    381s] <CMD> place_opt_design
[06/04 10:29:09    381s] *** Starting GigaPlace ***
[06/04 10:29:09    381s] **INFO: User settings:
[06/04 10:29:09    381s] setDesignMode -process                              180
[06/04 10:29:09    381s] setExtractRCMode -coupling_c_th                     3
[06/04 10:29:09    381s] setExtractRCMode -engine                            preRoute
[06/04 10:29:09    381s] setExtractRCMode -relative_c_th                     0.03
[06/04 10:29:09    381s] setExtractRCMode -total_c_th                        5
[06/04 10:29:09    381s] setUsefulSkewMode -maxAllowedDelay                  1
[06/04 10:29:09    381s] setUsefulSkewMode -maxSkew                          false
[06/04 10:29:09    381s] setUsefulSkewMode -noBoundary                       false
[06/04 10:29:09    381s] setUsefulSkewMode -useCells                         {BUFFD10 BUFFD12 BUFFD1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 DEL1 DEL2 DEL3 DEL4 INVD10 INVD12 INVD1 INVD2 INVD3 INVD4 INVD6 INVD8}
[06/04 10:29:09    381s] setDelayCalMode -engine                             aae
[06/04 10:29:09    381s] setOptMode -activeHoldViews                         {}
[06/04 10:29:09    381s] setOptMode -activeSetupViews                        {}
[06/04 10:29:09    381s] setOptMode -autoSetupViews                          {}
[06/04 10:29:09    381s] setOptMode -autoTDGRSetupViews                      {}
[06/04 10:29:09    381s] setOptMode -drcMargin                               0
[06/04 10:29:09    381s] setOptMode -fixDrc                                  true
[06/04 10:29:09    381s] setOptMode -optimizeFF                              true
[06/04 10:29:09    381s] setOptMode -placementSetupViews                     { AV_func_max  }
[06/04 10:29:09    381s] setOptMode -setupTargetSlack                        0
[06/04 10:29:09    381s] setPlaceMode -maxRouteLayer                         6
[06/04 10:29:09    381s] setPlaceMode -place_detail_check_route              false
[06/04 10:29:09    381s] setPlaceMode -place_detail_preserve_routing         true
[06/04 10:29:09    381s] setPlaceMode -place_detail_remove_affected_routing  false
[06/04 10:29:09    381s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/04 10:29:09    381s] setPlaceMode -place_global_clock_gate_aware         true
[06/04 10:29:09    381s] setPlaceMode -place_global_cong_effort              auto
[06/04 10:29:09    381s] setPlaceMode -place_global_ignore_scan              true
[06/04 10:29:09    381s] setPlaceMode -place_global_ignore_spare             true
[06/04 10:29:09    381s] setPlaceMode -place_global_module_aware_spare       false
[06/04 10:29:09    381s] setPlaceMode -place_global_place_io_pins            true
[06/04 10:29:09    381s] setPlaceMode -place_global_reorder_scan             false
[06/04 10:29:09    381s] setPlaceMode -powerDriven                           false
[06/04 10:29:09    381s] setPlaceMode -timingDriven                          true
[06/04 10:29:09    381s] setAnalysisMode -analysisType                       bcwc
[06/04 10:29:09    381s] setAnalysisMode -checkType                          setup
[06/04 10:29:09    381s] setAnalysisMode -clkSrcPath                         true
[06/04 10:29:09    381s] setAnalysisMode -clockPropagation                   forcedIdeal
[06/04 10:29:09    381s] setAnalysisMode -usefulSkew                         true
[06/04 10:29:09    381s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/04 10:29:09    381s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/04 10:29:09    381s] 
[06/04 10:29:09    381s] #optDebug: fT-E <X 2 3 1 0>
[06/04 10:29:09    381s] OPERPROF: Starting DPlace-Init at level 1, MEM:1325.7M
[06/04 10:29:09    381s] #spOpts: N=180 
[06/04 10:29:09    381s] All LLGs are deleted
[06/04 10:29:09    381s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1325.7M
[06/04 10:29:09    381s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1325.5M
[06/04 10:29:09    381s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1325.5M
[06/04 10:29:09    381s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1325.5M
[06/04 10:29:09    381s] Core basic site is Core8T
[06/04 10:29:09    381s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:29:09    381s] SiteArray: use 208,896 bytes
[06/04 10:29:09    381s] SiteArray: current memory after site array memory allocation 1333.7M
[06/04 10:29:09    381s] SiteArray: FP blocked sites are writable
[06/04 10:29:09    381s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:29:09    381s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1333.7M
[06/04 10:29:09    381s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1333.7M
[06/04 10:29:09    381s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1333.7M
[06/04 10:29:09    381s] OPERPROF:     Starting CMU at level 3, MEM:1333.7M
[06/04 10:29:09    381s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1333.7M
[06/04 10:29:09    381s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1333.7M
[06/04 10:29:09    381s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1333.7MB).
[06/04 10:29:09    381s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:1333.7M
[06/04 10:29:09    381s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1333.7M
[06/04 10:29:09    381s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1333.7M
[06/04 10:29:09    381s] All LLGs are deleted
[06/04 10:29:09    381s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1333.7M
[06/04 10:29:09    381s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1333.7M
[06/04 10:29:09    381s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 10:29:09    381s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[06/04 10:29:09    381s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[06/04 10:29:09    381s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 155, percentage of missing scan cell = 0.00% (0 / 155)
[06/04 10:29:09    381s] no activity file in design. spp won't run.
[06/04 10:29:09    381s] AAE DB initialization (MEM=1333.66 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/04 10:29:09    381s] #################################################################################
[06/04 10:29:09    381s] # Design Stage: PreRoute
[06/04 10:29:09    381s] # Design Name: CONV
[06/04 10:29:09    381s] # Design Mode: 180nm
[06/04 10:29:09    381s] # Analysis Mode: MMMC Non-OCV 
[06/04 10:29:09    381s] # Parasitics Mode: No SPEF/RCDB
[06/04 10:29:09    381s] # Signoff Settings: SI Off 
[06/04 10:29:09    381s] #################################################################################
[06/04 10:29:09    381s] Calculate delays in BcWc mode...
[06/04 10:29:09    381s] Calculate delays in BcWc mode...
[06/04 10:29:09    381s] Topological Sorting (REAL = 0:00:00.0, MEM = 1350.0M, InitMEM = 1350.0M)
[06/04 10:29:09    381s] Start delay calculation (fullDC) (1 T). (MEM=1349.96)
[06/04 10:29:09    381s] Start AAE Lib Loading. (MEM=1349.96)
[06/04 10:29:09    381s] End AAE Lib Loading. (MEM=1359.5 CPU=0:00:00.0 Real=0:00:00.0)
[06/04 10:29:09    381s] End AAE Lib Interpolated Model. (MEM=1359.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:29:09    381s] First Iteration Infinite Tw... 
[06/04 10:29:09    381s] Total number of fetched objects 2488
[06/04 10:29:09    381s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:29:09    381s] End delay calculation. (MEM=1392.72 CPU=0:00:00.3 REAL=0:00:00.0)
[06/04 10:29:09    381s] End delay calculation (fullDC). (MEM=1365.64 CPU=0:00:00.3 REAL=0:00:00.0)
[06/04 10:29:09    381s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1365.6M) ***
[06/04 10:29:09    381s] 
[06/04 10:29:09    381s] pdi colorize_geometry "" ""
[06/04 10:29:09    381s] 
[06/04 10:29:09    381s] ### Time Record (colorize_geometry) is installed.
[06/04 10:29:09    381s] #Start colorize_geometry on Wed Jun  4 10:29:09 2025
[06/04 10:29:09    381s] #
[06/04 10:29:09    381s] ### Time Record (Pre Callback) is installed.
[06/04 10:29:09    381s] ### Time Record (Pre Callback) is uninstalled.
[06/04 10:29:09    381s] ### Time Record (DB Import) is installed.
[06/04 10:29:09    381s] #create default rule from bind_ndr_rule rule=0x7f3d3f9b0690 0x7f3d4b9b0018
[06/04 10:29:10    381s] ### import design signature (9): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=388495499 placement=984943660 pin_access=1
[06/04 10:29:10    381s] ### Time Record (DB Import) is uninstalled.
[06/04 10:29:10    381s] ### Time Record (DB Export) is installed.
[06/04 10:29:10    381s] ### export design design signature (10): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=388495499 placement=984943660 pin_access=1
[06/04 10:29:10    381s] ### Time Record (DB Export) is uninstalled.
[06/04 10:29:10    381s] ### Time Record (Post Callback) is installed.
[06/04 10:29:10    381s] ### Time Record (Post Callback) is uninstalled.
[06/04 10:29:10    381s] #
[06/04 10:29:10    381s] #colorize_geometry statistics:
[06/04 10:29:10    381s] #Cpu time = 00:00:00
[06/04 10:29:10    381s] #Elapsed time = 00:00:00
[06/04 10:29:10    381s] #Increased memory = -19.16 (MB)
[06/04 10:29:10    381s] #Total memory = 1056.80 (MB)
[06/04 10:29:10    381s] #Peak memory = 1108.34 (MB)
[06/04 10:29:10    381s] #Number of warnings = 0
[06/04 10:29:10    381s] #Total number of warnings = 0
[06/04 10:29:10    381s] #Number of fails = 0
[06/04 10:29:10    381s] #Total number of fails = 0
[06/04 10:29:10    381s] #Complete colorize_geometry on Wed Jun  4 10:29:10 2025
[06/04 10:29:10    381s] #
[06/04 10:29:10    381s] ### Time Record (colorize_geometry) is uninstalled.
[06/04 10:29:10    381s] ### 
[06/04 10:29:10    381s] ###   Scalability Statistics
[06/04 10:29:10    381s] ### 
[06/04 10:29:10    381s] ### ------------------------+----------------+----------------+----------------+
[06/04 10:29:10    381s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[06/04 10:29:10    381s] ### ------------------------+----------------+----------------+----------------+
[06/04 10:29:10    381s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[06/04 10:29:10    381s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[06/04 10:29:10    381s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[06/04 10:29:10    381s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[06/04 10:29:10    381s] ###   Entire Command        |        00:00:00|        00:00:00|             1.2|
[06/04 10:29:10    381s] ### ------------------------+----------------+----------------+----------------+
[06/04 10:29:10    381s] ### 
[06/04 10:29:10    381s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:29:10    381s] ### Creating LA Mngr. totSessionCpu=0:06:22 mem=1310.4M
[06/04 10:29:10    381s] ### Creating LA Mngr, finished. totSessionCpu=0:06:22 mem=1310.4M
[06/04 10:29:10    381s] *** Start deleteBufferTree ***
[06/04 10:29:10    382s] Info: Detect buffers to remove automatically.
[06/04 10:29:10    382s] Analyzing netlist ...
[06/04 10:29:10    382s] Updating netlist
[06/04 10:29:10    382s] 
[06/04 10:29:10    382s] *summary: 2 instances (buffers/inverters) removed
[06/04 10:29:10    382s] *** Finish deleteBufferTree (0:00:00.1) ***
[06/04 10:29:10    382s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1310.4M
[06/04 10:29:10    382s] Deleted 0 physical inst  (cell - / prefix -).
[06/04 10:29:10    382s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1310.4M
[06/04 10:29:10    382s] INFO: #ExclusiveGroups=0
[06/04 10:29:10    382s] INFO: There are no Exclusive Groups.
[06/04 10:29:10    382s] No user-set net weight.
[06/04 10:29:10    382s] Net fanout histogram:
[06/04 10:29:10    382s] 2		: 1758 (74.6%) nets
[06/04 10:29:10    382s] 3		: 371 (15.7%) nets
[06/04 10:29:10    382s] 4     -	14	: 170 (7.2%) nets
[06/04 10:29:10    382s] 15    -	39	: 54 (2.3%) nets
[06/04 10:29:10    382s] 40    -	79	: 3 (0.1%) nets
[06/04 10:29:10    382s] 80    -	159	: 0 (0.0%) nets
[06/04 10:29:10    382s] 160   -	319	: 0 (0.0%) nets
[06/04 10:29:10    382s] 320   -	639	: 0 (0.0%) nets
[06/04 10:29:10    382s] 640   -	1279	: 0 (0.0%) nets
[06/04 10:29:10    382s] 1280  -	2559	: 0 (0.0%) nets
[06/04 10:29:10    382s] 2560  -	5119	: 0 (0.0%) nets
[06/04 10:29:10    382s] 5120+		: 0 (0.0%) nets
[06/04 10:29:10    382s] no activity file in design. spp won't run.
[06/04 10:29:10    382s] Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide congEffort=auto gpeffort=medium 
[06/04 10:29:10    382s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[06/04 10:29:10    382s] Define the scan chains before using this option.
[06/04 10:29:10    382s] Type 'man IMPSP-9042' for more detail.
[06/04 10:29:10    382s] #spOpts: N=180 minPadR=1.1 
[06/04 10:29:10    382s] #std cell=2089 (0 fixed + 2089 movable) #buf cell=0 #inv cell=89 #block=0 (0 floating + 0 preplaced)
[06/04 10:29:10    382s] #ioInst=0 #net=2356 #term=6892 #term/net=2.93, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=105
[06/04 10:29:10    382s] stdCell: 2089 single + 0 double + 0 multi
[06/04 10:29:10    382s] Total standard cell length = 10.4681 (mm), area = 0.0469 (mm^2)
[06/04 10:29:10    382s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1310.4M
[06/04 10:29:10    382s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1310.4M
[06/04 10:29:10    382s] Core basic site is Core8T
[06/04 10:29:10    382s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:29:10    382s] SiteArray: use 208,896 bytes
[06/04 10:29:10    382s] SiteArray: current memory after site array memory allocation 1342.4M
[06/04 10:29:10    382s] SiteArray: FP blocked sites are writable
[06/04 10:29:10    382s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:29:10    382s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1342.4M
[06/04 10:29:10    382s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.004, MEM:1342.4M
[06/04 10:29:10    382s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1342.4M
[06/04 10:29:10    382s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.011, MEM:1342.4M
[06/04 10:29:10    382s] OPERPROF: Starting pre-place ADS at level 1, MEM:1342.4M
[06/04 10:29:10    382s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1342.4M
[06/04 10:29:10    382s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1342.4M
[06/04 10:29:10    382s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1342.4M
[06/04 10:29:10    382s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1342.4M
[06/04 10:29:10    382s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1342.4M
[06/04 10:29:10    382s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:1342.4M
[06/04 10:29:10    382s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1342.4M
[06/04 10:29:10    382s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1342.4M
[06/04 10:29:10    382s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1342.4M
[06/04 10:29:10    382s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1342.4M
[06/04 10:29:10    382s] ADSU 0.593 -> 0.694. GS 35.840
[06/04 10:29:10    382s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.003, MEM:1342.4M
[06/04 10:29:10    382s] Average module density = 0.694.
[06/04 10:29:10    382s] Density for the design = 0.694.
[06/04 10:29:10    382s]        = stdcell_area 18693 sites (46897 um^2) / alloc_area 26946 sites (67603 um^2).
[06/04 10:29:10    382s] Pin Density = 0.1840.
[06/04 10:29:10    382s]             = total # of pins 6892 / total area 37453.
[06/04 10:29:10    382s] OPERPROF: Starting spMPad at level 1, MEM:1342.4M
[06/04 10:29:10    382s] OPERPROF:   Starting spContextMPad at level 2, MEM:1342.4M
[06/04 10:29:10    382s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1342.4M
[06/04 10:29:10    382s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1342.4M
[06/04 10:29:10    382s] Initial padding reaches pin density 0.500 for top
[06/04 10:29:10    382s] InitPadU 0.694 -> 0.822 for top
[06/04 10:29:10    382s] Identified 1 spare or floating instance, with no clusters.
[06/04 10:29:10    382s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1342.4M
[06/04 10:29:10    382s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1342.4M
[06/04 10:29:10    382s] === lastAutoLevel = 7 
[06/04 10:29:10    382s] OPERPROF: Starting spInitNetWt at level 1, MEM:1342.4M
[06/04 10:29:10    382s] 0 delay mode for cte enabled initNetWt.
[06/04 10:29:10    382s] no activity file in design. spp won't run.
[06/04 10:29:10    382s] [spp] 0
[06/04 10:29:10    382s] [adp] 0:1:1:3
[06/04 10:29:10    382s] 0 delay mode for cte disabled initNetWt.
[06/04 10:29:10    382s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.120, REAL:0.117, MEM:1342.4M
[06/04 10:29:10    382s] Clock gating cells determined by native netlist tracing.
[06/04 10:29:10    382s] no activity file in design. spp won't run.
[06/04 10:29:10    382s] no activity file in design. spp won't run.
[06/04 10:29:10    382s] Init WL Bound For Global Placement... 
[06/04 10:29:10    382s] OPERPROF: Starting npMain at level 1, MEM:1342.4M
[06/04 10:29:10    382s] OPERPROF:   Starting npPlace at level 2, MEM:1342.4M
[06/04 10:29:10    382s] Iteration  1: Total net bbox = 2.494e-10 (7.10e-11 1.78e-10)
[06/04 10:29:10    382s]               Est.  stn bbox = 2.581e-10 (7.31e-11 1.85e-10)
[06/04 10:29:10    382s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1316.4M
[06/04 10:29:10    382s] Iteration  2: Total net bbox = 2.494e-10 (7.10e-11 1.78e-10)
[06/04 10:29:10    382s]               Est.  stn bbox = 2.581e-10 (7.31e-11 1.85e-10)
[06/04 10:29:10    382s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1316.4M
[06/04 10:29:10    382s] OPERPROF:     Starting InitSKP at level 3, MEM:1318.1M
[06/04 10:29:10    382s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
[06/04 10:29:10    382s] OPERPROF:     Finished InitSKP at level 3, CPU:0.320, REAL:0.324, MEM:1352.7M
[06/04 10:29:10    382s] 
[06/04 10:29:10    382s] Active views After View pruning: 
[06/04 10:29:10    382s] AV_func_max
[06/04 10:29:10    382s] Iteration  3: Total net bbox = 1.547e+02 (8.57e+01 6.89e+01)
[06/04 10:29:10    382s]               Est.  stn bbox = 1.815e+02 (9.98e+01 8.16e+01)
[06/04 10:29:10    382s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1324.5M
[06/04 10:29:11    383s] Iteration  4: Total net bbox = 2.492e+04 (9.32e+03 1.56e+04)
[06/04 10:29:11    383s]               Est.  stn bbox = 2.994e+04 (1.10e+04 1.90e+04)
[06/04 10:29:11    383s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1329.2M
[06/04 10:29:11    383s] Iteration  5: Total net bbox = 2.492e+04 (9.32e+03 1.56e+04)
[06/04 10:29:11    383s]               Est.  stn bbox = 2.994e+04 (1.10e+04 1.90e+04)
[06/04 10:29:11    383s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1329.2M
[06/04 10:29:11    383s] OPERPROF:   Finished npPlace at level 2, CPU:1.000, REAL:0.910, MEM:1329.2M
[06/04 10:29:11    383s] OPERPROF: Finished npMain at level 1, CPU:1.000, REAL:0.915, MEM:1329.2M
[06/04 10:29:11    383s] OPERPROF: Starting npMain at level 1, MEM:1329.2M
[06/04 10:29:11    383s] OPERPROF:   Starting npPlace at level 2, MEM:1329.2M
[06/04 10:29:11    383s] Iteration  6: Total net bbox = 4.146e+04 (1.95e+04 2.20e+04)
[06/04 10:29:11    383s]               Est.  stn bbox = 5.176e+04 (2.43e+04 2.75e+04)
[06/04 10:29:11    383s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1324.2M
[06/04 10:29:11    383s] OPERPROF:   Finished npPlace at level 2, CPU:0.410, REAL:0.366, MEM:1324.2M
[06/04 10:29:11    383s] OPERPROF: Finished npMain at level 1, CPU:0.410, REAL:0.371, MEM:1324.2M
[06/04 10:29:11    383s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1324.2M
[06/04 10:29:11    383s] Starting Early Global Route rough congestion estimation: mem = 1324.2M
[06/04 10:29:11    383s] (I)       Started Loading and Dumping File ( Curr Mem: 1324.24 MB )
[06/04 10:29:11    383s] (I)       Reading DB...
[06/04 10:29:11    383s] (I)       Read data from FE... (mem=1324.2M)
[06/04 10:29:11    383s] (I)       Read nodes and places... (mem=1324.2M)
[06/04 10:29:11    383s] (I)       Done Read nodes and places (cpu=0.000s, mem=1324.2M)
[06/04 10:29:11    383s] (I)       Read nets... (mem=1324.2M)
[06/04 10:29:11    383s] (I)       Done Read nets (cpu=0.000s, mem=1324.2M)
[06/04 10:29:11    383s] (I)       Done Read data from FE (cpu=0.000s, mem=1324.2M)
[06/04 10:29:11    383s] (I)       before initializing RouteDB syMemory usage = 1324.2 MB
[06/04 10:29:11    383s] (I)       == Non-default Options ==
[06/04 10:29:11    383s] (I)       Print mode                                         : 2
[06/04 10:29:11    383s] (I)       Stop if highly congested                           : false
[06/04 10:29:11    383s] (I)       Maximum routing layer                              : 6
[06/04 10:29:11    383s] (I)       Assign partition pins                              : false
[06/04 10:29:11    383s] (I)       Support large GCell                                : true
[06/04 10:29:11    383s] (I)       Number of rows per GCell                           : 5
[06/04 10:29:11    383s] (I)       Max num rows per GCell                             : 32
[06/04 10:29:11    383s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:29:11    383s] (I)       Use row-based GCell size
[06/04 10:29:11    383s] (I)       GCell unit size  : 4480
[06/04 10:29:11    383s] (I)       GCell multiplier : 5
[06/04 10:29:11    383s] (I)       build grid graph
[06/04 10:29:11    383s] (I)       build grid graph start
[06/04 10:29:11    383s] [NR-eGR] Track table information for default rule: 
[06/04 10:29:11    383s] [NR-eGR] ME1 has no routable track
[06/04 10:29:11    383s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:29:11    383s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:29:11    383s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:29:11    383s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:29:11    383s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:29:11    383s] (I)       build grid graph end
[06/04 10:29:11    383s] (I)       ===========================================================================
[06/04 10:29:11    383s] (I)       == Report All Rule Vias ==
[06/04 10:29:11    383s] (I)       ===========================================================================
[06/04 10:29:11    383s] (I)        Via Rule : (Default)
[06/04 10:29:11    383s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:29:11    383s] (I)       ---------------------------------------------------------------------------
[06/04 10:29:11    383s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:29:11    383s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:29:11    383s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:29:11    383s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:29:11    383s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:29:11    383s] (I)       ===========================================================================
[06/04 10:29:11    383s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1324.24 MB )
[06/04 10:29:11    383s] (I)       Num PG vias on layer 2 : 0
[06/04 10:29:11    383s] (I)       Num PG vias on layer 3 : 0
[06/04 10:29:11    383s] (I)       Num PG vias on layer 4 : 0
[06/04 10:29:11    383s] (I)       Num PG vias on layer 5 : 0
[06/04 10:29:11    383s] (I)       Num PG vias on layer 6 : 0
[06/04 10:29:11    383s] [NR-eGR] Read 9034 PG shapes
[06/04 10:29:11    383s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.24 MB )
[06/04 10:29:11    383s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:29:11    383s] [NR-eGR] #Instance Blockages : 0
[06/04 10:29:11    383s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:29:11    383s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:29:11    383s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:29:11    383s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:29:11    383s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:29:11    383s] (I)       readDataFromPlaceDB
[06/04 10:29:11    383s] (I)       Read net information..
[06/04 10:29:11    383s] [NR-eGR] Read numTotalNets=2297  numIgnoredNets=0
[06/04 10:29:11    383s] (I)       Read testcase time = 0.000 seconds
[06/04 10:29:11    383s] 
[06/04 10:29:11    383s] (I)       early_global_route_priority property id does not exist.
[06/04 10:29:11    383s] (I)       Start initializing grid graph
[06/04 10:29:11    383s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:29:11    383s] (I)       End initializing grid graph
[06/04 10:29:11    383s] (I)       Model blockages into capacity
[06/04 10:29:11    383s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:29:11    383s] (I)       Started Modeling ( Curr Mem: 1324.24 MB )
[06/04 10:29:11    383s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:29:11    383s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:29:11    383s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:29:11    383s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:29:11    383s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:29:11    383s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.24 MB )
[06/04 10:29:11    383s] (I)       -- layer congestion ratio --
[06/04 10:29:11    383s] (I)       Layer 1 : 0.100000
[06/04 10:29:11    383s] (I)       Layer 2 : 0.700000
[06/04 10:29:11    383s] (I)       Layer 3 : 0.700000
[06/04 10:29:11    383s] (I)       Layer 4 : 0.700000
[06/04 10:29:11    383s] (I)       Layer 5 : 0.700000
[06/04 10:29:11    383s] (I)       Layer 6 : 0.700000
[06/04 10:29:11    383s] (I)       ----------------------------
[06/04 10:29:11    383s] (I)       Number of ignored nets = 0
[06/04 10:29:11    383s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:29:11    383s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:29:11    383s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:29:11    383s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:29:11    383s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:29:11    383s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:29:11    383s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:29:11    383s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:29:11    383s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:29:11    383s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:29:11    383s] (I)       Before initializing Early Global Route syMemory usage = 1324.2 MB
[06/04 10:29:11    383s] (I)       Ndr track 0 does not exist
[06/04 10:29:11    383s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:29:11    383s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:29:11    383s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 10:29:11    383s] (I)       Site width          :   560  (dbu)
[06/04 10:29:11    383s] (I)       Row height          :  4480  (dbu)
[06/04 10:29:11    383s] (I)       GCell width         : 22400  (dbu)
[06/04 10:29:11    383s] (I)       GCell height        : 22400  (dbu)
[06/04 10:29:11    383s] (I)       Grid                :    19    18     6
[06/04 10:29:11    383s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:29:11    383s] (I)       Vertical capacity   :     0 22400     0 22400     0 22400
[06/04 10:29:11    383s] (I)       Horizontal capacity :     0     0 22400     0 22400     0
[06/04 10:29:11    383s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:29:11    383s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:29:11    383s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:29:11    383s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:29:11    383s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:29:11    383s] (I)       Num tracks per GCell: 46.67 36.13 40.00 36.13 40.00  9.03
[06/04 10:29:11    383s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:29:11    383s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:29:11    383s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:29:11    383s] (I)       --------------------------------------------------------
[06/04 10:29:11    383s] 
[06/04 10:29:11    383s] [NR-eGR] ============ Routing rule table ============
[06/04 10:29:11    383s] [NR-eGR] Rule id: 0  Nets: 2297 
[06/04 10:29:11    383s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:29:11    383s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:29:11    383s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:29:11    383s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:29:11    383s] [NR-eGR] ========================================
[06/04 10:29:11    383s] [NR-eGR] 
[06/04 10:29:11    383s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:29:11    383s] (I)       blocked tracks on layer2 : = 2590 / 12006 (21.57%)
[06/04 10:29:11    383s] (I)       blocked tracks on layer3 : = 9030 / 13604 (66.38%)
[06/04 10:29:11    383s] (I)       blocked tracks on layer4 : = 8735 / 12006 (72.76%)
[06/04 10:29:11    383s] (I)       blocked tracks on layer5 : = 9450 / 13604 (69.46%)
[06/04 10:29:11    383s] (I)       blocked tracks on layer6 : = 2253 / 2988 (75.40%)
[06/04 10:29:11    383s] (I)       After initializing Early Global Route syMemory usage = 1324.2 MB
[06/04 10:29:11    383s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1324.24 MB )
[06/04 10:29:11    383s] (I)       Reset routing kernel
[06/04 10:29:11    383s] (I)       ============= Initialization =============
[06/04 10:29:11    383s] (I)       numLocalWires=5296  numGlobalNetBranches=1120  numLocalNetBranches=1532
[06/04 10:29:11    383s] (I)       totalPins=6728  totalGlobalPin=2794 (41.53%)
[06/04 10:29:11    383s] (I)       Started Build MST ( Curr Mem: 1324.24 MB )
[06/04 10:29:11    383s] (I)       Generate topology with single threads
[06/04 10:29:11    383s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.24 MB )
[06/04 10:29:11    383s] (I)       total 2D Cap : 37889 = (17729 H, 20160 V)
[06/04 10:29:11    383s] (I)       
[06/04 10:29:11    383s] (I)       ============  Phase 1a Route ============
[06/04 10:29:11    383s] (I)       Started Phase 1a ( Curr Mem: 1324.24 MB )
[06/04 10:29:11    383s] (I)       Started Pattern routing ( Curr Mem: 1324.24 MB )
[06/04 10:29:11    383s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.24 MB )
[06/04 10:29:11    383s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1324.24 MB )
[06/04 10:29:11    383s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/04 10:29:11    383s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.24 MB )
[06/04 10:29:11    383s] (I)       Usage: 2242 = (1030 H, 1212 V) = (5.81% H, 6.01% V) = (2.307e+04um H, 2.715e+04um V)
[06/04 10:29:11    383s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.24 MB )
[06/04 10:29:11    383s] (I)       
[06/04 10:29:11    383s] (I)       ============  Phase 1b Route ============
[06/04 10:29:11    383s] (I)       Started Phase 1b ( Curr Mem: 1324.24 MB )
[06/04 10:29:11    383s] (I)       Usage: 2242 = (1030 H, 1212 V) = (5.81% H, 6.01% V) = (2.307e+04um H, 2.715e+04um V)
[06/04 10:29:11    383s] (I)       eGR overflow: 0.00% H + 0.00% V
[06/04 10:29:11    383s] 
[06/04 10:29:11    383s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.24 MB )
[06/04 10:29:11    383s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/04 10:29:11    383s] Finished Early Global Route rough congestion estimation: mem = 1324.2M
[06/04 10:29:11    383s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.010, MEM:1324.2M
[06/04 10:29:11    383s] earlyGlobalRoute rough estimation gcell size 5 row height
[06/04 10:29:11    383s] OPERPROF: Starting CDPad at level 1, MEM:1324.2M
[06/04 10:29:11    383s] CDPadU 0.822 -> 0.827. R=0.694, N=2089, GS=22.400
[06/04 10:29:11    383s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.003, MEM:1324.2M
[06/04 10:29:11    383s] OPERPROF: Starting npMain at level 1, MEM:1324.2M
[06/04 10:29:11    383s] OPERPROF:   Starting npPlace at level 2, MEM:1324.2M
[06/04 10:29:11    383s] AB param 93.2% (1947/2088).
[06/04 10:29:11    383s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.009, MEM:1324.2M
[06/04 10:29:11    383s] OPERPROF: Finished npMain at level 1, CPU:0.020, REAL:0.013, MEM:1324.2M
[06/04 10:29:11    383s] Global placement CDP is working on the selected area.
[06/04 10:29:11    383s] OPERPROF: Starting npMain at level 1, MEM:1324.2M
[06/04 10:29:11    383s] OPERPROF:   Starting npPlace at level 2, MEM:1324.2M
[06/04 10:29:11    383s] OPERPROF:   Finished npPlace at level 2, CPU:0.280, REAL:0.254, MEM:1324.2M
[06/04 10:29:11    383s] OPERPROF: Finished npMain at level 1, CPU:0.280, REAL:0.260, MEM:1324.2M
[06/04 10:29:11    383s] Iteration  7: Total net bbox = 5.776e+04 (2.95e+04 2.82e+04)
[06/04 10:29:11    383s]               Est.  stn bbox = 6.873e+04 (3.49e+04 3.38e+04)
[06/04 10:29:11    383s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1324.2M
[06/04 10:29:11    383s] Iteration  8: Total net bbox = 5.776e+04 (2.95e+04 2.82e+04)
[06/04 10:29:11    383s]               Est.  stn bbox = 6.873e+04 (3.49e+04 3.38e+04)
[06/04 10:29:11    383s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1324.2M
[06/04 10:29:11    383s] OPERPROF: Starting npMain at level 1, MEM:1324.2M
[06/04 10:29:11    383s] OPERPROF:   Starting npPlace at level 2, MEM:1324.2M
[06/04 10:29:12    384s] OPERPROF:   Finished npPlace at level 2, CPU:0.420, REAL:0.397, MEM:1324.2M
[06/04 10:29:12    384s] OPERPROF: Finished npMain at level 1, CPU:0.420, REAL:0.402, MEM:1324.2M
[06/04 10:29:12    384s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1324.2M
[06/04 10:29:12    384s] Starting Early Global Route rough congestion estimation: mem = 1324.2M
[06/04 10:29:12    384s] (I)       Started Loading and Dumping File ( Curr Mem: 1324.24 MB )
[06/04 10:29:12    384s] (I)       Reading DB...
[06/04 10:29:12    384s] (I)       Read data from FE... (mem=1324.2M)
[06/04 10:29:12    384s] (I)       Read nodes and places... (mem=1324.2M)
[06/04 10:29:12    384s] (I)       Done Read nodes and places (cpu=0.000s, mem=1324.2M)
[06/04 10:29:12    384s] (I)       Read nets... (mem=1324.2M)
[06/04 10:29:12    384s] (I)       Done Read nets (cpu=0.000s, mem=1324.2M)
[06/04 10:29:12    384s] (I)       Done Read data from FE (cpu=0.000s, mem=1324.2M)
[06/04 10:29:12    384s] (I)       before initializing RouteDB syMemory usage = 1324.2 MB
[06/04 10:29:12    384s] (I)       == Non-default Options ==
[06/04 10:29:12    384s] (I)       Print mode                                         : 2
[06/04 10:29:12    384s] (I)       Stop if highly congested                           : false
[06/04 10:29:12    384s] (I)       Maximum routing layer                              : 6
[06/04 10:29:12    384s] (I)       Assign partition pins                              : false
[06/04 10:29:12    384s] (I)       Support large GCell                                : true
[06/04 10:29:12    384s] (I)       Number of rows per GCell                           : 3
[06/04 10:29:12    384s] (I)       Max num rows per GCell                             : 32
[06/04 10:29:12    384s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:29:12    384s] (I)       Use row-based GCell size
[06/04 10:29:12    384s] (I)       GCell unit size  : 4480
[06/04 10:29:12    384s] (I)       GCell multiplier : 3
[06/04 10:29:12    384s] (I)       build grid graph
[06/04 10:29:12    384s] (I)       build grid graph start
[06/04 10:29:12    384s] [NR-eGR] Track table information for default rule: 
[06/04 10:29:12    384s] [NR-eGR] ME1 has no routable track
[06/04 10:29:12    384s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:29:12    384s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:29:12    384s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:29:12    384s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:29:12    384s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:29:12    384s] (I)       build grid graph end
[06/04 10:29:12    384s] (I)       ===========================================================================
[06/04 10:29:12    384s] (I)       == Report All Rule Vias ==
[06/04 10:29:12    384s] (I)       ===========================================================================
[06/04 10:29:12    384s] (I)        Via Rule : (Default)
[06/04 10:29:12    384s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:29:12    384s] (I)       ---------------------------------------------------------------------------
[06/04 10:29:12    384s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:29:12    384s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:29:12    384s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:29:12    384s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:29:12    384s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:29:12    384s] (I)       ===========================================================================
[06/04 10:29:12    384s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1324.24 MB )
[06/04 10:29:12    384s] (I)       Num PG vias on layer 2 : 0
[06/04 10:29:12    384s] (I)       Num PG vias on layer 3 : 0
[06/04 10:29:12    384s] (I)       Num PG vias on layer 4 : 0
[06/04 10:29:12    384s] (I)       Num PG vias on layer 5 : 0
[06/04 10:29:12    384s] (I)       Num PG vias on layer 6 : 0
[06/04 10:29:12    384s] [NR-eGR] Read 9034 PG shapes
[06/04 10:29:12    384s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.24 MB )
[06/04 10:29:12    384s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:29:12    384s] [NR-eGR] #Instance Blockages : 0
[06/04 10:29:12    384s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:29:12    384s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:29:12    384s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:29:12    384s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:29:12    384s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:29:12    384s] (I)       readDataFromPlaceDB
[06/04 10:29:12    384s] (I)       Read net information..
[06/04 10:29:12    384s] [NR-eGR] Read numTotalNets=2356  numIgnoredNets=0
[06/04 10:29:12    384s] (I)       Read testcase time = 0.000 seconds
[06/04 10:29:12    384s] 
[06/04 10:29:12    384s] (I)       early_global_route_priority property id does not exist.
[06/04 10:29:12    384s] (I)       Start initializing grid graph
[06/04 10:29:12    384s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:29:12    384s] (I)       End initializing grid graph
[06/04 10:29:12    384s] (I)       Model blockages into capacity
[06/04 10:29:12    384s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:29:12    384s] (I)       Started Modeling ( Curr Mem: 1324.24 MB )
[06/04 10:29:12    384s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:29:12    384s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:29:12    384s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:29:12    384s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:29:12    384s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:29:12    384s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.24 MB )
[06/04 10:29:12    384s] (I)       -- layer congestion ratio --
[06/04 10:29:12    384s] (I)       Layer 1 : 0.100000
[06/04 10:29:12    384s] (I)       Layer 2 : 0.700000
[06/04 10:29:12    384s] (I)       Layer 3 : 0.700000
[06/04 10:29:12    384s] (I)       Layer 4 : 0.700000
[06/04 10:29:12    384s] (I)       Layer 5 : 0.700000
[06/04 10:29:12    384s] (I)       Layer 6 : 0.700000
[06/04 10:29:12    384s] (I)       ----------------------------
[06/04 10:29:12    384s] (I)       Number of ignored nets = 0
[06/04 10:29:12    384s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:29:12    384s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:29:12    384s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:29:12    384s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:29:12    384s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:29:12    384s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:29:12    384s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:29:12    384s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:29:12    384s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:29:12    384s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:29:12    384s] (I)       Before initializing Early Global Route syMemory usage = 1324.2 MB
[06/04 10:29:12    384s] (I)       Ndr track 0 does not exist
[06/04 10:29:12    384s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:29:12    384s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:29:12    384s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 10:29:12    384s] (I)       Site width          :   560  (dbu)
[06/04 10:29:12    384s] (I)       Row height          :  4480  (dbu)
[06/04 10:29:12    384s] (I)       GCell width         : 13440  (dbu)
[06/04 10:29:12    384s] (I)       GCell height        : 13440  (dbu)
[06/04 10:29:12    384s] (I)       Grid                :    31    30     6
[06/04 10:29:12    384s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:29:12    384s] (I)       Vertical capacity   :     0 13440     0 13440     0 13440
[06/04 10:29:12    384s] (I)       Horizontal capacity :     0     0 13440     0 13440     0
[06/04 10:29:12    384s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:29:12    384s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:29:12    384s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:29:12    384s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:29:12    384s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:29:12    384s] (I)       Num tracks per GCell: 28.00 21.68 24.00 21.68 24.00  5.42
[06/04 10:29:12    384s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:29:12    384s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:29:12    384s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:29:12    384s] (I)       --------------------------------------------------------
[06/04 10:29:12    384s] 
[06/04 10:29:12    384s] [NR-eGR] ============ Routing rule table ============
[06/04 10:29:12    384s] [NR-eGR] Rule id: 0  Nets: 2356 
[06/04 10:29:12    384s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:29:12    384s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:29:12    384s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:29:12    384s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:29:12    384s] [NR-eGR] ========================================
[06/04 10:29:12    384s] [NR-eGR] 
[06/04 10:29:12    384s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:29:12    384s] (I)       blocked tracks on layer2 : = 4348 / 20010 (21.73%)
[06/04 10:29:12    384s] (I)       blocked tracks on layer3 : = 15418 / 22196 (69.46%)
[06/04 10:29:12    384s] (I)       blocked tracks on layer4 : = 14826 / 20010 (74.09%)
[06/04 10:29:12    384s] (I)       blocked tracks on layer5 : = 15838 / 22196 (71.36%)
[06/04 10:29:12    384s] (I)       blocked tracks on layer6 : = 3811 / 4980 (76.53%)
[06/04 10:29:12    384s] (I)       After initializing Early Global Route syMemory usage = 1324.2 MB
[06/04 10:29:12    384s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1324.24 MB )
[06/04 10:29:12    384s] (I)       Reset routing kernel
[06/04 10:29:12    384s] (I)       ============= Initialization =============
[06/04 10:29:12    384s] (I)       numLocalWires=3468  numGlobalNetBranches=792  numLocalNetBranches=946
[06/04 10:29:12    384s] (I)       totalPins=6892  totalGlobalPin=4331 (62.84%)
[06/04 10:29:12    384s] (I)       Started Build MST ( Curr Mem: 1324.24 MB )
[06/04 10:29:12    384s] (I)       Generate topology with single threads
[06/04 10:29:12    384s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.24 MB )
[06/04 10:29:12    384s] (I)       total 2D Cap : 62303 = (28550 H, 33753 V)
[06/04 10:29:12    384s] (I)       
[06/04 10:29:12    384s] (I)       ============  Phase 1a Route ============
[06/04 10:29:12    384s] (I)       Started Phase 1a ( Curr Mem: 1324.24 MB )
[06/04 10:29:12    384s] (I)       Started Pattern routing ( Curr Mem: 1324.24 MB )
[06/04 10:29:12    384s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.24 MB )
[06/04 10:29:12    384s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1324.24 MB )
[06/04 10:29:12    384s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/04 10:29:12    384s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.24 MB )
[06/04 10:29:12    384s] (I)       Usage: 5097 = (2630 H, 2467 V) = (9.21% H, 7.31% V) = (3.535e+04um H, 3.316e+04um V)
[06/04 10:29:12    384s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.24 MB )
[06/04 10:29:12    384s] (I)       
[06/04 10:29:12    384s] (I)       ============  Phase 1b Route ============
[06/04 10:29:12    384s] (I)       Started Phase 1b ( Curr Mem: 1324.24 MB )
[06/04 10:29:12    384s] (I)       Started Monotonic routing ( Curr Mem: 1324.24 MB )
[06/04 10:29:12    384s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.24 MB )
[06/04 10:29:12    384s] (I)       Usage: 5097 = (2630 H, 2467 V) = (9.21% H, 7.31% V) = (3.535e+04um H, 3.316e+04um V)
[06/04 10:29:12    384s] (I)       eGR overflow: 1.02% H + 0.00% V
[06/04 10:29:12    384s] 
[06/04 10:29:12    384s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.24 MB )
[06/04 10:29:12    384s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.64% H + 0.00% V
[06/04 10:29:12    384s] Finished Early Global Route rough congestion estimation: mem = 1324.2M
[06/04 10:29:12    384s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.011, MEM:1324.2M
[06/04 10:29:12    384s] earlyGlobalRoute rough estimation gcell size 3 row height
[06/04 10:29:12    384s] OPERPROF: Starting CDPad at level 1, MEM:1324.2M
[06/04 10:29:12    384s] CDPadU 0.827 -> 0.834. R=0.694, N=2089, GS=13.440
[06/04 10:29:12    384s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.004, MEM:1324.2M
[06/04 10:29:12    384s] OPERPROF: Starting npMain at level 1, MEM:1324.2M
[06/04 10:29:12    384s] OPERPROF:   Starting npPlace at level 2, MEM:1324.2M
[06/04 10:29:12    384s] OPERPROF:   Finished npPlace at level 2, CPU:0.020, REAL:0.016, MEM:1324.2M
[06/04 10:29:12    384s] OPERPROF: Finished npMain at level 1, CPU:0.020, REAL:0.021, MEM:1324.2M
[06/04 10:29:12    384s] Global placement CDP skipped at cutLevel 9.
[06/04 10:29:12    384s] Iteration  9: Total net bbox = 6.005e+04 (3.07e+04 2.94e+04)
[06/04 10:29:12    384s]               Est.  stn bbox = 7.145e+04 (3.63e+04 3.52e+04)
[06/04 10:29:12    384s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1324.2M
[06/04 10:29:12    384s] Iteration 10: Total net bbox = 6.005e+04 (3.07e+04 2.94e+04)
[06/04 10:29:12    384s]               Est.  stn bbox = 7.145e+04 (3.63e+04 3.52e+04)
[06/04 10:29:12    384s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1324.2M
[06/04 10:29:12    384s] OPERPROF: Starting npMain at level 1, MEM:1324.2M
[06/04 10:29:12    384s] OPERPROF:   Starting npPlace at level 2, MEM:1324.2M
[06/04 10:29:13    385s] OPERPROF:   Finished npPlace at level 2, CPU:0.750, REAL:0.711, MEM:1324.2M
[06/04 10:29:13    385s] OPERPROF: Finished npMain at level 1, CPU:0.760, REAL:0.717, MEM:1324.2M
[06/04 10:29:13    385s] Iteration 11: Total net bbox = 6.095e+04 (3.06e+04 3.04e+04)
[06/04 10:29:13    385s]               Est.  stn bbox = 7.165e+04 (3.58e+04 3.59e+04)
[06/04 10:29:13    385s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1324.2M
[06/04 10:29:13    385s] [adp] clock
[06/04 10:29:13    385s] [adp] weight, nr nets, wire length
[06/04 10:29:13    385s] [adp]      0        9  1542.973000
[06/04 10:29:13    385s] [adp] data
[06/04 10:29:13    385s] [adp] weight, nr nets, wire length
[06/04 10:29:13    385s] [adp]      0     2347  59620.141000
[06/04 10:29:13    385s] [adp] 0.000000|0.000000|0.000000
[06/04 10:29:13    385s] Iteration 12: Total net bbox = 6.095e+04 (3.06e+04 3.04e+04)
[06/04 10:29:13    385s]               Est.  stn bbox = 7.165e+04 (3.58e+04 3.59e+04)
[06/04 10:29:13    385s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1324.2M
[06/04 10:29:13    385s] Clear WL Bound Manager after Global Placement... 
[06/04 10:29:13    385s] Finished Global Placement (cpu=0:00:02.9, real=0:00:03.0, mem=1324.2M)
[06/04 10:29:13    385s] Keep Tdgp Graph and DB for later use
[06/04 10:29:13    385s] Info: 8 clock gating cells identified, 8 (on average) moved 40/5
[06/04 10:29:13    385s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1324.2M
[06/04 10:29:13    385s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1324.2M
[06/04 10:29:13    385s] Solver runtime cpu: 0:00:02.4 real: 0:00:02.1
[06/04 10:29:13    385s] Core Placement runtime cpu: 0:00:02.9 real: 0:00:03.0
[06/04 10:29:13    385s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1324.2M
[06/04 10:29:13    385s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1324.2M
[06/04 10:29:13    385s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[06/04 10:29:13    385s] All LLGs are deleted
[06/04 10:29:13    385s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1324.2M
[06/04 10:29:13    385s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1324.2M
[06/04 10:29:13    385s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1324.2M
[06/04 10:29:13    385s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1324.2M
[06/04 10:29:13    385s] Core basic site is Core8T
[06/04 10:29:13    385s] Fast DP-INIT is on for default
[06/04 10:29:13    385s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:29:13    385s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.005, MEM:1340.2M
[06/04 10:29:13    385s] OPERPROF:       Starting CMU at level 4, MEM:1340.2M
[06/04 10:29:13    385s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1340.2M
[06/04 10:29:13    385s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1340.2M
[06/04 10:29:13    385s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1340.2MB).
[06/04 10:29:13    385s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.008, MEM:1340.2M
[06/04 10:29:13    385s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.008, MEM:1340.2M
[06/04 10:29:13    385s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31454.5
[06/04 10:29:13    385s] OPERPROF: Starting RefinePlace at level 1, MEM:1340.2M
[06/04 10:29:13    385s] *** Starting refinePlace (0:06:25 mem=1340.2M) ***
[06/04 10:29:13    385s] Total net bbox length = 6.116e+04 (3.097e+04 3.020e+04) (ext = 1.013e+04)
[06/04 10:29:13    385s] # spcSbClkGt: 8
[06/04 10:29:13    385s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 10:29:13    385s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1340.2M
[06/04 10:29:13    385s] Starting refinePlace ...
[06/04 10:29:13    385s] ** Cut row section cpu time 0:00:00.0.
[06/04 10:29:13    385s]    Spread Effort: high, standalone mode, useDDP on.
[06/04 10:29:13    385s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1340.2MB) @(0:06:25 - 0:06:25).
[06/04 10:29:13    385s] Move report: preRPlace moves 2089 insts, mean move: 1.39 um, max move: 8.60 um
[06/04 10:29:13    385s] 	Max move on inst (U3): (56.80, 142.86) --> (62.54, 140.00)
[06/04 10:29:13    385s] 	Length: 3 sites, height: 1 rows, site name: Core8T, cell type: INVD1
[06/04 10:29:13    385s] 	Violation at original loc: Placement Blockage Violation
[06/04 10:29:13    385s] wireLenOptFixPriorityInst 0 inst fixed
[06/04 10:29:13    385s] Placement tweakage begins.
[06/04 10:29:13    385s] wire length = 7.186e+04
[06/04 10:29:13    385s] wire length = 6.756e+04
[06/04 10:29:13    385s] Placement tweakage ends.
[06/04 10:29:13    385s] Move report: tweak moves 347 insts, mean move: 5.90 um, max move: 31.92 um
[06/04 10:29:13    385s] 	Max move on inst (clk_gate_conv_mac_reg/main_gate): (186.30, 211.68) --> (154.38, 211.68)
[06/04 10:29:13    385s] 
[06/04 10:29:13    385s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[06/04 10:29:13    385s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 10:29:13    385s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1340.2MB) @(0:06:25 - 0:06:25).
[06/04 10:29:13    385s] Move report: Detail placement moves 2089 insts, mean move: 2.22 um, max move: 33.02 um
[06/04 10:29:13    385s] 	Max move on inst (clk_gate_conv_mac_reg/main_gate): (186.45, 210.72) --> (154.38, 211.68)
[06/04 10:29:13    385s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1340.2MB
[06/04 10:29:13    385s] Statistics of distance of Instance movement in refine placement:
[06/04 10:29:13    385s]   maximum (X+Y) =        33.02 um
[06/04 10:29:13    385s]   inst (clk_gate_conv_mac_reg/main_gate) with max move: (186.446, 210.725) -> (154.38, 211.68)
[06/04 10:29:13    385s]   mean    (X+Y) =         2.22 um
[06/04 10:29:13    385s] Summary Report:
[06/04 10:29:13    385s] Instances move: 2089 (out of 2089 movable)
[06/04 10:29:13    385s] Instances flipped: 0
[06/04 10:29:13    385s] Mean displacement: 2.22 um
[06/04 10:29:13    385s] Max displacement: 33.02 um (Instance: clk_gate_conv_mac_reg/main_gate) (186.446, 210.725) -> (154.38, 211.68)
[06/04 10:29:13    385s] 	Length: 6 sites, height: 1 rows, site name: Core8T, cell type: AN2D1
[06/04 10:29:13    385s] Total instances moved : 2089
[06/04 10:29:13    385s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.120, REAL:0.124, MEM:1340.2M
[06/04 10:29:13    385s] Total net bbox length = 5.827e+04 (2.761e+04 3.066e+04) (ext = 1.003e+04)
[06/04 10:29:13    385s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1340.2MB
[06/04 10:29:13    385s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1340.2MB) @(0:06:25 - 0:06:25).
[06/04 10:29:13    385s] *** Finished refinePlace (0:06:25 mem=1340.2M) ***
[06/04 10:29:13    385s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31454.5
[06/04 10:29:13    385s] OPERPROF: Finished RefinePlace at level 1, CPU:0.120, REAL:0.127, MEM:1340.2M
[06/04 10:29:13    385s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1340.2M
[06/04 10:29:13    385s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1340.2M
[06/04 10:29:13    385s] All LLGs are deleted
[06/04 10:29:13    385s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1340.2M
[06/04 10:29:13    385s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1340.2M
[06/04 10:29:13    385s] *** Finished Initial Placement (cpu=0:00:03.2, real=0:00:03.0, mem=1340.2M) ***
[06/04 10:29:13    385s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[06/04 10:29:13    385s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1340.2M
[06/04 10:29:13    385s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1340.2M
[06/04 10:29:13    385s] Core basic site is Core8T
[06/04 10:29:13    385s] Fast DP-INIT is on for default
[06/04 10:29:13    385s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:29:13    385s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.005, MEM:1340.2M
[06/04 10:29:13    385s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.005, MEM:1340.2M
[06/04 10:29:13    385s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1340.2M
[06/04 10:29:13    385s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.001, MEM:1340.2M
[06/04 10:29:13    385s] default core: bins with density > 0.750 = 12.24 % ( 6 / 49 )
[06/04 10:29:13    385s] Density distribution unevenness ratio = 10.300%
[06/04 10:29:13    385s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1340.2M
[06/04 10:29:13    385s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1340.2M
[06/04 10:29:13    385s] All LLGs are deleted
[06/04 10:29:13    385s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1340.2M
[06/04 10:29:13    385s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1340.2M
[06/04 10:29:13    385s] Starting IO pin assignment...
[06/04 10:29:13    385s] The design is not routed. Using placement based method for pin assignment.
[06/04 10:29:13    385s] ### import design signature (11): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/04 10:29:13    385s] Completed IO pin assignment.
[06/04 10:29:13    385s] 
[06/04 10:29:13    385s] *** Start incrementalPlace ***
[06/04 10:29:13    385s] User Input Parameters:
[06/04 10:29:13    385s] - Congestion Driven    : On
[06/04 10:29:13    385s] - Timing Driven        : On
[06/04 10:29:13    385s] - Area-Violation Based : On
[06/04 10:29:13    385s] - Start Rollback Level : -5
[06/04 10:29:13    385s] - Legalized            : On
[06/04 10:29:13    385s] - Window Based         : Off
[06/04 10:29:13    385s] - eDen incr mode       : Off
[06/04 10:29:13    385s] - Small incr mode      : Off
[06/04 10:29:13    385s] 
[06/04 10:29:13    385s] Init WL Bound for IncrIp in placeDesign ... 
[06/04 10:29:13    385s] SKP will enable view:
[06/04 10:29:13    385s]   AV_func_max
[06/04 10:29:13    385s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1340.2M
[06/04 10:29:13    385s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1340.2M
[06/04 10:29:13    385s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1340.2M
[06/04 10:29:13    385s] Starting Early Global Route congestion estimation: mem = 1340.2M
[06/04 10:29:13    385s] (I)       Started Loading and Dumping File ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Reading DB...
[06/04 10:29:13    385s] (I)       Read data from FE... (mem=1340.2M)
[06/04 10:29:13    385s] (I)       Read nodes and places... (mem=1340.2M)
[06/04 10:29:13    385s] (I)       Done Read nodes and places (cpu=0.000s, mem=1340.2M)
[06/04 10:29:13    385s] (I)       Read nets... (mem=1340.2M)
[06/04 10:29:13    385s] (I)       Done Read nets (cpu=0.000s, mem=1340.2M)
[06/04 10:29:13    385s] (I)       Done Read data from FE (cpu=0.000s, mem=1340.2M)
[06/04 10:29:13    385s] (I)       before initializing RouteDB syMemory usage = 1340.2 MB
[06/04 10:29:13    385s] (I)       == Non-default Options ==
[06/04 10:29:13    385s] (I)       Maximum routing layer                              : 6
[06/04 10:29:13    385s] (I)       Use non-blocking free Dbs wires                    : false
[06/04 10:29:13    385s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:29:13    385s] (I)       Use row-based GCell size
[06/04 10:29:13    385s] (I)       GCell unit size  : 4480
[06/04 10:29:13    385s] (I)       GCell multiplier : 1
[06/04 10:29:13    385s] (I)       build grid graph
[06/04 10:29:13    385s] (I)       build grid graph start
[06/04 10:29:13    385s] [NR-eGR] Track table information for default rule: 
[06/04 10:29:13    385s] [NR-eGR] ME1 has no routable track
[06/04 10:29:13    385s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:29:13    385s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:29:13    385s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:29:13    385s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:29:13    385s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:29:13    385s] (I)       build grid graph end
[06/04 10:29:13    385s] (I)       ===========================================================================
[06/04 10:29:13    385s] (I)       == Report All Rule Vias ==
[06/04 10:29:13    385s] (I)       ===========================================================================
[06/04 10:29:13    385s] (I)        Via Rule : (Default)
[06/04 10:29:13    385s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:29:13    385s] (I)       ---------------------------------------------------------------------------
[06/04 10:29:13    385s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:29:13    385s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:29:13    385s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:29:13    385s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:29:13    385s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:29:13    385s] (I)       ===========================================================================
[06/04 10:29:13    385s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Num PG vias on layer 2 : 0
[06/04 10:29:13    385s] (I)       Num PG vias on layer 3 : 0
[06/04 10:29:13    385s] (I)       Num PG vias on layer 4 : 0
[06/04 10:29:13    385s] (I)       Num PG vias on layer 5 : 0
[06/04 10:29:13    385s] (I)       Num PG vias on layer 6 : 0
[06/04 10:29:13    385s] [NR-eGR] Read 9034 PG shapes
[06/04 10:29:13    385s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:29:13    385s] [NR-eGR] #Instance Blockages : 0
[06/04 10:29:13    385s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:29:13    385s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:29:13    385s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:29:13    385s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:29:13    385s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:29:13    385s] (I)       readDataFromPlaceDB
[06/04 10:29:13    385s] (I)       Read net information..
[06/04 10:29:13    385s] [NR-eGR] Read numTotalNets=2356  numIgnoredNets=0
[06/04 10:29:13    385s] (I)       Read testcase time = 0.000 seconds
[06/04 10:29:13    385s] 
[06/04 10:29:13    385s] (I)       early_global_route_priority property id does not exist.
[06/04 10:29:13    385s] (I)       Start initializing grid graph
[06/04 10:29:13    385s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:29:13    385s] (I)       End initializing grid graph
[06/04 10:29:13    385s] (I)       Model blockages into capacity
[06/04 10:29:13    385s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:29:13    385s] (I)       Started Modeling ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:29:13    385s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:29:13    385s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:29:13    385s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:29:13    385s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:29:13    385s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       -- layer congestion ratio --
[06/04 10:29:13    385s] (I)       Layer 1 : 0.100000
[06/04 10:29:13    385s] (I)       Layer 2 : 0.700000
[06/04 10:29:13    385s] (I)       Layer 3 : 0.700000
[06/04 10:29:13    385s] (I)       Layer 4 : 0.700000
[06/04 10:29:13    385s] (I)       Layer 5 : 0.700000
[06/04 10:29:13    385s] (I)       Layer 6 : 0.700000
[06/04 10:29:13    385s] (I)       ----------------------------
[06/04 10:29:13    385s] (I)       Number of ignored nets = 0
[06/04 10:29:13    385s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:29:13    385s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:29:13    385s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:29:13    385s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:29:13    385s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:29:13    385s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:29:13    385s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:29:13    385s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:29:13    385s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:29:13    385s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:29:13    385s] (I)       Before initializing Early Global Route syMemory usage = 1340.2 MB
[06/04 10:29:13    385s] (I)       Ndr track 0 does not exist
[06/04 10:29:13    385s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:29:13    385s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:29:13    385s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 10:29:13    385s] (I)       Site width          :   560  (dbu)
[06/04 10:29:13    385s] (I)       Row height          :  4480  (dbu)
[06/04 10:29:13    385s] (I)       GCell width         :  4480  (dbu)
[06/04 10:29:13    385s] (I)       GCell height        :  4480  (dbu)
[06/04 10:29:13    385s] (I)       Grid                :    93    90     6
[06/04 10:29:13    385s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:29:13    385s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 10:29:13    385s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 10:29:13    385s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:29:13    385s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:29:13    385s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:29:13    385s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:29:13    385s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:29:13    385s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 10:29:13    385s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:29:13    385s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:29:13    385s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:29:13    385s] (I)       --------------------------------------------------------
[06/04 10:29:13    385s] 
[06/04 10:29:13    385s] [NR-eGR] ============ Routing rule table ============
[06/04 10:29:13    385s] [NR-eGR] Rule id: 0  Nets: 2356 
[06/04 10:29:13    385s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:29:13    385s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:29:13    385s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:29:13    385s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:29:13    385s] [NR-eGR] ========================================
[06/04 10:29:13    385s] [NR-eGR] 
[06/04 10:29:13    385s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:29:13    385s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 10:29:13    385s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 10:29:13    385s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 10:29:13    385s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 10:29:13    385s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 10:29:13    385s] (I)       After initializing Early Global Route syMemory usage = 1340.2 MB
[06/04 10:29:13    385s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Reset routing kernel
[06/04 10:29:13    385s] (I)       Started Global Routing ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       ============= Initialization =============
[06/04 10:29:13    385s] (I)       totalPins=6892  totalGlobalPin=6647 (96.45%)
[06/04 10:29:13    385s] (I)       Started Net group 1 ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Started Build MST ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Generate topology with single threads
[06/04 10:29:13    385s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 10:29:13    385s] [NR-eGR] Layer group 1: route 2356 net(s) in layer range [2, 6]
[06/04 10:29:13    385s] (I)       
[06/04 10:29:13    385s] (I)       ============  Phase 1a Route ============
[06/04 10:29:13    385s] (I)       Started Phase 1a ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Started Pattern routing ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 98
[06/04 10:29:13    385s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Usage: 14846 = (7152 H, 7694 V) = (7.96% H, 7.68% V) = (3.204e+04um H, 3.447e+04um V)
[06/04 10:29:13    385s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       
[06/04 10:29:13    385s] (I)       ============  Phase 1b Route ============
[06/04 10:29:13    385s] (I)       Started Phase 1b ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Started Monotonic routing ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Usage: 14861 = (7159 H, 7702 V) = (7.97% H, 7.69% V) = (3.207e+04um H, 3.450e+04um V)
[06/04 10:29:13    385s] (I)       Overflow of layer group 1: 6.87% H + 1.05% V. EstWL: 6.657728e+04um
[06/04 10:29:13    385s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       
[06/04 10:29:13    385s] (I)       ============  Phase 1c Route ============
[06/04 10:29:13    385s] (I)       Started Phase 1c ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Started Two level routing ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Level2 Grid: 19 x 18
[06/04 10:29:13    385s] (I)       Started Two Level Routing ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Usage: 14869 = (7159 H, 7710 V) = (7.97% H, 7.70% V) = (3.207e+04um H, 3.454e+04um V)
[06/04 10:29:13    385s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       
[06/04 10:29:13    385s] (I)       ============  Phase 1d Route ============
[06/04 10:29:13    385s] (I)       Started Phase 1d ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Started Detoured routing ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Usage: 14869 = (7159 H, 7710 V) = (7.97% H, 7.70% V) = (3.207e+04um H, 3.454e+04um V)
[06/04 10:29:13    385s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       
[06/04 10:29:13    385s] (I)       ============  Phase 1e Route ============
[06/04 10:29:13    385s] (I)       Started Phase 1e ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Started Route legalization ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Usage: 14909 = (7160 H, 7749 V) = (7.97% H, 7.74% V) = (3.208e+04um H, 3.472e+04um V)
[06/04 10:29:13    385s] [NR-eGR] Early Global Route overflow of layer group 1: 6.84% H + 1.03% V. EstWL: 6.679232e+04um
[06/04 10:29:13    385s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Started Layer assignment ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Running layer assignment with 1 threads
[06/04 10:29:13    385s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       
[06/04 10:29:13    385s] (I)       ============  Phase 1l Route ============
[06/04 10:29:13    385s] (I)       Started Phase 1l ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       
[06/04 10:29:13    385s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 10:29:13    385s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/04 10:29:13    385s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/04 10:29:13    385s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[06/04 10:29:13    385s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 10:29:13    385s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:29:13    385s] [NR-eGR]     ME2  (2)        45( 0.54%)         2( 0.02%)         0( 0.00%)   ( 0.57%) 
[06/04 10:29:13    385s] [NR-eGR]     ME3  (3)       294( 3.57%)        22( 0.27%)         3( 0.04%)   ( 3.88%) 
[06/04 10:29:13    385s] [NR-eGR]     ME4  (4)        23( 0.28%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[06/04 10:29:13    385s] [NR-eGR]     ME5  (5)        98( 1.19%)         2( 0.02%)         0( 0.00%)   ( 1.22%) 
[06/04 10:29:13    385s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:29:13    385s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 10:29:13    385s] [NR-eGR] Total              460( 1.18%)        26( 0.07%)         3( 0.01%)   ( 1.26%) 
[06/04 10:29:13    385s] [NR-eGR] 
[06/04 10:29:13    385s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       total 2D Cap : 193859 = (91716 H, 102143 V)
[06/04 10:29:13    385s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.70% H + 0.24% V
[06/04 10:29:13    385s] [NR-eGR] Overflow after Early Global Route 3.41% H + 0.26% V
[06/04 10:29:13    385s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1340.2M
[06/04 10:29:13    385s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.026, MEM:1340.2M
[06/04 10:29:13    385s] OPERPROF: Starting HotSpotCal at level 1, MEM:1340.2M
[06/04 10:29:13    385s] [hotspot] +------------+---------------+---------------+
[06/04 10:29:13    385s] [hotspot] |            |   max hotspot | total hotspot |
[06/04 10:29:13    385s] [hotspot] +------------+---------------+---------------+
[06/04 10:29:13    385s] [hotspot] | normalized |          9.00 |         13.00 |
[06/04 10:29:13    385s] [hotspot] +------------+---------------+---------------+
[06/04 10:29:13    385s] Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 13.00 (area is in unit of 4 std-cell row bins)
[06/04 10:29:13    385s] [hotspot] max/total 9.00/13.00, big hotspot (>10) total 0.00
[06/04 10:29:13    385s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[06/04 10:29:13    385s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:29:13    385s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/04 10:29:13    385s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:29:13    385s] [hotspot] |  1  |   180.14   216.16   269.74   305.76 |        9.00   |
[06/04 10:29:13    385s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:29:13    385s] [hotspot] |  2  |   108.46   144.48   126.38   180.32 |        2.00   |
[06/04 10:29:13    385s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:29:13    385s] [hotspot] |  3  |   233.90   162.40   251.82   180.32 |        1.00   |
[06/04 10:29:13    385s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:29:13    385s] [hotspot] |  4  |   108.46   234.08   126.38   252.00 |        1.00   |
[06/04 10:29:13    385s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:29:13    385s] Top 4 hotspots total area: 13.00
[06/04 10:29:13    385s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1340.2M
[06/04 10:29:13    385s] Skipped repairing congestion.
[06/04 10:29:13    385s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1340.2M
[06/04 10:29:13    385s] Starting Early Global Route wiring: mem = 1340.2M
[06/04 10:29:13    385s] (I)       ============= track Assignment ============
[06/04 10:29:13    385s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Started Track Assignment ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 10:29:13    385s] (I)       Running track assignment with 1 threads
[06/04 10:29:13    385s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] (I)       Run Multi-thread track assignment
[06/04 10:29:13    385s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] [NR-eGR] Started Export DB wires ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] [NR-eGR] Started Export all nets ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] [NR-eGR] Started Set wire vias ( Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1340.25 MB )
[06/04 10:29:13    385s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:29:13    385s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6787
[06/04 10:29:13    385s] [NR-eGR]    ME2  (2V) length: 3.159309e+04um, number of vias: 9995
[06/04 10:29:13    385s] [NR-eGR]    ME3  (3H) length: 2.332813e+04um, number of vias: 1028
[06/04 10:29:13    385s] [NR-eGR]    ME4  (4V) length: 5.545800e+03um, number of vias: 805
[06/04 10:29:13    385s] [NR-eGR]    ME5  (5H) length: 1.107031e+04um, number of vias: 8
[06/04 10:29:13    385s] [NR-eGR]    ME6  (6V) length: 4.480000e+00um, number of vias: 0
[06/04 10:29:13    385s] [NR-eGR] Total length: 7.154181e+04um, number of vias: 18623
[06/04 10:29:13    385s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:29:13    385s] [NR-eGR] Total eGR-routed clock nets wire length: 2.540770e+03um 
[06/04 10:29:13    385s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:29:13    385s] Early Global Route wiring runtime: 0.02 seconds, mem = 1340.2M
[06/04 10:29:13    385s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.022, MEM:1340.2M
[06/04 10:29:13    385s] 0 delay mode for cte disabled.
[06/04 10:29:13    385s] SKP cleared!
[06/04 10:29:13    385s] 
[06/04 10:29:13    385s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
[06/04 10:29:13    385s] Tdgp not successfully inited but do clear! skip clearing
[06/04 10:29:13    385s] **placeDesign ... cpu = 0: 0: 4, real = 0: 0: 4, mem = 1324.2M **
[06/04 10:29:13    385s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[06/04 10:29:13    385s] **WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
[06/04 10:29:13    385s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 10:29:13    385s] VSMManager cleared!
[06/04 10:29:13    385s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1033.7M, totSessionCpu=0:06:25 **
[06/04 10:29:13    385s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/04 10:29:13    385s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:29:13    385s] GigaOpt running with 1 threads.
[06/04 10:29:13    385s] Info: 1 threads available for lower-level modules during optimization.
[06/04 10:29:13    385s] OPERPROF: Starting DPlace-Init at level 1, MEM:1324.2M
[06/04 10:29:13    385s] #spOpts: N=180 minPadR=1.1 
[06/04 10:29:13    385s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1324.2M
[06/04 10:29:13    385s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1324.2M
[06/04 10:29:13    385s] Core basic site is Core8T
[06/04 10:29:13    385s] Fast DP-INIT is on for default
[06/04 10:29:13    385s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:29:13    385s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1324.2M
[06/04 10:29:13    385s] OPERPROF:     Starting CMU at level 3, MEM:1324.2M
[06/04 10:29:13    385s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1324.2M
[06/04 10:29:13    385s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1324.2M
[06/04 10:29:13    385s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1324.2MB).
[06/04 10:29:13    385s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1324.2M
[06/04 10:29:13    385s] Cell 'VSSI33' is marked internal dont-use due to tech site checking failure.
[06/04 10:29:13    385s] Cell 'VSSI18' is marked internal dont-use due to tech site checking failure.
[06/04 10:29:13    385s] Cell 'VSSE33' is marked internal dont-use due to tech site checking failure.
[06/04 10:29:13    385s] Cell 'VSSE18' is marked internal dont-use due to tech site checking failure.
[06/04 10:29:13    385s] Cell 'VDDI33' is marked internal dont-use due to tech site checking failure.
[06/04 10:29:13    385s] Cell 'VDDI18' is marked internal dont-use due to tech site checking failure.
[06/04 10:29:13    385s] Cell 'VDDE33' is marked internal dont-use due to tech site checking failure.
[06/04 10:29:13    385s] Cell 'VDDE18' is marked internal dont-use due to tech site checking failure.
[06/04 10:29:13    385s] Cell 'TAP_LVL' is marked internal dont-use due to tech site checking failure.
[06/04 10:29:13    385s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[06/04 10:29:13    385s] Cell 'FILL4_LVL' is marked internal dont-use due to tech site checking failure.
[06/04 10:29:13    385s] Cell 'FILL1_LVL' is marked internal dont-use due to tech site checking failure.
[06/04 10:29:13    385s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[06/04 10:29:13    385s] 	Cell FILL1_LVL, site bCore8T.
[06/04 10:29:13    385s] 	Cell FILL4_LVL, site bCore8T.
[06/04 10:29:13    385s] 	Cell LVLLHD4, site bCore8T.
[06/04 10:29:13    385s] 	Cell TAP_LVL, site bCore8T.
[06/04 10:29:13    385s] 	Cell VDDE18, site pad.
[06/04 10:29:13    385s] 	Cell VDDE33, site pad.
[06/04 10:29:13    385s] 	Cell VDDI18, site pad.
[06/04 10:29:13    385s] 	Cell VDDI33, site pad.
[06/04 10:29:13    385s] 	Cell VSSE18, site pad.
[06/04 10:29:13    385s] 	Cell VSSE33, site pad.
[06/04 10:29:13    385s] 	Cell VSSI18, site pad.
[06/04 10:29:13    385s] 	Cell VSSI33, site pad.
[06/04 10:29:13    385s] .
[06/04 10:29:13    385s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:29:13    385s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:29:13    385s] LayerId::1 widthSet size::4
[06/04 10:29:13    385s] LayerId::2 widthSet size::4
[06/04 10:29:13    385s] LayerId::3 widthSet size::4
[06/04 10:29:13    385s] LayerId::4 widthSet size::4
[06/04 10:29:13    385s] LayerId::5 widthSet size::4
[06/04 10:29:13    385s] LayerId::6 widthSet size::2
[06/04 10:29:13    385s] Updating RC grid for preRoute extraction ...
[06/04 10:29:13    385s] Initializing multi-corner capacitance tables ... 
[06/04 10:29:13    385s] Initializing multi-corner resistance tables ...
[06/04 10:29:13    385s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:29:13    385s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:29:13    385s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.232320 ; aWlH: 0.000000 ; Pmax: 0.839000 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 10:29:13    385s] 
[06/04 10:29:13    385s] Creating Lib Analyzer ...
[06/04 10:29:13    385s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:29:13    385s] Total number of usable buffers from Lib Analyzer: 9 ( BUFFD1 DEL1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD10 BUFFD12)
[06/04 10:29:13    385s] Total number of usable inverters from Lib Analyzer: 8 ( INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD10 INVD12)
[06/04 10:29:13    385s] Total number of usable delay cells from Lib Analyzer: 3 ( DEL2 DEL3 DEL4)
[06/04 10:29:13    385s] 
[06/04 10:29:13    385s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:29:14    386s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:26 mem=1330.3M
[06/04 10:29:14    386s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:26 mem=1330.3M
[06/04 10:29:14    386s] Creating Lib Analyzer, finished. 
[06/04 10:29:14    386s] #optDebug: fT-S <1 2 3 1 0>
[06/04 10:29:14    386s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1038.3M, totSessionCpu=0:06:26 **
[06/04 10:29:14    386s] *** optDesign -preCTS ***
[06/04 10:29:14    386s] DRC Margin: user margin 0.0; extra margin 0.2
[06/04 10:29:14    386s] Setup Target Slack: user slack 0; extra slack 0.0
[06/04 10:29:14    386s] Hold Target Slack: user slack 0
[06/04 10:29:14    386s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1330.3M
[06/04 10:29:14    386s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:1330.3M
[06/04 10:29:14    386s] Multi-VT timing optimization disabled based on library information.
[06/04 10:29:14    386s] Deleting Cell Server ...
[06/04 10:29:14    386s] Deleting Lib Analyzer.
[06/04 10:29:14    386s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 10:29:14    386s] Summary for sequential cells identification: 
[06/04 10:29:14    386s]   Identified SBFF number: 14
[06/04 10:29:14    386s]   Identified MBFF number: 0
[06/04 10:29:14    386s]   Identified SB Latch number: 0
[06/04 10:29:14    386s]   Identified MB Latch number: 0
[06/04 10:29:14    386s]   Not identified SBFF number: 0
[06/04 10:29:14    386s]   Not identified MBFF number: 0
[06/04 10:29:14    386s]   Not identified SB Latch number: 0
[06/04 10:29:14    386s]   Not identified MB Latch number: 0
[06/04 10:29:14    386s]   Number of sequential cells which are not FFs: 13
[06/04 10:29:14    386s]  Visiting view : AV_func_max
[06/04 10:29:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:29:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:29:14    386s]  Visiting view : AV_scan_max
[06/04 10:29:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:29:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:29:14    386s]  Visiting view : AV_func_min
[06/04 10:29:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:29:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:29:14    386s]  Visiting view : AV_scan_min
[06/04 10:29:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:29:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:29:14    386s]  Setting StdDelay to 58.40
[06/04 10:29:14    386s] Creating Cell Server, finished. 
[06/04 10:29:14    386s] 
[06/04 10:29:14    386s] Deleting Cell Server ...
[06/04 10:29:14    386s] 
[06/04 10:29:14    386s] Creating Lib Analyzer ...
[06/04 10:29:14    386s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 10:29:14    386s] Summary for sequential cells identification: 
[06/04 10:29:14    386s]   Identified SBFF number: 14
[06/04 10:29:14    386s]   Identified MBFF number: 0
[06/04 10:29:14    386s]   Identified SB Latch number: 0
[06/04 10:29:14    386s]   Identified MB Latch number: 0
[06/04 10:29:14    386s]   Not identified SBFF number: 0
[06/04 10:29:14    386s]   Not identified MBFF number: 0
[06/04 10:29:14    386s]   Not identified SB Latch number: 0
[06/04 10:29:14    386s]   Not identified MB Latch number: 0
[06/04 10:29:14    386s]   Number of sequential cells which are not FFs: 13
[06/04 10:29:14    386s]  Visiting view : AV_func_max
[06/04 10:29:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:29:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:29:14    386s]  Visiting view : AV_scan_max
[06/04 10:29:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:29:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:29:14    386s]  Visiting view : AV_func_min
[06/04 10:29:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:29:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:29:14    386s]  Visiting view : AV_scan_min
[06/04 10:29:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:29:14    386s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:29:14    386s]  Setting StdDelay to 58.40
[06/04 10:29:14    386s] Creating Cell Server, finished. 
[06/04 10:29:14    386s] 
[06/04 10:29:14    386s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:29:14    386s] Total number of usable buffers from Lib Analyzer: 9 ( BUFFD1 DEL1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD10 BUFFD12)
[06/04 10:29:14    386s] Total number of usable inverters from Lib Analyzer: 8 ( INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD10 INVD12)
[06/04 10:29:14    386s] Total number of usable delay cells from Lib Analyzer: 3 ( DEL2 DEL3 DEL4)
[06/04 10:29:14    386s] 
[06/04 10:29:14    386s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:29:14    386s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:27 mem=1330.3M
[06/04 10:29:14    386s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:27 mem=1330.3M
[06/04 10:29:14    386s] Creating Lib Analyzer, finished. 
[06/04 10:29:14    386s] All LLGs are deleted
[06/04 10:29:14    386s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1330.3M
[06/04 10:29:14    386s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1330.3M
[06/04 10:29:14    386s] ### Creating LA Mngr. totSessionCpu=0:06:27 mem=1330.3M
[06/04 10:29:14    386s] ### Creating LA Mngr, finished. totSessionCpu=0:06:27 mem=1330.3M
[06/04 10:29:14    386s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Started Loading and Dumping File ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Reading DB...
[06/04 10:29:14    386s] (I)       Read data from FE... (mem=1330.3M)
[06/04 10:29:14    386s] (I)       Read nodes and places... (mem=1330.3M)
[06/04 10:29:14    386s] (I)       Number of ignored instance 0
[06/04 10:29:14    386s] (I)       Number of inbound cells 0
[06/04 10:29:14    386s] (I)       numMoveCells=2089, numMacros=4  numPads=105  numMultiRowHeightInsts=0
[06/04 10:29:14    386s] (I)       cell height: 4480, count: 2089
[06/04 10:29:14    386s] (I)       Done Read nodes and places (cpu=0.010s, mem=1330.3M)
[06/04 10:29:14    386s] (I)       Read nets... (mem=1330.3M)
[06/04 10:29:14    386s] (I)       Number of nets = 2356 ( 1 ignored )
[06/04 10:29:14    386s] (I)       Done Read nets (cpu=0.000s, mem=1330.3M)
[06/04 10:29:14    386s] (I)       Read rows... (mem=1330.3M)
[06/04 10:29:14    386s] (I)       rowRegion is not equal to core box, resetting core box
[06/04 10:29:14    386s] (I)       rowRegion : (50220, 50400) - (363260, 350560)
[06/04 10:29:14    386s] (I)       coreBox   : (50220, 50400) - (363320, 350560)
[06/04 10:29:14    386s] (I)       Done Read rows (cpu=0.000s, mem=1330.3M)
[06/04 10:29:14    386s] (I)       Identified Clock instances: Flop 155, Clock buffer/inverter 0, Gate 0, Logic 8
[06/04 10:29:14    386s] (I)       Read module constraints... (mem=1330.3M)
[06/04 10:29:14    386s] (I)       Done Read module constraints (cpu=0.000s, mem=1330.3M)
[06/04 10:29:14    386s] (I)       Done Read data from FE (cpu=0.010s, mem=1330.3M)
[06/04 10:29:14    386s] (I)       before initializing RouteDB syMemory usage = 1330.3 MB
[06/04 10:29:14    386s] (I)       == Non-default Options ==
[06/04 10:29:14    386s] (I)       Maximum routing layer                              : 6
[06/04 10:29:14    386s] (I)       Buffering-aware routing                            : true
[06/04 10:29:14    386s] (I)       Spread congestion away from blockages              : true
[06/04 10:29:14    386s] (I)       Overflow penalty cost                              : 10
[06/04 10:29:14    386s] (I)       Punch through distance                             : 6352.800000
[06/04 10:29:14    386s] (I)       Source-to-sink ratio                               : 0.300000
[06/04 10:29:14    386s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:29:14    386s] (I)       Use row-based GCell size
[06/04 10:29:14    386s] (I)       GCell unit size  : 4480
[06/04 10:29:14    386s] (I)       GCell multiplier : 1
[06/04 10:29:14    386s] (I)       build grid graph
[06/04 10:29:14    386s] (I)       build grid graph start
[06/04 10:29:14    386s] [NR-eGR] Track table information for default rule: 
[06/04 10:29:14    386s] [NR-eGR] ME1 has no routable track
[06/04 10:29:14    386s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:29:14    386s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:29:14    386s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:29:14    386s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:29:14    386s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:29:14    386s] (I)       build grid graph end
[06/04 10:29:14    386s] (I)       ===========================================================================
[06/04 10:29:14    386s] (I)       == Report All Rule Vias ==
[06/04 10:29:14    386s] (I)       ===========================================================================
[06/04 10:29:14    386s] (I)        Via Rule : (Default)
[06/04 10:29:14    386s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:29:14    386s] (I)       ---------------------------------------------------------------------------
[06/04 10:29:14    386s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:29:14    386s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:29:14    386s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:29:14    386s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:29:14    386s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:29:14    386s] (I)       ===========================================================================
[06/04 10:29:14    386s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Num PG vias on layer 2 : 0
[06/04 10:29:14    386s] (I)       Num PG vias on layer 3 : 0
[06/04 10:29:14    386s] (I)       Num PG vias on layer 4 : 0
[06/04 10:29:14    386s] (I)       Num PG vias on layer 5 : 0
[06/04 10:29:14    386s] (I)       Num PG vias on layer 6 : 0
[06/04 10:29:14    386s] [NR-eGR] Read 9034 PG shapes
[06/04 10:29:14    386s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:29:14    386s] [NR-eGR] #Instance Blockages : 0
[06/04 10:29:14    386s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:29:14    386s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:29:14    386s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:29:14    386s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:29:14    386s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:29:14    386s] (I)       readDataFromPlaceDB
[06/04 10:29:14    386s] (I)       Read net information..
[06/04 10:29:14    386s] [NR-eGR] Read numTotalNets=2356  numIgnoredNets=0
[06/04 10:29:14    386s] (I)       Read testcase time = 0.000 seconds
[06/04 10:29:14    386s] 
[06/04 10:29:14    386s] (I)       early_global_route_priority property id does not exist.
[06/04 10:29:14    386s] (I)       Start initializing grid graph
[06/04 10:29:14    386s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:29:14    386s] (I)       End initializing grid graph
[06/04 10:29:14    386s] (I)       Model blockages into capacity
[06/04 10:29:14    386s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:29:14    386s] (I)       Started Modeling ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:29:14    386s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:29:14    386s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:29:14    386s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:29:14    386s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:29:14    386s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       -- layer congestion ratio --
[06/04 10:29:14    386s] (I)       Layer 1 : 0.100000
[06/04 10:29:14    386s] (I)       Layer 2 : 0.700000
[06/04 10:29:14    386s] (I)       Layer 3 : 0.700000
[06/04 10:29:14    386s] (I)       Layer 4 : 0.700000
[06/04 10:29:14    386s] (I)       Layer 5 : 0.700000
[06/04 10:29:14    386s] (I)       Layer 6 : 0.700000
[06/04 10:29:14    386s] (I)       ----------------------------
[06/04 10:29:14    386s] (I)       Number of ignored nets = 0
[06/04 10:29:14    386s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:29:14    386s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:29:14    386s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:29:14    386s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:29:14    386s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:29:14    386s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:29:14    386s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:29:14    386s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:29:14    386s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:29:14    386s] (I)       Constructing bin map
[06/04 10:29:14    386s] (I)       Initialize bin information with width=8960 height=8960
[06/04 10:29:14    386s] (I)       Done constructing bin map
[06/04 10:29:14    386s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:29:14    386s] (I)       Before initializing Early Global Route syMemory usage = 1330.3 MB
[06/04 10:29:14    386s] (I)       Ndr track 0 does not exist
[06/04 10:29:14    386s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:29:14    386s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:29:14    386s] (I)       Core area           : (50220, 50400) - (363260, 350560)
[06/04 10:29:14    386s] (I)       Site width          :   560  (dbu)
[06/04 10:29:14    386s] (I)       Row height          :  4480  (dbu)
[06/04 10:29:14    386s] (I)       GCell width         :  4480  (dbu)
[06/04 10:29:14    386s] (I)       GCell height        :  4480  (dbu)
[06/04 10:29:14    386s] (I)       Grid                :    93    90     6
[06/04 10:29:14    386s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:29:14    386s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 10:29:14    386s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 10:29:14    386s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:29:14    386s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:29:14    386s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:29:14    386s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:29:14    386s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:29:14    386s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 10:29:14    386s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:29:14    386s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:29:14    386s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:29:14    386s] (I)       --------------------------------------------------------
[06/04 10:29:14    386s] 
[06/04 10:29:14    386s] [NR-eGR] ============ Routing rule table ============
[06/04 10:29:14    386s] [NR-eGR] Rule id: 0  Nets: 2356 
[06/04 10:29:14    386s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:29:14    386s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:29:14    386s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:29:14    386s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:29:14    386s] [NR-eGR] ========================================
[06/04 10:29:14    386s] [NR-eGR] 
[06/04 10:29:14    386s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:29:14    386s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 10:29:14    386s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 10:29:14    386s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 10:29:14    386s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 10:29:14    386s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 10:29:14    386s] (I)       After initializing Early Global Route syMemory usage = 1330.3 MB
[06/04 10:29:14    386s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Reset routing kernel
[06/04 10:29:14    386s] (I)       Started Global Routing ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       ============= Initialization =============
[06/04 10:29:14    386s] (I)       totalPins=6892  totalGlobalPin=6647 (96.45%)
[06/04 10:29:14    386s] (I)       Started Net group 1 ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Started Build MST ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Generate topology with single threads
[06/04 10:29:14    386s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 10:29:14    386s] (I)       #blocked areas for congestion spreading : 0
[06/04 10:29:14    386s] [NR-eGR] Layer group 1: route 2356 net(s) in layer range [2, 6]
[06/04 10:29:14    386s] (I)       
[06/04 10:29:14    386s] (I)       ============  Phase 1a Route ============
[06/04 10:29:14    386s] (I)       Started Phase 1a ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Started Pattern routing ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 101
[06/04 10:29:14    386s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Usage: 15052 = (7371 H, 7681 V) = (8.21% H, 7.67% V) = (3.302e+04um H, 3.441e+04um V)
[06/04 10:29:14    386s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       
[06/04 10:29:14    386s] (I)       ============  Phase 1b Route ============
[06/04 10:29:14    386s] (I)       Started Phase 1b ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Started Monotonic routing ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Usage: 15069 = (7380 H, 7689 V) = (8.22% H, 7.68% V) = (3.306e+04um H, 3.445e+04um V)
[06/04 10:29:14    386s] (I)       Overflow of layer group 1: 7.17% H + 1.18% V. EstWL: 6.750912e+04um
[06/04 10:29:14    386s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       
[06/04 10:29:14    386s] (I)       ============  Phase 1c Route ============
[06/04 10:29:14    386s] (I)       Started Phase 1c ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Started Two level routing ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Level2 Grid: 19 x 18
[06/04 10:29:14    386s] (I)       Started Two Level Routing ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Usage: 15088 = (7384 H, 7704 V) = (8.22% H, 7.69% V) = (3.308e+04um H, 3.451e+04um V)
[06/04 10:29:14    386s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       
[06/04 10:29:14    386s] (I)       ============  Phase 1d Route ============
[06/04 10:29:14    386s] (I)       Started Phase 1d ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Started Detoured routing ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Usage: 15088 = (7384 H, 7704 V) = (8.22% H, 7.69% V) = (3.308e+04um H, 3.451e+04um V)
[06/04 10:29:14    386s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       
[06/04 10:29:14    386s] (I)       ============  Phase 1e Route ============
[06/04 10:29:14    386s] (I)       Started Phase 1e ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Started Route legalization ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Usage: 15162 = (7389 H, 7773 V) = (8.23% H, 7.76% V) = (3.310e+04um H, 3.482e+04um V)
[06/04 10:29:14    386s] [NR-eGR] Early Global Route overflow of layer group 1: 7.14% H + 1.18% V. EstWL: 6.792576e+04um
[06/04 10:29:14    386s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Started Layer assignment ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Running layer assignment with 1 threads
[06/04 10:29:14    386s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       
[06/04 10:29:14    386s] (I)       ============  Phase 1l Route ============
[06/04 10:29:14    386s] (I)       Started Phase 1l ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       
[06/04 10:29:14    386s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 10:29:14    386s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/04 10:29:14    386s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/04 10:29:14    386s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[06/04 10:29:14    386s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 10:29:14    386s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:29:14    386s] [NR-eGR]     ME2  (2)        49( 0.59%)         3( 0.04%)         0( 0.00%)   ( 0.63%) 
[06/04 10:29:14    386s] [NR-eGR]     ME3  (3)       310( 3.77%)        29( 0.35%)         1( 0.01%)   ( 4.13%) 
[06/04 10:29:14    386s] [NR-eGR]     ME4  (4)        30( 0.36%)         0( 0.00%)         0( 0.00%)   ( 0.36%) 
[06/04 10:29:14    386s] [NR-eGR]     ME5  (5)       130( 1.58%)         0( 0.00%)         0( 0.00%)   ( 1.58%) 
[06/04 10:29:14    386s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:29:14    386s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 10:29:14    386s] [NR-eGR] Total              519( 1.34%)        32( 0.08%)         1( 0.00%)   ( 1.42%) 
[06/04 10:29:14    386s] [NR-eGR] 
[06/04 10:29:14    386s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       total 2D Cap : 193859 = (91716 H, 102143 V)
[06/04 10:29:14    386s] [NR-eGR] Overflow after Early Global Route (GR compatible) 3.02% H + 0.24% V
[06/04 10:29:14    386s] [NR-eGR] Overflow after Early Global Route 3.88% H + 0.29% V
[06/04 10:29:14    386s] (I)       ============= track Assignment ============
[06/04 10:29:14    386s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Started Track Assignment ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 10:29:14    386s] (I)       Running track assignment with 1 threads
[06/04 10:29:14    386s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] (I)       Run Multi-thread track assignment
[06/04 10:29:14    386s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] [NR-eGR] Started Export DB wires ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] [NR-eGR] Started Export all nets ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] [NR-eGR] Started Set wire vias ( Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:29:14    386s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6787
[06/04 10:29:14    386s] [NR-eGR]    ME2  (2V) length: 3.152577e+04um, number of vias: 10000
[06/04 10:29:14    386s] [NR-eGR]    ME3  (3H) length: 2.371231e+04um, number of vias: 1104
[06/04 10:29:14    386s] [NR-eGR]    ME4  (4V) length: 5.684460e+03um, number of vias: 895
[06/04 10:29:14    386s] [NR-eGR]    ME5  (5H) length: 1.168938e+04um, number of vias: 18
[06/04 10:29:14    386s] [NR-eGR]    ME6  (6V) length: 7.840000e+00um, number of vias: 0
[06/04 10:29:14    386s] [NR-eGR] Total length: 7.261976e+04um, number of vias: 18804
[06/04 10:29:14    386s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:29:14    386s] [NR-eGR] Total eGR-routed clock nets wire length: 2.640840e+03um 
[06/04 10:29:14    386s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:29:14    386s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1330.26 MB )
[06/04 10:29:14    386s] Extraction called for design 'CONV' of instances=2089 and nets=2359 using extraction engine 'preRoute' .
[06/04 10:29:14    386s] PreRoute RC Extraction called for design CONV.
[06/04 10:29:14    386s] RC Extraction called in multi-corner(2) mode.
[06/04 10:29:14    386s] RCMode: PreRoute
[06/04 10:29:14    386s]       RC Corner Indexes            0       1   
[06/04 10:29:14    386s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 10:29:14    386s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 10:29:14    386s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 10:29:14    386s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 10:29:14    386s] Shrink Factor                : 1.00000
[06/04 10:29:14    386s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/04 10:29:14    386s] Using capacitance table file ...
[06/04 10:29:14    386s] LayerId::1 widthSet size::4
[06/04 10:29:14    386s] LayerId::2 widthSet size::4
[06/04 10:29:14    386s] LayerId::3 widthSet size::4
[06/04 10:29:14    386s] LayerId::4 widthSet size::4
[06/04 10:29:14    386s] LayerId::5 widthSet size::4
[06/04 10:29:14    386s] LayerId::6 widthSet size::2
[06/04 10:29:14    386s] Updating RC grid for preRoute extraction ...
[06/04 10:29:14    386s] Initializing multi-corner capacitance tables ... 
[06/04 10:29:14    386s] Initializing multi-corner resistance tables ...
[06/04 10:29:14    386s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:29:14    386s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.239352 ; aWlH: 0.000000 ; Pmax: 0.840400 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 10:29:14    387s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1330.258M)
[06/04 10:29:14    387s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1330.3M
[06/04 10:29:14    387s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1330.3M
[06/04 10:29:14    387s] Fast DP-INIT is on for default
[06/04 10:29:14    387s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1330.3M
[06/04 10:29:14    387s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1330.3M
[06/04 10:29:14    387s] Starting delay calculation for Setup views
[06/04 10:29:14    387s] #################################################################################
[06/04 10:29:14    387s] # Design Stage: PreRoute
[06/04 10:29:14    387s] # Design Name: CONV
[06/04 10:29:14    387s] # Design Mode: 180nm
[06/04 10:29:14    387s] # Analysis Mode: MMMC Non-OCV 
[06/04 10:29:14    387s] # Parasitics Mode: No SPEF/RCDB
[06/04 10:29:14    387s] # Signoff Settings: SI Off 
[06/04 10:29:14    387s] #################################################################################
[06/04 10:29:15    387s] Calculate delays in BcWc mode...
[06/04 10:29:15    387s] Calculate delays in BcWc mode...
[06/04 10:29:15    387s] Topological Sorting (REAL = 0:00:00.0, MEM = 1357.1M, InitMEM = 1357.1M)
[06/04 10:29:15    387s] Start delay calculation (fullDC) (1 T). (MEM=1357.11)
[06/04 10:29:15    387s] End AAE Lib Interpolated Model. (MEM=1357.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:29:15    387s] Total number of fetched objects 2487
[06/04 10:29:15    387s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:29:15    387s] End delay calculation. (MEM=1373.8 CPU=0:00:00.3 REAL=0:00:00.0)
[06/04 10:29:15    387s] End delay calculation (fullDC). (MEM=1373.8 CPU=0:00:00.4 REAL=0:00:00.0)
[06/04 10:29:15    387s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1373.8M) ***
[06/04 10:29:15    387s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:06:27 mem=1373.8M)
[06/04 10:29:15    387s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   303   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.343%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1090.8M, totSessionCpu=0:06:27 **
[06/04 10:29:15    387s] ** INFO : this run is activating medium effort placeOptDesign flow
[06/04 10:29:15    387s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 10:29:15    387s] ### Creating PhyDesignMc. totSessionCpu=0:06:28 mem=1348.1M
[06/04 10:29:15    387s] OPERPROF: Starting DPlace-Init at level 1, MEM:1348.1M
[06/04 10:29:15    387s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[06/04 10:29:15    387s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1348.1M
[06/04 10:29:15    387s] OPERPROF:     Starting CMU at level 3, MEM:1348.1M
[06/04 10:29:15    387s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1348.1M
[06/04 10:29:15    387s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1348.1M
[06/04 10:29:15    387s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1348.1MB).
[06/04 10:29:15    387s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1348.1M
[06/04 10:29:15    387s] TotalInstCnt at PhyDesignMc Initialization: 2,089
[06/04 10:29:15    387s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:28 mem=1348.1M
[06/04 10:29:15    387s] TotalInstCnt at PhyDesignMc Destruction: 2,089
[06/04 10:29:15    387s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 10:29:15    387s] ### Creating PhyDesignMc. totSessionCpu=0:06:28 mem=1348.1M
[06/04 10:29:15    387s] OPERPROF: Starting DPlace-Init at level 1, MEM:1348.1M
[06/04 10:29:15    387s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[06/04 10:29:15    387s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1348.1M
[06/04 10:29:15    387s] OPERPROF:     Starting CMU at level 3, MEM:1348.1M
[06/04 10:29:15    387s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1348.1M
[06/04 10:29:15    387s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1348.1M
[06/04 10:29:15    387s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1348.1MB).
[06/04 10:29:15    387s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1348.1M
[06/04 10:29:15    387s] TotalInstCnt at PhyDesignMc Initialization: 2,089
[06/04 10:29:15    387s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:28 mem=1348.1M
[06/04 10:29:15    387s] TotalInstCnt at PhyDesignMc Destruction: 2,089
[06/04 10:29:15    387s] *** Starting optimizing excluded clock nets MEM= 1348.1M) ***
[06/04 10:29:15    387s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1348.1M) ***
[06/04 10:29:15    387s] The useful skew maximum allowed delay set by user is: 1
[06/04 10:29:15    387s] Deleting Lib Analyzer.
[06/04 10:29:15    387s] 
[06/04 10:29:15    387s] Optimization is working on the following views:
[06/04 10:29:15    387s]   Setup views: AV_scan_max 
[06/04 10:29:15    387s]   Hold  views: AV_func_min AV_scan_min 
[06/04 10:29:15    387s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/04 10:29:15    387s] Info: 1 ideal net excluded from IPO operation.
[06/04 10:29:15    387s] Info: 9 clock nets excluded from IPO operation.
[06/04 10:29:15    387s] ### Creating LA Mngr. totSessionCpu=0:06:28 mem=1348.1M
[06/04 10:29:15    387s] ### Creating LA Mngr, finished. totSessionCpu=0:06:28 mem=1348.1M
[06/04 10:29:15    387s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:27.6/1:00:50.1 (0.1), mem = 1348.1M
[06/04 10:29:15    387s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31454.6
[06/04 10:29:15    387s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 10:29:15    387s] ### Creating PhyDesignMc. totSessionCpu=0:06:28 mem=1356.1M
[06/04 10:29:15    387s] OPERPROF: Starting DPlace-Init at level 1, MEM:1356.1M
[06/04 10:29:15    387s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[06/04 10:29:15    387s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1356.1M
[06/04 10:29:15    387s] OPERPROF:     Starting CMU at level 3, MEM:1356.1M
[06/04 10:29:15    387s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1356.1M
[06/04 10:29:15    387s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.002, MEM:1356.1M
[06/04 10:29:15    387s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1356.1MB).
[06/04 10:29:15    387s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1356.1M
[06/04 10:29:15    387s] TotalInstCnt at PhyDesignMc Initialization: 2,089
[06/04 10:29:15    387s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:28 mem=1356.1M
[06/04 10:29:15    387s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:29:15    387s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:29:15    387s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:29:15    387s] 
[06/04 10:29:15    387s] Creating Lib Analyzer ...
[06/04 10:29:15    387s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:29:15    387s] Total number of usable buffers from Lib Analyzer: 9 ( BUFFD1 DEL1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD10 BUFFD12)
[06/04 10:29:15    387s] Total number of usable inverters from Lib Analyzer: 8 ( INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD10 INVD12)
[06/04 10:29:15    387s] Total number of usable delay cells from Lib Analyzer: 3 ( DEL2 DEL3 DEL4)
[06/04 10:29:15    387s] 
[06/04 10:29:15    387s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:29:16    388s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:28 mem=1462.7M
[06/04 10:29:16    388s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:28 mem=1462.7M
[06/04 10:29:16    388s] Creating Lib Analyzer, finished. 
[06/04 10:29:16    388s] 
[06/04 10:29:16    388s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/04 10:29:16    388s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1481.8M
[06/04 10:29:16    388s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1481.8M
[06/04 10:29:16    388s] 
[06/04 10:29:16    388s] Netlist preparation processing... 
[06/04 10:29:16    388s] Removed 1 instance
[06/04 10:29:16    388s] *info: Marking 0 isolation instances dont touch
[06/04 10:29:16    388s] *info: Marking 0 level shifter instances dont touch
[06/04 10:29:16    388s] TotalInstCnt at PhyDesignMc Destruction: 2,088
[06/04 10:29:16    388s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31454.6
[06/04 10:29:16    388s] *** AreaOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:06:28.7/1:00:51.2 (0.1), mem = 1462.7M
[06/04 10:29:16    388s] 
[06/04 10:29:16    388s] =============================================================================================
[06/04 10:29:16    388s]  Step TAT Report for SimplifyNetlist #2
[06/04 10:29:16    388s] =============================================================================================
[06/04 10:29:16    388s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 10:29:16    388s] ---------------------------------------------------------------------------------------------
[06/04 10:29:16    388s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  53.7 % )     0:00:00.6 /  0:00:00.6    1.0
[06/04 10:29:16    388s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:16    388s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.2
[06/04 10:29:16    388s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.6 /  0:00:00.6    1.0
[06/04 10:29:16    388s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  15.0 % )     0:00:00.2 /  0:00:00.2    1.0
[06/04 10:29:16    388s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:16    388s] [ MISC                   ]          0:00:00.3  (  29.3 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 10:29:16    388s] ---------------------------------------------------------------------------------------------
[06/04 10:29:16    388s]  SimplifyNetlist #2 TOTAL           0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[06/04 10:29:16    388s] ---------------------------------------------------------------------------------------------
[06/04 10:29:16    388s] 
[06/04 10:29:16    388s] 
[06/04 10:29:16    388s] Active setup views:
[06/04 10:29:16    388s]  AV_scan_max
[06/04 10:29:16    388s]   Dominating endpoints: 0
[06/04 10:29:16    388s]   Dominating TNS: -0.000
[06/04 10:29:16    388s] 
[06/04 10:29:16    388s] Deleting Lib Analyzer.
[06/04 10:29:16    388s] Begin: GigaOpt Global Optimization
[06/04 10:29:16    388s] *info: use new DP (enabled)
[06/04 10:29:16    388s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/04 10:29:16    388s] Info: 1 ideal net excluded from IPO operation.
[06/04 10:29:16    388s] Info: 9 clock nets excluded from IPO operation.
[06/04 10:29:16    388s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:28.7/1:00:51.2 (0.1), mem = 1413.7M
[06/04 10:29:16    388s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31454.7
[06/04 10:29:16    388s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 10:29:16    388s] ### Creating PhyDesignMc. totSessionCpu=0:06:29 mem=1413.7M
[06/04 10:29:16    388s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/04 10:29:16    388s] OPERPROF: Starting DPlace-Init at level 1, MEM:1413.7M
[06/04 10:29:16    388s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[06/04 10:29:16    388s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1413.7M
[06/04 10:29:16    388s] OPERPROF:     Starting CMU at level 3, MEM:1413.7M
[06/04 10:29:16    388s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1413.7M
[06/04 10:29:16    388s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1413.7M
[06/04 10:29:16    388s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1413.7MB).
[06/04 10:29:16    388s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1413.7M
[06/04 10:29:16    388s] TotalInstCnt at PhyDesignMc Initialization: 2,088
[06/04 10:29:16    388s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:29 mem=1413.7M
[06/04 10:29:16    388s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:29:16    388s] 
[06/04 10:29:16    388s] Creating Lib Analyzer ...
[06/04 10:29:16    388s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:29:16    388s] Total number of usable buffers from Lib Analyzer: 9 ( BUFFD1 DEL1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD10 BUFFD12)
[06/04 10:29:16    388s] Total number of usable inverters from Lib Analyzer: 8 ( INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD10 INVD12)
[06/04 10:29:16    388s] Total number of usable delay cells from Lib Analyzer: 3 ( DEL2 DEL3 DEL4)
[06/04 10:29:16    388s] 
[06/04 10:29:16    388s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:29:17    389s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:29 mem=1413.7M
[06/04 10:29:17    389s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:29 mem=1413.7M
[06/04 10:29:17    389s] Creating Lib Analyzer, finished. 
[06/04 10:29:17    389s] 
[06/04 10:29:17    389s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/04 10:29:19    391s] *info: 9 clock nets excluded
[06/04 10:29:19    391s] *info: 2 special nets excluded.
[06/04 10:29:19    391s] *info: 1 ideal net excluded from IPO operation.
[06/04 10:29:19    391s] *info: 2 no-driver nets excluded.
[06/04 10:29:19    391s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1432.8M
[06/04 10:29:19    391s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1432.8M
[06/04 10:29:19    391s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[06/04 10:29:19    391s] +--------+--------+----------+------------+--------+-----------+---------+---------------------------------------+
[06/04 10:29:19    391s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View |Pathgroup|               End Point               |
[06/04 10:29:19    391s] +--------+--------+----------+------------+--------+-----------+---------+---------------------------------------+
[06/04 10:29:19    391s] |   0.000|   0.000|    59.33%|   0:00:00.0| 1432.8M|AV_scan_max|       NA| NA                                    |
[06/04 10:29:19    391s] +--------+--------+----------+------------+--------+-----------+---------+---------------------------------------+
[06/04 10:29:19    391s] 
[06/04 10:29:19    391s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1432.8M) ***
[06/04 10:29:19    391s] 
[06/04 10:29:19    391s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1432.8M) ***
[06/04 10:29:19    391s] Bottom Preferred Layer:
[06/04 10:29:19    391s]     None
[06/04 10:29:19    391s] Via Pillar Rule:
[06/04 10:29:19    391s]     None
[06/04 10:29:19    391s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[06/04 10:29:19    391s] TotalInstCnt at PhyDesignMc Destruction: 2,088
[06/04 10:29:19    391s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31454.7
[06/04 10:29:19    391s] *** SetupOpt [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:06:31.8/1:00:54.2 (0.1), mem = 1413.7M
[06/04 10:29:19    391s] 
[06/04 10:29:19    391s] =============================================================================================
[06/04 10:29:19    391s]  Step TAT Report for GlobalOpt #2
[06/04 10:29:19    391s] =============================================================================================
[06/04 10:29:19    391s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 10:29:19    391s] ---------------------------------------------------------------------------------------------
[06/04 10:29:19    391s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.0
[06/04 10:29:19    391s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  18.7 % )     0:00:00.6 /  0:00:00.6    1.0
[06/04 10:29:19    391s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:19    391s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[06/04 10:29:19    391s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[06/04 10:29:19    391s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:19    391s] [ TransformInit          ]      1   0:00:02.4  (  79.8 % )     0:00:02.4 /  0:00:02.4    1.0
[06/04 10:29:19    391s] [ MISC                   ]          0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[06/04 10:29:19    391s] ---------------------------------------------------------------------------------------------
[06/04 10:29:19    391s]  GlobalOpt #2 TOTAL                 0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:03.0    1.0
[06/04 10:29:19    391s] ---------------------------------------------------------------------------------------------
[06/04 10:29:19    391s] 
[06/04 10:29:19    391s] End: GigaOpt Global Optimization
[06/04 10:29:19    391s] *** Timing Is met
[06/04 10:29:19    391s] *** Check timing (0:00:00.0)
[06/04 10:29:19    391s] Deleting Lib Analyzer.
[06/04 10:29:19    391s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[06/04 10:29:19    391s] Info: 1 ideal net excluded from IPO operation.
[06/04 10:29:19    391s] Info: 9 clock nets excluded from IPO operation.
[06/04 10:29:19    391s] ### Creating LA Mngr. totSessionCpu=0:06:32 mem=1411.7M
[06/04 10:29:19    391s] ### Creating LA Mngr, finished. totSessionCpu=0:06:32 mem=1411.7M
[06/04 10:29:19    391s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/04 10:29:19    391s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 10:29:19    391s] ### Creating PhyDesignMc. totSessionCpu=0:06:32 mem=1430.8M
[06/04 10:29:19    391s] OPERPROF: Starting DPlace-Init at level 1, MEM:1430.8M
[06/04 10:29:19    391s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[06/04 10:29:19    391s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1430.8M
[06/04 10:29:19    391s] OPERPROF:     Starting CMU at level 3, MEM:1430.8M
[06/04 10:29:19    391s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1430.8M
[06/04 10:29:19    391s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1430.8M
[06/04 10:29:19    391s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1430.8MB).
[06/04 10:29:19    391s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1430.8M
[06/04 10:29:19    391s] TotalInstCnt at PhyDesignMc Initialization: 2,088
[06/04 10:29:19    391s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:32 mem=1430.8M
[06/04 10:29:19    391s] Begin: Area Reclaim Optimization
[06/04 10:29:19    391s] 
[06/04 10:29:19    391s] Creating Lib Analyzer ...
[06/04 10:29:19    391s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:29:19    391s] Total number of usable buffers from Lib Analyzer: 9 ( BUFFD1 DEL1 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD10 BUFFD12)
[06/04 10:29:19    391s] Total number of usable inverters from Lib Analyzer: 8 ( INVD1 INVD2 INVD3 INVD4 INVD6 INVD8 INVD10 INVD12)
[06/04 10:29:19    391s] Total number of usable delay cells from Lib Analyzer: 3 ( DEL2 DEL3 DEL4)
[06/04 10:29:19    391s] 
[06/04 10:29:19    391s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:29:20    392s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:32 mem=1432.8M
[06/04 10:29:20    392s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:32 mem=1432.8M
[06/04 10:29:20    392s] Creating Lib Analyzer, finished. 
[06/04 10:29:20    392s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:32.3/1:00:54.7 (0.1), mem = 1432.8M
[06/04 10:29:20    392s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31454.8
[06/04 10:29:20    392s] 
[06/04 10:29:20    392s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/04 10:29:20    392s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1432.8M
[06/04 10:29:20    392s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1432.8M
[06/04 10:29:20    392s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.33
[06/04 10:29:20    392s] +----------+---------+--------+--------+------------+--------+
[06/04 10:29:20    392s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/04 10:29:20    392s] +----------+---------+--------+--------+------------+--------+
[06/04 10:29:20    392s] |    59.33%|        -|   0.000|   0.000|   0:00:00.0| 1432.8M|
[06/04 10:29:20    392s] #optDebug: <stH: 4.4800 MiSeL: 89.0930>
[06/04 10:29:20    392s] |    59.33%|        0|   0.000|   0.000|   0:00:00.0| 1432.8M|
[06/04 10:29:20    392s] |    59.14%|       10|   0.000|   0.000|   0:00:00.0| 1472.5M|
[06/04 10:29:20    393s] |    58.77%|       41|   0.000|   0.000|   0:00:00.0| 1472.5M|
[06/04 10:29:20    393s] |    58.77%|        0|   0.000|   0.000|   0:00:00.0| 1472.5M|
[06/04 10:29:20    393s] #optDebug: <stH: 4.4800 MiSeL: 89.0930>
[06/04 10:29:20    393s] |    58.77%|        0|   0.000|   0.000|   0:00:00.0| 1472.5M|
[06/04 10:29:20    393s] +----------+---------+--------+--------+------------+--------+
[06/04 10:29:20    393s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 58.77
[06/04 10:29:20    393s] 
[06/04 10:29:20    393s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 12 Resize = 41 **
[06/04 10:29:20    393s] --------------------------------------------------------------
[06/04 10:29:20    393s] |                                   | Total     | Sequential |
[06/04 10:29:20    393s] --------------------------------------------------------------
[06/04 10:29:20    393s] | Num insts resized                 |      41  |       0    |
[06/04 10:29:20    393s] | Num insts undone                  |       0  |       0    |
[06/04 10:29:20    393s] | Num insts Downsized               |      41  |       0    |
[06/04 10:29:20    393s] | Num insts Samesized               |       0  |       0    |
[06/04 10:29:20    393s] | Num insts Upsized                 |       0  |       0    |
[06/04 10:29:20    393s] | Num multiple commits+uncommits    |       0  |       -    |
[06/04 10:29:20    393s] --------------------------------------------------------------
[06/04 10:29:20    393s] Bottom Preferred Layer:
[06/04 10:29:20    393s]     None
[06/04 10:29:20    393s] Via Pillar Rule:
[06/04 10:29:20    393s]     None
[06/04 10:29:20    393s] End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
[06/04 10:29:20    393s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31454.8
[06/04 10:29:20    393s] *** AreaOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:06:33.1/1:00:55.5 (0.1), mem = 1472.5M
[06/04 10:29:20    393s] 
[06/04 10:29:20    393s] =============================================================================================
[06/04 10:29:20    393s]  Step TAT Report for AreaOpt #3
[06/04 10:29:20    393s] =============================================================================================
[06/04 10:29:20    393s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 10:29:20    393s] ---------------------------------------------------------------------------------------------
[06/04 10:29:20    393s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    2.0
[06/04 10:29:20    393s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  37.7 % )     0:00:00.5 /  0:00:00.5    1.0
[06/04 10:29:20    393s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:20    393s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:20    393s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:20    393s] [ OptSingleIteration     ]      5   0:00:00.0  (   2.4 % )     0:00:00.5 /  0:00:00.5    1.0
[06/04 10:29:20    393s] [ OptGetWeight           ]    159   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.6
[06/04 10:29:20    393s] [ OptEval                ]    159   0:00:00.1  (   8.6 % )     0:00:00.1 /  0:00:00.1    0.9
[06/04 10:29:20    393s] [ OptCommit              ]    159   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    2.3
[06/04 10:29:20    393s] [ IncrTimingUpdate       ]     36   0:00:00.2  (  18.6 % )     0:00:00.2 /  0:00:00.3    1.1
[06/04 10:29:20    393s] [ PostCommitDelayCalc    ]    159   0:00:00.1  (   8.3 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 10:29:20    393s] [ MISC                   ]          0:00:00.3  (  22.5 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 10:29:20    393s] ---------------------------------------------------------------------------------------------
[06/04 10:29:20    393s]  AreaOpt #3 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.3    1.0
[06/04 10:29:20    393s] ---------------------------------------------------------------------------------------------
[06/04 10:29:20    393s] 
[06/04 10:29:20    393s] Executing incremental physical updates
[06/04 10:29:20    393s] Executing incremental physical updates
[06/04 10:29:20    393s] TotalInstCnt at PhyDesignMc Destruction: 2,076
[06/04 10:29:20    393s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1415.39M, totSessionCpu=0:06:33).
[06/04 10:29:20    393s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1415.4M
[06/04 10:29:20    393s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:1415.4M
[06/04 10:29:21    393s] **INFO: Flow update: Design is easy to close.
[06/04 10:29:21    393s] 
[06/04 10:29:21    393s] *** Start incrementalPlace ***
[06/04 10:29:21    393s] User Input Parameters:
[06/04 10:29:21    393s] - Congestion Driven    : On
[06/04 10:29:21    393s] - Timing Driven        : On
[06/04 10:29:21    393s] - Area-Violation Based : On
[06/04 10:29:21    393s] - Start Rollback Level : -5
[06/04 10:29:21    393s] - Legalized            : On
[06/04 10:29:21    393s] - Window Based         : Off
[06/04 10:29:21    393s] - eDen incr mode       : Off
[06/04 10:29:21    393s] - Small incr mode      : Off
[06/04 10:29:21    393s] 
[06/04 10:29:21    393s] no activity file in design. spp won't run.
[06/04 10:29:21    393s] Collecting buffer chain nets ...
[06/04 10:29:21    393s] No Views given, use default active views for adaptive view pruning
[06/04 10:29:21    393s] SKP will enable view:
[06/04 10:29:21    393s]   AV_scan_max
[06/04 10:29:21    393s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1415.4M
[06/04 10:29:21    393s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1415.4M
[06/04 10:29:21    393s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1415.4M
[06/04 10:29:21    393s] Starting Early Global Route congestion estimation: mem = 1415.4M
[06/04 10:29:21    393s] (I)       Started Loading and Dumping File ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Reading DB...
[06/04 10:29:21    393s] (I)       Read data from FE... (mem=1415.4M)
[06/04 10:29:21    393s] (I)       Read nodes and places... (mem=1415.4M)
[06/04 10:29:21    393s] (I)       Done Read nodes and places (cpu=0.000s, mem=1415.4M)
[06/04 10:29:21    393s] (I)       Read nets... (mem=1415.4M)
[06/04 10:29:21    393s] (I)       Done Read nets (cpu=0.000s, mem=1415.4M)
[06/04 10:29:21    393s] (I)       Done Read data from FE (cpu=0.000s, mem=1415.4M)
[06/04 10:29:21    393s] (I)       before initializing RouteDB syMemory usage = 1415.4 MB
[06/04 10:29:21    393s] (I)       == Non-default Options ==
[06/04 10:29:21    393s] (I)       Maximum routing layer                              : 6
[06/04 10:29:21    393s] (I)       Use non-blocking free Dbs wires                    : false
[06/04 10:29:21    393s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:29:21    393s] (I)       Use row-based GCell size
[06/04 10:29:21    393s] (I)       GCell unit size  : 4480
[06/04 10:29:21    393s] (I)       GCell multiplier : 1
[06/04 10:29:21    393s] (I)       build grid graph
[06/04 10:29:21    393s] (I)       build grid graph start
[06/04 10:29:21    393s] [NR-eGR] Track table information for default rule: 
[06/04 10:29:21    393s] [NR-eGR] ME1 has no routable track
[06/04 10:29:21    393s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:29:21    393s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:29:21    393s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:29:21    393s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:29:21    393s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:29:21    393s] (I)       build grid graph end
[06/04 10:29:21    393s] (I)       ===========================================================================
[06/04 10:29:21    393s] (I)       == Report All Rule Vias ==
[06/04 10:29:21    393s] (I)       ===========================================================================
[06/04 10:29:21    393s] (I)        Via Rule : (Default)
[06/04 10:29:21    393s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:29:21    393s] (I)       ---------------------------------------------------------------------------
[06/04 10:29:21    393s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:29:21    393s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:29:21    393s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:29:21    393s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:29:21    393s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:29:21    393s] (I)       ===========================================================================
[06/04 10:29:21    393s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Num PG vias on layer 2 : 0
[06/04 10:29:21    393s] (I)       Num PG vias on layer 3 : 0
[06/04 10:29:21    393s] (I)       Num PG vias on layer 4 : 0
[06/04 10:29:21    393s] (I)       Num PG vias on layer 5 : 0
[06/04 10:29:21    393s] (I)       Num PG vias on layer 6 : 0
[06/04 10:29:21    393s] [NR-eGR] Read 9034 PG shapes
[06/04 10:29:21    393s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:29:21    393s] [NR-eGR] #Instance Blockages : 0
[06/04 10:29:21    393s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:29:21    393s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:29:21    393s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:29:21    393s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:29:21    393s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:29:21    393s] (I)       readDataFromPlaceDB
[06/04 10:29:21    393s] (I)       Read net information..
[06/04 10:29:21    393s] [NR-eGR] Read numTotalNets=2344  numIgnoredNets=0
[06/04 10:29:21    393s] (I)       Read testcase time = 0.000 seconds
[06/04 10:29:21    393s] 
[06/04 10:29:21    393s] (I)       early_global_route_priority property id does not exist.
[06/04 10:29:21    393s] (I)       Start initializing grid graph
[06/04 10:29:21    393s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:29:21    393s] (I)       End initializing grid graph
[06/04 10:29:21    393s] (I)       Model blockages into capacity
[06/04 10:29:21    393s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:29:21    393s] (I)       Started Modeling ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:29:21    393s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:29:21    393s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:29:21    393s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:29:21    393s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:29:21    393s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       -- layer congestion ratio --
[06/04 10:29:21    393s] (I)       Layer 1 : 0.100000
[06/04 10:29:21    393s] (I)       Layer 2 : 0.700000
[06/04 10:29:21    393s] (I)       Layer 3 : 0.700000
[06/04 10:29:21    393s] (I)       Layer 4 : 0.700000
[06/04 10:29:21    393s] (I)       Layer 5 : 0.700000
[06/04 10:29:21    393s] (I)       Layer 6 : 0.700000
[06/04 10:29:21    393s] (I)       ----------------------------
[06/04 10:29:21    393s] (I)       Number of ignored nets = 0
[06/04 10:29:21    393s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:29:21    393s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:29:21    393s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:29:21    393s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:29:21    393s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:29:21    393s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:29:21    393s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:29:21    393s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:29:21    393s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:29:21    393s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:29:21    393s] (I)       Before initializing Early Global Route syMemory usage = 1415.4 MB
[06/04 10:29:21    393s] (I)       Ndr track 0 does not exist
[06/04 10:29:21    393s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:29:21    393s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:29:21    393s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 10:29:21    393s] (I)       Site width          :   560  (dbu)
[06/04 10:29:21    393s] (I)       Row height          :  4480  (dbu)
[06/04 10:29:21    393s] (I)       GCell width         :  4480  (dbu)
[06/04 10:29:21    393s] (I)       GCell height        :  4480  (dbu)
[06/04 10:29:21    393s] (I)       Grid                :    93    90     6
[06/04 10:29:21    393s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:29:21    393s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 10:29:21    393s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 10:29:21    393s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:29:21    393s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:29:21    393s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:29:21    393s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:29:21    393s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:29:21    393s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 10:29:21    393s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:29:21    393s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:29:21    393s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:29:21    393s] (I)       --------------------------------------------------------
[06/04 10:29:21    393s] 
[06/04 10:29:21    393s] [NR-eGR] ============ Routing rule table ============
[06/04 10:29:21    393s] [NR-eGR] Rule id: 0  Nets: 2344 
[06/04 10:29:21    393s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:29:21    393s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:29:21    393s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:29:21    393s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:29:21    393s] [NR-eGR] ========================================
[06/04 10:29:21    393s] [NR-eGR] 
[06/04 10:29:21    393s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:29:21    393s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 10:29:21    393s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 10:29:21    393s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 10:29:21    393s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 10:29:21    393s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 10:29:21    393s] (I)       After initializing Early Global Route syMemory usage = 1415.4 MB
[06/04 10:29:21    393s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Reset routing kernel
[06/04 10:29:21    393s] (I)       Started Global Routing ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       ============= Initialization =============
[06/04 10:29:21    393s] (I)       totalPins=6856  totalGlobalPin=6613 (96.46%)
[06/04 10:29:21    393s] (I)       Started Net group 1 ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Started Build MST ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Generate topology with single threads
[06/04 10:29:21    393s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 10:29:21    393s] [NR-eGR] Layer group 1: route 2344 net(s) in layer range [2, 6]
[06/04 10:29:21    393s] (I)       
[06/04 10:29:21    393s] (I)       ============  Phase 1a Route ============
[06/04 10:29:21    393s] (I)       Started Phase 1a ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Started Pattern routing ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 96
[06/04 10:29:21    393s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Usage: 14840 = (7158 H, 7682 V) = (7.97% H, 7.67% V) = (3.207e+04um H, 3.442e+04um V)
[06/04 10:29:21    393s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       
[06/04 10:29:21    393s] (I)       ============  Phase 1b Route ============
[06/04 10:29:21    393s] (I)       Started Phase 1b ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Started Monotonic routing ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Usage: 14853 = (7165 H, 7688 V) = (7.98% H, 7.67% V) = (3.210e+04um H, 3.444e+04um V)
[06/04 10:29:21    393s] (I)       Overflow of layer group 1: 6.87% H + 1.08% V. EstWL: 6.654144e+04um
[06/04 10:29:21    393s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       
[06/04 10:29:21    393s] (I)       ============  Phase 1c Route ============
[06/04 10:29:21    393s] (I)       Started Phase 1c ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Started Two level routing ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Level2 Grid: 19 x 18
[06/04 10:29:21    393s] (I)       Started Two Level Routing ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Usage: 14863 = (7165 H, 7698 V) = (7.98% H, 7.68% V) = (3.210e+04um H, 3.449e+04um V)
[06/04 10:29:21    393s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       
[06/04 10:29:21    393s] (I)       ============  Phase 1d Route ============
[06/04 10:29:21    393s] (I)       Started Phase 1d ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Started Detoured routing ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Usage: 14863 = (7165 H, 7698 V) = (7.98% H, 7.68% V) = (3.210e+04um H, 3.449e+04um V)
[06/04 10:29:21    393s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       
[06/04 10:29:21    393s] (I)       ============  Phase 1e Route ============
[06/04 10:29:21    393s] (I)       Started Phase 1e ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Started Route legalization ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Usage: 14901 = (7166 H, 7735 V) = (7.98% H, 7.72% V) = (3.210e+04um H, 3.465e+04um V)
[06/04 10:29:21    393s] [NR-eGR] Early Global Route overflow of layer group 1: 6.88% H + 1.05% V. EstWL: 6.675648e+04um
[06/04 10:29:21    393s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Started Layer assignment ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Running layer assignment with 1 threads
[06/04 10:29:21    393s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       
[06/04 10:29:21    393s] (I)       ============  Phase 1l Route ============
[06/04 10:29:21    393s] (I)       Started Phase 1l ( Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       
[06/04 10:29:21    393s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 10:29:21    393s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/04 10:29:21    393s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/04 10:29:21    393s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[06/04 10:29:21    393s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 10:29:21    393s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:29:21    393s] [NR-eGR]     ME2  (2)        47( 0.57%)         3( 0.04%)         0( 0.00%)   ( 0.60%) 
[06/04 10:29:21    393s] [NR-eGR]     ME3  (3)       305( 3.71%)        24( 0.29%)         3( 0.04%)   ( 4.04%) 
[06/04 10:29:21    393s] [NR-eGR]     ME4  (4)        24( 0.29%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[06/04 10:29:21    393s] [NR-eGR]     ME5  (5)        92( 1.12%)         2( 0.02%)         0( 0.00%)   ( 1.14%) 
[06/04 10:29:21    393s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:29:21    393s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 10:29:21    393s] [NR-eGR] Total              468( 1.21%)        29( 0.07%)         3( 0.01%)   ( 1.29%) 
[06/04 10:29:21    393s] [NR-eGR] 
[06/04 10:29:21    393s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1415.39 MB )
[06/04 10:29:21    393s] (I)       total 2D Cap : 193859 = (91716 H, 102143 V)
[06/04 10:29:21    393s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.62% H + 0.24% V
[06/04 10:29:21    393s] [NR-eGR] Overflow after Early Global Route 3.33% H + 0.27% V
[06/04 10:29:21    393s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1415.4M
[06/04 10:29:21    393s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.022, MEM:1415.4M
[06/04 10:29:21    393s] OPERPROF: Starting HotSpotCal at level 1, MEM:1415.4M
[06/04 10:29:21    393s] [hotspot] +------------+---------------+---------------+
[06/04 10:29:21    393s] [hotspot] |            |   max hotspot | total hotspot |
[06/04 10:29:21    393s] [hotspot] +------------+---------------+---------------+
[06/04 10:29:21    393s] [hotspot] | normalized |          9.00 |         12.00 |
[06/04 10:29:21    393s] [hotspot] +------------+---------------+---------------+
[06/04 10:29:21    393s] Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 12.00 (area is in unit of 4 std-cell row bins)
[06/04 10:29:21    393s] [hotspot] max/total 9.00/12.00, big hotspot (>10) total 0.00
[06/04 10:29:21    393s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[06/04 10:29:21    393s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:29:21    393s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/04 10:29:21    393s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:29:21    393s] [hotspot] |  1  |   180.14   216.16   269.74   305.76 |        9.00   |
[06/04 10:29:21    393s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:29:21    393s] [hotspot] |  2  |   108.46   144.48   126.38   180.32 |        2.00   |
[06/04 10:29:21    393s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:29:21    393s] [hotspot] |  3  |   233.90   162.40   251.82   180.32 |        1.00   |
[06/04 10:29:21    393s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:29:21    393s] Top 3 hotspots total area: 12.00
[06/04 10:29:21    393s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1415.4M
[06/04 10:29:21    393s] 
[06/04 10:29:21    393s] === incrementalPlace Internal Loop 1 ===
[06/04 10:29:21    393s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[06/04 10:29:21    393s] OPERPROF: Starting IPInitSPData at level 1, MEM:1415.4M
[06/04 10:29:21    393s] #spOpts: N=180 minPadR=1.1 
[06/04 10:29:21    393s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1415.4M
[06/04 10:29:21    393s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1415.4M
[06/04 10:29:21    393s] OPERPROF:   Starting post-place ADS at level 2, MEM:1415.4M
[06/04 10:29:21    393s] ADSU 0.588 -> 0.588. GS 35.840
[06/04 10:29:21    393s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.002, MEM:1415.4M
[06/04 10:29:21    393s] OPERPROF:   Starting spMPad at level 2, MEM:1415.4M
[06/04 10:29:21    393s] OPERPROF:     Starting spContextMPad at level 3, MEM:1415.4M
[06/04 10:29:21    393s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1415.4M
[06/04 10:29:21    393s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:1415.4M
[06/04 10:29:21    393s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1415.4M
[06/04 10:29:21    393s] no activity file in design. spp won't run.
[06/04 10:29:21    393s] [spp] 0
[06/04 10:29:21    393s] [adp] 0:1:1:3
[06/04 10:29:21    393s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1415.4M
[06/04 10:29:21    393s] SP #FI/SF FL/PI 0/0 2076/0
[06/04 10:29:21    393s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.010, REAL:0.007, MEM:1415.4M
[06/04 10:29:21    393s] PP off. flexM 0
[06/04 10:29:21    393s] OPERPROF: Starting CDPad at level 1, MEM:1415.4M
[06/04 10:29:21    393s] 3DP is on.
[06/04 10:29:21    393s] 3DP OF M2 0.008, M4 0.003. Diff 0
[06/04 10:29:21    393s] design sh 0.010.
[06/04 10:29:21    393s] design sh 0.009.
[06/04 10:29:21    393s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[06/04 10:29:21    393s] CDPadU 0.796 -> 0.802. R=0.588, N=2076, GS=4.480
[06/04 10:29:21    393s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.015, MEM:1415.4M
[06/04 10:29:21    393s] OPERPROF: Starting InitSKP at level 1, MEM:1415.4M
[06/04 10:29:21    393s] no activity file in design. spp won't run.
[06/04 10:29:21    393s] no activity file in design. spp won't run.
[06/04 10:29:21    393s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[06/04 10:29:21    393s] OPERPROF: Finished InitSKP at level 1, CPU:0.140, REAL:0.134, MEM:1416.4M
[06/04 10:29:21    393s] NP #FI/FS/SF FL/PI: 0/0/0 2076/0
[06/04 10:29:21    393s] no activity file in design. spp won't run.
[06/04 10:29:21    393s] 
[06/04 10:29:21    393s] AB Est...
[06/04 10:29:21    393s] OPERPROF: Starting npPlace at level 1, MEM:1416.4M
[06/04 10:29:21    393s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.016, MEM:1421.9M
[06/04 10:29:21    393s] Iteration  4: Skipped, with CDP Off
[06/04 10:29:21    393s] OPERPROF: Starting npPlace at level 1, MEM:1421.9M
[06/04 10:29:21    393s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[06/04 10:29:21    393s] No instances found in the vector
[06/04 10:29:21    393s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1421.9M, DRC: 0)
[06/04 10:29:21    393s] 0 (out of 0) MH cells were successfully legalized.
[06/04 10:29:21    393s] Iteration  5: Total net bbox = 5.498e+04 (2.83e+04 2.67e+04)
[06/04 10:29:21    393s]               Est.  stn bbox = 6.614e+04 (3.39e+04 3.23e+04)
[06/04 10:29:21    393s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1400.6M
[06/04 10:29:21    393s] OPERPROF: Finished npPlace at level 1, CPU:0.240, REAL:0.212, MEM:1400.6M
[06/04 10:29:21    393s] no activity file in design. spp won't run.
[06/04 10:29:21    393s] NP #FI/FS/SF FL/PI: 0/0/0 2076/0
[06/04 10:29:21    393s] no activity file in design. spp won't run.
[06/04 10:29:21    393s] OPERPROF: Starting npPlace at level 1, MEM:1400.6M
[06/04 10:29:21    393s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[06/04 10:29:21    393s] No instances found in the vector
[06/04 10:29:21    393s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1400.6M, DRC: 0)
[06/04 10:29:21    393s] 0 (out of 0) MH cells were successfully legalized.
[06/04 10:29:21    393s] Iteration  6: Total net bbox = 5.621e+04 (2.90e+04 2.72e+04)
[06/04 10:29:21    393s]               Est.  stn bbox = 6.736e+04 (3.44e+04 3.29e+04)
[06/04 10:29:21    393s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1400.6M
[06/04 10:29:21    393s] OPERPROF: Finished npPlace at level 1, CPU:0.340, REAL:0.303, MEM:1400.6M
[06/04 10:29:21    393s] no activity file in design. spp won't run.
[06/04 10:29:21    393s] NP #FI/FS/SF FL/PI: 0/0/0 2076/0
[06/04 10:29:21    393s] no activity file in design. spp won't run.
[06/04 10:29:21    393s] OPERPROF: Starting npPlace at level 1, MEM:1400.6M
[06/04 10:29:21    393s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[06/04 10:29:21    393s] No instances found in the vector
[06/04 10:29:21    393s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1400.6M, DRC: 0)
[06/04 10:29:21    393s] 0 (out of 0) MH cells were successfully legalized.
[06/04 10:29:22    394s] Iteration  7: Total net bbox = 5.668e+04 (2.90e+04 2.77e+04)
[06/04 10:29:22    394s]               Est.  stn bbox = 6.786e+04 (3.44e+04 3.35e+04)
[06/04 10:29:22    394s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1400.6M
[06/04 10:29:22    394s] OPERPROF: Finished npPlace at level 1, CPU:0.620, REAL:0.543, MEM:1400.6M
[06/04 10:29:22    394s] no activity file in design. spp won't run.
[06/04 10:29:22    394s] NP #FI/FS/SF FL/PI: 0/0/0 2076/0
[06/04 10:29:22    394s] no activity file in design. spp won't run.
[06/04 10:29:22    394s] OPERPROF: Starting npPlace at level 1, MEM:1400.6M
[06/04 10:29:22    394s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[06/04 10:29:22    394s] No instances found in the vector
[06/04 10:29:22    394s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1400.6M, DRC: 0)
[06/04 10:29:22    394s] 0 (out of 0) MH cells were successfully legalized.
[06/04 10:29:22    395s] Iteration  8: Total net bbox = 5.958e+04 (3.06e+04 2.90e+04)
[06/04 10:29:22    395s]               Est.  stn bbox = 7.067e+04 (3.58e+04 3.48e+04)
[06/04 10:29:22    395s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1397.6M
[06/04 10:29:22    395s] OPERPROF: Finished npPlace at level 1, CPU:0.560, REAL:0.525, MEM:1397.6M
[06/04 10:29:22    395s] no activity file in design. spp won't run.
[06/04 10:29:22    395s] NP #FI/FS/SF FL/PI: 0/0/0 2076/0
[06/04 10:29:22    395s] no activity file in design. spp won't run.
[06/04 10:29:22    395s] OPERPROF: Starting npPlace at level 1, MEM:1397.6M
[06/04 10:29:22    395s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[06/04 10:29:22    395s] No instances found in the vector
[06/04 10:29:22    395s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1397.6M, DRC: 0)
[06/04 10:29:22    395s] 0 (out of 0) MH cells were successfully legalized.
[06/04 10:29:23    395s] Iteration  9: Total net bbox = 6.086e+04 (3.12e+04 2.97e+04)
[06/04 10:29:23    395s]               Est.  stn bbox = 7.163e+04 (3.63e+04 3.53e+04)
[06/04 10:29:23    395s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1397.6M
[06/04 10:29:23    395s] OPERPROF: Finished npPlace at level 1, CPU:0.540, REAL:0.508, MEM:1397.6M
[06/04 10:29:23    395s] Move report: Timing Driven Placement moves 2076 insts, mean move: 15.92 um, max move: 72.28 um
[06/04 10:29:23    395s] 	Max move on inst (DP_OP_110_122_9292/U323): (286.54, 247.52) --> (217.50, 244.28)
[06/04 10:29:23    395s] no activity file in design. spp won't run.
[06/04 10:29:23    395s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1397.6M
[06/04 10:29:23    395s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1397.6M
[06/04 10:29:23    395s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1397.6M
[06/04 10:29:23    395s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1397.6M
[06/04 10:29:23    395s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1397.6M
[06/04 10:29:23    395s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.001, MEM:1397.6M
[06/04 10:29:23    395s] 
[06/04 10:29:23    395s] Finished Incremental Placement (cpu=0:00:02.5, real=0:00:02.0, mem=1397.6M)
[06/04 10:29:23    395s] CongRepair sets shifter mode to gplace
[06/04 10:29:23    395s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1397.6M
[06/04 10:29:23    395s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1397.6M
[06/04 10:29:23    395s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1397.6M
[06/04 10:29:23    395s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[06/04 10:29:23    395s] All LLGs are deleted
[06/04 10:29:23    395s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1397.6M
[06/04 10:29:23    395s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1397.6M
[06/04 10:29:23    395s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1397.6M
[06/04 10:29:23    395s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1397.6M
[06/04 10:29:23    395s] Core basic site is Core8T
[06/04 10:29:23    395s] Fast DP-INIT is on for default
[06/04 10:29:23    395s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:29:23    395s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.005, MEM:1398.3M
[06/04 10:29:23    395s] OPERPROF:         Starting CMU at level 5, MEM:1398.3M
[06/04 10:29:23    395s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1398.3M
[06/04 10:29:23    395s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.005, MEM:1398.3M
[06/04 10:29:23    395s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1398.3MB).
[06/04 10:29:23    395s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.007, MEM:1398.3M
[06/04 10:29:23    395s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.007, MEM:1398.3M
[06/04 10:29:23    395s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31454.6
[06/04 10:29:23    395s] OPERPROF:   Starting RefinePlace at level 2, MEM:1398.3M
[06/04 10:29:23    395s] *** Starting refinePlace (0:06:36 mem=1398.3M) ***
[06/04 10:29:23    395s] Total net bbox length = 6.206e+04 (3.228e+04 2.978e+04) (ext = 9.609e+03)
[06/04 10:29:23    395s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 10:29:23    395s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1398.3M
[06/04 10:29:23    395s] Starting refinePlace ...
[06/04 10:29:23    395s] ** Cut row section cpu time 0:00:00.0.
[06/04 10:29:23    395s]    Spread Effort: high, pre-route mode, useDDP on.
[06/04 10:29:23    395s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1398.3MB) @(0:06:36 - 0:06:36).
[06/04 10:29:23    395s] Move report: preRPlace moves 2076 insts, mean move: 1.30 um, max move: 7.53 um
[06/04 10:29:23    395s] 	Max move on inst (U3): (56.81, 138.19) --> (62.54, 140.00)
[06/04 10:29:23    395s] 	Length: 3 sites, height: 1 rows, site name: Core8T, cell type: INVD1
[06/04 10:29:23    395s] 	Violation at original loc: Placement Blockage Violation
[06/04 10:29:23    395s] wireLenOptFixPriorityInst 0 inst fixed
[06/04 10:29:23    395s] Placement tweakage begins.
[06/04 10:29:23    395s] wire length = 7.289e+04
[06/04 10:29:23    395s] wire length = 6.872e+04
[06/04 10:29:23    395s] Placement tweakage ends.
[06/04 10:29:23    395s] Move report: tweak moves 303 insts, mean move: 5.39 um, max move: 43.68 um
[06/04 10:29:23    395s] 	Max move on inst (clk_gate_maxpool_res_reg/main_gate): (233.90, 81.76) --> (190.22, 81.76)
[06/04 10:29:23    395s] 
[06/04 10:29:23    395s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[06/04 10:29:23    395s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 10:29:23    395s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1398.3MB) @(0:06:36 - 0:06:36).
[06/04 10:29:23    395s] Move report: Detail placement moves 2076 insts, mean move: 2.02 um, max move: 46.40 um
[06/04 10:29:23    395s] 	Max move on inst (clk_gate_maxpool_res_reg/main_gate): (234.95, 83.43) --> (190.22, 81.76)
[06/04 10:29:23    395s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1398.3MB
[06/04 10:29:23    395s] Statistics of distance of Instance movement in refine placement:
[06/04 10:29:23    395s]   maximum (X+Y) =        46.40 um
[06/04 10:29:23    395s]   inst (clk_gate_maxpool_res_reg/main_gate) with max move: (234.953, 83.43) -> (190.22, 81.76)
[06/04 10:29:23    395s]   mean    (X+Y) =         2.02 um
[06/04 10:29:23    395s] Summary Report:
[06/04 10:29:23    395s] Instances move: 2076 (out of 2076 movable)
[06/04 10:29:23    395s] Instances flipped: 0
[06/04 10:29:23    395s] Mean displacement: 2.02 um
[06/04 10:29:23    395s] Max displacement: 46.40 um (Instance: clk_gate_maxpool_res_reg/main_gate) (234.953, 83.43) -> (190.22, 81.76)
[06/04 10:29:23    395s] 	Length: 6 sites, height: 1 rows, site name: Core8T, cell type: AN2D1
[06/04 10:29:23    395s] Total instances moved : 2076
[06/04 10:29:23    395s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.100, REAL:0.103, MEM:1398.3M
[06/04 10:29:23    395s] Total net bbox length = 5.966e+04 (2.928e+04 3.038e+04) (ext = 9.424e+03)
[06/04 10:29:23    395s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1398.3MB
[06/04 10:29:23    395s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1398.3MB) @(0:06:36 - 0:06:36).
[06/04 10:29:23    395s] *** Finished refinePlace (0:06:36 mem=1398.3M) ***
[06/04 10:29:23    395s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31454.6
[06/04 10:29:23    395s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.100, REAL:0.106, MEM:1398.3M
[06/04 10:29:23    395s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.110, REAL:0.116, MEM:1398.3M
[06/04 10:29:23    395s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1398.3M
[06/04 10:29:23    395s] Starting Early Global Route congestion estimation: mem = 1398.3M
[06/04 10:29:23    395s] (I)       Started Loading and Dumping File ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Reading DB...
[06/04 10:29:23    395s] (I)       Read data from FE... (mem=1398.3M)
[06/04 10:29:23    395s] (I)       Read nodes and places... (mem=1398.3M)
[06/04 10:29:23    395s] (I)       Done Read nodes and places (cpu=0.010s, mem=1398.3M)
[06/04 10:29:23    395s] (I)       Read nets... (mem=1398.3M)
[06/04 10:29:23    395s] (I)       Done Read nets (cpu=0.000s, mem=1398.3M)
[06/04 10:29:23    395s] (I)       Done Read data from FE (cpu=0.010s, mem=1398.3M)
[06/04 10:29:23    395s] (I)       before initializing RouteDB syMemory usage = 1398.3 MB
[06/04 10:29:23    395s] (I)       == Non-default Options ==
[06/04 10:29:23    395s] (I)       Maximum routing layer                              : 6
[06/04 10:29:23    395s] (I)       Use non-blocking free Dbs wires                    : false
[06/04 10:29:23    395s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:29:23    395s] (I)       Use row-based GCell size
[06/04 10:29:23    395s] (I)       GCell unit size  : 4480
[06/04 10:29:23    395s] (I)       GCell multiplier : 1
[06/04 10:29:23    395s] (I)       build grid graph
[06/04 10:29:23    395s] (I)       build grid graph start
[06/04 10:29:23    395s] [NR-eGR] Track table information for default rule: 
[06/04 10:29:23    395s] [NR-eGR] ME1 has no routable track
[06/04 10:29:23    395s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:29:23    395s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:29:23    395s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:29:23    395s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:29:23    395s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:29:23    395s] (I)       build grid graph end
[06/04 10:29:23    395s] (I)       ===========================================================================
[06/04 10:29:23    395s] (I)       == Report All Rule Vias ==
[06/04 10:29:23    395s] (I)       ===========================================================================
[06/04 10:29:23    395s] (I)        Via Rule : (Default)
[06/04 10:29:23    395s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:29:23    395s] (I)       ---------------------------------------------------------------------------
[06/04 10:29:23    395s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:29:23    395s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:29:23    395s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:29:23    395s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:29:23    395s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:29:23    395s] (I)       ===========================================================================
[06/04 10:29:23    395s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Num PG vias on layer 2 : 0
[06/04 10:29:23    395s] (I)       Num PG vias on layer 3 : 0
[06/04 10:29:23    395s] (I)       Num PG vias on layer 4 : 0
[06/04 10:29:23    395s] (I)       Num PG vias on layer 5 : 0
[06/04 10:29:23    395s] (I)       Num PG vias on layer 6 : 0
[06/04 10:29:23    395s] [NR-eGR] Read 9034 PG shapes
[06/04 10:29:23    395s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:29:23    395s] [NR-eGR] #Instance Blockages : 0
[06/04 10:29:23    395s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:29:23    395s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:29:23    395s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:29:23    395s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:29:23    395s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:29:23    395s] (I)       readDataFromPlaceDB
[06/04 10:29:23    395s] (I)       Read net information..
[06/04 10:29:23    395s] [NR-eGR] Read numTotalNets=2344  numIgnoredNets=0
[06/04 10:29:23    395s] (I)       Read testcase time = 0.000 seconds
[06/04 10:29:23    395s] 
[06/04 10:29:23    395s] (I)       early_global_route_priority property id does not exist.
[06/04 10:29:23    395s] (I)       Start initializing grid graph
[06/04 10:29:23    395s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:29:23    395s] (I)       End initializing grid graph
[06/04 10:29:23    395s] (I)       Model blockages into capacity
[06/04 10:29:23    395s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:29:23    395s] (I)       Started Modeling ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:29:23    395s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:29:23    395s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:29:23    395s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:29:23    395s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:29:23    395s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       -- layer congestion ratio --
[06/04 10:29:23    395s] (I)       Layer 1 : 0.100000
[06/04 10:29:23    395s] (I)       Layer 2 : 0.700000
[06/04 10:29:23    395s] (I)       Layer 3 : 0.700000
[06/04 10:29:23    395s] (I)       Layer 4 : 0.700000
[06/04 10:29:23    395s] (I)       Layer 5 : 0.700000
[06/04 10:29:23    395s] (I)       Layer 6 : 0.700000
[06/04 10:29:23    395s] (I)       ----------------------------
[06/04 10:29:23    395s] (I)       Number of ignored nets = 0
[06/04 10:29:23    395s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:29:23    395s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:29:23    395s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:29:23    395s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:29:23    395s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:29:23    395s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:29:23    395s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:29:23    395s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:29:23    395s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:29:23    395s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:29:23    395s] (I)       Before initializing Early Global Route syMemory usage = 1398.3 MB
[06/04 10:29:23    395s] (I)       Ndr track 0 does not exist
[06/04 10:29:23    395s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:29:23    395s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:29:23    395s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 10:29:23    395s] (I)       Site width          :   560  (dbu)
[06/04 10:29:23    395s] (I)       Row height          :  4480  (dbu)
[06/04 10:29:23    395s] (I)       GCell width         :  4480  (dbu)
[06/04 10:29:23    395s] (I)       GCell height        :  4480  (dbu)
[06/04 10:29:23    395s] (I)       Grid                :    93    90     6
[06/04 10:29:23    395s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:29:23    395s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 10:29:23    395s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 10:29:23    395s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:29:23    395s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:29:23    395s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:29:23    395s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:29:23    395s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:29:23    395s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 10:29:23    395s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:29:23    395s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:29:23    395s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:29:23    395s] (I)       --------------------------------------------------------
[06/04 10:29:23    395s] 
[06/04 10:29:23    395s] [NR-eGR] ============ Routing rule table ============
[06/04 10:29:23    395s] [NR-eGR] Rule id: 0  Nets: 2344 
[06/04 10:29:23    395s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:29:23    395s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:29:23    395s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:29:23    395s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:29:23    395s] [NR-eGR] ========================================
[06/04 10:29:23    395s] [NR-eGR] 
[06/04 10:29:23    395s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:29:23    395s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 10:29:23    395s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 10:29:23    395s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 10:29:23    395s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 10:29:23    395s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 10:29:23    395s] (I)       After initializing Early Global Route syMemory usage = 1398.3 MB
[06/04 10:29:23    395s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Reset routing kernel
[06/04 10:29:23    395s] (I)       Started Global Routing ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       ============= Initialization =============
[06/04 10:29:23    395s] (I)       totalPins=6856  totalGlobalPin=6657 (97.10%)
[06/04 10:29:23    395s] (I)       Started Net group 1 ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Started Build MST ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Generate topology with single threads
[06/04 10:29:23    395s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 10:29:23    395s] [NR-eGR] Layer group 1: route 2344 net(s) in layer range [2, 6]
[06/04 10:29:23    395s] (I)       
[06/04 10:29:23    395s] (I)       ============  Phase 1a Route ============
[06/04 10:29:23    395s] (I)       Started Phase 1a ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Started Pattern routing ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 94
[06/04 10:29:23    395s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Usage: 15080 = (7394 H, 7686 V) = (8.23% H, 7.67% V) = (3.313e+04um H, 3.443e+04um V)
[06/04 10:29:23    395s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       
[06/04 10:29:23    395s] (I)       ============  Phase 1b Route ============
[06/04 10:29:23    395s] (I)       Started Phase 1b ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Started Monotonic routing ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Usage: 15092 = (7400 H, 7692 V) = (8.24% H, 7.68% V) = (3.315e+04um H, 3.446e+04um V)
[06/04 10:29:23    395s] (I)       Overflow of layer group 1: 7.16% H + 1.50% V. EstWL: 6.761216e+04um
[06/04 10:29:23    395s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       
[06/04 10:29:23    395s] (I)       ============  Phase 1c Route ============
[06/04 10:29:23    395s] (I)       Started Phase 1c ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Started Two level routing ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Level2 Grid: 19 x 18
[06/04 10:29:23    395s] (I)       Started Two Level Routing ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Usage: 15091 = (7400 H, 7691 V) = (8.24% H, 7.68% V) = (3.315e+04um H, 3.446e+04um V)
[06/04 10:29:23    395s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       
[06/04 10:29:23    395s] (I)       ============  Phase 1d Route ============
[06/04 10:29:23    395s] (I)       Started Phase 1d ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Started Detoured routing ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Usage: 15091 = (7400 H, 7691 V) = (8.24% H, 7.68% V) = (3.315e+04um H, 3.446e+04um V)
[06/04 10:29:23    395s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       
[06/04 10:29:23    395s] (I)       ============  Phase 1e Route ============
[06/04 10:29:23    395s] (I)       Started Phase 1e ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Started Route legalization ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Usage: 15192 = (7401 H, 7791 V) = (8.24% H, 7.78% V) = (3.316e+04um H, 3.490e+04um V)
[06/04 10:29:23    395s] [NR-eGR] Early Global Route overflow of layer group 1: 7.13% H + 1.50% V. EstWL: 6.806016e+04um
[06/04 10:29:23    395s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Started Layer assignment ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Running layer assignment with 1 threads
[06/04 10:29:23    395s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       
[06/04 10:29:23    395s] (I)       ============  Phase 1l Route ============
[06/04 10:29:23    395s] (I)       Started Phase 1l ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       
[06/04 10:29:23    395s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 10:29:23    395s] [NR-eGR]                        OverCon           OverCon            
[06/04 10:29:23    395s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/04 10:29:23    395s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[06/04 10:29:23    395s] [NR-eGR] ---------------------------------------------------------------
[06/04 10:29:23    395s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:29:23    395s] [NR-eGR]     ME2  (2)        48( 0.58%)         3( 0.04%)   ( 0.62%) 
[06/04 10:29:23    395s] [NR-eGR]     ME3  (3)       326( 3.96%)        27( 0.33%)   ( 4.29%) 
[06/04 10:29:23    395s] [NR-eGR]     ME4  (4)        19( 0.23%)         0( 0.00%)   ( 0.23%) 
[06/04 10:29:23    395s] [NR-eGR]     ME5  (5)        87( 1.06%)         1( 0.01%)   ( 1.07%) 
[06/04 10:29:23    395s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:29:23    395s] [NR-eGR] ---------------------------------------------------------------
[06/04 10:29:23    395s] [NR-eGR] Total              480( 1.24%)        31( 0.08%)   ( 1.32%) 
[06/04 10:29:23    395s] [NR-eGR] 
[06/04 10:29:23    395s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       total 2D Cap : 193855 = (91712 H, 102143 V)
[06/04 10:29:23    395s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.78% H + 0.23% V
[06/04 10:29:23    395s] [NR-eGR] Overflow after Early Global Route 3.40% H + 0.29% V
[06/04 10:29:23    395s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1398.3M
[06/04 10:29:23    395s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.022, MEM:1398.3M
[06/04 10:29:23    395s] OPERPROF: Starting HotSpotCal at level 1, MEM:1398.3M
[06/04 10:29:23    395s] [hotspot] +------------+---------------+---------------+
[06/04 10:29:23    395s] [hotspot] |            |   max hotspot | total hotspot |
[06/04 10:29:23    395s] [hotspot] +------------+---------------+---------------+
[06/04 10:29:23    395s] [hotspot] | normalized |          7.00 |          9.00 |
[06/04 10:29:23    395s] [hotspot] +------------+---------------+---------------+
[06/04 10:29:23    395s] Local HotSpot Analysis: normalized max congestion hotspot area = 7.00, normalized total congestion hotspot area = 9.00 (area is in unit of 4 std-cell row bins)
[06/04 10:29:23    395s] [hotspot] max/total 7.00/9.00, big hotspot (>10) total 0.00
[06/04 10:29:23    395s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[06/04 10:29:23    395s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:29:23    395s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/04 10:29:23    395s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:29:23    395s] [hotspot] |  1  |   233.90   198.24   269.74   287.84 |        7.00   |
[06/04 10:29:23    395s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:29:23    395s] [hotspot] |  2  |   198.06   180.32   215.98   198.24 |        1.00   |
[06/04 10:29:23    395s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:29:23    395s] [hotspot] |  3  |   251.82   180.32   269.74   198.24 |        1.00   |
[06/04 10:29:23    395s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:29:23    395s] Top 3 hotspots total area: 9.00
[06/04 10:29:23    395s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1398.3M
[06/04 10:29:23    395s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1398.3M
[06/04 10:29:23    395s] Starting Early Global Route wiring: mem = 1398.3M
[06/04 10:29:23    395s] (I)       ============= track Assignment ============
[06/04 10:29:23    395s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Started Track Assignment ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 10:29:23    395s] (I)       Running track assignment with 1 threads
[06/04 10:29:23    395s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] (I)       Run Multi-thread track assignment
[06/04 10:29:23    395s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] [NR-eGR] Started Export DB wires ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] [NR-eGR] Started Export all nets ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] [NR-eGR] Started Set wire vias ( Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1398.34 MB )
[06/04 10:29:23    395s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:29:23    395s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6751
[06/04 10:29:23    395s] [NR-eGR]    ME2  (2V) length: 3.228044e+04um, number of vias: 10172
[06/04 10:29:23    395s] [NR-eGR]    ME3  (3H) length: 2.469800e+04um, number of vias: 1045
[06/04 10:29:23    395s] [NR-eGR]    ME4  (4V) length: 5.072390e+03um, number of vias: 805
[06/04 10:29:23    395s] [NR-eGR]    ME5  (5H) length: 1.107949e+04um, number of vias: 10
[06/04 10:29:23    395s] [NR-eGR]    ME6  (6V) length: 4.480000e+00um, number of vias: 0
[06/04 10:29:23    395s] [NR-eGR] Total length: 7.313480e+04um, number of vias: 18783
[06/04 10:29:23    395s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:29:23    395s] [NR-eGR] Total eGR-routed clock nets wire length: 2.620680e+03um 
[06/04 10:29:23    395s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:29:23    395s] Early Global Route wiring runtime: 0.03 seconds, mem = 1398.3M
[06/04 10:29:23    395s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.030, REAL:0.026, MEM:1398.3M
[06/04 10:29:23    395s] 0 delay mode for cte disabled.
[06/04 10:29:23    395s] SKP cleared!
[06/04 10:29:23    395s] 
[06/04 10:29:23    395s] *** Finished incrementalPlace (cpu=0:00:02.8, real=0:00:02.0)***
[06/04 10:29:23    395s] All LLGs are deleted
[06/04 10:29:23    395s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1398.3M
[06/04 10:29:23    395s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1398.3M
[06/04 10:29:23    395s] Start to check current routing status for nets...
[06/04 10:29:23    395s] All nets are already routed correctly.
[06/04 10:29:23    395s] End to check current routing status for nets (mem=1398.3M)
[06/04 10:29:23    395s] Extraction called for design 'CONV' of instances=2076 and nets=2346 using extraction engine 'preRoute' .
[06/04 10:29:23    395s] PreRoute RC Extraction called for design CONV.
[06/04 10:29:23    395s] RC Extraction called in multi-corner(2) mode.
[06/04 10:29:23    395s] RCMode: PreRoute
[06/04 10:29:23    395s]       RC Corner Indexes            0       1   
[06/04 10:29:23    395s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 10:29:23    395s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 10:29:23    395s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 10:29:23    395s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 10:29:23    395s] Shrink Factor                : 1.00000
[06/04 10:29:23    395s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/04 10:29:23    395s] Using capacitance table file ...
[06/04 10:29:23    395s] LayerId::1 widthSet size::4
[06/04 10:29:23    395s] LayerId::2 widthSet size::4
[06/04 10:29:23    395s] LayerId::3 widthSet size::4
[06/04 10:29:23    395s] LayerId::4 widthSet size::4
[06/04 10:29:23    395s] LayerId::5 widthSet size::4
[06/04 10:29:23    395s] LayerId::6 widthSet size::2
[06/04 10:29:23    395s] Updating RC grid for preRoute extraction ...
[06/04 10:29:23    395s] Initializing multi-corner capacitance tables ... 
[06/04 10:29:23    395s] Initializing multi-corner resistance tables ...
[06/04 10:29:23    395s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:29:23    395s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.220912 ; aWlH: 0.000000 ; Pmax: 0.836800 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 10:29:23    395s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1398.344M)
[06/04 10:29:23    395s] Compute RC Scale Done ...
[06/04 10:29:23    395s] **optDesign ... cpu = 0:00:11, real = 0:00:10, mem = 1099.9M, totSessionCpu=0:06:36 **
[06/04 10:29:23    395s] #################################################################################
[06/04 10:29:23    395s] # Design Stage: PreRoute
[06/04 10:29:23    395s] # Design Name: CONV
[06/04 10:29:23    395s] # Design Mode: 180nm
[06/04 10:29:23    395s] # Analysis Mode: MMMC Non-OCV 
[06/04 10:29:23    395s] # Parasitics Mode: No SPEF/RCDB
[06/04 10:29:23    395s] # Signoff Settings: SI Off 
[06/04 10:29:23    395s] #################################################################################
[06/04 10:29:23    395s] Calculate delays in BcWc mode...
[06/04 10:29:23    395s] Topological Sorting (REAL = 0:00:00.0, MEM = 1420.7M, InitMEM = 1420.7M)
[06/04 10:29:23    395s] Start delay calculation (fullDC) (1 T). (MEM=1420.67)
[06/04 10:29:23    395s] End AAE Lib Interpolated Model. (MEM=1420.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:29:23    396s] Total number of fetched objects 2474
[06/04 10:29:23    396s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:29:23    396s] End delay calculation. (MEM=1432.36 CPU=0:00:00.2 REAL=0:00:00.0)
[06/04 10:29:23    396s] End delay calculation (fullDC). (MEM=1432.36 CPU=0:00:00.3 REAL=0:00:00.0)
[06/04 10:29:23    396s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1432.4M) ***
[06/04 10:29:24    396s] *** Timing Is met
[06/04 10:29:24    396s] *** Check timing (0:00:00.0)
[06/04 10:29:24    396s] *** Timing Is met
[06/04 10:29:24    396s] *** Check timing (0:00:00.0)
[06/04 10:29:24    396s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[06/04 10:29:24    396s] Info: 1 ideal net excluded from IPO operation.
[06/04 10:29:24    396s] Info: 9 clock nets excluded from IPO operation.
[06/04 10:29:24    396s] ### Creating LA Mngr. totSessionCpu=0:06:36 mem=1448.4M
[06/04 10:29:24    396s] ### Creating LA Mngr, finished. totSessionCpu=0:06:36 mem=1448.4M
[06/04 10:29:24    396s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 10:29:24    396s] ### Creating PhyDesignMc. totSessionCpu=0:06:36 mem=1467.4M
[06/04 10:29:24    396s] OPERPROF: Starting DPlace-Init at level 1, MEM:1467.4M
[06/04 10:29:24    396s] #spOpts: N=180 minPadR=1.1 
[06/04 10:29:24    396s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1467.4M
[06/04 10:29:24    396s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1467.4M
[06/04 10:29:24    396s] Core basic site is Core8T
[06/04 10:29:24    396s] Fast DP-INIT is on for default
[06/04 10:29:24    396s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:29:24    396s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.058, MEM:1499.4M
[06/04 10:29:24    396s] OPERPROF:     Starting CMU at level 3, MEM:1499.4M
[06/04 10:29:24    396s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1499.4M
[06/04 10:29:24    396s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.058, MEM:1499.4M
[06/04 10:29:24    396s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1499.4MB).
[06/04 10:29:24    396s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1499.4M
[06/04 10:29:24    396s] TotalInstCnt at PhyDesignMc Initialization: 2,076
[06/04 10:29:24    396s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:36 mem=1499.4M
[06/04 10:29:24    396s] Begin: Area Reclaim Optimization
[06/04 10:29:24    396s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:36.4/1:00:58.6 (0.1), mem = 1499.4M
[06/04 10:29:24    396s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31454.9
[06/04 10:29:24    396s] 
[06/04 10:29:24    396s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/04 10:29:24    396s] ### Creating LA Mngr. totSessionCpu=0:06:36 mem=1499.4M
[06/04 10:29:24    396s] ### Creating LA Mngr, finished. totSessionCpu=0:06:36 mem=1499.4M
[06/04 10:29:24    396s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1499.4M
[06/04 10:29:24    396s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1499.4M
[06/04 10:29:24    396s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 58.77
[06/04 10:29:24    396s] +----------+---------+--------+--------+------------+--------+
[06/04 10:29:24    396s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/04 10:29:24    396s] +----------+---------+--------+--------+------------+--------+
[06/04 10:29:24    396s] |    58.77%|        -|   0.000|   0.000|   0:00:00.0| 1499.4M|
[06/04 10:29:24    396s] #optDebug: <stH: 4.4800 MiSeL: 89.0930>
[06/04 10:29:24    396s] |    58.77%|        0|   0.000|   0.000|   0:00:00.0| 1499.4M|
[06/04 10:29:24    396s] |    58.69%|        4|   0.000|   0.000|   0:00:00.0| 1518.5M|
[06/04 10:29:24    396s] |    58.69%|        1|  -0.000|  -0.001|   0:00:00.0| 1518.5M|
[06/04 10:29:24    396s] |    58.69%|        0|  -0.000|  -0.001|   0:00:00.0| 1518.5M|
[06/04 10:29:24    396s] #optDebug: <stH: 4.4800 MiSeL: 89.0930>
[06/04 10:29:24    396s] |    58.69%|        0|  -0.000|  -0.001|   0:00:00.0| 1518.5M|
[06/04 10:29:24    396s] +----------+---------+--------+--------+------------+--------+
[06/04 10:29:24    396s] Reclaim Optimization End WNS Slack -0.000  TNS Slack -0.001 Density 58.69
[06/04 10:29:24    396s] 
[06/04 10:29:24    396s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 5 Resize = 0 **
[06/04 10:29:24    396s] --------------------------------------------------------------
[06/04 10:29:24    396s] |                                   | Total     | Sequential |
[06/04 10:29:24    396s] --------------------------------------------------------------
[06/04 10:29:24    396s] | Num insts resized                 |       0  |       0    |
[06/04 10:29:24    396s] | Num insts undone                  |       1  |       0    |
[06/04 10:29:24    396s] | Num insts Downsized               |       0  |       0    |
[06/04 10:29:24    396s] | Num insts Samesized               |       0  |       0    |
[06/04 10:29:24    396s] | Num insts Upsized                 |       0  |       0    |
[06/04 10:29:24    396s] | Num multiple commits+uncommits    |       0  |       -    |
[06/04 10:29:24    396s] --------------------------------------------------------------
[06/04 10:29:24    396s] Bottom Preferred Layer:
[06/04 10:29:24    396s]     None
[06/04 10:29:24    396s] Via Pillar Rule:
[06/04 10:29:24    396s]     None
[06/04 10:29:24    396s] End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:00.0) **
[06/04 10:29:24    396s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1518.5M
[06/04 10:29:24    396s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1518.5M
[06/04 10:29:24    396s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1518.5M
[06/04 10:29:24    396s] OPERPROF:       Starting CMU at level 4, MEM:1518.5M
[06/04 10:29:24    396s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1518.5M
[06/04 10:29:24    396s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1518.5M
[06/04 10:29:24    396s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1518.5M
[06/04 10:29:24    396s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1518.5M
[06/04 10:29:24    396s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.004, MEM:1518.5M
[06/04 10:29:24    396s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.004, MEM:1518.5M
[06/04 10:29:24    396s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31454.7
[06/04 10:29:24    396s] OPERPROF: Starting RefinePlace at level 1, MEM:1518.5M
[06/04 10:29:24    396s] *** Starting refinePlace (0:06:37 mem=1518.5M) ***
[06/04 10:29:24    396s] Total net bbox length = 5.970e+04 (2.932e+04 3.038e+04) (ext = 9.424e+03)
[06/04 10:29:24    396s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 10:29:24    396s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1518.5M
[06/04 10:29:24    396s] Starting refinePlace ...
[06/04 10:29:24    396s] 
[06/04 10:29:24    396s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[06/04 10:29:24    396s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 10:29:24    396s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1518.5MB) @(0:06:37 - 0:06:37).
[06/04 10:29:24    396s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 10:29:24    396s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1518.5MB
[06/04 10:29:24    396s] Statistics of distance of Instance movement in refine placement:
[06/04 10:29:24    396s]   maximum (X+Y) =         0.00 um
[06/04 10:29:24    396s]   mean    (X+Y) =         0.00 um
[06/04 10:29:24    396s] Summary Report:
[06/04 10:29:24    396s] Instances move: 0 (out of 2071 movable)
[06/04 10:29:24    396s] Instances flipped: 0
[06/04 10:29:24    396s] Mean displacement: 0.00 um
[06/04 10:29:24    396s] Max displacement: 0.00 um 
[06/04 10:29:24    396s] Total instances moved : 0
[06/04 10:29:24    396s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.039, MEM:1518.5M
[06/04 10:29:24    396s] Total net bbox length = 5.970e+04 (2.932e+04 3.038e+04) (ext = 9.424e+03)
[06/04 10:29:24    396s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1518.5MB
[06/04 10:29:24    396s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1518.5MB) @(0:06:37 - 0:06:37).
[06/04 10:29:24    396s] *** Finished refinePlace (0:06:37 mem=1518.5M) ***
[06/04 10:29:24    396s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31454.7
[06/04 10:29:24    396s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.042, MEM:1518.5M
[06/04 10:29:24    396s] *** maximum move = 0.00 um ***
[06/04 10:29:24    396s] *** Finished re-routing un-routed nets (1518.5M) ***
[06/04 10:29:24    396s] OPERPROF: Starting DPlace-Init at level 1, MEM:1518.5M
[06/04 10:29:24    396s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1518.5M
[06/04 10:29:24    396s] OPERPROF:     Starting CMU at level 3, MEM:1518.5M
[06/04 10:29:24    396s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1518.5M
[06/04 10:29:24    396s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1518.5M
[06/04 10:29:24    396s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1518.5M
[06/04 10:29:24    396s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1518.5M
[06/04 10:29:24    396s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1518.5M
[06/04 10:29:24    396s] 
[06/04 10:29:24    396s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1518.5M) ***
[06/04 10:29:24    396s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31454.9
[06/04 10:29:24    396s] *** AreaOpt [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:06:36.9/1:00:59.1 (0.1), mem = 1518.5M
[06/04 10:29:24    396s] 
[06/04 10:29:24    396s] =============================================================================================
[06/04 10:29:24    396s]  Step TAT Report for AreaOpt #4
[06/04 10:29:24    396s] =============================================================================================
[06/04 10:29:24    396s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 10:29:24    396s] ---------------------------------------------------------------------------------------------
[06/04 10:29:24    396s] [ RefinePlace            ]      1   0:00:00.1  (  13.6 % )     0:00:00.1 /  0:00:00.1    1.1
[06/04 10:29:24    396s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.7
[06/04 10:29:24    396s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:24    396s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    2.6
[06/04 10:29:24    396s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:24    396s] [ OptSingleIteration     ]      5   0:00:00.0  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.1
[06/04 10:29:24    396s] [ OptGetWeight           ]    159   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:24    396s] [ OptEval                ]    159   0:00:00.1  (  14.1 % )     0:00:00.1 /  0:00:00.1    1.2
[06/04 10:29:24    396s] [ OptCommit              ]    159   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.6
[06/04 10:29:24    396s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.0
[06/04 10:29:24    396s] [ PostCommitDelayCalc    ]    161   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.5
[06/04 10:29:24    396s] [ MISC                   ]          0:00:00.3  (  58.9 % )     0:00:00.3 /  0:00:00.3    0.9
[06/04 10:29:24    396s] ---------------------------------------------------------------------------------------------
[06/04 10:29:24    396s]  AreaOpt #4 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[06/04 10:29:24    396s] ---------------------------------------------------------------------------------------------
[06/04 10:29:24    396s] 
[06/04 10:29:24    396s] TotalInstCnt at PhyDesignMc Destruction: 2,071
[06/04 10:29:24    396s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=1428.45M, totSessionCpu=0:06:37).
[06/04 10:29:24    396s] GigaOpt: WNS changes during reclaim: 0.000 -> -0.000 (bump 0.0, threshold 0.584) 1
[06/04 10:29:24    396s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.001 (bump 0.0, threshold 2.0) 0
[06/04 10:29:24    396s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.001 (bump 0.001, threshold 292.0) 0
[06/04 10:29:24    396s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.001 (bump 0.0, threshold 2.0) 0
[06/04 10:29:24    396s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.001 (bump 0.001, threshold 292.0) 0
[06/04 10:29:24    396s] Begin: GigaOpt postEco DRV Optimization
[06/04 10:29:24    396s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[06/04 10:29:24    396s] Info: 1 ideal net excluded from IPO operation.
[06/04 10:29:24    396s] Info: 9 clock nets excluded from IPO operation.
[06/04 10:29:24    396s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:36.9/1:00:59.1 (0.1), mem = 1428.4M
[06/04 10:29:24    396s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31454.10
[06/04 10:29:24    396s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 10:29:24    396s] ### Creating PhyDesignMc. totSessionCpu=0:06:37 mem=1428.4M
[06/04 10:29:24    396s] OPERPROF: Starting DPlace-Init at level 1, MEM:1428.4M
[06/04 10:29:24    396s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[06/04 10:29:24    396s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1428.4M
[06/04 10:29:24    396s] OPERPROF:     Starting CMU at level 3, MEM:1428.4M
[06/04 10:29:24    396s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1428.4M
[06/04 10:29:24    396s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1428.4M
[06/04 10:29:24    396s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1428.4MB).
[06/04 10:29:24    396s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1428.4M
[06/04 10:29:24    396s] TotalInstCnt at PhyDesignMc Initialization: 2,071
[06/04 10:29:24    396s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:37 mem=1428.4M
[06/04 10:29:24    396s] 
[06/04 10:29:24    396s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[06/04 10:29:24    396s] ### Creating LA Mngr. totSessionCpu=0:06:37 mem=1428.4M
[06/04 10:29:24    396s] ### Creating LA Mngr, finished. totSessionCpu=0:06:37 mem=1428.4M
[06/04 10:29:25    397s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1447.5M
[06/04 10:29:25    397s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1447.5M
[06/04 10:29:25    397s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/04 10:29:25    397s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/04 10:29:25    397s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/04 10:29:25    397s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/04 10:29:25    397s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/04 10:29:25    397s] Info: violation cost 0.026946 (cap = 0.026946, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/04 10:29:25    397s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0|  58.69|          |         |
[06/04 10:29:25    397s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/04 10:29:25    397s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       2|       0|       0|  58.72| 0:00:00.0|  1515.8M|
[06/04 10:29:25    397s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/04 10:29:25    397s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0|  58.72| 0:00:00.0|  1515.8M|
[06/04 10:29:25    397s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/04 10:29:25    397s] Bottom Preferred Layer:
[06/04 10:29:25    397s]     None
[06/04 10:29:25    397s] Via Pillar Rule:
[06/04 10:29:25    397s]     None
[06/04 10:29:25    397s] 
[06/04 10:29:25    397s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1515.8M) ***
[06/04 10:29:25    397s] 
[06/04 10:29:25    397s] TotalInstCnt at PhyDesignMc Destruction: 2,073
[06/04 10:29:25    397s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31454.10
[06/04 10:29:25    397s] *** DrvOpt [finish] : cpu/real = 0:00:01.0/0:00:00.9 (1.0), totSession cpu/real = 0:06:37.9/1:01:00.1 (0.1), mem = 1496.7M
[06/04 10:29:25    397s] 
[06/04 10:29:25    397s] =============================================================================================
[06/04 10:29:25    397s]  Step TAT Report for DrvOpt #2
[06/04 10:29:25    397s] =============================================================================================
[06/04 10:29:25    397s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 10:29:25    397s] ---------------------------------------------------------------------------------------------
[06/04 10:29:25    397s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.9
[06/04 10:29:25    397s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:25    397s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.2
[06/04 10:29:25    397s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    2.9
[06/04 10:29:25    397s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:25    397s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/04 10:29:25    397s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:25    397s] [ OptEval                ]      1   0:00:00.1  (  12.8 % )     0:00:00.1 /  0:00:00.1    1.1
[06/04 10:29:25    397s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:25    397s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[06/04 10:29:25    397s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.1
[06/04 10:29:25    397s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:25    397s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:25    397s] [ MISC                   ]          0:00:00.8  (  81.0 % )     0:00:00.8 /  0:00:00.8    1.0
[06/04 10:29:25    397s] ---------------------------------------------------------------------------------------------
[06/04 10:29:25    397s]  DrvOpt #2 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[06/04 10:29:25    397s] ---------------------------------------------------------------------------------------------
[06/04 10:29:25    397s] 
[06/04 10:29:25    397s] End: GigaOpt postEco DRV Optimization
[06/04 10:29:25    397s] GigaOpt: WNS changes after postEco optimization: -0.000 -> 0.000 (bump = -0.0)
[06/04 10:29:25    397s] GigaOpt: Skipping nonLegal postEco optimization
[06/04 10:29:25    398s] Design TNS changes after trial route: -0.001 -> -0.001
[06/04 10:29:25    398s] Begin: GigaOpt TNS non-legal recovery
[06/04 10:29:25    398s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[06/04 10:29:25    398s] Info: 1 ideal net excluded from IPO operation.
[06/04 10:29:25    398s] Info: 9 clock nets excluded from IPO operation.
[06/04 10:29:25    398s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:38.0/1:01:00.2 (0.1), mem = 1496.7M
[06/04 10:29:25    398s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31454.11
[06/04 10:29:25    398s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 10:29:25    398s] ### Creating PhyDesignMc. totSessionCpu=0:06:38 mem=1496.7M
[06/04 10:29:25    398s] OPERPROF: Starting DPlace-Init at level 1, MEM:1496.7M
[06/04 10:29:25    398s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[06/04 10:29:25    398s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1496.7M
[06/04 10:29:25    398s] OPERPROF:     Starting CMU at level 3, MEM:1496.7M
[06/04 10:29:25    398s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1496.7M
[06/04 10:29:25    398s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1496.7M
[06/04 10:29:25    398s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1496.7MB).
[06/04 10:29:25    398s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1496.7M
[06/04 10:29:25    398s] TotalInstCnt at PhyDesignMc Initialization: 2,073
[06/04 10:29:25    398s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:38 mem=1496.7M
[06/04 10:29:25    398s] 
[06/04 10:29:25    398s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[06/04 10:29:25    398s] ### Creating LA Mngr. totSessionCpu=0:06:38 mem=1496.7M
[06/04 10:29:25    398s] ### Creating LA Mngr, finished. totSessionCpu=0:06:38 mem=1496.7M
[06/04 10:29:27    399s] *info: 9 clock nets excluded
[06/04 10:29:27    399s] *info: 2 special nets excluded.
[06/04 10:29:27    399s] *info: 1 ideal net excluded from IPO operation.
[06/04 10:29:27    399s] *info: 2 no-driver nets excluded.
[06/04 10:29:28    400s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31454.1
[06/04 10:29:28    400s] PathGroup :  in2out  TargetSlack : 0 
[06/04 10:29:28    400s] PathGroup :  in2reg  TargetSlack : 0 
[06/04 10:29:28    400s] PathGroup :  reg2cgate  TargetSlack : 0 
[06/04 10:29:28    400s] PathGroup :  reg2out  TargetSlack : 0 
[06/04 10:29:28    400s] PathGroup :  reg2reg  TargetSlack : 0 
[06/04 10:29:28    400s] ** GigaOpt Optimizer WNS Slack -0.000 TNS Slack -0.001 Density 58.72
[06/04 10:29:28    400s] Optimizer TNS Opt
[06/04 10:29:28    400s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -0.000 TNS -0.001; reg2cgate* WNS 6.037 TNS 0.000; reg2reg* WNS 0.663 TNS 0.000; HEPG WNS 0.663 TNS 0.000; all paths WNS -0.000 TNS -0.001
[06/04 10:29:28    400s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1515.8M
[06/04 10:29:28    400s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1515.8M
[06/04 10:29:28    400s] Active Path Group: in2out in2reg reg2out default 
[06/04 10:29:28    400s] +--------+---------+--------+---------+----------+------------+--------+-----------+---------+---------------------------------------+
[06/04 10:29:28    400s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View |Pathgroup|               End Point               |
[06/04 10:29:28    400s] +--------+---------+--------+---------+----------+------------+--------+-----------+---------+---------------------------------------+
[06/04 10:29:28    400s] |  -0.000|   -0.000|  -0.001|   -0.001|    58.72%|   0:00:00.0| 1515.8M|AV_scan_max|   in2reg| clk_gate_ST_CONV_cnt_reg/latch/D      |
[06/04 10:29:28    400s] |   0.000|    0.020|   0.000|    0.000|    58.72%|   0:00:00.0| 1515.8M|AV_scan_max|       NA| NA                                    |
[06/04 10:29:28    400s] +--------+---------+--------+---------+----------+------------+--------+-----------+---------+---------------------------------------+
[06/04 10:29:28    400s] 
[06/04 10:29:28    400s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1515.8M) ***
[06/04 10:29:28    400s] 
[06/04 10:29:28    400s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1515.8M) ***
[06/04 10:29:28    400s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS 0.020 TNS 0.000; reg2cgate* WNS 6.037 TNS 0.000; reg2reg* WNS 0.663 TNS 0.000; HEPG WNS 0.663 TNS 0.000; all paths WNS 0.020 TNS 0.000
[06/04 10:29:28    400s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 58.72
[06/04 10:29:28    400s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31454.1
[06/04 10:29:28    400s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1515.8M
[06/04 10:29:28    400s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1515.8M
[06/04 10:29:28    400s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1515.8M
[06/04 10:29:28    400s] OPERPROF:       Starting CMU at level 4, MEM:1515.8M
[06/04 10:29:28    400s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1515.8M
[06/04 10:29:28    400s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1515.8M
[06/04 10:29:28    400s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.004, MEM:1515.8M
[06/04 10:29:28    400s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.004, MEM:1515.8M
[06/04 10:29:28    400s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31454.8
[06/04 10:29:28    400s] OPERPROF: Starting RefinePlace at level 1, MEM:1515.8M
[06/04 10:29:28    400s] *** Starting refinePlace (0:06:40 mem=1515.8M) ***
[06/04 10:29:28    400s] Total net bbox length = 5.970e+04 (2.933e+04 3.038e+04) (ext = 9.424e+03)
[06/04 10:29:28    400s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 10:29:28    400s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1515.8M
[06/04 10:29:28    400s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1515.8M
[06/04 10:29:28    400s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.001, MEM:1515.8M
[06/04 10:29:28    400s] default core: bins with density > 0.750 =  2.04 % ( 1 / 49 )
[06/04 10:29:28    400s] Density distribution unevenness ratio = 8.513%
[06/04 10:29:28    400s] RPlace IncrNP Skipped
[06/04 10:29:28    400s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1515.8MB) @(0:06:40 - 0:06:40).
[06/04 10:29:28    400s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.000, REAL:0.001, MEM:1515.8M
[06/04 10:29:28    400s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1515.8M
[06/04 10:29:28    400s] Starting refinePlace ...
[06/04 10:29:28    400s]   Spread Effort: high, pre-route mode, useDDP on.
[06/04 10:29:28    400s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1515.8MB) @(0:06:40 - 0:06:40).
[06/04 10:29:28    400s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 10:29:28    400s] wireLenOptFixPriorityInst 0 inst fixed
[06/04 10:29:28    400s] 
[06/04 10:29:28    400s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[06/04 10:29:28    400s] Move report: legalization moves 1 insts, mean move: 3.36 um, max move: 3.36 um
[06/04 10:29:28    400s] 	Max move on inst (FE_OFC0_n401): (136.46, 238.56) --> (133.10, 238.56)
[06/04 10:29:28    400s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1515.8MB) @(0:06:40 - 0:06:40).
[06/04 10:29:28    400s] Move report: Detail placement moves 1 insts, mean move: 3.36 um, max move: 3.36 um
[06/04 10:29:28    400s] 	Max move on inst (FE_OFC0_n401): (136.46, 238.56) --> (133.10, 238.56)
[06/04 10:29:28    400s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1515.8MB
[06/04 10:29:28    400s] Statistics of distance of Instance movement in refine placement:
[06/04 10:29:28    400s]   maximum (X+Y) =         3.36 um
[06/04 10:29:28    400s]   inst (FE_OFC0_n401) with max move: (136.46, 238.56) -> (133.1, 238.56)
[06/04 10:29:28    400s]   mean    (X+Y) =         3.36 um
[06/04 10:29:28    400s] Summary Report:
[06/04 10:29:28    400s] Instances move: 1 (out of 2073 movable)
[06/04 10:29:28    400s] Instances flipped: 0
[06/04 10:29:28    400s] Mean displacement: 3.36 um
[06/04 10:29:28    400s] Max displacement: 3.36 um (Instance: FE_OFC0_n401) (136.46, 238.56) -> (133.1, 238.56)
[06/04 10:29:28    400s] 	Length: 6 sites, height: 1 rows, site name: Core8T, cell type: BUFFD2
[06/04 10:29:28    400s] Total instances moved : 1
[06/04 10:29:28    400s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.050, REAL:0.046, MEM:1515.8M
[06/04 10:29:28    400s] Total net bbox length = 5.970e+04 (2.933e+04 3.038e+04) (ext = 9.424e+03)
[06/04 10:29:28    400s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1515.8MB
[06/04 10:29:28    400s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1515.8MB) @(0:06:40 - 0:06:40).
[06/04 10:29:28    400s] *** Finished refinePlace (0:06:40 mem=1515.8M) ***
[06/04 10:29:28    400s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31454.8
[06/04 10:29:28    400s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.051, MEM:1515.8M
[06/04 10:29:28    400s] *** maximum move = 3.36 um ***
[06/04 10:29:28    400s] *** Finished re-routing un-routed nets (1515.8M) ***
[06/04 10:29:28    400s] OPERPROF: Starting DPlace-Init at level 1, MEM:1515.8M
[06/04 10:29:28    400s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1515.8M
[06/04 10:29:28    400s] OPERPROF:     Starting CMU at level 3, MEM:1515.8M
[06/04 10:29:28    400s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1515.8M
[06/04 10:29:28    400s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.002, MEM:1515.8M
[06/04 10:29:28    400s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1515.8M
[06/04 10:29:28    400s] 
[06/04 10:29:28    400s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1515.8M) ***
[06/04 10:29:28    400s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31454.1
[06/04 10:29:28    400s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 58.72
[06/04 10:29:28    400s] Bottom Preferred Layer:
[06/04 10:29:28    400s]     None
[06/04 10:29:28    400s] Via Pillar Rule:
[06/04 10:29:28    400s]     None
[06/04 10:29:28    400s] 
[06/04 10:29:28    400s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1515.8M) ***
[06/04 10:29:28    400s] 
[06/04 10:29:28    400s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31454.1
[06/04 10:29:28    400s] TotalInstCnt at PhyDesignMc Destruction: 2,073
[06/04 10:29:28    400s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31454.11
[06/04 10:29:28    400s] *** SetupOpt [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:06:40.5/1:01:02.7 (0.1), mem = 1496.7M
[06/04 10:29:28    400s] 
[06/04 10:29:28    400s] =============================================================================================
[06/04 10:29:28    400s]  Step TAT Report for TnsOpt #1
[06/04 10:29:28    400s] =============================================================================================
[06/04 10:29:28    400s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 10:29:28    400s] ---------------------------------------------------------------------------------------------
[06/04 10:29:28    400s] [ RefinePlace            ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 10:29:28    400s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.6
[06/04 10:29:28    400s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:28    400s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[06/04 10:29:28    400s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:28    400s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:28    400s] [ TransformInit          ]      1   0:00:02.4  (  93.7 % )     0:00:02.4 /  0:00:02.4    1.0
[06/04 10:29:28    400s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[06/04 10:29:28    400s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:28    400s] [ OptEval                ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[06/04 10:29:28    400s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   10.2
[06/04 10:29:28    400s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:28    400s] [ PostCommitDelayCalc    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:28    400s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:28    400s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:28    400s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:29:28    400s] [ MISC                   ]          0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[06/04 10:29:28    400s] ---------------------------------------------------------------------------------------------
[06/04 10:29:28    400s]  TnsOpt #1 TOTAL                    0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[06/04 10:29:28    400s] ---------------------------------------------------------------------------------------------
[06/04 10:29:28    400s] 
[06/04 10:29:28    400s] End: GigaOpt TNS non-legal recovery
[06/04 10:29:28    400s] 
[06/04 10:29:28    400s] Active setup views:
[06/04 10:29:28    400s]  AV_scan_max
[06/04 10:29:28    400s]   Dominating endpoints: 0
[06/04 10:29:28    400s]   Dominating TNS: -0.000
[06/04 10:29:28    400s] 
[06/04 10:29:28    400s] *** Enable all active views. ***
[06/04 10:29:28    400s] Extraction called for design 'CONV' of instances=2073 and nets=2343 using extraction engine 'preRoute' .
[06/04 10:29:28    400s] PreRoute RC Extraction called for design CONV.
[06/04 10:29:28    400s] RC Extraction called in multi-corner(2) mode.
[06/04 10:29:28    400s] RCMode: PreRoute
[06/04 10:29:28    400s]       RC Corner Indexes            0       1   
[06/04 10:29:28    400s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 10:29:28    400s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 10:29:28    400s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 10:29:28    400s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 10:29:28    400s] Shrink Factor                : 1.00000
[06/04 10:29:28    400s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/04 10:29:28    400s] Using capacitance table file ...
[06/04 10:29:28    400s] RC Grid backup saved.
[06/04 10:29:28    400s] LayerId::1 widthSet size::4
[06/04 10:29:28    400s] LayerId::2 widthSet size::4
[06/04 10:29:28    400s] LayerId::3 widthSet size::4
[06/04 10:29:28    400s] LayerId::4 widthSet size::4
[06/04 10:29:28    400s] LayerId::5 widthSet size::4
[06/04 10:29:28    400s] LayerId::6 widthSet size::2
[06/04 10:29:28    400s] Skipped RC grid update for preRoute extraction.
[06/04 10:29:28    400s] Initializing multi-corner capacitance tables ... 
[06/04 10:29:28    400s] Initializing multi-corner resistance tables ...
[06/04 10:29:28    400s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:29:28    400s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.836800 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 10:29:28    400s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1412.414M)
[06/04 10:29:28    400s] Skewing Data Summary (End_of_FINAL)
[06/04 10:29:28    400s] --------------------------------------------------
[06/04 10:29:28    400s]  Total skewed count:0
[06/04 10:29:28    400s] --------------------------------------------------
[06/04 10:29:28    400s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Started Loading and Dumping File ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Reading DB...
[06/04 10:29:28    400s] (I)       Read data from FE... (mem=1422.2M)
[06/04 10:29:28    400s] (I)       Read nodes and places... (mem=1422.2M)
[06/04 10:29:28    400s] (I)       Done Read nodes and places (cpu=0.000s, mem=1422.2M)
[06/04 10:29:28    400s] (I)       Read nets... (mem=1422.2M)
[06/04 10:29:28    400s] (I)       Done Read nets (cpu=0.000s, mem=1422.2M)
[06/04 10:29:28    400s] (I)       Done Read data from FE (cpu=0.000s, mem=1422.2M)
[06/04 10:29:28    400s] (I)       before initializing RouteDB syMemory usage = 1422.2 MB
[06/04 10:29:28    400s] (I)       == Non-default Options ==
[06/04 10:29:28    400s] (I)       Build term to term wires                           : false
[06/04 10:29:28    400s] (I)       Maximum routing layer                              : 6
[06/04 10:29:28    400s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:29:28    400s] (I)       Use row-based GCell size
[06/04 10:29:28    400s] (I)       GCell unit size  : 4480
[06/04 10:29:28    400s] (I)       GCell multiplier : 1
[06/04 10:29:28    400s] (I)       build grid graph
[06/04 10:29:28    400s] (I)       build grid graph start
[06/04 10:29:28    400s] [NR-eGR] Track table information for default rule: 
[06/04 10:29:28    400s] [NR-eGR] ME1 has no routable track
[06/04 10:29:28    400s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:29:28    400s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:29:28    400s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:29:28    400s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:29:28    400s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:29:28    400s] (I)       build grid graph end
[06/04 10:29:28    400s] (I)       ===========================================================================
[06/04 10:29:28    400s] (I)       == Report All Rule Vias ==
[06/04 10:29:28    400s] (I)       ===========================================================================
[06/04 10:29:28    400s] (I)        Via Rule : (Default)
[06/04 10:29:28    400s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:29:28    400s] (I)       ---------------------------------------------------------------------------
[06/04 10:29:28    400s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:29:28    400s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:29:28    400s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:29:28    400s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:29:28    400s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:29:28    400s] (I)       ===========================================================================
[06/04 10:29:28    400s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Num PG vias on layer 2 : 0
[06/04 10:29:28    400s] (I)       Num PG vias on layer 3 : 0
[06/04 10:29:28    400s] (I)       Num PG vias on layer 4 : 0
[06/04 10:29:28    400s] (I)       Num PG vias on layer 5 : 0
[06/04 10:29:28    400s] (I)       Num PG vias on layer 6 : 0
[06/04 10:29:28    400s] [NR-eGR] Read 9034 PG shapes
[06/04 10:29:28    400s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:29:28    400s] [NR-eGR] #Instance Blockages : 0
[06/04 10:29:28    400s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:29:28    400s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:29:28    400s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:29:28    400s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:29:28    400s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:29:28    400s] (I)       readDataFromPlaceDB
[06/04 10:29:28    400s] (I)       Read net information..
[06/04 10:29:28    400s] [NR-eGR] Read numTotalNets=2341  numIgnoredNets=0
[06/04 10:29:28    400s] (I)       Read testcase time = 0.000 seconds
[06/04 10:29:28    400s] 
[06/04 10:29:28    400s] (I)       early_global_route_priority property id does not exist.
[06/04 10:29:28    400s] (I)       Start initializing grid graph
[06/04 10:29:28    400s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:29:28    400s] (I)       End initializing grid graph
[06/04 10:29:28    400s] (I)       Model blockages into capacity
[06/04 10:29:28    400s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:29:28    400s] (I)       Started Modeling ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:29:28    400s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:29:28    400s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:29:28    400s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:29:28    400s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:29:28    400s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       -- layer congestion ratio --
[06/04 10:29:28    400s] (I)       Layer 1 : 0.100000
[06/04 10:29:28    400s] (I)       Layer 2 : 0.700000
[06/04 10:29:28    400s] (I)       Layer 3 : 0.700000
[06/04 10:29:28    400s] (I)       Layer 4 : 0.700000
[06/04 10:29:28    400s] (I)       Layer 5 : 0.700000
[06/04 10:29:28    400s] (I)       Layer 6 : 0.700000
[06/04 10:29:28    400s] (I)       ----------------------------
[06/04 10:29:28    400s] (I)       Number of ignored nets = 0
[06/04 10:29:28    400s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:29:28    400s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:29:28    400s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:29:28    400s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:29:28    400s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:29:28    400s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:29:28    400s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:29:28    400s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:29:28    400s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:29:28    400s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:29:28    400s] (I)       Before initializing Early Global Route syMemory usage = 1422.2 MB
[06/04 10:29:28    400s] (I)       Ndr track 0 does not exist
[06/04 10:29:28    400s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:29:28    400s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:29:28    400s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 10:29:28    400s] (I)       Site width          :   560  (dbu)
[06/04 10:29:28    400s] (I)       Row height          :  4480  (dbu)
[06/04 10:29:28    400s] (I)       GCell width         :  4480  (dbu)
[06/04 10:29:28    400s] (I)       GCell height        :  4480  (dbu)
[06/04 10:29:28    400s] (I)       Grid                :    93    90     6
[06/04 10:29:28    400s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:29:28    400s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 10:29:28    400s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 10:29:28    400s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:29:28    400s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:29:28    400s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:29:28    400s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:29:28    400s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:29:28    400s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 10:29:28    400s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:29:28    400s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:29:28    400s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:29:28    400s] (I)       --------------------------------------------------------
[06/04 10:29:28    400s] 
[06/04 10:29:28    400s] [NR-eGR] ============ Routing rule table ============
[06/04 10:29:28    400s] [NR-eGR] Rule id: 0  Nets: 2341 
[06/04 10:29:28    400s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:29:28    400s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:29:28    400s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:29:28    400s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:29:28    400s] [NR-eGR] ========================================
[06/04 10:29:28    400s] [NR-eGR] 
[06/04 10:29:28    400s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:29:28    400s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 10:29:28    400s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 10:29:28    400s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 10:29:28    400s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 10:29:28    400s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 10:29:28    400s] (I)       After initializing Early Global Route syMemory usage = 1422.2 MB
[06/04 10:29:28    400s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Reset routing kernel
[06/04 10:29:28    400s] (I)       Started Global Routing ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       ============= Initialization =============
[06/04 10:29:28    400s] (I)       totalPins=6845  totalGlobalPin=6644 (97.06%)
[06/04 10:29:28    400s] (I)       Started Net group 1 ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Started Build MST ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Generate topology with single threads
[06/04 10:29:28    400s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 10:29:28    400s] [NR-eGR] Layer group 1: route 2341 net(s) in layer range [2, 6]
[06/04 10:29:28    400s] (I)       
[06/04 10:29:28    400s] (I)       ============  Phase 1a Route ============
[06/04 10:29:28    400s] (I)       Started Phase 1a ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Started Pattern routing ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 94
[06/04 10:29:28    400s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Usage: 15082 = (7401 H, 7681 V) = (8.24% H, 7.67% V) = (3.316e+04um H, 3.441e+04um V)
[06/04 10:29:28    400s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       
[06/04 10:29:28    400s] (I)       ============  Phase 1b Route ============
[06/04 10:29:28    400s] (I)       Started Phase 1b ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Started Monotonic routing ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Usage: 15097 = (7407 H, 7690 V) = (8.25% H, 7.68% V) = (3.318e+04um H, 3.445e+04um V)
[06/04 10:29:28    400s] (I)       Overflow of layer group 1: 7.24% H + 1.54% V. EstWL: 6.763456e+04um
[06/04 10:29:28    400s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       
[06/04 10:29:28    400s] (I)       ============  Phase 1c Route ============
[06/04 10:29:28    400s] (I)       Started Phase 1c ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Started Two level routing ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Level2 Grid: 19 x 18
[06/04 10:29:28    400s] (I)       Started Two Level Routing ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Usage: 15096 = (7407 H, 7689 V) = (8.25% H, 7.68% V) = (3.318e+04um H, 3.445e+04um V)
[06/04 10:29:28    400s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       
[06/04 10:29:28    400s] (I)       ============  Phase 1d Route ============
[06/04 10:29:28    400s] (I)       Started Phase 1d ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Started Detoured routing ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Usage: 15096 = (7407 H, 7689 V) = (8.25% H, 7.68% V) = (3.318e+04um H, 3.445e+04um V)
[06/04 10:29:28    400s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       
[06/04 10:29:28    400s] (I)       ============  Phase 1e Route ============
[06/04 10:29:28    400s] (I)       Started Phase 1e ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Started Route legalization ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Usage: 15193 = (7408 H, 7785 V) = (8.25% H, 7.77% V) = (3.319e+04um H, 3.488e+04um V)
[06/04 10:29:28    400s] [NR-eGR] Early Global Route overflow of layer group 1: 7.23% H + 1.51% V. EstWL: 6.806464e+04um
[06/04 10:29:28    400s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Started Layer assignment ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Running layer assignment with 1 threads
[06/04 10:29:28    400s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       
[06/04 10:29:28    400s] (I)       ============  Phase 1l Route ============
[06/04 10:29:28    400s] (I)       Started Phase 1l ( Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       
[06/04 10:29:28    400s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 10:29:28    400s] [NR-eGR]                        OverCon           OverCon            
[06/04 10:29:28    400s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/04 10:29:28    400s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[06/04 10:29:28    400s] [NR-eGR] ---------------------------------------------------------------
[06/04 10:29:28    400s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:29:28    400s] [NR-eGR]     ME2  (2)        49( 0.59%)         3( 0.04%)   ( 0.63%) 
[06/04 10:29:28    400s] [NR-eGR]     ME3  (3)       324( 3.94%)        25( 0.30%)   ( 4.24%) 
[06/04 10:29:28    400s] [NR-eGR]     ME4  (4)        22( 0.27%)         0( 0.00%)   ( 0.27%) 
[06/04 10:29:28    400s] [NR-eGR]     ME5  (5)        93( 1.13%)         1( 0.01%)   ( 1.14%) 
[06/04 10:29:28    400s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:29:28    400s] [NR-eGR] ---------------------------------------------------------------
[06/04 10:29:28    400s] [NR-eGR] Total              488( 1.26%)        29( 0.07%)   ( 1.33%) 
[06/04 10:29:28    400s] [NR-eGR] 
[06/04 10:29:28    400s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] (I)       total 2D Cap : 193855 = (91712 H, 102143 V)
[06/04 10:29:28    400s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.78% H + 0.24% V
[06/04 10:29:28    400s] [NR-eGR] Overflow after Early Global Route 3.40% H + 0.30% V
[06/04 10:29:28    400s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1422.20 MB )
[06/04 10:29:28    400s] OPERPROF: Starting HotSpotCal at level 1, MEM:1422.2M
[06/04 10:29:28    400s] [hotspot] +------------+---------------+---------------+
[06/04 10:29:28    400s] [hotspot] |            |   max hotspot | total hotspot |
[06/04 10:29:28    400s] [hotspot] +------------+---------------+---------------+
[06/04 10:29:28    400s] [hotspot] | normalized |          7.00 |          9.00 |
[06/04 10:29:28    400s] [hotspot] +------------+---------------+---------------+
[06/04 10:29:28    400s] Local HotSpot Analysis: normalized max congestion hotspot area = 7.00, normalized total congestion hotspot area = 9.00 (area is in unit of 4 std-cell row bins)
[06/04 10:29:28    400s] [hotspot] max/total 7.00/9.00, big hotspot (>10) total 0.00
[06/04 10:29:28    400s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[06/04 10:29:28    400s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:29:28    400s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/04 10:29:28    400s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:29:28    400s] [hotspot] |  1  |   233.90   198.24   269.74   287.84 |        7.00   |
[06/04 10:29:28    400s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:29:28    400s] [hotspot] |  2  |   198.06   180.32   215.98   198.24 |        1.00   |
[06/04 10:29:28    400s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:29:28    400s] [hotspot] |  3  |   251.82   180.32   269.74   198.24 |        1.00   |
[06/04 10:29:28    400s] [hotspot] +-----+-------------------------------------+---------------+
[06/04 10:29:28    400s] Top 3 hotspots total area: 9.00
[06/04 10:29:28    400s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1422.2M
[06/04 10:29:28    400s] Starting delay calculation for Setup views
[06/04 10:29:28    400s] #################################################################################
[06/04 10:29:28    400s] # Design Stage: PreRoute
[06/04 10:29:28    400s] # Design Name: CONV
[06/04 10:29:28    400s] # Design Mode: 180nm
[06/04 10:29:28    400s] # Analysis Mode: MMMC Non-OCV 
[06/04 10:29:28    400s] # Parasitics Mode: No SPEF/RCDB
[06/04 10:29:28    400s] # Signoff Settings: SI Off 
[06/04 10:29:28    400s] #################################################################################
[06/04 10:29:28    400s] Calculate delays in BcWc mode...
[06/04 10:29:28    400s] Calculate delays in BcWc mode...
[06/04 10:29:28    400s] Topological Sorting (REAL = 0:00:00.0, MEM = 1428.5M, InitMEM = 1428.5M)
[06/04 10:29:28    400s] Start delay calculation (fullDC) (1 T). (MEM=1428.5)
[06/04 10:29:28    400s] End AAE Lib Interpolated Model. (MEM=1428.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:29:28    401s] Total number of fetched objects 2471
[06/04 10:29:28    401s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:29:28    401s] End delay calculation. (MEM=1444.19 CPU=0:00:00.3 REAL=0:00:00.0)
[06/04 10:29:28    401s] End delay calculation (fullDC). (MEM=1444.19 CPU=0:00:00.3 REAL=0:00:00.0)
[06/04 10:29:28    401s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1444.2M) ***
[06/04 10:29:28    401s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:06:41 mem=1444.2M)
[06/04 10:29:28    401s] Reported timing to dir ./timingReports
[06/04 10:29:28    401s] **optDesign ... cpu = 0:00:16, real = 0:00:15, mem = 1152.1M, totSessionCpu=0:06:41 **
[06/04 10:29:28    401s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1399.2M
[06/04 10:29:28    401s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:1399.2M
[06/04 10:29:29    401s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_func_max AV_scan_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.563  |  5.991  |  0.000  |  3.399  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   303   |   195   |    8    |   85    |   61    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.724%
Routing Overflow: 3.40% H and 0.30% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1152.8M, totSessionCpu=0:06:41 **
[06/04 10:29:29    401s] *** Finished optDesign ***
[06/04 10:29:29    401s] 
[06/04 10:29:29    401s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:17.3 real=0:00:17.4)
[06/04 10:29:29    401s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[06/04 10:29:29    401s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:03.0 real=0:00:03.0)
[06/04 10:29:29    401s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.9 real=0:00:01.9)
[06/04 10:29:29    401s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:02.8 real=0:00:02.6)
[06/04 10:29:29    401s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:03.6 real=0:00:03.6)
[06/04 10:29:29    401s] Info: pop threads available for lower-level modules during optimization.
[06/04 10:29:29    401s] Deleting Lib Analyzer.
[06/04 10:29:29    401s] clean pInstBBox. size 0
[06/04 10:29:29    401s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[06/04 10:29:29    401s] All LLGs are deleted
[06/04 10:29:29    401s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1414.5M
[06/04 10:29:29    401s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1414.5M
[06/04 10:29:29    401s] Deleting Cell Server ...
[06/04 10:29:29    401s] #optDebug: fT-D <X 1 0 0 0>
[06/04 10:29:29    401s] VSMManager cleared!
[06/04 10:29:29    401s] **place_opt_design ... cpu = 0:00:20, real = 0:00:20, mem = 1369.5M **
[06/04 10:29:29    401s] *** Finished GigaPlace ***
[06/04 10:29:29    401s] 
[06/04 10:29:29    401s] *** Summary of all messages that are not suppressed in this session:
[06/04 10:29:29    401s] Severity  ID               Count  Summary                                  
[06/04 10:29:29    401s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[06/04 10:29:29    401s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[06/04 10:29:29    401s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[06/04 10:29:29    401s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[06/04 10:29:29    401s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[06/04 10:29:29    401s] *** Message Summary: 6 warning(s), 0 error(s)
[06/04 10:29:29    401s] 
[06/04 10:29:29    401s] 
[06/04 10:29:29    401s] =============================================================================================
[06/04 10:29:29    401s]  Final TAT Report for place_opt_design
[06/04 10:29:29    401s] =============================================================================================
[06/04 10:29:29    401s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 10:29:29    401s] ---------------------------------------------------------------------------------------------
[06/04 10:29:29    401s] [ TnsOpt                 ]      1   0:00:02.4  (  12.2 % )     0:00:02.5 /  0:00:02.5    1.0
[06/04 10:29:29    401s] [ GlobalOpt              ]      1   0:00:03.0  (  15.2 % )     0:00:03.0 /  0:00:03.0    1.0
[06/04 10:29:29    401s] [ DrvOpt                 ]      1   0:00:01.0  (   4.8 % )     0:00:01.0 /  0:00:01.0    1.0
[06/04 10:29:29    401s] [ SimplifyNetlist        ]      1   0:00:01.1  (   5.5 % )     0:00:01.1 /  0:00:01.1    1.0
[06/04 10:29:29    401s] [ AreaOpt                ]      2   0:00:01.7  (   8.5 % )     0:00:01.8 /  0:00:01.8    1.0
[06/04 10:29:29    401s] [ ViewPruning            ]      9   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[06/04 10:29:29    401s] [ IncrReplace            ]      1   0:00:02.6  (  13.2 % )     0:00:02.6 /  0:00:02.8    1.1
[06/04 10:29:29    401s] [ RefinePlace            ]      2   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[06/04 10:29:29    401s] [ TimingUpdate           ]      4   0:00:00.1  (   0.4 % )     0:00:00.9 /  0:00:00.9    1.0
[06/04 10:29:29    401s] [ FullDelayCalc          ]      2   0:00:00.8  (   3.9 % )     0:00:00.8 /  0:00:00.8    1.0
[06/04 10:29:29    401s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:01.1 /  0:00:00.7    0.6
[06/04 10:29:29    401s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[06/04 10:29:29    401s] [ DrvReport              ]      2   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.1    0.1
[06/04 10:29:29    401s] [ GenerateReports        ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 10:29:29    401s] [ MISC                   ]          0:00:06.4  (  32.1 % )     0:00:06.4 /  0:00:06.6    1.0
[06/04 10:29:29    401s] ---------------------------------------------------------------------------------------------
[06/04 10:29:29    401s]  place_opt_design TOTAL             0:00:19.9  ( 100.0 % )     0:00:19.9 /  0:00:20.1    1.0
[06/04 10:29:29    401s] ---------------------------------------------------------------------------------------------
[06/04 10:29:29    401s] 
[06/04 10:29:29    401s] <CMD> setDrawView fplan
[06/04 10:29:29    401s] <CMD> setDrawView ameba
[06/04 10:29:29    401s] <CMD> setDrawView ameba
[06/04 10:29:29    401s] <CMD> setDrawView ameba
[06/04 10:29:29    401s] <CMD> setDrawView ameba
[06/04 10:29:29    401s] <CMD> setDrawView fplan
[06/04 10:29:29    401s] <CMD> setDrawView ameba
[06/04 10:29:32    401s] <CMD> setDrawView fplan
[06/04 10:29:32    401s] <CMD> setDrawView ameba
[06/04 10:29:33    401s] <CMD> setDrawView place
[06/04 10:29:59    404s] <CMD> checkPlace CONV.checkPlace
[06/04 10:29:59    404s] OPERPROF: Starting checkPlace at level 1, MEM:1372.9M
[06/04 10:29:59    404s] #spOpts: N=180 
[06/04 10:29:59    404s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1372.9M
[06/04 10:29:59    404s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1372.9M
[06/04 10:29:59    404s] Core basic site is Core8T
[06/04 10:29:59    404s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:29:59    404s] SiteArray: use 208,896 bytes
[06/04 10:29:59    404s] SiteArray: current memory after site array memory allocation 1389.6M
[06/04 10:29:59    404s] SiteArray: FP blocked sites are writable
[06/04 10:29:59    404s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:29:59    404s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1389.6M
[06/04 10:29:59    404s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.004, MEM:1389.6M
[06/04 10:29:59    404s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.010, MEM:1389.6M
[06/04 10:29:59    404s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.010, MEM:1389.6M
[06/04 10:29:59    404s] Begin checking placement ... (start mem=1372.9M, init mem=1389.6M)
[06/04 10:29:59    404s] 
[06/04 10:29:59    404s] Running CheckPlace using 1 thread in normal mode...
[06/04 10:29:59    404s] 
[06/04 10:29:59    404s] ...checkPlace normal is done!
[06/04 10:29:59    404s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1389.6M
[06/04 10:29:59    404s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1389.6M
[06/04 10:29:59    404s] *info: Placed = 2073          
[06/04 10:29:59    404s] *info: Unplaced = 0           
[06/04 10:29:59    404s] Placement Density:58.72%(46408/79027)
[06/04 10:29:59    404s] Placement Density (including fixed std cells):58.72%(46408/79027)
[06/04 10:29:59    404s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1389.6M
[06/04 10:29:59    404s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1389.6M
[06/04 10:29:59    404s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1389.6M)
[06/04 10:29:59    404s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.037, MEM:1389.6M
[06/04 10:29:59    404s] <CMD> setDrawView place
[06/04 10:29:59    404s] <CMD> fit
[06/04 10:30:15    405s] <CMD> saveDesign ../restore/place_init.globals
[06/04 10:30:15    405s] #% Begin save design ... (date=06/04 10:30:15, mem=1102.3M)
[06/04 10:30:15    405s] % Begin Save ccopt configuration ... (date=06/04 10:30:15, mem=1102.3M)
[06/04 10:30:15    405s] % End Save ccopt configuration ... (date=06/04 10:30:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1102.3M, current mem=1102.3M)
[06/04 10:30:15    405s] % Begin Save netlist data ... (date=06/04 10:30:15, mem=1102.3M)
[06/04 10:30:15    405s] Writing Binary DB to ../restore/place_init.globals.dat/CONV.v.bin in single-threaded mode...
[06/04 10:30:15    405s] % End Save netlist data ... (date=06/04 10:30:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1102.3M, current mem=1102.3M)
[06/04 10:30:15    405s] Saving symbol-table file ...
[06/04 10:30:15    405s] Saving congestion map file ../restore/place_init.globals.dat/CONV.route.congmap.gz ...
[06/04 10:30:15    405s] % Begin Save AAE data ... (date=06/04 10:30:15, mem=1102.4M)
[06/04 10:30:15    405s] Saving AAE Data ...
[06/04 10:30:15    405s] % End Save AAE data ... (date=06/04 10:30:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1102.5M, current mem=1102.5M)
[06/04 10:30:15    405s] Saving preference file ../restore/place_init.globals.dat/gui.pref.tcl ...
[06/04 10:30:15    405s] Saving mode setting ...
[06/04 10:30:15    405s] Saving global file ...
[06/04 10:30:15    405s] % Begin Save floorplan data ... (date=06/04 10:30:15, mem=1102.7M)
[06/04 10:30:15    405s] Saving floorplan file ...
[06/04 10:30:15    405s] % End Save floorplan data ... (date=06/04 10:30:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1102.9M, current mem=1102.9M)
[06/04 10:30:15    405s] Saving PG file ../restore/place_init.globals.dat/CONV.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Jun  4 10:30:15 2025)
[06/04 10:30:15    405s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1387.1M) ***
[06/04 10:30:15    405s] Saving Drc markers ...
[06/04 10:30:15    405s] ... No Drc file written since there is no markers found.
[06/04 10:30:15    405s] % Begin Save placement data ... (date=06/04 10:30:15, mem=1102.9M)
[06/04 10:30:15    405s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/04 10:30:15    405s] Save Adaptive View Pruning View Names to Binary file
[06/04 10:30:15    405s] AV_func_max
[06/04 10:30:15    405s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1390.1M) ***
[06/04 10:30:15    405s] % End Save placement data ... (date=06/04 10:30:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1102.9M, current mem=1102.9M)
[06/04 10:30:15    405s] % Begin Save routing data ... (date=06/04 10:30:15, mem=1102.9M)
[06/04 10:30:15    405s] Saving route file ...
[06/04 10:30:15    405s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1387.1M) ***
[06/04 10:30:15    405s] % End Save routing data ... (date=06/04 10:30:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1103.0M, current mem=1103.0M)
[06/04 10:30:15    405s] Saving property file ../restore/place_init.globals.dat/CONV.prop
[06/04 10:30:15    405s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1390.1M) ***
[06/04 10:30:15    405s] Saving rc congestion map ../restore/place_init.globals.dat/CONV.congmap.gz ...
[06/04 10:30:15    405s] % Begin Save power constraints data ... (date=06/04 10:30:15, mem=1103.0M)
[06/04 10:30:15    405s] % End Save power constraints data ... (date=06/04 10:30:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1103.0M, current mem=1103.0M)
[06/04 10:30:17    407s] Generated self-contained design place_init.globals.dat
[06/04 10:30:17    407s] #% End save design ... (date=06/04 10:30:17, total cpu=0:00:02.2, real=0:00:02.0, peak res=1103.1M, current mem=1103.1M)
[06/04 10:30:17    407s] *** Message Summary: 0 warning(s), 0 error(s)
[06/04 10:30:17    407s] 
[06/04 10:30:58    411s] <CMD> update_constraint_mode -name CM_ideal_cts -sdc_files ../sdc/CONV_syn_cts.sdc 
[06/04 10:30:58    411s] Reading timing constraints file '/tmp/innovus_temp_31454_eda_host_BQBnJj/.mmmcxBBgA8/modes/CM_ideal/CM_ideal.sdc' ...
[06/04 10:30:58    411s] Current (total cpu=0:06:51, real=1:02:34, peak res=1184.6M, current mem=1076.7M)
[06/04 10:30:58    411s] INFO (CTE): Constraints read successfully.
[06/04 10:30:58    411s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1090.4M, current mem=1090.4M)
[06/04 10:30:58    411s] Current (total cpu=0:06:51, real=1:02:34, peak res=1184.6M, current mem=1090.4M)
[06/04 10:30:58    411s] Reading timing constraints file '../sdc/CONV_syn_cts.sdc' ...
[06/04 10:30:58    411s] Current (total cpu=0:06:51, real=1:02:34, peak res=1184.6M, current mem=1090.4M)
[06/04 10:30:58    411s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../sdc/CONV_syn_cts.sdc, Line 8).
[06/04 10:30:58    411s] 
[06/04 10:30:58    411s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../sdc/CONV_syn_cts.sdc, Line 10).
[06/04 10:30:58    411s] 
[06/04 10:30:58    411s] **ERROR: (TCLCMD-290):	Could not find technology library 'UDVS_u018mmwc108v' (File ../sdc/CONV_syn_cts.sdc, Line 12).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 214).
[06/04 10:30:58    411s] 
[06/04 10:30:58    411s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/CONV_syn_cts.sdc, Line 215).
[06/04 10:30:58    411s] 
[06/04 10:30:58    411s] INFO (CTE): Reading of timing constraints file ../sdc/CONV_syn_cts.sdc completed, with 4 Warnings and 1 Errors.
[06/04 10:30:58    411s] WARNING (CTE-25): Line: 13 of File ../sdc/CONV_syn_cts.sdc : Skipped unsupported command: set_max_area
[06/04 10:30:58    411s] 
[06/04 10:30:58    411s] 
[06/04 10:30:58    411s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1090.8M, current mem=1090.8M)
[06/04 10:30:58    411s] Current (total cpu=0:06:51, real=1:02:34, peak res=1184.6M, current mem=1090.8M)
[06/04 10:30:58    411s] Reading latency file '/tmp/innovus_temp_31454_eda_host_BQBnJj/.mmmcxBBgA8/views/AV_func_max/latency.sdc' ...
[06/04 10:30:58    411s] Reading latency file '/tmp/innovus_temp_31454_eda_host_BQBnJj/.mmmcxBBgA8/views/AV_func_min/latency.sdc' ...
[06/04 10:30:59    411s] Current (total cpu=0:06:51, real=1:02:35, peak res=1184.6M, current mem=1090.8M)
[06/04 10:30:59    411s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1091.9M, current mem=1091.9M)
[06/04 10:30:59    411s] Current (total cpu=0:06:51, real=1:02:35, peak res=1184.6M, current mem=1091.9M)
[06/04 10:31:31    414s] <CMD> create_ccopt_clock_tree_spec -file ../ccopt/ccopt.spec
[06/04 10:31:31    414s] Creating clock tree spec for modes (timing configs): CM_ideal CM_ideal_cts
[06/04 10:31:31    414s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/04 10:31:31    414s] Creating Cell Server ...(0, 0, 0, 0)
[06/04 10:31:31    414s] Summary for sequential cells identification: 
[06/04 10:31:31    414s]   Identified SBFF number: 14
[06/04 10:31:31    414s]   Identified MBFF number: 0
[06/04 10:31:31    414s]   Identified SB Latch number: 0
[06/04 10:31:31    414s]   Identified MB Latch number: 0
[06/04 10:31:31    414s]   Not identified SBFF number: 0
[06/04 10:31:31    414s]   Not identified MBFF number: 0
[06/04 10:31:31    414s]   Not identified SB Latch number: 0
[06/04 10:31:31    414s]   Not identified MB Latch number: 0
[06/04 10:31:31    414s]   Number of sequential cells which are not FFs: 13
[06/04 10:31:31    414s]  Visiting view : AV_func_max
[06/04 10:31:31    414s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:31:31    414s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:31:31    414s]  Visiting view : AV_scan_max
[06/04 10:31:31    414s]    : PowerDomain = none : Weighted F : unweighted  = 58.40 (1.000) with rcCorner = 0
[06/04 10:31:31    414s]    : PowerDomain = none : Weighted F : unweighted  = 52.80 (1.000) with rcCorner = -1
[06/04 10:31:31    414s]  Visiting view : AV_func_min
[06/04 10:31:31    414s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:31:31    414s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:31:31    414s]  Visiting view : AV_scan_min
[06/04 10:31:31    414s]    : PowerDomain = none : Weighted F : unweighted  = 27.90 (1.000) with rcCorner = 1
[06/04 10:31:31    414s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[06/04 10:31:31    414s]  Setting StdDelay to 58.40
[06/04 10:31:31    414s] Creating Cell Server, finished. 
[06/04 10:31:31    414s] 
[06/04 10:31:31    414s] Reset timing graph...
[06/04 10:31:31    414s] Ignoring AAE DB Resetting ...
[06/04 10:31:31    414s] Reset timing graph done.
[06/04 10:31:31    414s] Ignoring AAE DB Resetting ...
[06/04 10:31:31    414s] Analyzing clock structure...
[06/04 10:31:31    414s] Analyzing clock structure done.
[06/04 10:31:31    414s] Reset timing graph...
[06/04 10:31:31    414s] Ignoring AAE DB Resetting ...
[06/04 10:31:31    414s] Reset timing graph done.
[06/04 10:31:31    414s] Wrote: ../ccopt/ccopt.spec
[06/04 10:32:02    416s] <CMD> get_ccopt_clock_trees
[06/04 10:32:02    416s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[06/04 10:32:02    416s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[06/04 10:32:02    416s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[06/04 10:32:02    416s] Extracting original clock gating for clk...
[06/04 10:32:02    417s]   clock_tree clk contains 155 sinks and 8 clock gates.
[06/04 10:32:02    417s]   Extraction for clk complete.
[06/04 10:32:02    417s] Extracting original clock gating for clk done.
[06/04 10:32:02    417s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -early -clock_tree clk 0.100
[06/04 10:32:02    417s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DC_max -late -clock_tree clk 0.100
[06/04 10:32:02    417s] <CMD> set_ccopt_property source_max_capacitance -clock_tree clk 0.150
[06/04 10:32:02    417s] <CMD> set_ccopt_property source_latency -clock_tree clk 0.000
[06/04 10:32:02    417s] <CMD> set_ccopt_property clock_period -pin clk 15
[06/04 10:32:02    417s] <CMD> create_ccopt_skew_group -name clk/CM_ideal -sources clk -auto_sinks
[06/04 10:32:02    417s] The skew group clk/CM_ideal was created. It contains 155 sinks and 1 sources.
[06/04 10:32:02    417s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal true
[06/04 10:32:02    417s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk/CM_ideal 1.000
[06/04 10:32:02    417s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal clk
[06/04 10:32:02    417s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal CM_ideal
[06/04 10:32:02    417s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal {DC_max DC_min}
[06/04 10:32:02    417s] <CMD> create_ccopt_skew_group -name clk/CM_ideal_cts -sources clk -auto_sinks
[06/04 10:32:02    417s] The skew group clk/CM_ideal_cts was created. It contains 155 sinks and 1 sources.
[06/04 10:32:02    417s] <CMD> set_ccopt_property include_source_latency -skew_group clk/CM_ideal_cts true
[06/04 10:32:02    417s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk/CM_ideal_cts 1.000
[06/04 10:32:02    417s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal_cts clk
[06/04 10:32:02    417s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal_cts CM_ideal_cts
[06/04 10:32:02    417s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal_cts {DC_max DC_min}
[06/04 10:32:02    417s] <CMD> set_ccopt_property update_io_latency false
[06/04 10:32:02    417s] <CMD> check_ccopt_clock_tree_convergence
[06/04 10:32:02    417s] Checking clock tree convergence...
[06/04 10:32:02    417s] Checking clock tree convergence done.
[06/04 10:32:02    417s] <CMD> get_ccopt_property auto_design_state_for_ilms
[06/04 10:32:07    417s] <CMD> ccopt_design -cts
[06/04 10:32:07    417s] #% Begin ccopt_design (date=06/04 10:32:07, mem=1051.1M)
[06/04 10:32:07    417s] Turning off fast DC mode./nRuntime...
[06/04 10:32:07    417s] **INFO: User's settings:
[06/04 10:32:07    417s] setNanoRouteMode -droutePostRouteSpreadWire         1
[06/04 10:32:07    417s] setNanoRouteMode -extractThirdPartyCompatible       false
[06/04 10:32:07    417s] setNanoRouteMode -grouteExpTdStdDelay               58.4
[06/04 10:32:07    417s] setNanoRouteMode -timingEngine                      {}
[06/04 10:32:07    417s] setDesignMode -process                              180
[06/04 10:32:07    417s] setExtractRCMode -coupling_c_th                     3
[06/04 10:32:07    417s] setExtractRCMode -engine                            preRoute
[06/04 10:32:07    417s] setExtractRCMode -relative_c_th                     0.03
[06/04 10:32:07    417s] setExtractRCMode -total_c_th                        5
[06/04 10:32:07    417s] setDelayCalMode -enable_high_fanout                 true
[06/04 10:32:07    417s] setDelayCalMode -eng_copyNetPropToNewNet            true
[06/04 10:32:07    417s] setDelayCalMode -engine                             aae
[06/04 10:32:07    417s] setDelayCalMode -ignoreNetLoad                      false
[06/04 10:32:07    417s] setPlaceMode -maxRouteLayer                         6
[06/04 10:32:07    417s] setPlaceMode -place_detail_check_route              false
[06/04 10:32:07    417s] setPlaceMode -place_detail_preserve_routing         true
[06/04 10:32:07    417s] setPlaceMode -place_detail_remove_affected_routing  false
[06/04 10:32:07    417s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/04 10:32:07    417s] setPlaceMode -place_global_clock_gate_aware         true
[06/04 10:32:07    417s] setPlaceMode -place_global_cong_effort              auto
[06/04 10:32:07    417s] setPlaceMode -place_global_ignore_scan              true
[06/04 10:32:07    417s] setPlaceMode -place_global_ignore_spare             true
[06/04 10:32:07    417s] setPlaceMode -place_global_module_aware_spare       false
[06/04 10:32:07    417s] setPlaceMode -place_global_place_io_pins            true
[06/04 10:32:07    417s] setPlaceMode -place_global_reorder_scan             false
[06/04 10:32:07    417s] setPlaceMode -powerDriven                           false
[06/04 10:32:07    417s] setPlaceMode -timingDriven                          true
[06/04 10:32:07    417s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/04 10:32:07    417s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[06/04 10:32:07    417s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/04 10:32:07    417s] Set place::cacheFPlanSiteMark to 1
[06/04 10:32:07    417s] CCOpt::Phase::Initialization...
[06/04 10:32:07    417s] Check Prerequisites...
[06/04 10:32:07    417s] Leaving CCOpt scope - CheckPlace...
[06/04 10:32:07    417s] OPERPROF: Starting checkPlace at level 1, MEM:1364.2M
[06/04 10:32:07    417s] #spOpts: N=180 
[06/04 10:32:07    417s] All LLGs are deleted
[06/04 10:32:07    417s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1364.2M
[06/04 10:32:07    417s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1364.2M
[06/04 10:32:07    417s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1364.2M
[06/04 10:32:07    417s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1364.2M
[06/04 10:32:07    417s] Core basic site is Core8T
[06/04 10:32:07    417s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:32:07    417s] SiteArray: use 208,896 bytes
[06/04 10:32:07    417s] SiteArray: current memory after site array memory allocation 1364.2M
[06/04 10:32:07    417s] SiteArray: FP blocked sites are writable
[06/04 10:32:07    417s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.004, MEM:1364.2M
[06/04 10:32:07    417s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.004, MEM:1364.2M
[06/04 10:32:07    417s] Begin checking placement ... (start mem=1364.2M, init mem=1364.2M)
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Running CheckPlace using 1 thread in normal mode...
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] ...checkPlace normal is done!
[06/04 10:32:07    417s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1364.2M
[06/04 10:32:07    417s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1364.2M
[06/04 10:32:07    417s] *info: Placed = 2073          
[06/04 10:32:07    417s] *info: Unplaced = 0           
[06/04 10:32:07    417s] Placement Density:58.72%(46408/79027)
[06/04 10:32:07    417s] Placement Density (including fixed std cells):58.72%(46408/79027)
[06/04 10:32:07    417s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1364.2M
[06/04 10:32:07    417s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1364.2M
[06/04 10:32:07    417s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1364.2M)
[06/04 10:32:07    417s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.016, MEM:1364.2M
[06/04 10:32:07    417s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:32:07    417s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[06/04 10:32:07    417s]  * CCOpt property update_io_latency is false
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:32:07    417s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:32:07    417s] Executing ccopt post-processing.
[06/04 10:32:07    417s] Synthesizing clock trees with CCOpt...
[06/04 10:32:07    417s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 10:32:07    417s] CCOpt::Phase::PreparingToBalance...
[06/04 10:32:07    417s] Leaving CCOpt scope - Initializing power interface...
[06/04 10:32:07    417s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Positive (advancing) pin insertion delays
[06/04 10:32:07    417s] =========================================
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Found 0 advancing pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Negative (delaying) pin insertion delays
[06/04 10:32:07    417s] ========================================
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Found 0 delaying pin insertion delay (0.000% of 155 clock tree sinks)
[06/04 10:32:07    417s] **WARN: (IMPCCOPT-1127):	The skew group default.clk/CM_ideal_cts has been identified as a duplicate of: clk/CM_ideal
[06/04 10:32:07    417s] The skew group clk/CM_ideal_cts has been identified as a duplicate of: clk/CM_ideal, so it will not be cloned.
[06/04 10:32:07    417s] Notify start of optimization...
[06/04 10:32:07    417s] Notify start of optimization done.
[06/04 10:32:07    417s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[06/04 10:32:07    417s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:32:07    417s] All LLGs are deleted
[06/04 10:32:07    417s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1366.2M
[06/04 10:32:07    417s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1366.2M
[06/04 10:32:07    417s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:32:07    417s] ### Creating LA Mngr. totSessionCpu=0:06:58 mem=1366.2M
[06/04 10:32:07    417s] ### Creating LA Mngr, finished. totSessionCpu=0:06:58 mem=1366.2M
[06/04 10:32:07    417s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Started Loading and Dumping File ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Reading DB...
[06/04 10:32:07    417s] (I)       Read data from FE... (mem=1366.2M)
[06/04 10:32:07    417s] (I)       Read nodes and places... (mem=1366.2M)
[06/04 10:32:07    417s] (I)       Done Read nodes and places (cpu=0.000s, mem=1366.2M)
[06/04 10:32:07    417s] (I)       Read nets... (mem=1366.2M)
[06/04 10:32:07    417s] (I)       Done Read nets (cpu=0.000s, mem=1366.2M)
[06/04 10:32:07    417s] (I)       Done Read data from FE (cpu=0.000s, mem=1366.2M)
[06/04 10:32:07    417s] (I)       before initializing RouteDB syMemory usage = 1366.2 MB
[06/04 10:32:07    417s] (I)       == Non-default Options ==
[06/04 10:32:07    417s] (I)       Maximum routing layer                              : 6
[06/04 10:32:07    417s] (I)       Counted 5344 PG shapes. We will not process PG shapes layer by layer.
[06/04 10:32:07    417s] (I)       Use row-based GCell size
[06/04 10:32:07    417s] (I)       GCell unit size  : 4480
[06/04 10:32:07    417s] (I)       GCell multiplier : 1
[06/04 10:32:07    417s] (I)       build grid graph
[06/04 10:32:07    417s] (I)       build grid graph start
[06/04 10:32:07    417s] [NR-eGR] Track table information for default rule: 
[06/04 10:32:07    417s] [NR-eGR] ME1 has no routable track
[06/04 10:32:07    417s] [NR-eGR] ME2 has single uniform track structure
[06/04 10:32:07    417s] [NR-eGR] ME3 has single uniform track structure
[06/04 10:32:07    417s] [NR-eGR] ME4 has single uniform track structure
[06/04 10:32:07    417s] [NR-eGR] ME5 has single uniform track structure
[06/04 10:32:07    417s] [NR-eGR] ME6 has single uniform track structure
[06/04 10:32:07    417s] (I)       build grid graph end
[06/04 10:32:07    417s] (I)       ===========================================================================
[06/04 10:32:07    417s] (I)       == Report All Rule Vias ==
[06/04 10:32:07    417s] (I)       ===========================================================================
[06/04 10:32:07    417s] (I)        Via Rule : (Default)
[06/04 10:32:07    417s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/04 10:32:07    417s] (I)       ---------------------------------------------------------------------------
[06/04 10:32:07    417s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[06/04 10:32:07    417s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[06/04 10:32:07    417s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[06/04 10:32:07    417s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[06/04 10:32:07    417s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[06/04 10:32:07    417s] (I)       ===========================================================================
[06/04 10:32:07    417s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Num PG vias on layer 2 : 0
[06/04 10:32:07    417s] (I)       Num PG vias on layer 3 : 0
[06/04 10:32:07    417s] (I)       Num PG vias on layer 4 : 0
[06/04 10:32:07    417s] (I)       Num PG vias on layer 5 : 0
[06/04 10:32:07    417s] (I)       Num PG vias on layer 6 : 0
[06/04 10:32:07    417s] [NR-eGR] Read 9034 PG shapes
[06/04 10:32:07    417s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] [NR-eGR] #Routing Blockages  : 0
[06/04 10:32:07    417s] [NR-eGR] #Instance Blockages : 0
[06/04 10:32:07    417s] [NR-eGR] #PG Blockages       : 9034
[06/04 10:32:07    417s] [NR-eGR] #Halo Blockages     : 0
[06/04 10:32:07    417s] [NR-eGR] #Boundary Blockages : 0
[06/04 10:32:07    417s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/04 10:32:07    417s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 10:32:07    417s] (I)       readDataFromPlaceDB
[06/04 10:32:07    417s] (I)       Read net information..
[06/04 10:32:07    417s] [NR-eGR] Read numTotalNets=2341  numIgnoredNets=0
[06/04 10:32:07    417s] (I)       Read testcase time = 0.000 seconds
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] (I)       early_global_route_priority property id does not exist.
[06/04 10:32:07    417s] (I)       Start initializing grid graph
[06/04 10:32:07    417s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/04 10:32:07    417s] (I)       End initializing grid graph
[06/04 10:32:07    417s] (I)       Model blockages into capacity
[06/04 10:32:07    417s] (I)       Read Num Blocks=9034  Num Prerouted Wires=0  Num CS=0
[06/04 10:32:07    417s] (I)       Started Modeling ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Layer 1 (V) : #blockages 2040 : #preroutes 0
[06/04 10:32:07    417s] (I)       Layer 2 (H) : #blockages 2202 : #preroutes 0
[06/04 10:32:07    417s] (I)       Layer 3 (V) : #blockages 2390 : #preroutes 0
[06/04 10:32:07    417s] (I)       Layer 4 (H) : #blockages 1790 : #preroutes 0
[06/04 10:32:07    417s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[06/04 10:32:07    417s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       -- layer congestion ratio --
[06/04 10:32:07    417s] (I)       Layer 1 : 0.100000
[06/04 10:32:07    417s] (I)       Layer 2 : 0.700000
[06/04 10:32:07    417s] (I)       Layer 3 : 0.700000
[06/04 10:32:07    417s] (I)       Layer 4 : 0.700000
[06/04 10:32:07    417s] (I)       Layer 5 : 0.700000
[06/04 10:32:07    417s] (I)       Layer 6 : 0.700000
[06/04 10:32:07    417s] (I)       ----------------------------
[06/04 10:32:07    417s] (I)       Number of ignored nets = 0
[06/04 10:32:07    417s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/04 10:32:07    417s] (I)       Number of clock nets = 9.  Ignored: No
[06/04 10:32:07    417s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/04 10:32:07    417s] (I)       Number of special nets = 0.  Ignored: Yes
[06/04 10:32:07    417s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/04 10:32:07    417s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/04 10:32:07    417s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/04 10:32:07    417s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/04 10:32:07    417s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 10:32:07    417s] [NR-eGR] There are 9 clock nets ( 0 with NDR ).
[06/04 10:32:07    417s] (I)       Before initializing Early Global Route syMemory usage = 1366.2 MB
[06/04 10:32:07    417s] (I)       Ndr track 0 does not exist
[06/04 10:32:07    417s] (I)       ---------------------Grid Graph Info--------------------
[06/04 10:32:07    417s] (I)       Routing area        : (0, 0) - (413540, 400960)
[06/04 10:32:07    417s] (I)       Core area           : (50220, 50400) - (363320, 350560)
[06/04 10:32:07    417s] (I)       Site width          :   560  (dbu)
[06/04 10:32:07    417s] (I)       Row height          :  4480  (dbu)
[06/04 10:32:07    417s] (I)       GCell width         :  4480  (dbu)
[06/04 10:32:07    417s] (I)       GCell height        :  4480  (dbu)
[06/04 10:32:07    417s] (I)       Grid                :    93    90     6
[06/04 10:32:07    417s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/04 10:32:07    417s] (I)       Vertical capacity   :     0  4480     0  4480     0  4480
[06/04 10:32:07    417s] (I)       Horizontal capacity :     0     0  4480     0  4480     0
[06/04 10:32:07    417s] (I)       Default wire width  :   240   280   280   280   280  1200
[06/04 10:32:07    417s] (I)       Default wire space  :   240   280   280   280   280  1000
[06/04 10:32:07    417s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[06/04 10:32:07    417s] (I)       Default pitch size  :   480   620   560   620   560  2480
[06/04 10:32:07    417s] (I)       First track coord   :     0   310   280   310   280  3410
[06/04 10:32:07    417s] (I)       Num tracks per GCell:  9.33  7.23  8.00  7.23  8.00  1.81
[06/04 10:32:07    417s] (I)       Total num of tracks :     0   667   716   667   716   166
[06/04 10:32:07    417s] (I)       Num of masks        :     1     1     1     1     1     1
[06/04 10:32:07    417s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/04 10:32:07    417s] (I)       --------------------------------------------------------
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] [NR-eGR] ============ Routing rule table ============
[06/04 10:32:07    417s] [NR-eGR] Rule id: 0  Nets: 2341 
[06/04 10:32:07    417s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/04 10:32:07    417s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[06/04 10:32:07    417s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:32:07    417s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/04 10:32:07    417s] [NR-eGR] ========================================
[06/04 10:32:07    417s] [NR-eGR] 
[06/04 10:32:07    417s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/04 10:32:07    417s] (I)       blocked tracks on layer2 : = 12580 / 60030 (20.96%)
[06/04 10:32:07    417s] (I)       blocked tracks on layer3 : = 28486 / 66588 (42.78%)
[06/04 10:32:07    417s] (I)       blocked tracks on layer4 : = 32191 / 60030 (53.62%)
[06/04 10:32:07    417s] (I)       blocked tracks on layer5 : = 29326 / 66588 (44.04%)
[06/04 10:32:07    417s] (I)       blocked tracks on layer6 : = 8013 / 14940 (53.63%)
[06/04 10:32:07    417s] (I)       After initializing Early Global Route syMemory usage = 1366.2 MB
[06/04 10:32:07    417s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Reset routing kernel
[06/04 10:32:07    417s] (I)       Started Global Routing ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       ============= Initialization =============
[06/04 10:32:07    417s] (I)       totalPins=6845  totalGlobalPin=6644 (97.06%)
[06/04 10:32:07    417s] (I)       Started Net group 1 ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Started Build MST ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Generate topology with single threads
[06/04 10:32:07    417s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       total 2D Cap : 189990 = (89813 H, 100177 V)
[06/04 10:32:07    417s] [NR-eGR] Layer group 1: route 2341 net(s) in layer range [2, 6]
[06/04 10:32:07    417s] (I)       
[06/04 10:32:07    417s] (I)       ============  Phase 1a Route ============
[06/04 10:32:07    417s] (I)       Started Phase 1a ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Started Pattern routing ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 94
[06/04 10:32:07    417s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Usage: 15082 = (7401 H, 7681 V) = (8.24% H, 7.67% V) = (3.316e+04um H, 3.441e+04um V)
[06/04 10:32:07    417s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       
[06/04 10:32:07    417s] (I)       ============  Phase 1b Route ============
[06/04 10:32:07    417s] (I)       Started Phase 1b ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Started Monotonic routing ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Usage: 15097 = (7407 H, 7690 V) = (8.25% H, 7.68% V) = (3.318e+04um H, 3.445e+04um V)
[06/04 10:32:07    417s] (I)       Overflow of layer group 1: 7.24% H + 1.54% V. EstWL: 6.763456e+04um
[06/04 10:32:07    417s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       
[06/04 10:32:07    417s] (I)       ============  Phase 1c Route ============
[06/04 10:32:07    417s] (I)       Started Phase 1c ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Started Two level routing ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Level2 Grid: 19 x 18
[06/04 10:32:07    417s] (I)       Started Two Level Routing ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Usage: 15096 = (7407 H, 7689 V) = (8.25% H, 7.68% V) = (3.318e+04um H, 3.445e+04um V)
[06/04 10:32:07    417s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       
[06/04 10:32:07    417s] (I)       ============  Phase 1d Route ============
[06/04 10:32:07    417s] (I)       Started Phase 1d ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Started Detoured routing ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Usage: 15096 = (7407 H, 7689 V) = (8.25% H, 7.68% V) = (3.318e+04um H, 3.445e+04um V)
[06/04 10:32:07    417s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       
[06/04 10:32:07    417s] (I)       ============  Phase 1e Route ============
[06/04 10:32:07    417s] (I)       Started Phase 1e ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Started Route legalization ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Usage: 15193 = (7408 H, 7785 V) = (8.25% H, 7.77% V) = (3.319e+04um H, 3.488e+04um V)
[06/04 10:32:07    417s] [NR-eGR] Early Global Route overflow of layer group 1: 7.23% H + 1.51% V. EstWL: 6.806464e+04um
[06/04 10:32:07    417s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Started Layer assignment ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Running layer assignment with 1 threads
[06/04 10:32:07    417s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       
[06/04 10:32:07    417s] (I)       ============  Phase 1l Route ============
[06/04 10:32:07    417s] (I)       Started Phase 1l ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       
[06/04 10:32:07    417s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 10:32:07    417s] [NR-eGR]                        OverCon           OverCon            
[06/04 10:32:07    417s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/04 10:32:07    417s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[06/04 10:32:07    417s] [NR-eGR] ---------------------------------------------------------------
[06/04 10:32:07    417s] [NR-eGR]     ME1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:32:07    417s] [NR-eGR]     ME2  (2)        49( 0.59%)         3( 0.04%)   ( 0.63%) 
[06/04 10:32:07    417s] [NR-eGR]     ME3  (3)       324( 3.94%)        25( 0.30%)   ( 4.24%) 
[06/04 10:32:07    417s] [NR-eGR]     ME4  (4)        22( 0.27%)         0( 0.00%)   ( 0.27%) 
[06/04 10:32:07    417s] [NR-eGR]     ME5  (5)        93( 1.13%)         1( 0.01%)   ( 1.14%) 
[06/04 10:32:07    417s] [NR-eGR]     ME6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 10:32:07    417s] [NR-eGR] ---------------------------------------------------------------
[06/04 10:32:07    417s] [NR-eGR] Total              488( 1.26%)        29( 0.07%)   ( 1.33%) 
[06/04 10:32:07    417s] [NR-eGR] 
[06/04 10:32:07    417s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       total 2D Cap : 193855 = (91712 H, 102143 V)
[06/04 10:32:07    417s] [NR-eGR] Overflow after Early Global Route (GR compatible) 2.78% H + 0.24% V
[06/04 10:32:07    417s] [NR-eGR] Overflow after Early Global Route 3.40% H + 0.30% V
[06/04 10:32:07    417s] (I)       ============= track Assignment ============
[06/04 10:32:07    417s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Started Track Assignment ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/04 10:32:07    417s] (I)       Running track assignment with 1 threads
[06/04 10:32:07    417s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] (I)       Run Multi-thread track assignment
[06/04 10:32:07    417s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] [NR-eGR] Started Export DB wires ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] [NR-eGR] Started Export all nets ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] [NR-eGR] Started Set wire vias ( Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:32:07    417s] [NR-eGR]    ME1  (1F) length: 0.000000e+00um, number of vias: 6740
[06/04 10:32:07    417s] [NR-eGR]    ME2  (2V) length: 3.229469e+04um, number of vias: 10166
[06/04 10:32:07    417s] [NR-eGR]    ME3  (3H) length: 2.456731e+04um, number of vias: 1044
[06/04 10:32:07    417s] [NR-eGR]    ME4  (4V) length: 5.016300e+03um, number of vias: 804
[06/04 10:32:07    417s] [NR-eGR]    ME5  (5H) length: 1.128251e+04um, number of vias: 12
[06/04 10:32:07    417s] [NR-eGR]    ME6  (6V) length: 5.600000e+00um, number of vias: 0
[06/04 10:32:07    417s] [NR-eGR] Total length: 7.316641e+04um, number of vias: 18766
[06/04 10:32:07    417s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:32:07    417s] [NR-eGR] Total eGR-routed clock nets wire length: 2.616750e+03um 
[06/04 10:32:07    417s] [NR-eGR] --------------------------------------------------------------------------
[06/04 10:32:07    417s] Saved RC grid cleaned up.
[06/04 10:32:07    417s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1366.23 MB )
[06/04 10:32:07    417s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 10:32:07    417s] Rebuilding timing graph...
[06/04 10:32:07    417s] Rebuilding timing graph done.
[06/04 10:32:07    417s] Legalization setup...
[06/04 10:32:07    417s] Using cell based legalization.
[06/04 10:32:07    417s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 10:32:07    417s] OPERPROF: Starting DPlace-Init at level 1, MEM:1390.3M
[06/04 10:32:07    417s] #spOpts: N=180 
[06/04 10:32:07    417s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1390.3M
[06/04 10:32:07    417s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1390.3M
[06/04 10:32:07    417s] Core basic site is Core8T
[06/04 10:32:07    417s] SiteArray: non-trimmed site array dimensions = 67 x 559
[06/04 10:32:07    417s] SiteArray: use 208,896 bytes
[06/04 10:32:07    417s] SiteArray: current memory after site array memory allocation 1390.3M
[06/04 10:32:07    417s] SiteArray: FP blocked sites are writable
[06/04 10:32:07    417s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 10:32:07    417s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1390.3M
[06/04 10:32:07    417s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.004, MEM:1390.3M
[06/04 10:32:07    417s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1390.3M
[06/04 10:32:07    417s] OPERPROF:     Starting CMU at level 3, MEM:1390.3M
[06/04 10:32:07    417s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1390.3M
[06/04 10:32:07    417s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1390.3M
[06/04 10:32:07    417s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1390.3MB).
[06/04 10:32:07    417s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:1390.3M
[06/04 10:32:07    417s] (I)       Load db... (mem=1390.3M)
[06/04 10:32:07    417s] (I)       Read data from FE... (mem=1390.3M)
[06/04 10:32:07    417s] (I)       Read nodes and places... (mem=1390.3M)
[06/04 10:32:07    417s] (I)       Number of ignored instance 0
[06/04 10:32:07    417s] (I)       Number of inbound cells 0
[06/04 10:32:07    417s] (I)       numMoveCells=2073, numMacros=4  numPads=105  numMultiRowHeightInsts=0
[06/04 10:32:07    417s] (I)       cell height: 4480, count: 2073
[06/04 10:32:07    417s] (I)       Done Read nodes and places (cpu=0.000s, mem=1390.3M)
[06/04 10:32:07    417s] (I)       Read rows... (mem=1390.3M)
[06/04 10:32:07    417s] (I)       rowRegion is not equal to core box, resetting core box
[06/04 10:32:07    417s] (I)       rowRegion : (50220, 50400) - (363260, 350560)
[06/04 10:32:07    417s] (I)       coreBox   : (50220, 50400) - (363320, 350560)
[06/04 10:32:07    417s] (I)       Done Read rows (cpu=0.000s, mem=1390.3M)
[06/04 10:32:07    417s] (I)       Done Read data from FE (cpu=0.000s, mem=1390.3M)
[06/04 10:32:07    417s] (I)       Done Load db (cpu=0.000s, mem=1390.3M)
[06/04 10:32:07    417s] (I)       Constructing placeable region... (mem=1390.3M)
[06/04 10:32:07    417s] (I)       Constructing bin map
[06/04 10:32:07    417s] (I)       Initialize bin information with width=44800 height=44800
[06/04 10:32:07    417s] (I)       Done constructing bin map
[06/04 10:32:07    417s] (I)       Removing 0 blocked bin with high fixed inst density
[06/04 10:32:07    417s] (I)       Compute region effective width... (mem=1390.3M)
[06/04 10:32:07    417s] (I)       Done Compute region effective width (cpu=0.000s, mem=1390.3M)
[06/04 10:32:07    417s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1390.3M)
[06/04 10:32:07    417s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:32:07    417s] Validating CTS configuration...
[06/04 10:32:07    417s] Checking module port directions...
[06/04 10:32:07    417s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:32:07    417s] Non-default CCOpt properties:
[06/04 10:32:07    417s] route_type is set for at least one object
[06/04 10:32:07    417s] source_max_capacitance is set for at least one object
[06/04 10:32:07    417s] target_insertion_delay is set for at least one object
[06/04 10:32:07    417s] target_max_trans_sdc is set for at least one object
[06/04 10:32:07    417s] update_io_latency: 0 (default: true)
[06/04 10:32:07    417s] Route type trimming info:
[06/04 10:32:07    417s]   No route type modifications were made.
[06/04 10:32:07    417s] Accumulated time to calculate placeable region: 0
[06/04 10:32:07    417s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[06/04 10:32:07    417s] Accumulated time to calculate placeable region: 0
[06/04 10:32:07    417s] (I)       Initializing Steiner engine. 
[06/04 10:32:07    417s] LayerId::1 widthSet size::4
[06/04 10:32:07    417s] LayerId::2 widthSet size::4
[06/04 10:32:07    417s] LayerId::3 widthSet size::4
[06/04 10:32:07    417s] LayerId::4 widthSet size::4
[06/04 10:32:07    417s] LayerId::5 widthSet size::4
[06/04 10:32:07    417s] LayerId::6 widthSet size::2
[06/04 10:32:07    417s] Updating RC grid for preRoute extraction ...
[06/04 10:32:07    417s] Initializing multi-corner capacitance tables ... 
[06/04 10:32:07    417s] Initializing multi-corner resistance tables ...
[06/04 10:32:07    417s] **Info: Trial Route has Max Route Layer 15/6.
[06/04 10:32:07    417s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 10:32:07    417s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.222840 ; aWlH: 0.000000 ; Pmax: 0.837100 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[06/04 10:32:07    417s] End AAE Lib Interpolated Model. (MEM=1390.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 10:32:07    417s] **ERROR: (IMPCCOPT-1209):	Non-leaf slew time target of 0.100ns is too low on both rising and falling edges. The largest clock gate is unable to drive the largest buffer in power_domain auto-default. To adhere to the given slope target, you will need to select a stronger clock gate, increase the slew target to at least 0.120ns or remove these driver cells from the CTS cell lists: DEL1 .
Type 'man IMPCCOPT-1209' for more detail.
[06/04 10:32:07    417s] Clock tree balancer configuration for clock_tree clk:
[06/04 10:32:07    417s] Non-default CCOpt properties:
[06/04 10:32:07    417s]   route_type (leaf): default_route_type_leaf (default: default)
[06/04 10:32:07    417s]   route_type (trunk): default_route_type_nonleaf (default: default)
[06/04 10:32:07    417s]   route_type (top): default_route_type_nonleaf (default: default)
[06/04 10:32:07    417s]   source_max_capacitance: 150 (default: auto)
[06/04 10:32:07    417s] For power domain auto-default:
[06/04 10:32:07    417s]   Buffers:     DEL1 
[06/04 10:32:07    417s]   Inverters:   
[06/04 10:32:07    417s]   Clock gates: ICGD1 
[06/04 10:32:07    417s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 79027.200um^2
[06/04 10:32:07    417s] Top Routing info:
[06/04 10:32:07    417s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:32:07    417s]   Unshielded; Mask Constraint: 0; Source: route_type.
[06/04 10:32:07    417s] Trunk Routing info:
[06/04 10:32:07    417s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:32:07    417s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 10:32:07    417s] Leaf Routing info:
[06/04 10:32:07    417s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:32:07    417s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 10:32:07    417s] For timing_corner DC_max:setup, late and power domain auto-default:
[06/04 10:32:07    417s]   Slew time target (leaf):    0.100ns (Too low; min: 1.150ns)
[06/04 10:32:07    417s]   Slew time target (trunk):   0.100ns (Too low; min: 1.150ns)
[06/04 10:32:07    417s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[06/04 10:32:07    417s]   Buffer unit delay: 0.350ns
[06/04 10:32:07    417s]   Buffer max distance: 40.000um
[06/04 10:32:07    417s] Fastest wire driving cells and distances:
[06/04 10:32:07    417s]   Buffer    : {lib_cell:DEL1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.100ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[06/04 10:32:07    417s]   Clock gate: {lib_cell:ICGD1, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.100ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] **ERROR: (IMPCCOPT-1013):	The target_max_trans is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Logic Sizing Table:
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] ----------------------------------------------------------
[06/04 10:32:07    417s] Cell    Instance count    Source    Eligible library cells
[06/04 10:32:07    417s] ----------------------------------------------------------
[06/04 10:32:07    417s]   (empty table)
[06/04 10:32:07    417s] ----------------------------------------------------------
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 10:32:07    417s] Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 10:32:07    417s] Clock tree balancer configuration for skew_group clk/CM_ideal:
[06/04 10:32:07    417s]   Sources:                     pin clk
[06/04 10:32:07    417s]   Total number of sinks:       155
[06/04 10:32:07    417s]   Delay constrained sinks:     147
[06/04 10:32:07    417s]   Non-leaf sinks:              0
[06/04 10:32:07    417s]   Ignore pins:                 0
[06/04 10:32:07    417s]  Timing corner DC_max:setup.late:
[06/04 10:32:07    417s]   Skew target:                 0.000ns
[06/04 10:32:07    417s]   Insertion delay target:      1.000ns
[06/04 10:32:07    417s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:32:07    417s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:32:07    417s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/04 10:32:07    417s] Primary reporting skew groups are:
[06/04 10:32:07    417s] skew_group clk/CM_ideal with 155 clock sinks
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Clock DAG stats initial state:
[06/04 10:32:07    417s]   cell counts      : b=0, i=0, icg=0, nicg=8, l=0, total=8
[06/04 10:32:07    417s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=120.422um^2, l=0.000um^2, total=120.422um^2
[06/04 10:32:07    417s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1186.870um, total=1186.870um
[06/04 10:32:07    417s] Clock DAG library cell distribution initial state {count}:
[06/04 10:32:07    417s]   NICGs: AN2D1: 8 
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Distribution of half-perimeter wire length by ICG depth:
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] -----------------------------------------------------------------------------
[06/04 10:32:07    417s] Min ICG    Max ICG    Count    HPWL
[06/04 10:32:07    417s] Depth      Depth               (um)
[06/04 10:32:07    417s] -----------------------------------------------------------------------------
[06/04 10:32:07    417s]    0          0         8      [min=30, max=483, avg=148, sd=145, total=1187]
[06/04 10:32:07    417s]    0          1         1      [min=362, max=362, avg=362, sd=0, total=362]
[06/04 10:32:07    417s] -----------------------------------------------------------------------------
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:32:07    417s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Layer information for route type default_route_type_leaf:
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] --------------------------------------------------------------------
[06/04 10:32:07    417s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:32:07    417s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:32:07    417s] --------------------------------------------------------------------
[06/04 10:32:07    417s] ME1      N            H          0.327         0.166         0.054
[06/04 10:32:07    417s] ME2      N            V          0.236         0.183         0.043
[06/04 10:32:07    417s] ME3      Y            H          0.236         0.191         0.045
[06/04 10:32:07    417s] ME4      Y            V          0.236         0.184         0.043
[06/04 10:32:07    417s] ME5      N            H          0.236         0.186         0.044
[06/04 10:32:07    417s] ME6      N            V          0.016         0.207         0.003
[06/04 10:32:07    417s] --------------------------------------------------------------------
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:32:07    417s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Layer information for route type default_route_type_nonleaf:
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] --------------------------------------------------------------------
[06/04 10:32:07    417s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:32:07    417s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:32:07    417s] --------------------------------------------------------------------
[06/04 10:32:07    417s] ME1      N            H          0.327         0.237         0.078
[06/04 10:32:07    417s] ME2      N            V          0.236         0.260         0.061
[06/04 10:32:07    417s] ME3      Y            H          0.236         0.281         0.066
[06/04 10:32:07    417s] ME4      Y            V          0.236         0.261         0.062
[06/04 10:32:07    417s] ME5      N            H          0.236         0.274         0.065
[06/04 10:32:07    417s] ME6      N            V          0.016         0.264         0.004
[06/04 10:32:07    417s] --------------------------------------------------------------------
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[06/04 10:32:07    417s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Layer information for route type default_route_type_nonleaf:
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] --------------------------------------------------------------------
[06/04 10:32:07    417s] Layer    Preferred    Route    Res.          Cap.          RC
[06/04 10:32:07    417s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 10:32:07    417s] --------------------------------------------------------------------
[06/04 10:32:07    417s] ME1      N            H          0.327         0.166         0.054
[06/04 10:32:07    417s] ME2      N            V          0.236         0.183         0.043
[06/04 10:32:07    417s] ME3      Y            H          0.236         0.191         0.045
[06/04 10:32:07    417s] ME4      Y            V          0.236         0.184         0.043
[06/04 10:32:07    417s] ME5      N            H          0.236         0.186         0.044
[06/04 10:32:07    417s] ME6      N            V          0.016         0.207         0.003
[06/04 10:32:07    417s] --------------------------------------------------------------------
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Via selection for estimated routes (rule default):
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] -------------------------------------------------------------------------
[06/04 10:32:07    417s] Layer      Via Cell               Res.     Cap.     RC       Top of Stack
[06/04 10:32:07    417s] Range                             (Ohm)    (fF)     (fs)     Only
[06/04 10:32:07    417s] -------------------------------------------------------------------------
[06/04 10:32:07    417s] ME1-ME2    VIA12_VV               6.500    0.038    0.249    false
[06/04 10:32:07    417s] ME2-ME3    VIA23_VH               6.500    0.032    0.205    false
[06/04 10:32:07    417s] ME2-ME3    VIA23_stack_HAMMER1    6.500    0.050    0.326    true
[06/04 10:32:07    417s] ME3-ME4    VIA34_VH               6.500    0.032    0.205    false
[06/04 10:32:07    417s] ME3-ME4    VIA34_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 10:32:07    417s] ME4-ME5    VIA45_VH               6.500    0.032    0.206    false
[06/04 10:32:07    417s] ME4-ME5    VIA45_stack_HAMMER1    6.500    0.050    0.327    true
[06/04 10:32:07    417s] ME5-ME6    VIA56_HH               6.500    0.066    0.426    false
[06/04 10:32:07    417s] ME5-ME6    VIA56_stack_HAMMER1    6.500    0.081    0.529    true
[06/04 10:32:07    417s] -------------------------------------------------------------------------
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Ideal and dont_touch net fanout counts:
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] -----------------------------------------------------------
[06/04 10:32:07    417s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[06/04 10:32:07    417s] -----------------------------------------------------------
[06/04 10:32:07    417s]       1            10                      0
[06/04 10:32:07    417s]      11           100                      1
[06/04 10:32:07    417s]     101          1000                      0
[06/04 10:32:07    417s]    1001         10000                      0
[06/04 10:32:07    417s]   10001           +                        0
[06/04 10:32:07    417s] -----------------------------------------------------------
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Top ideal and dont_touch nets by fanout:
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] ---------------------
[06/04 10:32:07    417s] Net name    Fanout ()
[06/04 10:32:07    417s] ---------------------
[06/04 10:32:07    417s] clk            27
[06/04 10:32:07    417s] ---------------------
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] No dont_touch hnets found in the clock tree
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Filtering reasons for cell type: buffer
[06/04 10:32:07    417s] =======================================
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:32:07    417s] Clock trees    Power domain    Reason                         Library cells
[06/04 10:32:07    417s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:32:07    417s] all            auto-default    Unbalanced rise/fall delays    { BUFFD1 BUFFD10 BUFFD12 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[06/04 10:32:07    417s] ---------------------------------------------------------------------------------------------------------------------------
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Filtering reasons for cell type: inverter
[06/04 10:32:07    417s] =========================================
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:32:07    417s] Clock trees    Power domain    Reason                         Library cells
[06/04 10:32:07    417s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:32:07    417s] all            auto-default    Unbalanced rise/fall delays    { INVD1 INVD10 INVD12 INVD2 INVD3 INVD4 INVD6 INVD8 }
[06/04 10:32:07    417s] -------------------------------------------------------------------------------------------------------------------
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] CCOpt configuration status: cannot run ccopt_design.
[06/04 10:32:07    417s] Check the log for details of problem(s) found:
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] ---------------------------------------------------
[06/04 10:32:07    417s] Design configuration problems
[06/04 10:32:07    417s] ---------------------------------------------------
[06/04 10:32:07    417s] One or more clock trees have configuration problems
[06/04 10:32:07    417s] ---------------------------------------------------
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Clock tree configuration problems:
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] ------------------------------------------------------
[06/04 10:32:07    417s] Clock tree    Problem
[06/04 10:32:07    417s] ------------------------------------------------------
[06/04 10:32:07    417s] clk           The maximum transition target is too low
[06/04 10:32:07    417s] ------------------------------------------------------
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Copying last skew targets (including wire skew targets) from clk/CM_ideal to clk/CM_ideal_cts (the duplicate skew group).
[06/04 10:32:07    417s] Copying last insertion target (including wire insertion delay target) from clk/CM_ideal to clk/CM_ideal_cts (the duplicate skew group).
[06/04 10:32:07    417s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 10:32:07    417s] Runtime done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/04 10:32:07    417s] Runtime Report Coverage % = 95.3
[06/04 10:32:07    417s] Runtime Summary
[06/04 10:32:07    417s] ===============
[06/04 10:32:07    417s] Clock Runtime:  (69%) Core CTS           0.17 (Init 0.17, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
[06/04 10:32:07    417s] Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
[06/04 10:32:07    417s] Clock Runtime:  (30%) Other CTS          0.07 (Init 0.07, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
[06/04 10:32:07    417s] Clock Runtime: (100%) Total              0.24
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] Runtime Summary:
[06/04 10:32:07    417s] ================
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] ------------------------------------------------------------------------------------------------------------
[06/04 10:32:07    417s] wall  % time  children  called  name
[06/04 10:32:07    417s] ------------------------------------------------------------------------------------------------------------
[06/04 10:32:07    417s] 0.26  100.00    0.26      0       
[06/04 10:32:07    417s] 0.26  100.00    0.24      1     Runtime
[06/04 10:32:07    417s] 0.02    7.67    0.02      1     CCOpt::Phase::Initialization
[06/04 10:32:07    417s] 0.02    7.66    0.02      1       Check Prerequisites
[06/04 10:32:07    417s] 0.02    6.37    0.00      1         Leaving CCOpt scope - CheckPlace
[06/04 10:32:07    417s] 0.22   87.63    0.16      1     CCOpt::Phase::PreparingToBalance
[06/04 10:32:07    417s] 0.00    0.07    0.00      1       Leaving CCOpt scope - Initializing power interface
[06/04 10:32:07    417s] 0.06   22.17    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[06/04 10:32:07    417s] 0.02    8.38    0.00      1       Legalization setup
[06/04 10:32:07    417s] 0.08   31.24    0.01      1       Validating CTS configuration
[06/04 10:32:07    417s] 0.00    0.01    0.00      1         Checking module port directions
[06/04 10:32:07    417s] 0.01    2.62    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 10:32:07    417s] ------------------------------------------------------------------------------------------------------------
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 10:32:07    417s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/04 10:32:07    417s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[06/04 10:32:07    417s] Set place::cacheFPlanSiteMark to 0
[06/04 10:32:07    417s] All LLGs are deleted
[06/04 10:32:07    417s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1428.5M
[06/04 10:32:07    417s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1428.5M
[06/04 10:32:07    417s] 3
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] *** Summary of all messages that are not suppressed in this session:
[06/04 10:32:07    417s] Severity  ID               Count  Summary                                  
[06/04 10:32:07    417s] WARNING   IMPSP-105            4  'setPlaceMode -maxRouteLayer' will becom...
[06/04 10:32:07    417s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[06/04 10:32:07    417s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[06/04 10:32:07    417s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[06/04 10:32:07    417s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[06/04 10:32:07    417s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[06/04 10:32:07    417s] ERROR     IMPCCOPT-1209        1  Non-leaf slew time target of %s%s is too...
[06/04 10:32:07    417s] WARNING   IMPCCOPT-2015        1  %s will not update I/O latencies for the...
[06/04 10:32:07    417s] ERROR     IMPCCOPT-1013        1  The target_max_trans is too low for at l...
[06/04 10:32:07    417s] *** Message Summary: 11 warning(s), 3 error(s)
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] =============================================================================================
[06/04 10:32:07    417s]  Final TAT Report for ccopt_design
[06/04 10:32:07    417s] =============================================================================================
[06/04 10:32:07    417s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 10:32:07    417s] ---------------------------------------------------------------------------------------------
[06/04 10:32:07    417s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 10:32:07    417s] [ MISC                   ]          0:00:00.3  (  99.9 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 10:32:07    417s] ---------------------------------------------------------------------------------------------
[06/04 10:32:07    417s]  ccopt_design TOTAL                 0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[06/04 10:32:07    417s] ---------------------------------------------------------------------------------------------
[06/04 10:32:07    417s] 
[06/04 10:32:07    417s] #% End ccopt_design (date=06/04 10:32:07, total cpu=0:00:00.3, real=0:00:00.0, peak res=1096.5M, current mem=1096.5M)
[06/04 10:32:07    417s] 
[06/04 10:34:25    429s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[06/04 10:34:25    429s] Innovus terminated by user interrupt.
[06/04 10:34:25    429s] 
[06/04 10:34:25    429s] *** Memory Usage v#1 (Current mem = 1390.465M, initial mem = 268.238M) ***
[06/04 10:34:25    429s] 
[06/04 10:34:25    429s] *** Summary of all messages that are not suppressed in this session:
[06/04 10:34:25    429s] Severity  ID               Count  Summary                                  
[06/04 10:34:25    429s] WARNING   IMPFP-325            2  Floorplan of the design is resized. All ...
[06/04 10:34:25    429s] WARNING   IMPFP-3961          90  The techSite '%s' has no related standar...
[06/04 10:34:25    429s] WARNING   IMPEXT-6202          4  In addition to the technology file, the ...
[06/04 10:34:25    429s] WARNING   IMPVL-159          888  Pin '%s' of cell '%s' is defined in LEF ...
[06/04 10:34:25    429s] WARNING   IMPESI-621           1  Timing window restoration data eosdb.dat...
[06/04 10:34:25    429s] WARNING   IMPVFC-96         6790  Instance pin %s of net %s has not been p...
[06/04 10:34:25    429s] WARNING   IMPVFC-97          105  IO pin %s of net %s has not been assigne...
[06/04 10:34:25    429s] WARNING   IMPPP-531          120  ViaGen Warning: %s rule violation, no vi...
[06/04 10:34:25    429s] WARNING   IMPPP-532           38  ViaGen Warning: top layer and bottom lay...
[06/04 10:34:25    429s] WARNING   IMPPP-151            9  %s (%f) is not multiple of manufacturing...
[06/04 10:34:25    429s] WARNING   IMPPP-170           60  The power planner failed to create a wir...
[06/04 10:34:25    429s] ERROR     IMPPP-182           30  You have specified an invalid layer '%s'...
[06/04 10:34:25    429s] WARNING   IMPSR-4058           3  Sroute option: %s should be used in conj...
[06/04 10:34:25    429s] WARNING   IMPSP-105            5  'setPlaceMode -maxRouteLayer' will becom...
[06/04 10:34:25    429s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[06/04 10:34:25    429s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[06/04 10:34:25    429s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[06/04 10:34:25    429s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[06/04 10:34:25    429s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[06/04 10:34:25    429s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[06/04 10:34:25    429s] WARNING   IMPOPT-665         105  %s : Net has unplaced terms or is connec...
[06/04 10:34:25    429s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[06/04 10:34:25    429s] WARNING   IMPOPT-3564          2  The following cells are set dont_use tem...
[06/04 10:34:25    429s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[06/04 10:34:25    429s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[06/04 10:34:25    429s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[06/04 10:34:25    429s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[06/04 10:34:25    429s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[06/04 10:34:25    429s] ERROR     IMPCCOPT-1209        1  Non-leaf slew time target of %s%s is too...
[06/04 10:34:25    429s] WARNING   IMPCCOPT-2015        1  %s will not update I/O latencies for the...
[06/04 10:34:25    429s] ERROR     IMPCCOPT-1013        1  The target_max_trans is too low for at l...
[06/04 10:34:25    429s] ERROR     IMPOAX-124           5  OpenAccess (OA) shared library installat...
[06/04 10:34:25    429s] ERROR     IMPOAX-332           5  Failed to initialize OpenAccess (OA) dat...
[06/04 10:34:25    429s] WARNING   IMPCTE-107           3  The following globals have been obsolete...
[06/04 10:34:25    429s] ERROR     IMPTCM-48            3  "%s" is not a legal option for command "...
[06/04 10:34:25    429s] WARNING   IMPTCM-125           2  Option "%s" for command %s is obsolete a...
[06/04 10:34:25    429s] WARNING   IMPIMEX-4017         3  freeDesign cannot reset some internal st...
[06/04 10:34:25    429s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[06/04 10:34:25    429s] ERROR     TCLCMD-290           3  Could not find technology library '%s'   
[06/04 10:34:25    429s] WARNING   TCLCMD-1014          3  The SDC set_operating_conditions asserti...
[06/04 10:34:25    429s] WARNING   TCLCMD-1461          3  Skipped unsupported command: %s          
[06/04 10:34:25    429s] WARNING   TCLNL-330            6  set_input_delay on clock root '%s' is no...
[06/04 10:34:25    429s] *** Message Summary: 8260 warning(s), 49 error(s)
[06/04 10:34:25    429s] 
[06/04 10:34:25    429s] --- Ending "Innovus" (totcpu=0:07:10, real=1:06:01, mem=1390.5M) ---
