<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/ppc/vm_version_ppc.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="templateTable_ppc_64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="../s390/c1_LIRAssembler_s390.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/ppc/vm_version_ppc.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 19  *
 20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 21  * or visit www.oracle.com if you need additional information or have any
 22  * questions.
 23  *
 24  */
 25 
 26 #include &quot;precompiled.hpp&quot;
 27 #include &quot;jvm.h&quot;
 28 #include &quot;asm/assembler.inline.hpp&quot;
 29 #include &quot;asm/macroAssembler.inline.hpp&quot;
 30 #include &quot;compiler/disassembler.hpp&quot;
 31 #include &quot;memory/resourceArea.hpp&quot;
 32 #include &quot;runtime/java.hpp&quot;
 33 #include &quot;runtime/os.hpp&quot;
 34 #include &quot;runtime/stubCodeGenerator.hpp&quot;
 35 #include &quot;runtime/vm_version.hpp&quot;
 36 #include &quot;utilities/align.hpp&quot;
 37 #include &quot;utilities/defaultStream.hpp&quot;
 38 #include &quot;utilities/globalDefinitions.hpp&quot;

 39 
 40 #include &lt;sys/sysinfo.h&gt;
 41 #if defined(_AIX)
 42 #include &lt;libperfstat.h&gt;
 43 #endif
 44 
 45 #if defined(LINUX) &amp;&amp; defined(VM_LITTLE_ENDIAN)
 46 #include &lt;sys/auxv.h&gt;
 47 
 48 #ifndef PPC_FEATURE2_HTM_NOSC
 49 #define PPC_FEATURE2_HTM_NOSC (1 &lt;&lt; 24)
 50 #endif
 51 #endif
 52 
 53 bool VM_Version::_is_determine_features_test_running = false;
 54 uint64_t VM_Version::_dscr_val = 0;
 55 
 56 #define MSG(flag)   \
 57   if (flag &amp;&amp; !FLAG_IS_DEFAULT(flag))                                  \
 58       jio_fprintf(defaultStream::error_stream(),                       \
</pre>
<hr />
<pre>
174                (has_vshasig() ? &quot; sha&quot;     : &quot;&quot;),
175                (has_tm()      ? &quot; rtm&quot;     : &quot;&quot;),
176                (has_darn()    ? &quot; darn&quot;    : &quot;&quot;)
177                // Make sure number of %s matches num_features!
178               );
179   _features_string = os::strdup(buf);
180   if (Verbose) {
181     print_features();
182   }
183 
184   // PPC64 supports 8-byte compare-exchange operations (see Atomic::cmpxchg)
185   // and &#39;atomic long memory ops&#39; (see Unsafe_GetLongVolatile).
186   _supports_cx8 = true;
187 
188   // Used by C1.
189   _supports_atomic_getset4 = true;
190   _supports_atomic_getadd4 = true;
191   _supports_atomic_getset8 = true;
192   _supports_atomic_getadd8 = true;
193 
<span class="line-removed">194   UseSSE = 0; // Only on x86 and x64</span>
<span class="line-removed">195 </span>
196   intx cache_line_size = L1_data_cache_line_size();
197 
198   if (PowerArchitecturePPC64 &gt;= 9) {
199     if (os::supports_map_sync() == true) {
200       _data_cache_line_flush_size = cache_line_size;
201     }
202   }
203 
204   if (FLAG_IS_DEFAULT(AllocatePrefetchStyle)) AllocatePrefetchStyle = 1;
205 
206   if (AllocatePrefetchStyle == 4) {
207     AllocatePrefetchStepSize = cache_line_size; // Need exact value.
208     if (FLAG_IS_DEFAULT(AllocatePrefetchLines)) AllocatePrefetchLines = 12; // Use larger blocks by default.
209     if (AllocatePrefetchDistance &lt; 0) AllocatePrefetchDistance = 2*cache_line_size; // Default is not defined?
210   } else {
211     if (cache_line_size &gt; AllocatePrefetchStepSize) AllocatePrefetchStepSize = cache_line_size;
212     if (FLAG_IS_DEFAULT(AllocatePrefetchLines)) AllocatePrefetchLines = 3; // Optimistic value.
213     if (AllocatePrefetchDistance &lt; 0) AllocatePrefetchDistance = 3*cache_line_size; // Default is not defined?
214   }
215 
216   assert(AllocatePrefetchLines &gt; 0, &quot;invalid value&quot;);
217   if (AllocatePrefetchLines &lt; 1) { // Set valid value in product VM.
218     AllocatePrefetchLines = 1; // Conservative value.
219   }
220 
221   if (AllocatePrefetchStyle == 3 &amp;&amp; AllocatePrefetchDistance &lt; cache_line_size) {
222     AllocatePrefetchStyle = 1; // Fall back if inappropriate.
223   }
224 
225   assert(AllocatePrefetchStyle &gt;= 0, &quot;AllocatePrefetchStyle should be positive&quot;);
226 




227   // If running on Power8 or newer hardware, the implementation uses the available vector instructions.
228   // In all other cases, the implementation uses only generally available instructions.
229   if (!UseCRC32Intrinsics) {
230     if (FLAG_IS_DEFAULT(UseCRC32Intrinsics)) {
231       FLAG_SET_DEFAULT(UseCRC32Intrinsics, true);
232     }
233   }
234 
235   // Implementation does not use any of the vector instructions available with Power8.
236   // Their exploitation is still pending (aka &quot;work in progress&quot;).
237   if (!UseCRC32CIntrinsics) {
238     if (FLAG_IS_DEFAULT(UseCRC32CIntrinsics)) {
239       FLAG_SET_DEFAULT(UseCRC32CIntrinsics, true);
240     }
241   }
242 
243   // TODO: Provide implementation.
244   if (UseAdler32Intrinsics) {
245     warning(&quot;Adler32Intrinsics not available on this CPU.&quot;);
246     FLAG_SET_DEFAULT(UseAdler32Intrinsics, false);
</pre>
<hr />
<pre>
518   // low data contention. With high lock contention the lock is usually
519   // inflated and biased locking is not suitable for that case.
520   // RTM locking code requires that biased locking is off.
521   // Note: we can&#39;t switch off UseBiasedLocking in get_processor_features()
522   // because it is used by Thread::allocate() which is called before
523   // VM_Version::initialize().
524   if (UseRTMLocking &amp;&amp; UseBiasedLocking) {
525     if (FLAG_IS_DEFAULT(UseBiasedLocking)) {
526       FLAG_SET_DEFAULT(UseBiasedLocking, false);
527     } else {
528       warning(&quot;Biased locking is not supported with RTM locking; ignoring UseBiasedLocking flag.&quot; );
529       UseBiasedLocking = false;
530     }
531   }
532 #endif
533   return UseBiasedLocking;
534 }
535 
536 void VM_Version::print_features() {
537   tty-&gt;print_cr(&quot;Version: %s L1_data_cache_line_size=%d&quot;, features_string(), L1_data_cache_line_size());







538 }
539 
540 #ifdef COMPILER2
541 // Determine section size on power6: If section size is 8 instructions,
542 // there should be a difference between the two testloops of ~15 %. If
543 // no difference is detected the section is assumed to be 32 instructions.
544 void VM_Version::determine_section_size() {
545 
546   int unroll = 80;
547 
548   const int code_size = (2* unroll * 32 + 100)*BytesPerInstWord;
549 
550   // Allocate space for the code.
551   ResourceMark rm;
552   CodeBuffer cb(&quot;detect_section_size&quot;, code_size, 0);
553   MacroAssembler* a = new MacroAssembler(&amp;cb);
554 
555   uint32_t *code = (uint32_t *)a-&gt;pc();
556   // Emit code.
557   void (*test1)() = (void(*)())(void *)a-&gt;function_entry();
</pre>
</td>
<td>
<hr />
<pre>
 19  *
 20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 21  * or visit www.oracle.com if you need additional information or have any
 22  * questions.
 23  *
 24  */
 25 
 26 #include &quot;precompiled.hpp&quot;
 27 #include &quot;jvm.h&quot;
 28 #include &quot;asm/assembler.inline.hpp&quot;
 29 #include &quot;asm/macroAssembler.inline.hpp&quot;
 30 #include &quot;compiler/disassembler.hpp&quot;
 31 #include &quot;memory/resourceArea.hpp&quot;
 32 #include &quot;runtime/java.hpp&quot;
 33 #include &quot;runtime/os.hpp&quot;
 34 #include &quot;runtime/stubCodeGenerator.hpp&quot;
 35 #include &quot;runtime/vm_version.hpp&quot;
 36 #include &quot;utilities/align.hpp&quot;
 37 #include &quot;utilities/defaultStream.hpp&quot;
 38 #include &quot;utilities/globalDefinitions.hpp&quot;
<span class="line-added"> 39 #include &quot;utilities/powerOfTwo.hpp&quot;</span>
 40 
 41 #include &lt;sys/sysinfo.h&gt;
 42 #if defined(_AIX)
 43 #include &lt;libperfstat.h&gt;
 44 #endif
 45 
 46 #if defined(LINUX) &amp;&amp; defined(VM_LITTLE_ENDIAN)
 47 #include &lt;sys/auxv.h&gt;
 48 
 49 #ifndef PPC_FEATURE2_HTM_NOSC
 50 #define PPC_FEATURE2_HTM_NOSC (1 &lt;&lt; 24)
 51 #endif
 52 #endif
 53 
 54 bool VM_Version::_is_determine_features_test_running = false;
 55 uint64_t VM_Version::_dscr_val = 0;
 56 
 57 #define MSG(flag)   \
 58   if (flag &amp;&amp; !FLAG_IS_DEFAULT(flag))                                  \
 59       jio_fprintf(defaultStream::error_stream(),                       \
</pre>
<hr />
<pre>
175                (has_vshasig() ? &quot; sha&quot;     : &quot;&quot;),
176                (has_tm()      ? &quot; rtm&quot;     : &quot;&quot;),
177                (has_darn()    ? &quot; darn&quot;    : &quot;&quot;)
178                // Make sure number of %s matches num_features!
179               );
180   _features_string = os::strdup(buf);
181   if (Verbose) {
182     print_features();
183   }
184 
185   // PPC64 supports 8-byte compare-exchange operations (see Atomic::cmpxchg)
186   // and &#39;atomic long memory ops&#39; (see Unsafe_GetLongVolatile).
187   _supports_cx8 = true;
188 
189   // Used by C1.
190   _supports_atomic_getset4 = true;
191   _supports_atomic_getadd4 = true;
192   _supports_atomic_getset8 = true;
193   _supports_atomic_getadd8 = true;
194 


195   intx cache_line_size = L1_data_cache_line_size();
196 
197   if (PowerArchitecturePPC64 &gt;= 9) {
198     if (os::supports_map_sync() == true) {
199       _data_cache_line_flush_size = cache_line_size;
200     }
201   }
202 
203   if (FLAG_IS_DEFAULT(AllocatePrefetchStyle)) AllocatePrefetchStyle = 1;
204 
205   if (AllocatePrefetchStyle == 4) {
206     AllocatePrefetchStepSize = cache_line_size; // Need exact value.
207     if (FLAG_IS_DEFAULT(AllocatePrefetchLines)) AllocatePrefetchLines = 12; // Use larger blocks by default.
208     if (AllocatePrefetchDistance &lt; 0) AllocatePrefetchDistance = 2*cache_line_size; // Default is not defined?
209   } else {
210     if (cache_line_size &gt; AllocatePrefetchStepSize) AllocatePrefetchStepSize = cache_line_size;
211     if (FLAG_IS_DEFAULT(AllocatePrefetchLines)) AllocatePrefetchLines = 3; // Optimistic value.
212     if (AllocatePrefetchDistance &lt; 0) AllocatePrefetchDistance = 3*cache_line_size; // Default is not defined?
213   }
214 
215   assert(AllocatePrefetchLines &gt; 0, &quot;invalid value&quot;);
216   if (AllocatePrefetchLines &lt; 1) { // Set valid value in product VM.
217     AllocatePrefetchLines = 1; // Conservative value.
218   }
219 
220   if (AllocatePrefetchStyle == 3 &amp;&amp; AllocatePrefetchDistance &lt; cache_line_size) {
221     AllocatePrefetchStyle = 1; // Fall back if inappropriate.
222   }
223 
224   assert(AllocatePrefetchStyle &gt;= 0, &quot;AllocatePrefetchStyle should be positive&quot;);
225 
<span class="line-added">226   if (FLAG_IS_DEFAULT(ContendedPaddingWidth) &amp;&amp; (cache_line_size &gt; ContendedPaddingWidth)) {</span>
<span class="line-added">227     ContendedPaddingWidth = cache_line_size;</span>
<span class="line-added">228   }</span>
<span class="line-added">229 </span>
230   // If running on Power8 or newer hardware, the implementation uses the available vector instructions.
231   // In all other cases, the implementation uses only generally available instructions.
232   if (!UseCRC32Intrinsics) {
233     if (FLAG_IS_DEFAULT(UseCRC32Intrinsics)) {
234       FLAG_SET_DEFAULT(UseCRC32Intrinsics, true);
235     }
236   }
237 
238   // Implementation does not use any of the vector instructions available with Power8.
239   // Their exploitation is still pending (aka &quot;work in progress&quot;).
240   if (!UseCRC32CIntrinsics) {
241     if (FLAG_IS_DEFAULT(UseCRC32CIntrinsics)) {
242       FLAG_SET_DEFAULT(UseCRC32CIntrinsics, true);
243     }
244   }
245 
246   // TODO: Provide implementation.
247   if (UseAdler32Intrinsics) {
248     warning(&quot;Adler32Intrinsics not available on this CPU.&quot;);
249     FLAG_SET_DEFAULT(UseAdler32Intrinsics, false);
</pre>
<hr />
<pre>
521   // low data contention. With high lock contention the lock is usually
522   // inflated and biased locking is not suitable for that case.
523   // RTM locking code requires that biased locking is off.
524   // Note: we can&#39;t switch off UseBiasedLocking in get_processor_features()
525   // because it is used by Thread::allocate() which is called before
526   // VM_Version::initialize().
527   if (UseRTMLocking &amp;&amp; UseBiasedLocking) {
528     if (FLAG_IS_DEFAULT(UseBiasedLocking)) {
529       FLAG_SET_DEFAULT(UseBiasedLocking, false);
530     } else {
531       warning(&quot;Biased locking is not supported with RTM locking; ignoring UseBiasedLocking flag.&quot; );
532       UseBiasedLocking = false;
533     }
534   }
535 #endif
536   return UseBiasedLocking;
537 }
538 
539 void VM_Version::print_features() {
540   tty-&gt;print_cr(&quot;Version: %s L1_data_cache_line_size=%d&quot;, features_string(), L1_data_cache_line_size());
<span class="line-added">541 </span>
<span class="line-added">542   if (Verbose) {</span>
<span class="line-added">543     if (ContendedPaddingWidth &gt; 0) {</span>
<span class="line-added">544       tty-&gt;cr();</span>
<span class="line-added">545       tty-&gt;print_cr(&quot;ContendedPaddingWidth &quot; INTX_FORMAT, ContendedPaddingWidth);</span>
<span class="line-added">546     }</span>
<span class="line-added">547   }</span>
548 }
549 
550 #ifdef COMPILER2
551 // Determine section size on power6: If section size is 8 instructions,
552 // there should be a difference between the two testloops of ~15 %. If
553 // no difference is detected the section is assumed to be 32 instructions.
554 void VM_Version::determine_section_size() {
555 
556   int unroll = 80;
557 
558   const int code_size = (2* unroll * 32 + 100)*BytesPerInstWord;
559 
560   // Allocate space for the code.
561   ResourceMark rm;
562   CodeBuffer cb(&quot;detect_section_size&quot;, code_size, 0);
563   MacroAssembler* a = new MacroAssembler(&amp;cb);
564 
565   uint32_t *code = (uint32_t *)a-&gt;pc();
566   // Emit code.
567   void (*test1)() = (void(*)())(void *)a-&gt;function_entry();
</pre>
</td>
</tr>
</table>
<center><a href="templateTable_ppc_64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="../s390/c1_LIRAssembler_s390.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>