/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  wire [5:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_28z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [13:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~((in_data[74] | celloutsig_0_0z[4]) & (in_data[67] | celloutsig_0_2z[1]));
  assign celloutsig_0_24z = ~((celloutsig_0_17z | celloutsig_0_4z) & (celloutsig_0_2z[4] | celloutsig_0_16z[3]));
  assign celloutsig_1_4z = in_data[157] ^ celloutsig_1_2z;
  assign celloutsig_1_9z = celloutsig_1_6z[8] ^ celloutsig_1_6z[7];
  assign celloutsig_1_14z = in_data[176] ^ celloutsig_1_13z;
  assign celloutsig_0_8z = celloutsig_0_1z ^ celloutsig_0_3z;
  assign celloutsig_0_17z = celloutsig_0_15z[5] ^ celloutsig_0_1z;
  assign celloutsig_0_19z = celloutsig_0_18z[2] ^ celloutsig_0_6z[0];
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 12'h000;
    else _00_ <= { celloutsig_0_0z[5:4], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } === in_data[147:136];
  assign celloutsig_1_11z = in_data[157:148] === celloutsig_1_6z[13:4];
  assign celloutsig_0_1z = { in_data[82:81], celloutsig_0_0z } === in_data[50:43];
  assign celloutsig_1_3z = { in_data[147:140], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } > { in_data[172:169], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_2z } > celloutsig_1_6z[9:7];
  assign celloutsig_1_13z = celloutsig_1_7z[7:2] > celloutsig_1_6z[9:4];
  assign celloutsig_0_41z = celloutsig_0_7z[10:6] < { in_data[77:76], celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_17z };
  assign celloutsig_0_42z = _00_[5:2] < { celloutsig_0_28z[2:0], celloutsig_0_24z };
  assign celloutsig_1_2z = in_data[129:125] < in_data[183:179];
  assign celloutsig_1_8z = { celloutsig_1_7z[6:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } < { in_data[152:138], celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_16z[9:2], celloutsig_1_5z, celloutsig_1_2z } < in_data[161:145];
  assign celloutsig_1_19z = { celloutsig_1_5z[5:2], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_1z } < { celloutsig_1_6z[11:10], celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_0_9z = celloutsig_0_5z < { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[64:59] * in_data[78:73];
  assign celloutsig_1_5z = { in_data[105:102], celloutsig_1_0z } * in_data[177:170];
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_0z } * celloutsig_1_5z;
  assign celloutsig_0_5z = celloutsig_0_0z[3:1] * celloutsig_0_2z[3:1];
  assign celloutsig_1_16z = { celloutsig_1_7z[6:1], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_3z } * { celloutsig_1_6z[11:2], celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_2z };
  assign celloutsig_0_14z = celloutsig_0_7z[6:1] * celloutsig_0_7z[9:4];
  assign celloutsig_1_0z = - in_data[190:187];
  assign celloutsig_1_17z = - { celloutsig_1_7z[4], celloutsig_1_12z, celloutsig_1_14z };
  assign celloutsig_0_18z = - celloutsig_0_16z[2:0];
  assign celloutsig_0_22z = - celloutsig_0_2z;
  assign celloutsig_0_3z = & celloutsig_0_2z;
  assign celloutsig_1_10z = & { celloutsig_1_0z, in_data[183:174] };
  assign celloutsig_0_7z = in_data[26:9] >> { in_data[83:71], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_16z = celloutsig_0_14z >> celloutsig_0_7z[7:2];
  assign celloutsig_1_6z = in_data[153:139] ~^ { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_6z = { in_data[33:30], celloutsig_0_1z, celloutsig_0_1z } ~^ { celloutsig_0_0z[5:1], celloutsig_0_4z };
  assign celloutsig_0_15z = in_data[9:2] ~^ { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[36:30] ~^ { celloutsig_0_0z[5], celloutsig_0_0z };
  assign celloutsig_0_28z = celloutsig_0_22z[3:0] ~^ { in_data[74:72], celloutsig_0_19z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
