Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o Z:/CS401_CA/EX04/MIPS_CPU_FPGA_AND_SIM_V4/mips/testbench_isim_beh.exe -prj Z:/CS401_CA/EX04/MIPS_CPU_FPGA_AND_SIM_V4/mips/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "Z:/CS401_CA/EX04/MIPS_CPU_FPGA_AND_SIM_V4/mips/../mips_decoder_main.vhd" into library work
Parsing VHDL file "Z:/CS401_CA/EX04/MIPS_CPU_FPGA_AND_SIM_V4/mips/../mips_decoder_alu.vhd" into library work
Parsing VHDL file "Z:/CS401_CA/EX04/MIPS_CPU_FPGA_AND_SIM_V4/mips/../mips_building_blocks.vhd" into library work
Parsing VHDL file "Z:/CS401_CA/EX04/MIPS_CPU_FPGA_AND_SIM_V4/mips/../mips_alu.vhd" into library work
Parsing VHDL file "Z:/CS401_CA/EX04/MIPS_CPU_FPGA_AND_SIM_V4/mips/../mips_datapath.vhd" into library work
Parsing VHDL file "Z:/CS401_CA/EX04/MIPS_CPU_FPGA_AND_SIM_V4/mips/../mips_controller.vhd" into library work
Parsing VHDL file "Z:/CS401_CA/EX04/MIPS_CPU_FPGA_AND_SIM_V4/mips/../mips_mem.vhd" into library work
Parsing VHDL file "Z:/CS401_CA/EX04/MIPS_CPU_FPGA_AND_SIM_V4/mips/../mips.vhd" into library work
Parsing VHDL file "Z:/CS401_CA/EX04/MIPS_CPU_FPGA_AND_SIM_V4/mips/../mips_top.vhd" into library work
Parsing VHDL file "Z:/CS401_CA/EX04/MIPS_CPU_FPGA_AND_SIM_V4/mips/../mips_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package textio
Compiling architecture behave of entity maindec [maindec_default]
Compiling architecture behave of entity aludec [aludec_default]
Compiling architecture struct of entity controller [controller_default]
Compiling architecture asynchronous of entity flopr [\flopr(32)\]
Compiling architecture behave of entity adder [adder_default]
Compiling architecture behave of entity sl2 [sl2_default]
Compiling architecture behave of entity mux2 [\mux2(32)\]
Compiling architecture behave of entity regfile [regfile_default]
Compiling architecture behave of entity mux2 [\mux2(5)\]
Compiling architecture behave of entity signext [signext_default]
Compiling architecture behave of entity zeroext [zeroext_default]
Compiling architecture behave of entity mux3 [\mux3(32)\]
Compiling architecture behave of entity alu [alu_default]
Compiling architecture struct of entity datapath [datapath_default]
Compiling architecture struct of entity mips [mips_default]
Compiling architecture behave of entity imem [imem_default]
Compiling architecture behave of entity dmem [dmem_default]
Compiling architecture test of entity top [top_default]
Compiling architecture test_simulation of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 43 VHDL Units
Built simulation executable Z:/CS401_CA/EX04/MIPS_CPU_FPGA_AND_SIM_V4/mips/testbench_isim_beh.exe
Fuse Memory Usage: 38040 KB
Fuse CPU Usage: 2764 ms
