

================================================================
== Vivado HLS Report for 'AddWeighted'
================================================================
* Date:           Tue Jan 21 09:50:13 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        filterSobel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.675|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    1|  56476|    1|  56476|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- loop_height  |    0|  56475|  3 ~ 251 |          -|          -| 0 ~ 225 |    no    |
        | + loop_width  |    0|    248|        25|          1|          1| 0 ~ 225 |    yes   |
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1243|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     28|    2174|    4738|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      43|
|Register         |        0|      -|     836|      32|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     28|    3010|    6056|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      3|   ~0   |       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------+----------------------+---------+-------+-----+------+
    |image_filter_daddrcU_U76  |image_filter_daddrcU  |        0|      3|  445|  1149|
    |image_filter_daddrcU_U77  |image_filter_daddrcU  |        0|      3|  445|  1149|
    |image_filter_dmulsc4_U78  |image_filter_dmulsc4  |        0|     11|  299|   570|
    |image_filter_dmulsc4_U79  |image_filter_dmulsc4  |        0|     11|  299|   570|
    |image_filter_uitotde_U80  |image_filter_uitotde  |        0|      0|  343|   650|
    |image_filter_uitotde_U81  |image_filter_uitotde  |        0|      0|  343|   650|
    +--------------------------+----------------------+---------+-------+-----+------+
    |Total                     |                      |        0|     28| 2174|  4738|
    +--------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |i_V_fu_309_p2                       |     +    |      0|  0|   32|          32|           1|
    |j_V_fu_320_p2                       |     +    |      0|  0|   32|          32|           1|
    |p_Val2_18_fu_555_p2                 |     +    |      0|  0|    8|           8|           8|
    |pos1_fu_671_p2                      |     +    |      0|  0|   12|           4|          12|
    |pos2_fu_680_p2                      |     +    |      0|  0|   12|           4|          12|
    |tmp_18_i_fu_520_p2                  |     +    |      0|  0|   12|           2|          12|
    |F2_fu_411_p2                        |     -    |      0|  0|   12|          11|          12|
    |man_V_1_fu_391_p2                   |     -    |      0|  0|   54|           1|          54|
    |tmp_5_i_fu_423_p2                   |     -    |      0|  0|   12|           1|          12|
    |Range1_all_ones_1_fu_728_p2         |    and   |      0|  0|    1|           1|           1|
    |Range1_all_ones_2_i_fu_889_p2       |    and   |      0|  0|    1|           1|           1|
    |Range1_all_ones_fu_835_p2           |    and   |      0|  0|    1|           1|           1|
    |ap_block_state27_pp0_stage0_iter24  |    and   |      0|  0|    1|           1|           1|
    |brmerge_i_not_i_fu_945_p2           |    and   |      0|  0|    1|           1|           1|
    |carry_1_i_i_fu_665_p2               |    and   |      0|  0|    1|           1|           1|
    |or_cond173_i_i_fu_821_p2            |    and   |      0|  0|    1|           1|           1|
    |or_cond175_i_i_fu_831_p2            |    and   |      0|  0|    1|           1|           1|
    |p_180_i_i_fu_845_p2                 |    and   |      0|  0|    1|           1|           1|
    |sel_tmp13_i_fu_635_p2               |    and   |      0|  0|    1|           1|           1|
    |sel_tmp2_i_fu_586_p2                |    and   |      0|  0|    1|           1|           1|
    |sel_tmp34_i_fu_804_p2               |    and   |      0|  0|    1|           1|           1|
    |sel_tmp3_i_fu_591_p2                |    and   |      0|  0|    1|           1|           1|
    |sel_tmp46_i_fu_911_p2               |    and   |      0|  0|    1|           1|           1|
    |sel_tmp47_i_fu_916_p2               |    and   |      0|  0|    1|           1|           1|
    |sel_tmp50_i_demorgan_fu_970_p2      |    and   |      0|  0|    1|           1|           1|
    |sel_tmp51_i_fu_980_p2               |    and   |      0|  0|    1|           1|           1|
    |sel_tmp56_i_fu_1015_p2              |    and   |      0|  0|    1|           1|           1|
    |sel_tmp8_i_fu_611_p2                |    and   |      0|  0|    1|           1|           1|
    |tmp1_fu_659_p2                      |    and   |      0|  0|    1|           1|           1|
    |tmp2_fu_722_p2                      |    and   |      0|  0|    1|           1|           1|
    |tmp3_fu_905_p2                      |    and   |      0|  0|    1|           1|           1|
    |tmp_demorgan_i_fu_810_p2            |    and   |      0|  0|    1|           1|           1|
    |tmp_13_i_fu_479_p2                  |   ashr   |      0|  0|  162|          54|          54|
    |tmp_24_i_fu_713_p2                  |   ashr   |      0|  0|  162|          54|          54|
    |Range1_all_zeros_1_fu_787_p2        |   icmp   |      0|  0|   20|          54|           1|
    |Range2_all_ones_fu_769_p2           |   icmp   |      0|  0|   20|          54|          54|
    |exitcond4_i_i_fu_304_p2             |   icmp   |      0|  0|   12|          32|          32|
    |exitcond_i_i_fu_315_p2              |   icmp   |      0|  0|   12|          32|          32|
    |icmp_fu_463_p2                      |   icmp   |      0|  0|    5|           9|           1|
    |tmp_17_i_fu_515_p2                  |   icmp   |      0|  0|    5|          12|           6|
    |tmp_1_i_fu_417_p2                   |   icmp   |      0|  0|    5|          12|           1|
    |tmp_21_i_fu_689_p2                  |   icmp   |      0|  0|    5|          12|           6|
    |tmp_26_i_fu_748_p2                  |   icmp   |      0|  0|    5|          12|           6|
    |tmp_28_i_fu_775_p2                  |   icmp   |      0|  0|   20|          54|           1|
    |tmp_30_i_fu_781_p2                  |   icmp   |      0|  0|    5|          12|           6|
    |tmp_6_i_fu_437_p2                   |   icmp   |      0|  0|    5|          11|          11|
    |tmp_9_i_fu_447_p2                   |   icmp   |      0|  0|    5|          12|           6|
    |tmp_i_fu_405_p2                     |   icmp   |      0|  0|   23|          63|           1|
    |tmp_i_i_i_i_107_fu_357_p2           |   icmp   |      0|  0|   20|          52|           1|
    |tmp_i_i_i_i_fu_351_p2               |   icmp   |      0|  0|    5|          11|           2|
    |Range2_V_1_fu_758_p2                |   lshr   |      0|  0|  162|          54|          54|
    |r_V_fu_763_p2                       |   lshr   |      0|  0|  162|           2|          54|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|    1|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|    1|           1|           1|
    |ap_block_state4_pp0_stage0_iter1    |    or    |      0|  0|    1|           1|           1|
    |brmerge_i_fu_957_p2                 |    or    |      0|  0|    1|           1|           1|
    |not_sel_tmp28_i_fu_653_p2           |    or    |      0|  0|    1|           1|           1|
    |p_177_i_i_fu_850_p2                 |    or    |      0|  0|    1|           1|           1|
    |p_179_demorgan_i_i_fu_933_p2        |    or    |      0|  0|    1|           1|           1|
    |sel_tmp12_demorgan_i_fu_625_p2      |    or    |      0|  0|    1|           1|           1|
    |sel_tmp33_i_fu_798_p2               |    or    |      0|  0|    1|           1|           1|
    |sel_tmp55_demorgan_i_fu_1004_p2     |    or    |      0|  0|    1|           1|           1|
    |tmp4_fu_928_p2                      |    or    |      0|  0|    1|           1|           1|
    |tmp_40_fu_991_p2                    |    or    |      0|  0|    1|           1|           1|
    |tmp_s_fu_985_p2                     |    or    |      0|  0|    1|           1|           1|
    |F2_2_fu_429_p3                      |  select  |      0|  0|   12|           1|          12|
    |Range1_all_ones_2_i_s_fu_859_p3     |  select  |      0|  0|    2|           1|           1|
    |Range1_all_zeros_2_i_fu_874_p3      |  select  |      0|  0|    2|           1|           1|
    |Range2_all_ones_1_i_s_fu_825_p3     |  select  |      0|  0|    2|           1|           1|
    |deleted_zeros_fu_882_p3             |  select  |      0|  0|    2|           1|           1|
    |dst_data_stream_V_din               |  select  |      0|  0|    8|           1|           8|
    |p_Val2_11_0_i_mux_i_fu_963_p3       |  select  |      0|  0|    8|           1|           8|
    |p_Val2_17_fu_508_p3                 |  select  |      0|  0|    8|           1|           8|
    |p_Val2_19_fu_640_p3                 |  select  |      0|  0|    8|           1|           8|
    |p_Val2_s_fu_397_p3                  |  select  |      0|  0|   54|           1|          54|
    |qb_fu_536_p3                        |  select  |      0|  0|    2|           1|           1|
    |sel_tmp35_i_fu_854_p3               |  select  |      0|  0|    2|           1|           1|
    |sel_tmp39_i_fu_867_p3               |  select  |      0|  0|    2|           1|           1|
    |sel_tmp4_i_fu_597_p3                |  select  |      0|  0|    8|           1|           8|
    |sel_tmp52_i_fu_997_p3               |  select  |      0|  0|    8|           1|           1|
    |sel_tmp9_i_fu_617_p3                |  select  |      0|  0|    8|           1|           8|
    |sel_tmp_i_fu_575_p3                 |  select  |      0|  0|    8|           1|           8|
    |tmp_15_i_fu_495_p3                  |  select  |      0|  0|    2|           1|           2|
    |underflow_fu_920_p3                 |  select  |      0|  0|    2|           1|           1|
    |tmp_16_i_fu_503_p2                  |    shl   |      0|  0|   19|           8|           8|
    |Range1_all_zeros_fu_840_p2          |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|    2|           2|           1|
    |p_179_demorgan_i_not_s_fu_951_p2    |    xor   |      0|  0|    2|           1|           2|
    |rev4_fu_703_p2                      |    xor   |      0|  0|    2|           1|           2|
    |rev5_fu_742_p2                      |    xor   |      0|  0|    2|           1|           2|
    |rev_fu_569_p2                       |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp12_i_fu_629_p2               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp1_i_fu_581_p2                |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp41_i_fu_900_p2               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp50_i_fu_974_p2               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp55_i_fu_1009_p2              |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp7_i_fu_605_p2                |    xor   |      0|  0|    2|           1|           2|
    |tmp_11_not_i_fu_648_p2              |    xor   |      0|  0|    2|           1|           2|
    |tmp_26_i_not_fu_792_p2              |    xor   |      0|  0|    2|           1|           2|
    |tmp_31_i_fu_894_p2                  |    xor   |      0|  0|    2|           2|           1|
    |underflow_not_i_fu_939_p2           |    xor   |      0|  0|    2|           1|           2|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                               |          |      0|  0| 1243|         786|         715|
    +------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |   4|          5|    1|          5|
    |ap_done                   |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter24  |   3|          2|    1|          2|
    |dst_cols_V_blk_n          |   3|          2|    1|          2|
    |dst_cols_V_out_blk_n      |   3|          2|    1|          2|
    |dst_data_stream_V_blk_n   |   3|          2|    1|          2|
    |dst_rows_V_blk_n          |   3|          2|    1|          2|
    |dst_rows_V_out_blk_n      |   3|          2|    1|          2|
    |real_start                |   3|          2|    1|          2|
    |src1_data_stream_V_blk_n  |   3|          2|    1|          2|
    |src2_data_stream_V_blk_n  |   3|          2|    1|          2|
    |t_V_4_reg_260             |   3|          2|   32|         64|
    |t_V_reg_249               |   3|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  43|         31|   76|        155|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |F2_2_reg_1162                            |  12|   0|   12|          0|
    |F2_reg_1148                              |  12|   0|   12|          0|
    |Range1_all_ones_1_reg_1218               |   1|   0|    1|          0|
    |Range1_all_zeros_1_reg_1247              |   1|   0|    1|          0|
    |Range2_all_ones_reg_1237                 |   1|   0|    1|          0|
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |carry_1_i_i_reg_1199                     |   1|   0|    1|          0|
    |cols_V_reg_1035                          |  32|   0|   32|          0|
    |exitcond_i_i_reg_1049                    |   1|   0|    1|          0|
    |i_V_reg_1044                             |  32|   0|   32|          0|
    |icmp_reg_1186                            |   1|   0|    1|          0|
    |p_Result_7_reg_1125                      |   1|   0|    1|          0|
    |p_Result_7_reg_1125_pp0_iter23_reg       |   1|   0|    1|          0|
    |p_Val2_16_reg_1108                       |  64|   0|   64|          0|
    |p_Val2_19_reg_1192                       |   8|   0|    8|          0|
    |p_Val2_s_reg_1133                        |  54|   0|   54|          0|
    |rev4_reg_1211                            |   1|   0|    1|          0|
    |rev5_reg_1225                            |   1|   0|    1|          0|
    |rows_V_reg_1030                          |  32|   0|   32|          0|
    |sel_tmp34_i_reg_1252                     |   1|   0|    1|          0|
    |start_once_reg                           |   1|   0|    1|          0|
    |sum_reg_1103                             |  64|   0|   64|          0|
    |t1_reg_1088                              |  64|   0|   64|          0|
    |t2_reg_1093                              |  64|   0|   64|          0|
    |t_V_4_reg_260                            |  32|   0|   32|          0|
    |t_V_reg_249                              |  32|   0|   32|          0|
    |tmp_1_i_reg_1156                         |   1|   0|    1|          0|
    |tmp_21_i_reg_1205                        |   1|   0|    1|          0|
    |tmp_26_i_reg_1231                        |   1|   0|    1|          0|
    |tmp_28_i_reg_1242                        |   1|   0|    1|          0|
    |tmp_43_i_i_reg_1083                      |  64|   0|   64|          0|
    |tmp_44_i_i_reg_1098                      |  64|   0|   64|          0|
    |tmp_6_i_reg_1168                         |   1|   0|    1|          0|
    |tmp_87_reg_1063                          |   8|   0|    8|          0|
    |tmp_92_reg_1175                          |   8|   0|    8|          0|
    |tmp_9_i_reg_1181                         |   1|   0|    1|          0|
    |tmp_i_i_106_reg_1078                     |  64|   0|   64|          0|
    |tmp_i_i_i_i_107_reg_1119                 |   1|   0|    1|          0|
    |tmp_i_i_i_i_107_reg_1119_pp0_iter23_reg  |   1|   0|    1|          0|
    |tmp_i_i_i_i_reg_1113                     |   1|   0|    1|          0|
    |tmp_i_i_i_i_reg_1113_pp0_iter23_reg      |   1|   0|    1|          0|
    |tmp_i_reg_1142                           |   1|   0|    1|          0|
    |tmp_i_reg_1142_pp0_iter23_reg            |   1|   0|    1|          0|
    |tmp_reg_1058                             |   8|   0|    8|          0|
    |exitcond_i_i_reg_1049                    |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 836|  32|  773|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|start_full_n                |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_done                     | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|start_out                   | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|start_write                 | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|src1_data_stream_V_dout     |  in |    8|   ap_fifo  | src1_data_stream_V |    pointer   |
|src1_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src1_data_stream_V |    pointer   |
|src1_data_stream_V_read     | out |    1|   ap_fifo  | src1_data_stream_V |    pointer   |
|src2_data_stream_V_dout     |  in |    8|   ap_fifo  | src2_data_stream_V |    pointer   |
|src2_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src2_data_stream_V |    pointer   |
|src2_data_stream_V_read     | out |    1|   ap_fifo  | src2_data_stream_V |    pointer   |
|dst_rows_V_dout             |  in |    9|   ap_fifo  |     dst_rows_V     |    pointer   |
|dst_rows_V_empty_n          |  in |    1|   ap_fifo  |     dst_rows_V     |    pointer   |
|dst_rows_V_read             | out |    1|   ap_fifo  |     dst_rows_V     |    pointer   |
|dst_cols_V_dout             |  in |    9|   ap_fifo  |     dst_cols_V     |    pointer   |
|dst_cols_V_empty_n          |  in |    1|   ap_fifo  |     dst_cols_V     |    pointer   |
|dst_cols_V_read             | out |    1|   ap_fifo  |     dst_cols_V     |    pointer   |
|dst_data_stream_V_din       | out |    8|   ap_fifo  |  dst_data_stream_V |    pointer   |
|dst_data_stream_V_full_n    |  in |    1|   ap_fifo  |  dst_data_stream_V |    pointer   |
|dst_data_stream_V_write     | out |    1|   ap_fifo  |  dst_data_stream_V |    pointer   |
|dst_rows_V_out_din          | out |    9|   ap_fifo  |   dst_rows_V_out   |    pointer   |
|dst_rows_V_out_full_n       |  in |    1|   ap_fifo  |   dst_rows_V_out   |    pointer   |
|dst_rows_V_out_write        | out |    1|   ap_fifo  |   dst_rows_V_out   |    pointer   |
|dst_cols_V_out_din          | out |    9|   ap_fifo  |   dst_cols_V_out   |    pointer   |
|dst_cols_V_out_full_n       |  in |    1|   ap_fifo  |   dst_cols_V_out   |    pointer   |
|dst_cols_V_out_write        | out |    1|   ap_fifo  |   dst_cols_V_out   |    pointer   |
+----------------------------+-----+-----+------------+--------------------+--------------+

