# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/new/RAM_set.v" \
"../../../../SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/new/auto_top.v" \
"../../../../SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/new/light_7seg_ego1.v" \
"../../../../SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/new/manual_top.v" \
"../../../../SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/new/odometer.v" \
"../../../../SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/new/semiauto_top.v" \
"../../../../SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/imports/new/uart_rx.v" \
"../../../../SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/imports/new/uart_top.v" \
"../../../../SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/imports/new/uart_tx.v" \
"../../../../SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/new/vga_top.v" \
"../../../../SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/imports/new/dev_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
