{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595303844611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595303844611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 20 23:57:24 2020 " "Processing started: Mon Jul 20 23:57:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595303844611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595303844611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off V21_NIOS_BLINK -c V21_NIOS_BLINK " "Command: quartus_map --read_settings_files=on --write_settings_files=off V21_NIOS_BLINK -c V21_NIOS_BLINK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595303844611 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1595303845085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/nios_led.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/nios_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led " "Found entity 1: nios_led" {  } { { "nios_led/synthesis/nios_led.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_irq_mapper " "Found entity 1: nios_led_irq_mapper" {  } { { "nios_led/synthesis/submodules/nios_led_irq_mapper.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845337 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_rsp_xbar_mux_001 " "Found entity 1: nios_led_rsp_xbar_mux_001" {  } { { "nios_led/synthesis/submodules/nios_led_rsp_xbar_mux_001.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_rsp_xbar_mux " "Found entity 1: nios_led_rsp_xbar_mux" {  } { { "nios_led/synthesis/submodules/nios_led_rsp_xbar_mux.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_rsp_xbar_demux_002 " "Found entity 1: nios_led_rsp_xbar_demux_002" {  } { { "nios_led/synthesis/submodules/nios_led_rsp_xbar_demux_002.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_cmd_xbar_mux " "Found entity 1: nios_led_cmd_xbar_mux" {  } { { "nios_led/synthesis/submodules/nios_led_cmd_xbar_mux.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_cmd_xbar_demux_001 " "Found entity 1: nios_led_cmd_xbar_demux_001" {  } { { "nios_led/synthesis/submodules/nios_led_cmd_xbar_demux_001.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_cmd_xbar_demux " "Found entity 1: nios_led_cmd_xbar_demux" {  } { { "nios_led/synthesis/submodules/nios_led_cmd_xbar_demux.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_led/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_led/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_led_id_router_002.sv(48) " "Verilog HDL Declaration information at nios_led_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_led/synthesis/submodules/nios_led_id_router_002.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595303845390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_led_id_router_002.sv(49) " "Verilog HDL Declaration information at nios_led_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_led/synthesis/submodules/nios_led_id_router_002.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595303845390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_led/synthesis/submodules/nios_led_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_id_router_002_default_decode " "Found entity 1: nios_led_id_router_002_default_decode" {  } { { "nios_led/synthesis/submodules/nios_led_id_router_002.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845392 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_led_id_router_002 " "Found entity 2: nios_led_id_router_002" {  } { { "nios_led/synthesis/submodules/nios_led_id_router_002.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_led_id_router.sv(48) " "Verilog HDL Declaration information at nios_led_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_led/synthesis/submodules/nios_led_id_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595303845396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_led_id_router.sv(49) " "Verilog HDL Declaration information at nios_led_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_led/synthesis/submodules/nios_led_id_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595303845397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_led/synthesis/submodules/nios_led_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_id_router_default_decode " "Found entity 1: nios_led_id_router_default_decode" {  } { { "nios_led/synthesis/submodules/nios_led_id_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845398 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_led_id_router " "Found entity 2: nios_led_id_router" {  } { { "nios_led/synthesis/submodules/nios_led_id_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845398 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_led_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_led_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_led/synthesis/submodules/nios_led_addr_router_001.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595303845403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_led_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_led_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_led/synthesis/submodules/nios_led_addr_router_001.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595303845404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_led/synthesis/submodules/nios_led_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_addr_router_001_default_decode " "Found entity 1: nios_led_addr_router_001_default_decode" {  } { { "nios_led/synthesis/submodules/nios_led_addr_router_001.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845405 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_led_addr_router_001 " "Found entity 2: nios_led_addr_router_001" {  } { { "nios_led/synthesis/submodules/nios_led_addr_router_001.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845405 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_led_addr_router.sv(48) " "Verilog HDL Declaration information at nios_led_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_led/synthesis/submodules/nios_led_addr_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595303845409 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_led_addr_router.sv(49) " "Verilog HDL Declaration information at nios_led_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_led/synthesis/submodules/nios_led_addr_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595303845410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_led/synthesis/submodules/nios_led_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_addr_router_default_decode " "Found entity 1: nios_led_addr_router_default_decode" {  } { { "nios_led/synthesis/submodules/nios_led_addr_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845411 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_led_addr_router " "Found entity 2: nios_led_addr_router" {  } { { "nios_led/synthesis/submodules/nios_led_addr_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_led/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_led/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_led/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_led/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_led/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_led/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_led.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_led " "Found entity 1: nios_led_led" {  } { { "nios_led/synthesis/submodules/nios_led_led.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_switch " "Found entity 1: nios_led_switch" {  } { { "nios_led/synthesis/submodules/nios_led_switch.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_onchip_mem " "Found entity 1: nios_led_onchip_mem" {  } { { "nios_led/synthesis/submodules/nios_led_onchip_mem.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_led/synthesis/submodules/nios_led_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_cpu_register_bank_a_module " "Found entity 1: nios_led_cpu_register_bank_a_module" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_led_cpu_register_bank_b_module " "Found entity 2: nios_led_cpu_register_bank_b_module" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_led_cpu_nios2_oci_debug " "Found entity 3: nios_led_cpu_nios2_oci_debug" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_led_cpu_ociram_sp_ram_module " "Found entity 4: nios_led_cpu_ociram_sp_ram_module" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_led_cpu_nios2_ocimem " "Found entity 5: nios_led_cpu_nios2_ocimem" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_led_cpu_nios2_avalon_reg " "Found entity 6: nios_led_cpu_nios2_avalon_reg" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_led_cpu_nios2_oci_break " "Found entity 7: nios_led_cpu_nios2_oci_break" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_led_cpu_nios2_oci_xbrk " "Found entity 8: nios_led_cpu_nios2_oci_xbrk" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_led_cpu_nios2_oci_dbrk " "Found entity 9: nios_led_cpu_nios2_oci_dbrk" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_led_cpu_nios2_oci_itrace " "Found entity 10: nios_led_cpu_nios2_oci_itrace" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_led_cpu_nios2_oci_td_mode " "Found entity 11: nios_led_cpu_nios2_oci_td_mode" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_led_cpu_nios2_oci_dtrace " "Found entity 12: nios_led_cpu_nios2_oci_dtrace" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_led_cpu_nios2_oci_compute_tm_count " "Found entity 13: nios_led_cpu_nios2_oci_compute_tm_count" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_led_cpu_nios2_oci_fifowp_inc " "Found entity 14: nios_led_cpu_nios2_oci_fifowp_inc" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_led_cpu_nios2_oci_fifocount_inc " "Found entity 15: nios_led_cpu_nios2_oci_fifocount_inc" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_led_cpu_nios2_oci_fifo " "Found entity 16: nios_led_cpu_nios2_oci_fifo" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_led_cpu_nios2_oci_pib " "Found entity 17: nios_led_cpu_nios2_oci_pib" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_led_cpu_nios2_oci_im " "Found entity 18: nios_led_cpu_nios2_oci_im" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_led_cpu_nios2_performance_monitors " "Found entity 19: nios_led_cpu_nios2_performance_monitors" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_led_cpu_nios2_oci " "Found entity 20: nios_led_cpu_nios2_oci" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_led_cpu " "Found entity 21: nios_led_cpu" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_cpu_jtag_debug_module_sysclk " "Found entity 1: nios_led_cpu_jtag_debug_module_sysclk" {  } { { "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_cpu_jtag_debug_module_tck " "Found entity 1: nios_led_cpu_jtag_debug_module_tck" {  } { { "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_cpu_jtag_debug_module_wrapper " "Found entity 1: nios_led_cpu_jtag_debug_module_wrapper" {  } { { "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_cpu_oci_test_bench " "Found entity 1: nios_led_cpu_oci_test_bench" {  } { { "nios_led/synthesis/submodules/nios_led_cpu_oci_test_bench.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_cpu_test_bench " "Found entity 1: nios_led_cpu_test_bench" {  } { { "nios_led/synthesis/submodules/nios_led_cpu_test_bench.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led_top.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_top " "Found entity 1: nios_led_top" {  } { { "nios_led_top.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845488 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_led_cpu.v(1567) " "Verilog HDL or VHDL warning at nios_led_cpu.v(1567): conditional expression evaluates to a constant" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1595303845504 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_led_cpu.v(1569) " "Verilog HDL or VHDL warning at nios_led_cpu.v(1569): conditional expression evaluates to a constant" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1595303845504 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_led_cpu.v(1725) " "Verilog HDL or VHDL warning at nios_led_cpu.v(1725): conditional expression evaluates to a constant" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1595303845505 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_led_cpu.v(2553) " "Verilog HDL or VHDL warning at nios_led_cpu.v(2553): conditional expression evaluates to a constant" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1595303845507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios_led_top " "Elaborating entity \"nios_led_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1595303845685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led nios_led:cpu_unit " "Elaborating entity \"nios_led\" for hierarchy \"nios_led:cpu_unit\"" {  } { { "nios_led_top.v" "cpu_unit" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led_top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu nios_led:cpu_unit\|nios_led_cpu:cpu " "Elaborating entity \"nios_led_cpu\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\"" {  } { { "nios_led/synthesis/nios_led.v" "cpu" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_test_bench nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_test_bench:the_nios_led_cpu_test_bench " "Elaborating entity \"nios_led_cpu_test_bench\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_test_bench:the_nios_led_cpu_test_bench\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_test_bench" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_register_bank_a_module nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_a_module:nios_led_cpu_register_bank_a " "Elaborating entity \"nios_led_cpu_register_bank_a_module\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_a_module:nios_led_cpu_register_bank_a\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "nios_led_cpu_register_bank_a" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_a_module:nios_led_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_a_module:nios_led_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_altsyncram" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_a_module:nios_led_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_a_module:nios_led_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595303845771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_a_module:nios_led_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_a_module:nios_led_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_led_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_led_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845772 ""}  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595303845772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e8g1 " "Found entity 1: altsyncram_e8g1" {  } { { "db/altsyncram_e8g1.tdf" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/altsyncram_e8g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e8g1 nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_a_module:nios_led_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_e8g1:auto_generated " "Elaborating entity \"altsyncram_e8g1\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_a_module:nios_led_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_e8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_register_bank_b_module nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_b_module:nios_led_cpu_register_bank_b " "Elaborating entity \"nios_led_cpu_register_bank_b_module\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_b_module:nios_led_cpu_register_bank_b\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "nios_led_cpu_register_bank_b" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_b_module:nios_led_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_b_module:nios_led_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_altsyncram" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_b_module:nios_led_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_b_module:nios_led_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595303845926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_b_module:nios_led_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_b_module:nios_led_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_led_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_led_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845926 ""}  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595303845926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f8g1 " "Found entity 1: altsyncram_f8g1" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/altsyncram_f8g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303845995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303845995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f8g1 nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_b_module:nios_led_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_f8g1:auto_generated " "Elaborating entity \"altsyncram_f8g1\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_b_module:nios_led_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_f8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303845996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci " "Elaborating entity \"nios_led_cpu_nios2_oci\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_oci" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_debug nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug " "Elaborating entity \"nios_led_cpu_nios2_oci_debug\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_oci_debug" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595303846091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846091 ""}  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595303846091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_ocimem nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem " "Elaborating entity \"nios_led_cpu_nios2_ocimem\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_ocimem" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_ociram_sp_ram_module nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\|nios_led_cpu_ociram_sp_ram_module:nios_led_cpu_ociram_sp_ram " "Elaborating entity \"nios_led_cpu_ociram_sp_ram_module\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\|nios_led_cpu_ociram_sp_ram_module:nios_led_cpu_ociram_sp_ram\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "nios_led_cpu_ociram_sp_ram" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\|nios_led_cpu_ociram_sp_ram_module:nios_led_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\|nios_led_cpu_ociram_sp_ram_module:nios_led_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_altsyncram" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\|nios_led_cpu_ociram_sp_ram_module:nios_led_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\|nios_led_cpu_ociram_sp_ram_module:nios_led_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595303846109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\|nios_led_cpu_ociram_sp_ram_module:nios_led_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\|nios_led_cpu_ociram_sp_ram_module:nios_led_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_led_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_led_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846110 ""}  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595303846110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_il71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_il71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_il71 " "Found entity 1: altsyncram_il71" {  } { { "db/altsyncram_il71.tdf" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/altsyncram_il71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303846177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303846177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_il71 nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\|nios_led_cpu_ociram_sp_ram_module:nios_led_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_il71:auto_generated " "Elaborating entity \"altsyncram_il71\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\|nios_led_cpu_ociram_sp_ram_module:nios_led_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_il71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_avalon_reg nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_avalon_reg:the_nios_led_cpu_nios2_avalon_reg " "Elaborating entity \"nios_led_cpu_nios2_avalon_reg\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_avalon_reg:the_nios_led_cpu_nios2_avalon_reg\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_avalon_reg" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_break nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_break:the_nios_led_cpu_nios2_oci_break " "Elaborating entity \"nios_led_cpu_nios2_oci_break\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_break:the_nios_led_cpu_nios2_oci_break\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_oci_break" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_xbrk nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_xbrk:the_nios_led_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_led_cpu_nios2_oci_xbrk\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_xbrk:the_nios_led_cpu_nios2_oci_xbrk\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_oci_xbrk" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_dbrk nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_dbrk:the_nios_led_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_led_cpu_nios2_oci_dbrk\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_dbrk:the_nios_led_cpu_nios2_oci_dbrk\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_oci_dbrk" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_itrace nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_itrace:the_nios_led_cpu_nios2_oci_itrace " "Elaborating entity \"nios_led_cpu_nios2_oci_itrace\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_itrace:the_nios_led_cpu_nios2_oci_itrace\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_oci_itrace" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_dtrace nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_dtrace:the_nios_led_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_led_cpu_nios2_oci_dtrace\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_dtrace:the_nios_led_cpu_nios2_oci_dtrace\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_oci_dtrace" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_td_mode nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_dtrace:the_nios_led_cpu_nios2_oci_dtrace\|nios_led_cpu_nios2_oci_td_mode:nios_led_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_led_cpu_nios2_oci_td_mode\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_dtrace:the_nios_led_cpu_nios2_oci_dtrace\|nios_led_cpu_nios2_oci_td_mode:nios_led_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "nios_led_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_fifo nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_fifo:the_nios_led_cpu_nios2_oci_fifo " "Elaborating entity \"nios_led_cpu_nios2_oci_fifo\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_fifo:the_nios_led_cpu_nios2_oci_fifo\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_oci_fifo" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_compute_tm_count nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_fifo:the_nios_led_cpu_nios2_oci_fifo\|nios_led_cpu_nios2_oci_compute_tm_count:nios_led_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios_led_cpu_nios2_oci_compute_tm_count\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_fifo:the_nios_led_cpu_nios2_oci_fifo\|nios_led_cpu_nios2_oci_compute_tm_count:nios_led_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "nios_led_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_fifowp_inc nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_fifo:the_nios_led_cpu_nios2_oci_fifo\|nios_led_cpu_nios2_oci_fifowp_inc:nios_led_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios_led_cpu_nios2_oci_fifowp_inc\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_fifo:the_nios_led_cpu_nios2_oci_fifo\|nios_led_cpu_nios2_oci_fifowp_inc:nios_led_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "nios_led_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_fifocount_inc nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_fifo:the_nios_led_cpu_nios2_oci_fifo\|nios_led_cpu_nios2_oci_fifocount_inc:nios_led_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios_led_cpu_nios2_oci_fifocount_inc\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_fifo:the_nios_led_cpu_nios2_oci_fifo\|nios_led_cpu_nios2_oci_fifocount_inc:nios_led_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "nios_led_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_oci_test_bench nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_fifo:the_nios_led_cpu_nios2_oci_fifo\|nios_led_cpu_oci_test_bench:the_nios_led_cpu_oci_test_bench " "Elaborating entity \"nios_led_cpu_oci_test_bench\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_fifo:the_nios_led_cpu_nios2_oci_fifo\|nios_led_cpu_oci_test_bench:the_nios_led_cpu_oci_test_bench\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_oci_test_bench" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_pib nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_pib:the_nios_led_cpu_nios2_oci_pib " "Elaborating entity \"nios_led_cpu_nios2_oci_pib\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_pib:the_nios_led_cpu_nios2_oci_pib\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_oci_pib" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_im nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_im:the_nios_led_cpu_nios2_oci_im " "Elaborating entity \"nios_led_cpu_nios2_oci_im\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_im:the_nios_led_cpu_nios2_oci_im\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_oci_im" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_jtag_debug_module_wrapper nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper " "Elaborating entity \"nios_led_cpu_jtag_debug_module_wrapper\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_jtag_debug_module_wrapper" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_jtag_debug_module_tck nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|nios_led_cpu_jtag_debug_module_tck:the_nios_led_cpu_jtag_debug_module_tck " "Elaborating entity \"nios_led_cpu_jtag_debug_module_tck\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|nios_led_cpu_jtag_debug_module_tck:the_nios_led_cpu_jtag_debug_module_tck\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" "the_nios_led_cpu_jtag_debug_module_tck" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_jtag_debug_module_sysclk nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|nios_led_cpu_jtag_debug_module_sysclk:the_nios_led_cpu_jtag_debug_module_sysclk " "Elaborating entity \"nios_led_cpu_jtag_debug_module_sysclk\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|nios_led_cpu_jtag_debug_module_sysclk:the_nios_led_cpu_jtag_debug_module_sysclk\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" "the_nios_led_cpu_jtag_debug_module_sysclk" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" "nios_led_cpu_jtag_debug_module_phy" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595303846354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy " "Instantiated megafunction \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846354 ""}  } { { "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595303846354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846357 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_onchip_mem nios_led:cpu_unit\|nios_led_onchip_mem:onchip_mem " "Elaborating entity \"nios_led_onchip_mem\" for hierarchy \"nios_led:cpu_unit\|nios_led_onchip_mem:onchip_mem\"" {  } { { "nios_led/synthesis/nios_led.v" "onchip_mem" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_led:cpu_unit\|nios_led_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_led:cpu_unit\|nios_led_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios_led/synthesis/submodules/nios_led_onchip_mem.v" "the_altsyncram" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led:cpu_unit\|nios_led_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_led:cpu_unit\|nios_led_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios_led/synthesis/submodules/nios_led_onchip_mem.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595303846375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led:cpu_unit\|nios_led_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_led:cpu_unit\|nios_led_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_led_onchip_mem.hex " "Parameter \"init_file\" = \"nios_led_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5000 " "Parameter \"maximum_depth\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5000 " "Parameter \"numwords_a\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846375 ""}  } { { "nios_led/synthesis/submodules/nios_led_onchip_mem.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595303846375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hkc1 " "Found entity 1: altsyncram_hkc1" {  } { { "db/altsyncram_hkc1.tdf" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/altsyncram_hkc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595303846441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595303846441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hkc1 nios_led:cpu_unit\|nios_led_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_hkc1:auto_generated " "Elaborating entity \"altsyncram_hkc1\" for hierarchy \"nios_led:cpu_unit\|nios_led_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_hkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_switch nios_led:cpu_unit\|nios_led_switch:switch " "Elaborating entity \"nios_led_switch\" for hierarchy \"nios_led:cpu_unit\|nios_led_switch:switch\"" {  } { { "nios_led/synthesis/nios_led.v" "switch" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_led nios_led:cpu_unit\|nios_led_led:led " "Elaborating entity \"nios_led_led\" for hierarchy \"nios_led:cpu_unit\|nios_led_led:led\"" {  } { { "nios_led/synthesis/nios_led.v" "led" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_led:cpu_unit\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_led:cpu_unit\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios_led/synthesis/nios_led.v" "cpu_instruction_master_translator" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_led:cpu_unit\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_led:cpu_unit\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios_led/synthesis/nios_led.v" "cpu_data_master_translator" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_led:cpu_unit\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_led:cpu_unit\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "nios_led/synthesis/nios_led.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_led:cpu_unit\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_led:cpu_unit\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "nios_led/synthesis/nios_led.v" "onchip_mem_s1_translator" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_led:cpu_unit\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_led:cpu_unit\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "nios_led/synthesis/nios_led.v" "led_s1_translator" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_led:cpu_unit\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_led:cpu_unit\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_led/synthesis/nios_led.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_led:cpu_unit\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_led:cpu_unit\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_led/synthesis/nios_led.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_led:cpu_unit\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_led:cpu_unit\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_led/synthesis/nios_led.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_led:cpu_unit\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_led:cpu_unit\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_led/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_led:cpu_unit\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_led:cpu_unit\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_led/synthesis/nios_led.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_addr_router nios_led:cpu_unit\|nios_led_addr_router:addr_router " "Elaborating entity \"nios_led_addr_router\" for hierarchy \"nios_led:cpu_unit\|nios_led_addr_router:addr_router\"" {  } { { "nios_led/synthesis/nios_led.v" "addr_router" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_addr_router_default_decode nios_led:cpu_unit\|nios_led_addr_router:addr_router\|nios_led_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios_led_addr_router_default_decode\" for hierarchy \"nios_led:cpu_unit\|nios_led_addr_router:addr_router\|nios_led_addr_router_default_decode:the_default_decode\"" {  } { { "nios_led/synthesis/submodules/nios_led_addr_router.sv" "the_default_decode" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_addr_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_addr_router_001 nios_led:cpu_unit\|nios_led_addr_router_001:addr_router_001 " "Elaborating entity \"nios_led_addr_router_001\" for hierarchy \"nios_led:cpu_unit\|nios_led_addr_router_001:addr_router_001\"" {  } { { "nios_led/synthesis/nios_led.v" "addr_router_001" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_addr_router_001_default_decode nios_led:cpu_unit\|nios_led_addr_router_001:addr_router_001\|nios_led_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_led_addr_router_001_default_decode\" for hierarchy \"nios_led:cpu_unit\|nios_led_addr_router_001:addr_router_001\|nios_led_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios_led/synthesis/submodules/nios_led_addr_router_001.sv" "the_default_decode" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_addr_router_001.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_id_router nios_led:cpu_unit\|nios_led_id_router:id_router " "Elaborating entity \"nios_led_id_router\" for hierarchy \"nios_led:cpu_unit\|nios_led_id_router:id_router\"" {  } { { "nios_led/synthesis/nios_led.v" "id_router" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_id_router_default_decode nios_led:cpu_unit\|nios_led_id_router:id_router\|nios_led_id_router_default_decode:the_default_decode " "Elaborating entity \"nios_led_id_router_default_decode\" for hierarchy \"nios_led:cpu_unit\|nios_led_id_router:id_router\|nios_led_id_router_default_decode:the_default_decode\"" {  } { { "nios_led/synthesis/submodules/nios_led_id_router.sv" "the_default_decode" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_id_router_002 nios_led:cpu_unit\|nios_led_id_router_002:id_router_002 " "Elaborating entity \"nios_led_id_router_002\" for hierarchy \"nios_led:cpu_unit\|nios_led_id_router_002:id_router_002\"" {  } { { "nios_led/synthesis/nios_led.v" "id_router_002" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_id_router_002_default_decode nios_led:cpu_unit\|nios_led_id_router_002:id_router_002\|nios_led_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_led_id_router_002_default_decode\" for hierarchy \"nios_led:cpu_unit\|nios_led_id_router_002:id_router_002\|nios_led_id_router_002_default_decode:the_default_decode\"" {  } { { "nios_led/synthesis/submodules/nios_led_id_router_002.sv" "the_default_decode" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_led:cpu_unit\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_led:cpu_unit\|altera_reset_controller:rst_controller\"" {  } { { "nios_led/synthesis/nios_led.v" "rst_controller" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_led:cpu_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_led:cpu_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_led/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cmd_xbar_demux nios_led:cpu_unit\|nios_led_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios_led_cmd_xbar_demux\" for hierarchy \"nios_led:cpu_unit\|nios_led_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios_led/synthesis/nios_led.v" "cmd_xbar_demux" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cmd_xbar_demux_001 nios_led:cpu_unit\|nios_led_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios_led_cmd_xbar_demux_001\" for hierarchy \"nios_led:cpu_unit\|nios_led_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios_led/synthesis/nios_led.v" "cmd_xbar_demux_001" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cmd_xbar_mux nios_led:cpu_unit\|nios_led_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios_led_cmd_xbar_mux\" for hierarchy \"nios_led:cpu_unit\|nios_led_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios_led/synthesis/nios_led.v" "cmd_xbar_mux" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_led:cpu_unit\|nios_led_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_led:cpu_unit\|nios_led_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_led/synthesis/submodules/nios_led_cmd_xbar_mux.sv" "arb" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_led:cpu_unit\|nios_led_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_led:cpu_unit\|nios_led_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_rsp_xbar_demux_002 nios_led:cpu_unit\|nios_led_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"nios_led_rsp_xbar_demux_002\" for hierarchy \"nios_led:cpu_unit\|nios_led_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "nios_led/synthesis/nios_led.v" "rsp_xbar_demux_002" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_rsp_xbar_mux nios_led:cpu_unit\|nios_led_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios_led_rsp_xbar_mux\" for hierarchy \"nios_led:cpu_unit\|nios_led_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios_led/synthesis/nios_led.v" "rsp_xbar_mux" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_led:cpu_unit\|nios_led_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_led:cpu_unit\|nios_led_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_led/synthesis/submodules/nios_led_rsp_xbar_mux.sv" "arb" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_led:cpu_unit\|nios_led_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_led:cpu_unit\|nios_led_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_rsp_xbar_mux_001 nios_led:cpu_unit\|nios_led_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios_led_rsp_xbar_mux_001\" for hierarchy \"nios_led:cpu_unit\|nios_led_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios_led/synthesis/nios_led.v" "rsp_xbar_mux_001" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_led:cpu_unit\|nios_led_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_led:cpu_unit\|nios_led_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_led/synthesis/submodules/nios_led_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_rsp_xbar_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_irq_mapper nios_led:cpu_unit\|nios_led_irq_mapper:irq_mapper " "Elaborating entity \"nios_led_irq_mapper\" for hierarchy \"nios_led:cpu_unit\|nios_led_irq_mapper:irq_mapper\"" {  } { { "nios_led/synthesis/nios_led.v" "irq_mapper" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595303846739 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1595303849939 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 3740 -1 0 } } { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 3167 -1 0 } } { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 4133 -1 0 } } { "nios_led/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_led/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1595303850048 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1595303850048 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[0\] GND " "Pin \"ledg\[0\]\" is stuck at GND" {  } { { "nios_led_top.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595303850629 "|nios_led_top|ledg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[1\] GND " "Pin \"ledg\[1\]\" is stuck at GND" {  } { { "nios_led_top.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595303850629 "|nios_led_top|ledg[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1595303850629 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595303850842 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1595303851573 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/output_files/V21_NIOS_BLINK.map.smsg " "Generated suppressed messages file C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/output_files/V21_NIOS_BLINK.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1595303851955 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1595303852556 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595303852556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1607 " "Implemented 1607 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1595303852780 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1595303852780 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1463 " "Implemented 1463 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1595303852780 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1595303852780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1595303852780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595303852848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 20 23:57:32 2020 " "Processing ended: Mon Jul 20 23:57:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595303852848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595303852848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595303852848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595303852848 ""}
