// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition"

// DATE "09/01/2016 20:07:19"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module LAB4 (
	FL_CE_N,
	CLOCK_50,
	SW,
	DRAM_DQ,
	KEY,
	FL_DQ,
	FL_OE_N,
	FL_RST_N,
	FL_WE_N,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CS_N,
	DRAM_RAS_N,
	DRAM_WE_N,
	VGA_HS,
	VGA_VS,
	VGA_SYNC_N,
	VGA_BLANK_N,
	VGA_CLK,
	DRAM_CLK,
	column,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_DQM,
	FL_ADDR,
	LEDG,
	LEDR,
	row,
	VGA_B,
	VGA_G,
	VGA_R);
output 	FL_CE_N;
input 	CLOCK_50;
input 	[2:0] SW;
inout 	[23:0] DRAM_DQ;
input 	[3:0] KEY;
input 	[7:0] FL_DQ;
output 	FL_OE_N;
output 	FL_RST_N;
output 	FL_WE_N;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CS_N;
output 	DRAM_RAS_N;
output 	DRAM_WE_N;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_SYNC_N;
output 	VGA_BLANK_N;
output 	VGA_CLK;
output 	DRAM_CLK;
output 	[9:0] column;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	[3:0] DRAM_DQM;
output 	[22:0] FL_ADDR;
output 	[1:0] LEDG;
output 	[6:0] LEDR;
output 	[8:0] row;
output 	[7:0] VGA_B;
output 	[7:0] VGA_G;
output 	[7:0] VGA_R;

// Design Ports Information
// FL_CE_N	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FL_OE_N	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_RST_N	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_WE_N	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// column[9]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// column[8]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// column[7]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// column[6]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// column[5]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// column[4]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// column[3]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// column[2]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// column[1]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// column[0]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[0]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[3]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[2]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[1]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[0]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[22]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[21]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[20]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[19]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[18]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[17]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[16]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[14]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[13]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[12]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[11]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[10]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[9]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[8]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[7]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[6]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[5]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[4]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[2]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[1]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[0]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// row[8]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// row[7]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// row[6]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// row[5]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// row[4]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// row[3]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// row[2]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// row[1]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// row[0]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[23]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[22]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[21]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[20]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[19]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[18]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[17]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[16]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FL_DQ[7]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FL_DQ[6]	=>  Location: PIN_AH11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FL_DQ[5]	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FL_DQ[4]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FL_DQ[3]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FL_DQ[2]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FL_DQ[1]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FL_DQ[0]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("LAB4_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \KEY[3]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[0]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \CLOCK_50~input_o ;
wire \inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \SW[2]~input_o ;
wire \inst3|state.AtTheBegging~q ;
wire \inst3|state.ResetingMemory~q ;
wire \inst3|support_count[0]~7_combout ;
wire \inst3|IMG_COUNT_Y[0]~9_combout ;
wire \inst3|support_count[1]~10 ;
wire \inst3|support_count[2]~11_combout ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \inst3|tipo~2_combout ;
wire \inst3|support_count[2]~12 ;
wire \inst3|support_count[3]~13_combout ;
wire \inst3|support_count[3]~14 ;
wire \inst3|support_count[4]~27_combout ;
wire \inst3|Equal0~0_combout ;
wire \inst3|Equal4~0_combout ;
wire \inst3|IMG_COUNT_Y[3]~18 ;
wire \inst3|IMG_COUNT_Y[4]~19_combout ;
wire \inst3|IMG_COUNT_X[0]~10_combout ;
wire \inst3|IMG_COUNT_X[6]~23 ;
wire \inst3|IMG_COUNT_X[7]~24_combout ;
wire \inst3|state~19_combout ;
wire \inst3|state.ItsOver~q ;
wire \inst3|FREE[0]~7_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \inst1|dac_interface|vcount[0]~10_combout ;
wire \inst1|dac_interface|vcount[3]~17 ;
wire \inst1|dac_interface|vcount[4]~18_combout ;
wire \inst1|dac_interface|hcount[0]~10_combout ;
wire \inst1|dac_interface|hcount[0]~11 ;
wire \inst1|dac_interface|hcount[1]~12_combout ;
wire \inst1|dac_interface|hcount[1]~13 ;
wire \inst1|dac_interface|hcount[2]~14_combout ;
wire \inst1|dac_interface|hcount[2]~15 ;
wire \inst1|dac_interface|hcount[3]~16_combout ;
wire \inst1|dac_interface|hcount[3]~17 ;
wire \inst1|dac_interface|hcount[4]~18_combout ;
wire \inst1|dac_interface|hcount[4]~19 ;
wire \inst1|dac_interface|hcount[5]~20_combout ;
wire \inst1|dac_interface|hcount[5]~21 ;
wire \inst1|dac_interface|hcount[6]~22_combout ;
wire \inst1|dac_interface|hcount[6]~23 ;
wire \inst1|dac_interface|hcount[7]~24_combout ;
wire \inst1|dac_interface|hcount[7]~25 ;
wire \inst1|dac_interface|hcount[8]~26_combout ;
wire \inst1|dac_interface|Equal0~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \inst1|controller|rstVGA~0_combout ;
wire \inst1|controller|rstVGA~q ;
wire \inst1|dac_interface|hcount[0]~30_combout ;
wire \inst1|dac_interface|hcount[8]~27 ;
wire \inst1|dac_interface|hcount[9]~28_combout ;
wire \inst1|dac_interface|Equal0~1_combout ;
wire \inst1|dac_interface|Equal0~2_combout ;
wire \inst1|dac_interface|Equal1~0_combout ;
wire \inst1|dac_interface|vcount[6]~29_combout ;
wire \inst1|dac_interface|vcount[4]~19 ;
wire \inst1|dac_interface|vcount[5]~20_combout ;
wire \inst1|dac_interface|Equal2~0_combout ;
wire \inst1|dac_interface|vcount[5]~21 ;
wire \inst1|dac_interface|vcount[6]~22_combout ;
wire \inst1|dac_interface|vcount[6]~23 ;
wire \inst1|dac_interface|vcount[7]~24_combout ;
wire \inst1|dac_interface|vcount[7]~25 ;
wire \inst1|dac_interface|vcount[8]~26_combout ;
wire \inst1|dac_interface|vcount[8]~27 ;
wire \inst1|dac_interface|vcount[9]~30_combout ;
wire \inst1|dac_interface|Equal2~2_combout ;
wire \inst1|dac_interface|Equal2~1_combout ;
wire \inst1|dac_interface|vcount[6]~28_combout ;
wire \inst1|dac_interface|vcount[0]~11 ;
wire \inst1|dac_interface|vcount[1]~12_combout ;
wire \inst1|dac_interface|vcount[1]~13 ;
wire \inst1|dac_interface|vcount[2]~14_combout ;
wire \inst1|dac_interface|vcount[2]~15 ;
wire \inst1|dac_interface|vcount[3]~16_combout ;
wire \inst1|dac_interface|LessThan1~1_combout ;
wire \inst1|dac_interface|LessThan1~2_combout ;
wire \inst1|dac_interface|LessThan1~0_combout ;
wire \inst1|dac_interface|LessThan1~3_combout ;
wire \inst1|dac_interface|LessThan0~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[6]~feeder_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \inst3|RAM_next~0_combout ;
wire \inst3|RAM_next~q ;
wire \inst4|Equal2~1_combout ;
wire \inst4|LessThan0~3_combout ;
wire \inst4|Add0~0_combout ;
wire \inst4|Selector31~4_combout ;
wire \inst2|Add0~46_combout ;
wire \inst2|Add0~115_combout ;
wire \inst2|Add0~47 ;
wire \inst2|Add0~48_combout ;
wire \inst2|Add0~114_combout ;
wire \inst2|Add0~49 ;
wire \inst2|Add0~50_combout ;
wire \inst2|Add0~113_combout ;
wire \inst2|Add0~51 ;
wire \inst2|Add0~52_combout ;
wire \inst2|Add0~112_combout ;
wire \inst2|Add0~53 ;
wire \inst2|Add0~54_combout ;
wire \inst2|Add0~111_combout ;
wire \inst2|Add0~55 ;
wire \inst2|Add0~56_combout ;
wire \inst2|Add0~110_combout ;
wire \inst2|Add0~57 ;
wire \inst2|Add0~58_combout ;
wire \inst2|Add0~109_combout ;
wire \inst2|always0~6_combout ;
wire \inst2|always0~7_combout ;
wire \inst4|nextstate.Activating~0_combout ;
wire \inst4|state~43_combout ;
wire \inst4|state.Activating~q ;
wire \inst4|Selector6~0_combout ;
wire \inst4|state.NOPTIME2~q ;
wire \inst4|nextstate.Writing_PRE~0_combout ;
wire \inst4|state~38_combout ;
wire \inst4|state.Writing_PRE~q ;
wire \inst4|Selector7~0_combout ;
wire \inst4|CFL_ack~q ;
wire \inst2|always0~8_combout ;
wire \inst2|Selector24~0_combout ;
wire \inst2|wait_count[3]~5_combout ;
wire \inst4|state.Reseting_FL~q ;
wire \inst4|Selector17~0_combout ;
wire \inst4|Selector17~1_combout ;
wire \inst4|CFL_start~q ;
wire \inst2|Add1~1_combout ;
wire \inst2|wait_count[2]~8_combout ;
wire \inst2|Add1~0_combout ;
wire \inst2|wait_count[3]~7_combout ;
wire \inst2|Selector25~3_combout ;
wire \inst2|Selector27~0_combout ;
wire \inst2|state.Reseting~q ;
wire \inst2|wait_count[3]~1_combout ;
wire \inst2|Add0~92_combout ;
wire \inst2|wait_count[0]~0_combout ;
wire \inst2|wait_count[0]~2_combout ;
wire \inst2|wait_count[0]~10_combout ;
wire \inst2|Selector26~0_combout ;
wire \inst2|Selector26~1_combout ;
wire \inst2|state.Pre_Read~q ;
wire \inst2|wait_count[3]~3_combout ;
wire \inst2|state~20_combout ;
wire \inst2|state~21_combout ;
wire \inst2|state.Reading2~q ;
wire \inst2|wait_count[3]~4_combout ;
wire \inst2|wait_count[3]~6_combout ;
wire \inst2|wait_count[1]~9_combout ;
wire \inst2|LessThan1~0_combout ;
wire \inst2|Selector25~2_combout ;
wire \inst2|Selector25~4_combout ;
wire \inst2|state.Getting_ready~q ;
wire \inst2|Selector34~0_combout ;
wire \inst2|Selector34~1_combout ;
wire \inst2|buffer~q ;
wire \inst2|state~24_combout ;
wire \inst2|state.Reading1~q ;
wire \inst2|Selector24~1_combout ;
wire \inst2|state.Addressing~q ;
wire \inst2|Add0~59 ;
wire \inst2|Add0~60_combout ;
wire \inst2|Add0~108_combout ;
wire \inst2|Add0~61 ;
wire \inst2|Add0~62_combout ;
wire \inst2|Add0~107_combout ;
wire \inst2|Add0~63 ;
wire \inst2|Add0~64_combout ;
wire \inst2|Add0~106_combout ;
wire \inst2|Add0~65 ;
wire \inst2|Add0~66_combout ;
wire \inst2|Add0~105_combout ;
wire \inst2|always0~3_combout ;
wire \inst2|Add0~67 ;
wire \inst2|Add0~68_combout ;
wire \inst2|Add0~104_combout ;
wire \inst2|Add0~69 ;
wire \inst2|Add0~70_combout ;
wire \inst2|Add0~103_combout ;
wire \inst2|Add0~71 ;
wire \inst2|Add0~72_combout ;
wire \inst2|Add0~102_combout ;
wire \inst2|Add0~73 ;
wire \inst2|Add0~74_combout ;
wire \inst2|Add0~101_combout ;
wire \inst2|always0~2_combout ;
wire \inst2|Add0~75 ;
wire \inst2|Add0~76_combout ;
wire \inst2|Add0~100_combout ;
wire \inst2|Add0~77 ;
wire \inst2|Add0~78_combout ;
wire \inst2|Add0~99_combout ;
wire \inst2|Add0~79 ;
wire \inst2|Add0~80_combout ;
wire \inst2|Add0~98_combout ;
wire \inst2|Add0~81 ;
wire \inst2|Add0~82_combout ;
wire \inst2|Add0~97_combout ;
wire \inst2|Add0~83 ;
wire \inst2|Add0~84_combout ;
wire \inst2|Add0~96_combout ;
wire \inst2|Add0~85 ;
wire \inst2|Add0~86_combout ;
wire \inst2|Add0~95_combout ;
wire \inst2|Add0~87 ;
wire \inst2|Add0~88_combout ;
wire \inst2|Add0~94_combout ;
wire \inst2|Add0~89 ;
wire \inst2|Add0~90_combout ;
wire \inst2|Add0~93_combout ;
wire \inst2|always0~0_combout ;
wire \inst2|always0~1_combout ;
wire \inst2|always0~4_combout ;
wire \inst2|always0~5_combout ;
wire \inst2|state~16_combout ;
wire \inst2|state~17_combout ;
wire \inst2|state~18_combout ;
wire \inst2|state.IDLE~q ;
wire \inst4|LessThan4~0_combout ;
wire \inst4|LessThan1~0_combout ;
wire \inst4|Add4~7 ;
wire \inst4|Add4~8_combout ;
wire \inst4|state~44_combout ;
wire \inst4|state.NOPTIME6~q ;
wire \inst4|Selector9~0_combout ;
wire \inst4|state.NOPTIME5~q ;
wire \inst4|Selector0~0_combout ;
wire \inst4|Selector2~0_combout ;
wire \inst4|Selector0~1_combout ;
wire \inst4|state~42_combout ;
wire \inst4|CGRAM_rdy~q ;
wire \inst4|Selector8~0_combout ;
wire \inst4|state.NOPTIME4~q ;
wire \inst4|Refresh_count[3]~2_combout ;
wire \inst4|Refresh_count[3]~3_combout ;
wire \inst4|LessThan4~1_combout ;
wire \inst4|LessThan4~2_combout ;
wire \inst4|Selector11~0_combout ;
wire \inst4|state.REFTIME0~q ;
wire \inst4|Selector5~0_combout ;
wire \inst3|Selector2~0_combout ;
wire \inst3|RAM_start~q ;
wire \inst4|DRAM_CKE~0_combout ;
wire \inst4|state.Desligado~feeder_combout ;
wire \inst4|state.Desligado~q ;
wire \inst4|Selector3~0_combout ;
wire \inst4|state.InicializandoNOP~q ;
wire \inst4|always0~2_combout ;
wire \inst4|always0~3_combout ;
wire \inst4|always0~4_combout ;
wire \inst4|next_support_count2[1]~0_combout ;
wire \inst4|support_count2[0]~1_combout ;
wire \inst4|Selector4~0_combout ;
wire \inst4|state~33_combout ;
wire \inst4|state.InicializandoPRE~q ;
wire \inst4|state~39_combout ;
wire \inst4|state.InicializandoREF~q ;
wire \inst4|Refresh_count[3]~4_combout ;
wire \inst4|state~41_combout ;
wire \inst4|state.RefreshWrite~q ;
wire \inst4|Selector13~0_combout ;
wire \inst4|state.REFTIME2~q ;
wire \inst4|Selector21~2_combout ;
wire \inst4|Selector30~5_combout ;
wire \inst4|Refresh_count[3]~5_combout ;
wire \inst4|Refresh_count[3]~6_combout ;
wire \inst4|Add0~3 ;
wire \inst4|Add0~5 ;
wire \inst4|Add0~7 ;
wire \inst4|Add0~9 ;
wire \inst4|Add0~11 ;
wire \inst4|Add0~13 ;
wire \inst4|Add0~14_combout ;
wire \inst4|Refresh_count[3]~31_combout ;
wire \inst4|Refresh_count~25_combout ;
wire \inst4|Add5~7 ;
wire \inst4|Add5~9 ;
wire \inst4|Add5~11 ;
wire \inst4|Add5~12_combout ;
wire \inst4|Add3~1 ;
wire \inst4|Add3~3 ;
wire \inst4|Add3~5 ;
wire \inst4|Add3~7 ;
wire \inst4|Add3~9 ;
wire \inst4|Add3~10_combout ;
wire \inst4|Refresh_count~26_combout ;
wire \inst4|Refresh_count[3]~9_combout ;
wire \inst4|Refresh_count~27_combout ;
wire \inst4|Refresh_count[3]~11_combout ;
wire \inst4|support_count[1]~8_combout ;
wire \inst4|Selector30~4_combout ;
wire \inst4|Selector22~20_combout ;
wire \inst4|Refresh_count[3]~12_combout ;
wire \inst4|Refresh_count[3]~13_combout ;
wire \inst4|Selector5~1_combout ;
wire \inst4|state~32_combout ;
wire \inst4|Refresh_count[3]~14_combout ;
wire \inst4|Refresh_count[3]~15_combout ;
wire \inst4|Add0~15 ;
wire \inst4|Add0~16_combout ;
wire \inst4|Add3~11 ;
wire \inst4|Add3~12_combout ;
wire \inst4|Refresh_count~22_combout ;
wire \inst4|Add5~13 ;
wire \inst4|Add5~14_combout ;
wire \inst4|Add4~9 ;
wire \inst4|Add4~10_combout ;
wire \inst4|Refresh_count~23_combout ;
wire \inst4|Refresh_count~24_combout ;
wire \inst4|LessThan1~1_combout ;
wire \inst4|always0~0_combout ;
wire \inst4|always0~1_combout ;
wire \inst4|Selector15~0_combout ;
wire \inst4|state~40_combout ;
wire \inst4|state.Refresh~q ;
wire \inst4|Selector12~0_combout ;
wire \inst4|state.REFTIME1~q ;
wire \inst4|Selector2~1_combout ;
wire \inst4|Selector2~2_combout ;
wire \inst4|state.IDLE~q ;
wire \inst4|Selector31~3_combout ;
wire \inst4|Selector29~2_combout ;
wire \inst4|state~37_combout ;
wire \inst4|state.LoadMODE~q ;
wire \inst4|Selector31~12_combout ;
wire \inst4|Selector31~13_combout ;
wire \inst4|LessThan7~0_combout ;
wire \inst4|Selector31~9_combout ;
wire \inst4|Selector31~10_combout ;
wire \inst4|Selector31~5_combout ;
wire \inst4|Selector31~6_combout ;
wire \inst4|Selector31~7_combout ;
wire \inst4|Selector21~7_combout ;
wire \inst4|WideOr23~0_combout ;
wire \inst4|Selector31~8_combout ;
wire \inst4|Selector18~0_combout ;
wire \inst4|state~35_combout ;
wire \inst4|state.RandomAcess2~q ;
wire \inst4|Selector31~11_combout ;
wire \inst4|Selector31~14_combout ;
wire \inst4|nextstate~1_combout ;
wire \inst4|Selector31~0_combout ;
wire \inst4|Selector31~1_combout ;
wire \inst4|Selector31~2_combout ;
wire \inst4|Selector31~15_combout ;
wire \inst4|Add0~1 ;
wire \inst4|Add0~2_combout ;
wire \inst4|Selector1~0_combout ;
wire \inst4|Selector30~10_combout ;
wire \inst4|Add5~0_combout ;
wire \inst4|Selector30~8_combout ;
wire \inst4|Selector30~6_combout ;
wire \inst4|WideOr24~0_combout ;
wire \inst4|Selector30~7_combout ;
wire \inst4|Selector30~11_combout ;
wire \inst4|Selector4~2_combout ;
wire \inst4|Selector22~23_combout ;
wire \inst4|Selector22~8_combout ;
wire \inst4|support_count[1]~9_combout ;
wire \inst4|Selector22~15_combout ;
wire \inst4|Selector22~16_combout ;
wire \inst4|Selector22~17_combout ;
wire \inst4|Selector29~5_combout ;
wire \inst4|Selector30~9_combout ;
wire \inst4|Add5~1 ;
wire \inst4|Add5~2_combout ;
wire \inst4|Add3~0_combout ;
wire \inst4|Selector29~7_combout ;
wire \inst4|Selector29~4_combout ;
wire \inst4|Selector29~3_combout ;
wire \inst4|Add0~4_combout ;
wire \inst4|Selector29~6_combout ;
wire \inst4|Add5~3 ;
wire \inst4|Add5~4_combout ;
wire \inst4|Add3~2_combout ;
wire \inst4|Add4~0_combout ;
wire \inst4|Add0~6_combout ;
wire \inst4|Refresh_count~19_combout ;
wire \inst4|Refresh_count~20_combout ;
wire \inst4|Refresh_count~21_combout ;
wire \inst4|Add5~5 ;
wire \inst4|Add5~6_combout ;
wire \inst4|Add4~1 ;
wire \inst4|Add4~2_combout ;
wire \inst4|Add3~4_combout ;
wire \inst4|Add0~8_combout ;
wire \inst4|Refresh_count~16_combout ;
wire \inst4|Refresh_count~17_combout ;
wire \inst4|Refresh_count~18_combout ;
wire \inst4|Add4~3 ;
wire \inst4|Add4~4_combout ;
wire \inst4|Add0~10_combout ;
wire \inst4|Refresh_count~7_combout ;
wire \inst4|Add5~8_combout ;
wire \inst4|Add3~6_combout ;
wire \inst4|Refresh_count~8_combout ;
wire \inst4|Refresh_count~10_combout ;
wire \inst4|Add4~5 ;
wire \inst4|Add4~6_combout ;
wire \inst4|Add3~8_combout ;
wire \inst4|Add0~12_combout ;
wire \inst4|Refresh_count~28_combout ;
wire \inst4|Add5~10_combout ;
wire \inst4|Refresh_count~29_combout ;
wire \inst4|Refresh_count~30_combout ;
wire \inst4|LessThan0~0_combout ;
wire \inst4|LessThan0~1_combout ;
wire \inst4|LessThan0~2_combout ;
wire \inst4|Selector1~1_combout ;
wire \inst4|Selector1~2_combout ;
wire \inst4|Selector1~3_combout ;
wire \inst4|Selector1~4_combout ;
wire \inst4|state.ForeverWaiting~q ;
wire \inst4|Selector22~9_combout ;
wire \inst4|support_count[1]~16_combout ;
wire \inst4|support_count[1]~10_combout ;
wire \inst4|support_count[1]~11_combout ;
wire \inst4|support_count[1]~12_combout ;
wire \inst4|support_count[1]~13_combout ;
wire \inst4|support_count[1]~14_combout ;
wire \inst4|support_count[1]~15_combout ;
wire \inst4|support_count[1]~17_combout ;
wire \inst4|support_count[2]~18_combout ;
wire \inst4|nextstate~0_combout ;
wire \inst4|Selector14~0_combout ;
wire \inst4|state~34_combout ;
wire \inst4|state.RandomAcess~q ;
wire \inst4|state~36_combout ;
wire \inst4|state.PRECHARGIN~q ;
wire \inst4|Selector18~1_combout ;
wire \inst4|Selector10~0_combout ;
wire \inst4|Selector44~0_combout ;
wire \inst4|Selector44~1_combout ;
wire \inst4|FIFO_re~q ;
wire \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[0]~feeder_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[3]~feeder_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[2]~feeder_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[5]~feeder_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[5]~feeder_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|op_1~0_combout ;
wire \inst3|FREE[0]~9_combout ;
wire \inst3|FREE[0]~8 ;
wire \inst3|FREE[1]~10_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|op_1~1 ;
wire \inst1|buffer|dcfifo_component|auto_generated|op_1~2_combout ;
wire \inst1|Add0~1_cout ;
wire \inst1|Add0~2_combout ;
wire \inst3|FREE[1]~11 ;
wire \inst3|FREE[2]~12_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|op_1~3 ;
wire \inst1|buffer|dcfifo_component|auto_generated|op_1~4_combout ;
wire \inst1|Add0~3 ;
wire \inst1|Add0~4_combout ;
wire \inst3|FREE[2]~13 ;
wire \inst3|FREE[3]~14_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|op_1~5 ;
wire \inst1|buffer|dcfifo_component|auto_generated|op_1~6_combout ;
wire \inst1|Add0~5 ;
wire \inst1|Add0~6_combout ;
wire \inst3|FREE[3]~15 ;
wire \inst3|FREE[4]~16_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|op_1~7 ;
wire \inst1|buffer|dcfifo_component|auto_generated|op_1~8_combout ;
wire \inst1|Add0~7 ;
wire \inst1|Add0~8_combout ;
wire \inst3|FREE[4]~17 ;
wire \inst3|FREE[5]~18_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|op_1~9 ;
wire \inst1|buffer|dcfifo_component|auto_generated|op_1~10_combout ;
wire \inst1|Add0~9 ;
wire \inst1|Add0~10_combout ;
wire \inst3|FREE[5]~19 ;
wire \inst3|FREE[6]~20_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \inst1|Add0~11 ;
wire \inst1|Add0~12_combout ;
wire \inst3|LessThan2~0_combout ;
wire \inst3|LessThan2~1_combout ;
wire \inst3|tipo~0_combout ;
wire \inst3|Selector51~2_combout ;
wire \inst3|Selector51~3_combout ;
wire \inst3|Selector51~4_combout ;
wire \inst3|Selector4~0_combout ;
wire \inst3|Selector51~9_combout ;
wire \inst3|always0~4_combout ;
wire \inst3|Add5~0_combout ;
wire \inst3|Selector51~5_combout ;
wire \inst3|LessThan4~1_combout ;
wire \inst3|Add6~17 ;
wire \inst3|Add6~18_combout ;
wire \inst3|Add5~13 ;
wire \inst3|Add5~15 ;
wire \inst3|Add5~17 ;
wire \inst3|Add5~18_combout ;
wire \inst3|Add10~15 ;
wire \inst3|Add10~17 ;
wire \inst3|Add10~18_combout ;
wire \inst3|Selector51~7_combout ;
wire \inst3|Selector51~8_combout ;
wire \inst3|column~28_combout ;
wire \inst3|LessThan4~0_combout ;
wire \inst3|Selector40~0_combout ;
wire \inst3|Selector51~6_combout ;
wire \inst3|Add10~0_combout ;
wire \inst3|Selector60~0_combout ;
wire \inst3|Add6~0_combout ;
wire \inst3|Selector60~1_combout ;
wire \inst3|column~27_combout ;
wire \inst3|Add5~1 ;
wire \inst3|Add5~2_combout ;
wire \inst3|Add6~1 ;
wire \inst3|Add6~2_combout ;
wire \inst3|Add10~1 ;
wire \inst3|Add10~2_combout ;
wire \inst3|Selector59~0_combout ;
wire \inst3|Selector59~1_combout ;
wire \inst3|column~26_combout ;
wire \inst3|Add6~3 ;
wire \inst3|Add6~4_combout ;
wire \inst3|Add10~3 ;
wire \inst3|Add10~4_combout ;
wire \inst3|Selector58~0_combout ;
wire \inst3|Add5~3 ;
wire \inst3|Add5~4_combout ;
wire \inst3|Selector58~1_combout ;
wire \inst3|column~25_combout ;
wire \inst3|Add6~5 ;
wire \inst3|Add6~6_combout ;
wire \inst3|Add5~5 ;
wire \inst3|Add5~6_combout ;
wire \inst3|Add10~5 ;
wire \inst3|Add10~6_combout ;
wire \inst3|Selector57~0_combout ;
wire \inst3|Selector57~1_combout ;
wire \inst3|column~24_combout ;
wire \inst3|Add6~7 ;
wire \inst3|Add6~8_combout ;
wire \inst3|Add5~7 ;
wire \inst3|Add5~8_combout ;
wire \inst3|Add10~7 ;
wire \inst3|Add10~8_combout ;
wire \inst3|Selector56~0_combout ;
wire \inst3|Selector56~1_combout ;
wire \inst3|column~23_combout ;
wire \inst3|Add5~9 ;
wire \inst3|Add5~10_combout ;
wire \inst3|Add6~9 ;
wire \inst3|Add6~10_combout ;
wire \inst3|Add10~9 ;
wire \inst3|Add10~10_combout ;
wire \inst3|Selector55~0_combout ;
wire \inst3|Selector55~1_combout ;
wire \inst3|column~22_combout ;
wire \inst3|Add5~11 ;
wire \inst3|Add5~12_combout ;
wire \inst3|Add6~11 ;
wire \inst3|Add6~12_combout ;
wire \inst3|Add10~11 ;
wire \inst3|Add10~12_combout ;
wire \inst3|Selector54~0_combout ;
wire \inst3|Selector54~1_combout ;
wire \inst3|column~21_combout ;
wire \inst3|Add10~13 ;
wire \inst3|Add10~14_combout ;
wire \inst3|Selector53~0_combout ;
wire \inst3|Add5~14_combout ;
wire \inst3|Add6~13 ;
wire \inst3|Add6~14_combout ;
wire \inst3|Selector53~1_combout ;
wire \inst3|column~20_combout ;
wire \inst3|Add6~15 ;
wire \inst3|Add6~16_combout ;
wire \inst3|Add5~16_combout ;
wire \inst3|Add10~16_combout ;
wire \inst3|Selector52~0_combout ;
wire \inst3|Selector52~1_combout ;
wire \inst3|column~29_combout ;
wire \inst3|LessThan5~0_combout ;
wire \inst3|state~17_combout ;
wire \inst3|state~18_combout ;
wire \inst3|state.NewAddrLine~q ;
wire \inst3|Selector3~0_combout ;
wire \inst3|Selector4~1_combout ;
wire \inst3|Equal6~0_combout ;
wire \inst3|Equal6~1_combout ;
wire \inst3|always0~6_combout ;
wire \inst3|Selector4~2_combout ;
wire \inst3|Selector4~3_combout ;
wire \inst3|state.WaitingFIFO~q ;
wire \inst3|Selector3~1_combout ;
wire \inst3|Selector3~2_combout ;
wire \inst3|state~16_combout ;
wire \inst3|state.WaitToRead~q ;
wire \inst3|Selector0~0_combout ;
wire \inst3|state.ALittleWait~q ;
wire \inst3|IMG_COUNT_X[2]~31_combout ;
wire \inst3|IMG_COUNT_X[2]~32_combout ;
wire \inst3|IMG_COUNT_X[9]~33_combout ;
wire \inst3|IMG_COUNT_X[7]~25 ;
wire \inst3|IMG_COUNT_X[8]~26_combout ;
wire \inst3|IMG_COUNT_X[8]~27 ;
wire \inst3|IMG_COUNT_X[9]~28_combout ;
wire \inst3|always0~2_combout ;
wire \inst3|nextstate.NewAddrLine~0_combout ;
wire \inst3|state~20_combout ;
wire \inst3|state.NewVGALine~q ;
wire \inst3|IMG_COUNT_X[9]~30_combout ;
wire \inst3|IMG_COUNT_X[0]~11 ;
wire \inst3|IMG_COUNT_X[1]~12_combout ;
wire \inst3|IMG_COUNT_X[1]~13 ;
wire \inst3|IMG_COUNT_X[2]~14_combout ;
wire \inst3|IMG_COUNT_X[2]~15 ;
wire \inst3|IMG_COUNT_X[3]~16_combout ;
wire \inst3|IMG_COUNT_X[3]~17 ;
wire \inst3|IMG_COUNT_X[4]~18_combout ;
wire \inst3|IMG_COUNT_X[4]~19 ;
wire \inst3|IMG_COUNT_X[5]~20_combout ;
wire \inst3|IMG_COUNT_X[5]~21 ;
wire \inst3|IMG_COUNT_X[6]~22_combout ;
wire \inst3|Equal9~1_combout ;
wire \inst3|Equal9~0_combout ;
wire \inst3|Equal9~2_combout ;
wire \inst3|nextstate~0_combout ;
wire \inst3|IMG_COUNT_Y[8]~12_combout ;
wire \inst3|IMG_COUNT_Y[4]~20 ;
wire \inst3|IMG_COUNT_Y[5]~21_combout ;
wire \inst3|IMG_COUNT_Y[5]~22 ;
wire \inst3|IMG_COUNT_Y[6]~23_combout ;
wire \inst3|IMG_COUNT_Y[6]~24 ;
wire \inst3|IMG_COUNT_Y[7]~25_combout ;
wire \inst3|Equal2~1_combout ;
wire \inst3|IMG_COUNT_Y[7]~26 ;
wire \inst3|IMG_COUNT_Y[8]~27_combout ;
wire \inst3|nextstate.ItsOver~0_combout ;
wire \inst3|tipo[1]~1_combout ;
wire \inst3|support_count[1]~20_combout ;
wire \inst3|support_count[1]~21_combout ;
wire \inst3|support_count[1]~19_combout ;
wire \inst3|support_count[1]~22_combout ;
wire \inst3|support_count[1]~18_combout ;
wire \inst3|support_count[1]~23_combout ;
wire \inst3|support_count[1]~24_combout ;
wire \inst3|support_count[1]~25_combout ;
wire \inst3|support_count[1]~26_combout ;
wire \inst3|Equal0~1_combout ;
wire \inst3|always0~3_combout ;
wire \inst3|support_count[1]~6_combout ;
wire \inst3|state~21_combout ;
wire \inst3|state.Writing~q ;
wire \inst3|IMG_COUNT_Y[8]~11_combout ;
wire \inst3|IMG_COUNT_Y[0]~10 ;
wire \inst3|IMG_COUNT_Y[1]~13_combout ;
wire \inst3|IMG_COUNT_Y[1]~14 ;
wire \inst3|IMG_COUNT_Y[2]~15_combout ;
wire \inst3|IMG_COUNT_Y[2]~16 ;
wire \inst3|IMG_COUNT_Y[3]~17_combout ;
wire \inst3|Equal2~0_combout ;
wire \inst3|support_count[1]~5_combout ;
wire \inst3|Selector3~3_combout ;
wire \inst3|support_count[1]~16_combout ;
wire \inst3|support_count[1]~15_combout ;
wire \inst3|support_count[1]~17_combout ;
wire \inst3|support_count[0]~8 ;
wire \inst3|support_count[1]~9_combout ;
wire \inst3|LessThan0~0_combout ;
wire \inst3|RAM_reset_n~0_combout ;
wire \inst3|RAM_reset_n~q ;
wire \inst4|support_count2[1]~0_combout ;
wire \inst4|Equal0~0_combout ;
wire \inst4|Selector21~6_combout ;
wire \inst4|Selector21~11_combout ;
wire \inst4|Selector21~8_combout ;
wire \inst4|Selector21~5_combout ;
wire \inst4|Selector21~3_combout ;
wire \inst4|Selector21~4_combout ;
wire \inst4|Selector21~9_combout ;
wire \inst4|Equal2~0_combout ;
wire \inst4|Add3~13 ;
wire \inst4|Add3~14_combout ;
wire \inst4|Selector22~21_combout ;
wire \inst4|Add5~15 ;
wire \inst4|Add5~16_combout ;
wire \inst4|Add4~11 ;
wire \inst4|Add4~12_combout ;
wire \inst4|Selector22~22_combout ;
wire \inst4|Selector22~12_combout ;
wire \inst4|Selector21~10_combout ;
wire \inst4|Selector22~10_combout ;
wire \inst4|Selector22~11_combout ;
wire \inst4|Selector22~13_combout ;
wire \inst4|Selector22~14_combout ;
wire \inst4|LessThan1~3_combout ;
wire \inst4|Selector22~18_combout ;
wire \inst4|Add0~17 ;
wire \inst4|Add0~18_combout ;
wire \inst4|Selector22~19_combout ;
wire \inst4|LessThan1~2_combout ;
wire \inst4|support_count[1]~5_combout ;
wire \inst4|support_count[1]~4_combout ;
wire \inst4|support_count[1]~3_combout ;
wire \inst4|support_count[1]~6_combout ;
wire \inst4|support_count[1]~0_combout ;
wire \inst4|support_count[1]~1_combout ;
wire \inst4|support_count[1]~2_combout ;
wire \inst4|support_count[1]~7_combout ;
wire \inst4|support_count[1]~19_combout ;
wire \inst4|LessThan5~0_combout ;
wire \inst4|CFL_rst_n~0_combout ;
wire \inst4|CFL_rst_n~feeder_combout ;
wire \inst4|CFL_rst_n~q ;
wire \inst2|state~22_combout ;
wire \inst2|state.Stabilizing~q ;
wire \inst2|Selector28~0_combout ;
wire \inst2|state.Sending~q ;
wire \inst2|Selector33~1_combout ;
wire \inst2|Selector33~0_combout ;
wire \inst2|Selector33~2_combout ;
wire \inst2|buffer_count~q ;
wire \inst2|state~19_combout ;
wire \inst2|state~23_combout ;
wire \inst2|state.Reading0~q ;
wire \FL_DQ[7]~input_o ;
wire \inst2|current_data~0_combout ;
wire \FL_DQ[6]~input_o ;
wire \inst2|current_data~1_combout ;
wire \FL_DQ[5]~input_o ;
wire \inst2|current_data~2_combout ;
wire \FL_DQ[4]~input_o ;
wire \inst2|current_data~3_combout ;
wire \FL_DQ[3]~input_o ;
wire \inst2|current_data~4_combout ;
wire \FL_DQ[2]~input_o ;
wire \inst2|current_data~5_combout ;
wire \FL_DQ[1]~input_o ;
wire \inst2|current_data~6_combout ;
wire \FL_DQ[0]~input_o ;
wire \inst2|current_data~7_combout ;
wire \inst2|current_data~8_combout ;
wire \inst2|current_data~9_combout ;
wire \inst2|current_data~10_combout ;
wire \inst2|current_data~11_combout ;
wire \inst2|current_data~12_combout ;
wire \inst2|current_data~13_combout ;
wire \inst2|current_data~14_combout ;
wire \inst2|current_data~15_combout ;
wire \inst2|current_data~16_combout ;
wire \inst2|current_data~17_combout ;
wire \inst2|current_data~18_combout ;
wire \inst2|current_data~19_combout ;
wire \inst2|current_data~20_combout ;
wire \inst2|current_data~21_combout ;
wire \inst2|current_data~22_combout ;
wire \inst2|current_data~23_combout ;
wire \inst2|FL_CE_N~0_combout ;
wire \inst4|WideOr33~0_combout ;
wire \inst4|WideOr24~combout ;
wire \inst4|DRAM_CAS_N~feeder_combout ;
wire \inst4|DRAM_CAS_N~q ;
wire \inst4|DRAM_CKE~feeder_combout ;
wire \inst4|DRAM_CKE~q ;
wire \inst4|DRAM_CS_N~0_combout ;
wire \inst4|DRAM_CS_N~q ;
wire \inst4|WideOr25~0_combout ;
wire \inst4|Selector4~1_combout ;
wire \inst4|WideOr25~1_combout ;
wire \inst4|DRAM_RAS_N~feeder_combout ;
wire \inst4|DRAM_RAS_N~q ;
wire \inst4|WideOr26~combout ;
wire \inst4|DRAM_WE_N~feeder_combout ;
wire \inst4|DRAM_WE_N~q ;
wire \inst1|dac_interface|hsync~0_combout ;
wire \inst1|dac_interface|hsync~1_combout ;
wire \inst1|dac_interface|hsync~2_combout ;
wire \inst1|dac_interface|hsync~3_combout ;
wire \inst1|dac_interface|hsync~q ;
wire \inst1|dac_interface|vsync~1_combout ;
wire \inst1|dac_interface|vsync~0_combout ;
wire \inst1|dac_interface|vsync~2_combout ;
wire \inst1|dac_interface|vsync~q ;
wire \inst1|VGA_BLANK_N~combout ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_DRAM_CLK_outclk ;
wire \inst1|dac_interface|column[9]~0_combout ;
wire \inst1|dac_interface|column[8]~1_combout ;
wire \inst1|dac_interface|column[7]~2_combout ;
wire \inst1|dac_interface|column[6]~3_combout ;
wire \inst1|dac_interface|column[5]~4_combout ;
wire \inst1|dac_interface|column[4]~5_combout ;
wire \inst1|dac_interface|column[3]~6_combout ;
wire \inst1|dac_interface|column[2]~7_combout ;
wire \inst1|dac_interface|column[1]~8_combout ;
wire \inst1|dac_interface|column[0]~9_combout ;
wire \inst3|row~11_combout ;
wire \inst3|Selector40~2_combout ;
wire \inst3|Selector40~3_combout ;
wire \inst3|RAM_addr~4_combout ;
wire \inst3|always0~5_combout ;
wire \inst3|Selector40~1_combout ;
wire \inst3|Add9~0_combout ;
wire \inst3|Add3~0_combout ;
wire \inst3|Selector41~0_combout ;
wire \inst3|next_row~0_combout ;
wire \inst3|next_row~1_combout ;
wire \inst3|Selector41~1_combout ;
wire \inst3|row~22_combout ;
wire \inst3|Add9~1 ;
wire \inst3|Add9~2_combout ;
wire \inst3|Add7~0_combout ;
wire \inst3|Selector40~4_combout ;
wire \inst3|Add3~1 ;
wire \inst3|Add3~2_combout ;
wire \inst3|Add4~0_combout ;
wire \inst3|Selector40~5_combout ;
wire \inst3|row~10_combout ;
wire \inst3|row~21_combout ;
wire \inst3|Add3~3 ;
wire \inst3|Add3~4_combout ;
wire \inst3|Add9~3 ;
wire \inst3|Add9~4_combout ;
wire \inst3|Add4~1 ;
wire \inst3|Add4~2_combout ;
wire \inst3|Add7~1 ;
wire \inst3|Add7~2_combout ;
wire \inst3|Selector39~0_combout ;
wire \inst3|Selector39~1_combout ;
wire \inst3|row~9_combout ;
wire \inst3|row~20_combout ;
wire \inst3|Add3~5 ;
wire \inst3|Add3~6_combout ;
wire \inst3|Add9~5 ;
wire \inst3|Add9~6_combout ;
wire \inst3|Add7~3 ;
wire \inst3|Add7~4_combout ;
wire \inst3|Selector38~0_combout ;
wire \inst3|Add4~3 ;
wire \inst3|Add4~4_combout ;
wire \inst3|Selector38~1_combout ;
wire \inst3|row~8_combout ;
wire \inst3|row~19_combout ;
wire \inst3|Add3~7 ;
wire \inst3|Add3~8_combout ;
wire \inst3|Add9~7 ;
wire \inst3|Add9~8_combout ;
wire \inst3|Add7~5 ;
wire \inst3|Add7~6_combout ;
wire \inst3|Add4~5 ;
wire \inst3|Add4~6_combout ;
wire \inst3|Selector37~0_combout ;
wire \inst3|Selector37~1_combout ;
wire \inst3|row~7_combout ;
wire \inst3|row~18_combout ;
wire \inst3|Add3~9 ;
wire \inst3|Add3~10_combout ;
wire \inst3|Add7~7 ;
wire \inst3|Add7~8_combout ;
wire \inst3|Add9~9 ;
wire \inst3|Add9~10_combout ;
wire \inst3|Selector36~0_combout ;
wire \inst3|Add4~7 ;
wire \inst3|Add4~8_combout ;
wire \inst3|Selector36~1_combout ;
wire \inst3|row~6_combout ;
wire \inst3|row~17_combout ;
wire \inst3|Add9~11 ;
wire \inst3|Add9~12_combout ;
wire \inst3|Add3~11 ;
wire \inst3|Add3~12_combout ;
wire \inst3|Add7~9 ;
wire \inst3|Add7~10_combout ;
wire \inst3|Add4~9 ;
wire \inst3|Add4~10_combout ;
wire \inst3|Selector35~0_combout ;
wire \inst3|Selector35~1_combout ;
wire \inst3|row~5_combout ;
wire \inst3|row~16_combout ;
wire \inst3|Add4~11 ;
wire \inst3|Add4~12_combout ;
wire \inst3|Add3~13 ;
wire \inst3|Add3~14_combout ;
wire \inst3|Add9~13 ;
wire \inst3|Add9~14_combout ;
wire \inst3|Add7~11 ;
wire \inst3|Add7~12_combout ;
wire \inst3|Selector34~0_combout ;
wire \inst3|Selector34~1_combout ;
wire \inst3|row~4_combout ;
wire \inst3|row~15_combout ;
wire \inst3|Add9~15 ;
wire \inst3|Add9~16_combout ;
wire \inst3|Add3~15 ;
wire \inst3|Add3~16_combout ;
wire \inst3|Add4~13 ;
wire \inst3|Add4~14_combout ;
wire \inst3|Add7~13 ;
wire \inst3|Add7~14_combout ;
wire \inst3|Selector33~0_combout ;
wire \inst3|Selector33~1_combout ;
wire \inst3|row~3_combout ;
wire \inst3|row~14_combout ;
wire \inst3|Add3~17 ;
wire \inst3|Add3~18_combout ;
wire \inst3|Add9~17 ;
wire \inst3|Add9~18_combout ;
wire \inst3|Add4~15 ;
wire \inst3|Add4~16_combout ;
wire \inst3|Add7~15 ;
wire \inst3|Add7~16_combout ;
wire \inst3|Selector32~0_combout ;
wire \inst3|Selector32~1_combout ;
wire \inst3|row~2_combout ;
wire \inst3|row~13_combout ;
wire \inst3|Add9~19 ;
wire \inst3|Add9~20_combout ;
wire \inst3|Add4~17 ;
wire \inst3|Add4~18_combout ;
wire \inst3|Add7~17 ;
wire \inst3|Add7~18_combout ;
wire \inst3|Selector31~0_combout ;
wire \inst3|Add3~19 ;
wire \inst3|Add3~20_combout ;
wire \inst3|Selector31~1_combout ;
wire \inst3|row~1_combout ;
wire \inst3|row~12_combout ;
wire \inst3|Add9~21 ;
wire \inst3|Add9~22_combout ;
wire \inst3|Add3~21 ;
wire \inst3|Add3~22_combout ;
wire \inst3|Add4~19 ;
wire \inst3|Add4~20_combout ;
wire \inst3|Add7~19 ;
wire \inst3|Add7~20_combout ;
wire \inst3|Selector30~0_combout ;
wire \inst3|Selector30~1_combout ;
wire \inst3|row~0_combout ;
wire \inst3|RAM_addr~5_combout ;
wire \inst4|row_data[0]~12_combout ;
wire \inst4|column_data[0]~10_combout ;
wire \inst4|column_data[2]~30_combout ;
wire \inst4|column_data[2]~31_combout ;
wire \inst4|column_data[0]~11 ;
wire \inst4|column_data[1]~12_combout ;
wire \inst4|column_data[1]~13 ;
wire \inst4|column_data[2]~14_combout ;
wire \inst4|column_data[2]~15 ;
wire \inst4|column_data[3]~16_combout ;
wire \inst4|column_data[3]~17 ;
wire \inst4|column_data[4]~18_combout ;
wire \inst4|column_data[4]~19 ;
wire \inst4|column_data[5]~20_combout ;
wire \inst4|Equal5~1_combout ;
wire \inst4|column_data[5]~21 ;
wire \inst4|column_data[6]~22_combout ;
wire \inst4|column_data[6]~23 ;
wire \inst4|column_data[7]~24_combout ;
wire \inst4|column_data[7]~25 ;
wire \inst4|column_data[8]~26_combout ;
wire \inst4|column_data[8]~27 ;
wire \inst4|column_data[9]~28_combout ;
wire \inst4|Equal5~0_combout ;
wire \inst4|Equal5~2_combout ;
wire \inst4|row_data[11]~36_combout ;
wire \inst4|row_data[0]~13 ;
wire \inst4|row_data[1]~14_combout ;
wire \inst4|row_data[1]~15 ;
wire \inst4|row_data[2]~16_combout ;
wire \inst4|row_data[2]~17 ;
wire \inst4|row_data[3]~18_combout ;
wire \inst4|row_data[3]~19 ;
wire \inst4|row_data[4]~20_combout ;
wire \inst4|row_data[4]~21 ;
wire \inst4|row_data[5]~22_combout ;
wire \inst4|row_data[5]~23 ;
wire \inst4|row_data[6]~24_combout ;
wire \inst4|row_data[6]~25 ;
wire \inst4|row_data[7]~26_combout ;
wire \inst4|row_data[7]~27 ;
wire \inst4|row_data[8]~28_combout ;
wire \inst4|row_data[8]~29 ;
wire \inst4|row_data[9]~30_combout ;
wire \inst4|row_data[9]~31 ;
wire \inst4|row_data[10]~32_combout ;
wire \inst4|row_data[10]~33 ;
wire \inst4|row_data[11]~34_combout ;
wire \inst4|Selector32~0_combout ;
wire \inst3|RAM_addr~6_combout ;
wire \inst4|Selector33~0_combout ;
wire \inst4|Selector33~1_combout ;
wire \inst4|WideOr30~combout ;
wire \inst3|Selector70~0_combout ;
wire \inst3|Selector61~0_combout ;
wire \inst4|DRAM_ADDR~8_combout ;
wire \inst4|DRAM_ADDR~9_combout ;
wire \inst3|Selector62~0_combout ;
wire \inst4|DRAM_ADDR[8]~0_combout ;
wire \inst4|DRAM_ADDR[1]~10_combout ;
wire \inst3|Selector63~0_combout ;
wire \inst4|DRAM_ADDR[7]~1_combout ;
wire \inst3|Selector64~0_combout ;
wire \inst4|DRAM_ADDR[6]~2_combout ;
wire \inst3|Selector65~0_combout ;
wire \inst4|DRAM_ADDR~11_combout ;
wire \inst4|DRAM_ADDR~12_combout ;
wire \inst3|Selector66~0_combout ;
wire \inst4|DRAM_ADDR[4]~3_combout ;
wire \inst3|Selector67~0_combout ;
wire \inst4|DRAM_ADDR[3]~4_combout ;
wire \inst3|Selector68~0_combout ;
wire \inst4|DRAM_ADDR[2]~5_combout ;
wire \inst3|Selector69~0_combout ;
wire \inst4|DRAM_ADDR[1]~6_combout ;
wire \inst3|Selector41~2_combout ;
wire \inst3|Selector70~1_combout ;
wire \inst4|DRAM_ADDR[0]~7_combout ;
wire \inst4|DRAM_DQM0~0_combout ;
wire \inst4|DRAM_DQM3~feeder_combout ;
wire \inst4|DRAM_DQM3~q ;
wire \inst4|DRAM_DQM2~feeder_combout ;
wire \inst4|DRAM_DQM2~q ;
wire \inst4|DRAM_DQM1~feeder_combout ;
wire \inst4|DRAM_DQM1~q ;
wire \inst4|DRAM_DQM0~q ;
wire \inst1|dac_interface|row[8]~0_combout ;
wire \inst1|dac_interface|row[7]~1_combout ;
wire \inst1|dac_interface|row[6]~2_combout ;
wire \inst1|dac_interface|row[5]~3_combout ;
wire \inst1|dac_interface|row[4]~4_combout ;
wire \inst1|dac_interface|row[3]~5_combout ;
wire \inst1|dac_interface|row[2]~6_combout ;
wire \inst1|dac_interface|row[1]~7_combout ;
wire \inst1|dac_interface|row[0]~8_combout ;
wire \DRAM_DQ[16]~input_o ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \DRAM_DQ[17]~input_o ;
wire \DRAM_DQ[18]~input_o ;
wire \DRAM_DQ[19]~input_o ;
wire \DRAM_DQ[20]~input_o ;
wire \DRAM_DQ[21]~input_o ;
wire \DRAM_DQ[22]~input_o ;
wire \DRAM_DQ[23]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \inst1|dac_interface|b[7]~0_combout ;
wire \inst1|dac_interface|b[6]~1_combout ;
wire \inst1|dac_interface|b[5]~2_combout ;
wire \inst1|dac_interface|b[4]~3_combout ;
wire \inst1|dac_interface|b[3]~4_combout ;
wire \inst1|dac_interface|b[2]~5_combout ;
wire \inst1|dac_interface|b[1]~6_combout ;
wire \inst1|dac_interface|b[0]~7_combout ;
wire \inst1|dac_interface|g[7]~0_combout ;
wire \inst1|dac_interface|g[6]~1_combout ;
wire \inst1|dac_interface|g[5]~2_combout ;
wire \inst1|dac_interface|g[4]~3_combout ;
wire \inst1|dac_interface|g[3]~4_combout ;
wire \inst1|dac_interface|g[2]~5_combout ;
wire \inst1|dac_interface|g[1]~6_combout ;
wire \inst1|dac_interface|g[0]~7_combout ;
wire \inst1|dac_interface|r[7]~0_combout ;
wire \inst1|dac_interface|r[6]~1_combout ;
wire \inst1|dac_interface|r[5]~2_combout ;
wire \inst1|dac_interface|r[4]~3_combout ;
wire \inst1|dac_interface|r[3]~4_combout ;
wire \inst1|dac_interface|r[2]~5_combout ;
wire \inst1|dac_interface|r[1]~6_combout ;
wire \inst1|dac_interface|r[0]~7_combout ;
wire [6:0] \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [23:0] \inst2|current_data ;
wire [6:0] \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a ;
wire [6:0] \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a ;
wire [6:0] \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a ;
wire [6:0] \inst1|buffer|dcfifo_component|auto_generated|rdptr_g ;
wire [0:0] \inst1|buffer|dcfifo_component|auto_generated|wrfull_reg|dffe15a ;
wire [3:0] \inst2|wait_count ;
wire [2:0] \inst4|support_count ;
wire [6:0] \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a ;
wire [23:0] \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [9:0] \inst4|Refresh_count ;
wire [1:0] \inst4|support_count2 ;
wire [9:0] \inst1|dac_interface|vcount ;
wire [1:0] \inst3|tipo ;
wire [11:0] \inst4|row_data ;
wire [6:0] \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a ;
wire [9:0] \inst3|column ;
wire [12:0] \inst4|DRAM_ADDR ;
wire [11:0] \inst3|row ;
wire [9:0] \inst4|column_data ;
wire [4:0] \inst3|support_count ;
wire [9:0] \inst1|dac_interface|hcount ;
wire [9:0] \inst3|IMG_COUNT_X ;
wire [1:0] \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [22:0] \inst2|FL_ADDR ;
wire [4:0] \inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [8:0] \inst3|IMG_COUNT_Y ;
wire [11:0] \inst3|RAM_addr ;
wire [1:0] \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [6:0] \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a ;
wire [6:0] \inst3|FREE ;
wire [6:0] \inst1|buffer|dcfifo_component|auto_generated|wrptr_g ;

wire [4:0] \inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;

assign \inst|altpll_component|auto_generated|wire_pll1_clk [0] = \inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [1] = \inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [2] = \inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [3] = \inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [4] = \inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [8];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [9];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [10];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [11];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [12];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [13];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [14];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [15];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [16];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [17];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [18];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [19];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [20] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [20];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [21];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [22] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [22];
assign \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [23] = \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [23];

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \FL_CE_N~output (
	.i(\inst2|FL_CE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_CE_N),
	.obar());
// synopsys translate_off
defparam \FL_CE_N~output .bus_hold = "false";
defparam \FL_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \FL_OE_N~output (
	.i(\inst2|FL_CE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_OE_N),
	.obar());
// synopsys translate_off
defparam \FL_OE_N~output .bus_hold = "false";
defparam \FL_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \FL_RST_N~output (
	.i(!\inst2|state.Reseting~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_RST_N),
	.obar());
// synopsys translate_off
defparam \FL_RST_N~output .bus_hold = "false";
defparam \FL_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \FL_WE_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_WE_N),
	.obar());
// synopsys translate_off
defparam \FL_WE_N~output .bus_hold = "false";
defparam \FL_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \DRAM_CAS_N~output (
	.i(\inst4|DRAM_CAS_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \DRAM_CKE~output (
	.i(\inst4|DRAM_CKE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \DRAM_CS_N~output (
	.i(\inst4|DRAM_CS_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \DRAM_RAS_N~output (
	.i(\inst4|DRAM_RAS_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \DRAM_WE_N~output (
	.i(\inst4|DRAM_WE_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\inst1|dac_interface|hsync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\inst1|dac_interface|vsync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\inst1|VGA_BLANK_N~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \DRAM_CLK~output (
	.i(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_DRAM_CLK_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \column[9]~output (
	.i(\inst1|dac_interface|column[9]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(column[9]),
	.obar());
// synopsys translate_off
defparam \column[9]~output .bus_hold = "false";
defparam \column[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \column[8]~output (
	.i(\inst1|dac_interface|column[8]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(column[8]),
	.obar());
// synopsys translate_off
defparam \column[8]~output .bus_hold = "false";
defparam \column[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \column[7]~output (
	.i(\inst1|dac_interface|column[7]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(column[7]),
	.obar());
// synopsys translate_off
defparam \column[7]~output .bus_hold = "false";
defparam \column[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \column[6]~output (
	.i(\inst1|dac_interface|column[6]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(column[6]),
	.obar());
// synopsys translate_off
defparam \column[6]~output .bus_hold = "false";
defparam \column[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \column[5]~output (
	.i(\inst1|dac_interface|column[5]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(column[5]),
	.obar());
// synopsys translate_off
defparam \column[5]~output .bus_hold = "false";
defparam \column[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \column[4]~output (
	.i(\inst1|dac_interface|column[4]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(column[4]),
	.obar());
// synopsys translate_off
defparam \column[4]~output .bus_hold = "false";
defparam \column[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \column[3]~output (
	.i(\inst1|dac_interface|column[3]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(column[3]),
	.obar());
// synopsys translate_off
defparam \column[3]~output .bus_hold = "false";
defparam \column[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \column[2]~output (
	.i(\inst1|dac_interface|column[2]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(column[2]),
	.obar());
// synopsys translate_off
defparam \column[2]~output .bus_hold = "false";
defparam \column[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \column[1]~output (
	.i(\inst1|dac_interface|column[1]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(column[1]),
	.obar());
// synopsys translate_off
defparam \column[1]~output .bus_hold = "false";
defparam \column[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \column[0]~output (
	.i(\inst1|dac_interface|column[0]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(column[0]),
	.obar());
// synopsys translate_off
defparam \column[0]~output .bus_hold = "false";
defparam \column[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \DRAM_ADDR[11]~output (
	.i(\inst4|DRAM_ADDR [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \DRAM_ADDR[10]~output (
	.i(\inst4|DRAM_ADDR [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \DRAM_ADDR[9]~output (
	.i(\inst4|DRAM_ADDR [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \DRAM_ADDR[8]~output (
	.i(\inst4|DRAM_ADDR [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \DRAM_ADDR[7]~output (
	.i(\inst4|DRAM_ADDR [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \DRAM_ADDR[6]~output (
	.i(\inst4|DRAM_ADDR [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \DRAM_ADDR[5]~output (
	.i(\inst4|DRAM_ADDR [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \DRAM_ADDR[4]~output (
	.i(\inst4|DRAM_ADDR [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \DRAM_ADDR[3]~output (
	.i(\inst4|DRAM_ADDR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \DRAM_ADDR[2]~output (
	.i(\inst4|DRAM_ADDR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \DRAM_ADDR[1]~output (
	.i(\inst4|DRAM_ADDR [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \DRAM_ADDR[0]~output (
	.i(\inst4|DRAM_ADDR [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \DRAM_DQM[3]~output (
	.i(\inst4|DRAM_DQM3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[3]~output .bus_hold = "false";
defparam \DRAM_DQM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \DRAM_DQM[2]~output (
	.i(\inst4|DRAM_DQM2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[2]~output .bus_hold = "false";
defparam \DRAM_DQM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \DRAM_DQM[1]~output (
	.i(\inst4|DRAM_DQM1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[1]~output .bus_hold = "false";
defparam \DRAM_DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \DRAM_DQM[0]~output (
	.i(\inst4|DRAM_DQM0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[0]~output .bus_hold = "false";
defparam \DRAM_DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \FL_ADDR[22]~output (
	.i(\inst2|FL_ADDR [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[22]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[22]~output .bus_hold = "false";
defparam \FL_ADDR[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \FL_ADDR[21]~output (
	.i(\inst2|FL_ADDR [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[21]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[21]~output .bus_hold = "false";
defparam \FL_ADDR[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \FL_ADDR[20]~output (
	.i(\inst2|FL_ADDR [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[20]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[20]~output .bus_hold = "false";
defparam \FL_ADDR[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \FL_ADDR[19]~output (
	.i(\inst2|FL_ADDR [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[19]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[19]~output .bus_hold = "false";
defparam \FL_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \FL_ADDR[18]~output (
	.i(\inst2|FL_ADDR [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[18]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[18]~output .bus_hold = "false";
defparam \FL_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \FL_ADDR[17]~output (
	.i(\inst2|FL_ADDR [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[17]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[17]~output .bus_hold = "false";
defparam \FL_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \FL_ADDR[16]~output (
	.i(\inst2|FL_ADDR [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[16]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[16]~output .bus_hold = "false";
defparam \FL_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \FL_ADDR[15]~output (
	.i(\inst2|FL_ADDR [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[15]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[15]~output .bus_hold = "false";
defparam \FL_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \FL_ADDR[14]~output (
	.i(\inst2|FL_ADDR [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[14]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[14]~output .bus_hold = "false";
defparam \FL_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \FL_ADDR[13]~output (
	.i(\inst2|FL_ADDR [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[13]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[13]~output .bus_hold = "false";
defparam \FL_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \FL_ADDR[12]~output (
	.i(\inst2|FL_ADDR [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[12]~output .bus_hold = "false";
defparam \FL_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \FL_ADDR[11]~output (
	.i(\inst2|FL_ADDR [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[11]~output .bus_hold = "false";
defparam \FL_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \FL_ADDR[10]~output (
	.i(\inst2|FL_ADDR [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[10]~output .bus_hold = "false";
defparam \FL_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \FL_ADDR[9]~output (
	.i(\inst2|FL_ADDR [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[9]~output .bus_hold = "false";
defparam \FL_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \FL_ADDR[8]~output (
	.i(\inst2|FL_ADDR [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[8]~output .bus_hold = "false";
defparam \FL_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \FL_ADDR[7]~output (
	.i(\inst2|FL_ADDR [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[7]~output .bus_hold = "false";
defparam \FL_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \FL_ADDR[6]~output (
	.i(\inst2|FL_ADDR [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[6]~output .bus_hold = "false";
defparam \FL_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \FL_ADDR[5]~output (
	.i(\inst2|FL_ADDR [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[5]~output .bus_hold = "false";
defparam \FL_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \FL_ADDR[4]~output (
	.i(\inst2|FL_ADDR [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[4]~output .bus_hold = "false";
defparam \FL_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \FL_ADDR[3]~output (
	.i(\inst2|FL_ADDR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[3]~output .bus_hold = "false";
defparam \FL_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \FL_ADDR[2]~output (
	.i(\inst2|FL_ADDR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[2]~output .bus_hold = "false";
defparam \FL_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \FL_ADDR[1]~output (
	.i(\inst2|FL_ADDR [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[1]~output .bus_hold = "false";
defparam \FL_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \FL_ADDR[0]~output (
	.i(\inst2|FL_ADDR [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[0]~output .bus_hold = "false";
defparam \FL_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(\inst4|FIFO_re~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(!\inst2|state.IDLE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(\inst1|Add0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(\inst1|Add0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(\inst1|Add0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\inst1|Add0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\inst1|Add0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\inst1|Add0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\inst1|buffer|dcfifo_component|auto_generated|op_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \row[8]~output (
	.i(\inst1|dac_interface|row[8]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(row[8]),
	.obar());
// synopsys translate_off
defparam \row[8]~output .bus_hold = "false";
defparam \row[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \row[7]~output (
	.i(\inst1|dac_interface|row[7]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(row[7]),
	.obar());
// synopsys translate_off
defparam \row[7]~output .bus_hold = "false";
defparam \row[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \row[6]~output (
	.i(\inst1|dac_interface|row[6]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(row[6]),
	.obar());
// synopsys translate_off
defparam \row[6]~output .bus_hold = "false";
defparam \row[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \row[5]~output (
	.i(\inst1|dac_interface|row[5]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(row[5]),
	.obar());
// synopsys translate_off
defparam \row[5]~output .bus_hold = "false";
defparam \row[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \row[4]~output (
	.i(\inst1|dac_interface|row[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(row[4]),
	.obar());
// synopsys translate_off
defparam \row[4]~output .bus_hold = "false";
defparam \row[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \row[3]~output (
	.i(\inst1|dac_interface|row[3]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(row[3]),
	.obar());
// synopsys translate_off
defparam \row[3]~output .bus_hold = "false";
defparam \row[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \row[2]~output (
	.i(\inst1|dac_interface|row[2]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(row[2]),
	.obar());
// synopsys translate_off
defparam \row[2]~output .bus_hold = "false";
defparam \row[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \row[1]~output (
	.i(\inst1|dac_interface|row[1]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(row[1]),
	.obar());
// synopsys translate_off
defparam \row[1]~output .bus_hold = "false";
defparam \row[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \row[0]~output (
	.i(\inst1|dac_interface|row[0]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(row[0]),
	.obar());
// synopsys translate_off
defparam \row[0]~output .bus_hold = "false";
defparam \row[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\inst1|dac_interface|b[7]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\inst1|dac_interface|b[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\inst1|dac_interface|b[5]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\inst1|dac_interface|b[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\inst1|dac_interface|b[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\inst1|dac_interface|b[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\inst1|dac_interface|b[1]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\inst1|dac_interface|b[0]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\inst1|dac_interface|g[7]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\inst1|dac_interface|g[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\inst1|dac_interface|g[5]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\inst1|dac_interface|g[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\inst1|dac_interface|g[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\inst1|dac_interface|g[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\inst1|dac_interface|g[1]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\inst1|dac_interface|g[0]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\inst1|dac_interface|r[7]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\inst1|dac_interface|r[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\inst1|dac_interface|r[5]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\inst1|dac_interface|r[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\inst1|dac_interface|r[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\inst1|dac_interface|r[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\inst1|dac_interface|r[1]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\inst1|dac_interface|r[0]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \DRAM_DQ[23]~output (
	.i(\inst2|current_data [23]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[23]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[23]~output .bus_hold = "false";
defparam \DRAM_DQ[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \DRAM_DQ[22]~output (
	.i(\inst2|current_data [22]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[22]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[22]~output .bus_hold = "false";
defparam \DRAM_DQ[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \DRAM_DQ[21]~output (
	.i(\inst2|current_data [21]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[21]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[21]~output .bus_hold = "false";
defparam \DRAM_DQ[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \DRAM_DQ[20]~output (
	.i(\inst2|current_data [20]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[20]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[20]~output .bus_hold = "false";
defparam \DRAM_DQ[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \DRAM_DQ[19]~output (
	.i(\inst2|current_data [19]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[19]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[19]~output .bus_hold = "false";
defparam \DRAM_DQ[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \DRAM_DQ[18]~output (
	.i(\inst2|current_data [18]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[18]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[18]~output .bus_hold = "false";
defparam \DRAM_DQ[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \DRAM_DQ[17]~output (
	.i(\inst2|current_data [17]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[17]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[17]~output .bus_hold = "false";
defparam \DRAM_DQ[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \DRAM_DQ[16]~output (
	.i(\inst2|current_data [16]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[16]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[16]~output .bus_hold = "false";
defparam \DRAM_DQ[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \DRAM_DQ[15]~output (
	.i(\inst2|current_data [15]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \DRAM_DQ[14]~output (
	.i(\inst2|current_data [14]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DRAM_DQ[13]~output (
	.i(\inst2|current_data [13]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \DRAM_DQ[12]~output (
	.i(\inst2|current_data [12]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \DRAM_DQ[11]~output (
	.i(\inst2|current_data [11]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \DRAM_DQ[10]~output (
	.i(\inst2|current_data [10]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \DRAM_DQ[9]~output (
	.i(\inst2|current_data [9]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \DRAM_DQ[8]~output (
	.i(\inst2|current_data [8]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \DRAM_DQ[7]~output (
	.i(\inst2|current_data [7]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \DRAM_DQ[6]~output (
	.i(\inst2|current_data [6]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \DRAM_DQ[5]~output (
	.i(\inst2|current_data [5]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \DRAM_DQ[4]~output (
	.i(\inst2|current_data [4]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \DRAM_DQ[3]~output (
	.i(\inst2|current_data [3]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \DRAM_DQ[2]~output (
	.i(\inst2|current_data [2]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \DRAM_DQ[1]~output (
	.i(\inst2|current_data [1]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \DRAM_DQ[0]~output (
	.i(\inst2|current_data [0]),
	.oe(\inst2|state.IDLE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst|altpll_component|auto_generated|pll1 .c0_high = 4;
defparam \inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .c0_low = 4;
defparam \inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_high = 12;
defparam \inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .c1_low = 12;
defparam \inst|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c2_high = 4;
defparam \inst|altpll_component|auto_generated|pll1 .c2_initial = 5;
defparam \inst|altpll_component|auto_generated|pll1 .c2_low = 4;
defparam \inst|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 3;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk1_counter = "c2";
defparam \inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 2;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 3;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "6667";
defparam \inst|altpll_component|auto_generated|pll1 .clk2_counter = "c1";
defparam \inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 2;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y17_N11
dffeas \inst3|state.AtTheBegging (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|state.AtTheBegging~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|state.AtTheBegging .is_wysiwyg = "true";
defparam \inst3|state.AtTheBegging .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N13
dffeas \inst3|state.ResetingMemory (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|RAM_reset_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|state.ResetingMemory~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|state.ResetingMemory .is_wysiwyg = "true";
defparam \inst3|state.ResetingMemory .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \inst3|support_count[0]~7 (
// Equation(s):
// \inst3|support_count[0]~7_combout  = \inst3|support_count [0] $ (VCC)
// \inst3|support_count[0]~8  = CARRY(\inst3|support_count [0])

	.dataa(gnd),
	.datab(\inst3|support_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|support_count[0]~7_combout ),
	.cout(\inst3|support_count[0]~8 ));
// synopsys translate_off
defparam \inst3|support_count[0]~7 .lut_mask = 16'h33CC;
defparam \inst3|support_count[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneive_lcell_comb \inst3|IMG_COUNT_Y[0]~9 (
// Equation(s):
// \inst3|IMG_COUNT_Y[0]~9_combout  = \inst3|IMG_COUNT_Y [0] $ (VCC)
// \inst3|IMG_COUNT_Y[0]~10  = CARRY(\inst3|IMG_COUNT_Y [0])

	.dataa(gnd),
	.datab(\inst3|IMG_COUNT_Y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|IMG_COUNT_Y[0]~9_combout ),
	.cout(\inst3|IMG_COUNT_Y[0]~10 ));
// synopsys translate_off
defparam \inst3|IMG_COUNT_Y[0]~9 .lut_mask = 16'h33CC;
defparam \inst3|IMG_COUNT_Y[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \inst3|support_count[1]~9 (
// Equation(s):
// \inst3|support_count[1]~9_combout  = (\inst3|support_count [1] & (!\inst3|support_count[0]~8 )) # (!\inst3|support_count [1] & ((\inst3|support_count[0]~8 ) # (GND)))
// \inst3|support_count[1]~10  = CARRY((!\inst3|support_count[0]~8 ) # (!\inst3|support_count [1]))

	.dataa(\inst3|support_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|support_count[0]~8 ),
	.combout(\inst3|support_count[1]~9_combout ),
	.cout(\inst3|support_count[1]~10 ));
// synopsys translate_off
defparam \inst3|support_count[1]~9 .lut_mask = 16'h5A5F;
defparam \inst3|support_count[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \inst3|support_count[2]~11 (
// Equation(s):
// \inst3|support_count[2]~11_combout  = (\inst3|support_count [2] & (\inst3|support_count[1]~10  $ (GND))) # (!\inst3|support_count [2] & (!\inst3|support_count[1]~10  & VCC))
// \inst3|support_count[2]~12  = CARRY((\inst3|support_count [2] & !\inst3|support_count[1]~10 ))

	.dataa(gnd),
	.datab(\inst3|support_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|support_count[1]~10 ),
	.combout(\inst3|support_count[2]~11_combout ),
	.cout(\inst3|support_count[2]~12 ));
// synopsys translate_off
defparam \inst3|support_count[2]~11 .lut_mask = 16'hC30C;
defparam \inst3|support_count[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneive_lcell_comb \inst3|tipo~2 (
// Equation(s):
// \inst3|tipo~2_combout  = (\SW[1]~input_o  & (\SW[2]~input_o  & !\SW[0]~input_o ))

	.dataa(\SW[1]~input_o ),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|tipo~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|tipo~2 .lut_mask = 16'h00A0;
defparam \inst3|tipo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \inst3|support_count[3]~13 (
// Equation(s):
// \inst3|support_count[3]~13_combout  = (\inst3|support_count [3] & (!\inst3|support_count[2]~12 )) # (!\inst3|support_count [3] & ((\inst3|support_count[2]~12 ) # (GND)))
// \inst3|support_count[3]~14  = CARRY((!\inst3|support_count[2]~12 ) # (!\inst3|support_count [3]))

	.dataa(\inst3|support_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|support_count[2]~12 ),
	.combout(\inst3|support_count[3]~13_combout ),
	.cout(\inst3|support_count[3]~14 ));
// synopsys translate_off
defparam \inst3|support_count[3]~13 .lut_mask = 16'h5A5F;
defparam \inst3|support_count[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N11
dffeas \inst3|support_count[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|support_count[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|support_count[1]~17_combout ),
	.sload(gnd),
	.ena(\inst3|support_count[1]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|support_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|support_count[3] .is_wysiwyg = "true";
defparam \inst3|support_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \inst3|support_count[4]~27 (
// Equation(s):
// \inst3|support_count[4]~27_combout  = \inst3|support_count [4] $ (!\inst3|support_count[3]~14 )

	.dataa(\inst3|support_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|support_count[3]~14 ),
	.combout(\inst3|support_count[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|support_count[4]~27 .lut_mask = 16'hA5A5;
defparam \inst3|support_count[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N13
dffeas \inst3|support_count[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|support_count[4]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|support_count[1]~17_combout ),
	.sload(gnd),
	.ena(\inst3|support_count[1]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|support_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|support_count[4] .is_wysiwyg = "true";
defparam \inst3|support_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneive_lcell_comb \inst3|Equal0~0 (
// Equation(s):
// \inst3|Equal0~0_combout  = (!\inst3|support_count [4] & !\inst3|support_count [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|support_count [4]),
	.datad(\inst3|support_count [3]),
	.cin(gnd),
	.combout(\inst3|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal0~0 .lut_mask = 16'h000F;
defparam \inst3|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \inst3|Equal4~0 (
// Equation(s):
// \inst3|Equal4~0_combout  = (\inst3|support_count [1]) # (((!\inst3|Equal0~0_combout ) # (!\inst3|support_count [0])) # (!\inst3|support_count [2]))

	.dataa(\inst3|support_count [1]),
	.datab(\inst3|support_count [2]),
	.datac(\inst3|support_count [0]),
	.datad(\inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst3|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal4~0 .lut_mask = 16'hBFFF;
defparam \inst3|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneive_lcell_comb \inst3|IMG_COUNT_Y[3]~17 (
// Equation(s):
// \inst3|IMG_COUNT_Y[3]~17_combout  = (\inst3|IMG_COUNT_Y [3] & (!\inst3|IMG_COUNT_Y[2]~16 )) # (!\inst3|IMG_COUNT_Y [3] & ((\inst3|IMG_COUNT_Y[2]~16 ) # (GND)))
// \inst3|IMG_COUNT_Y[3]~18  = CARRY((!\inst3|IMG_COUNT_Y[2]~16 ) # (!\inst3|IMG_COUNT_Y [3]))

	.dataa(\inst3|IMG_COUNT_Y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|IMG_COUNT_Y[2]~16 ),
	.combout(\inst3|IMG_COUNT_Y[3]~17_combout ),
	.cout(\inst3|IMG_COUNT_Y[3]~18 ));
// synopsys translate_off
defparam \inst3|IMG_COUNT_Y[3]~17 .lut_mask = 16'h5A5F;
defparam \inst3|IMG_COUNT_Y[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneive_lcell_comb \inst3|IMG_COUNT_Y[4]~19 (
// Equation(s):
// \inst3|IMG_COUNT_Y[4]~19_combout  = (\inst3|IMG_COUNT_Y [4] & (\inst3|IMG_COUNT_Y[3]~18  $ (GND))) # (!\inst3|IMG_COUNT_Y [4] & (!\inst3|IMG_COUNT_Y[3]~18  & VCC))
// \inst3|IMG_COUNT_Y[4]~20  = CARRY((\inst3|IMG_COUNT_Y [4] & !\inst3|IMG_COUNT_Y[3]~18 ))

	.dataa(gnd),
	.datab(\inst3|IMG_COUNT_Y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|IMG_COUNT_Y[3]~18 ),
	.combout(\inst3|IMG_COUNT_Y[4]~19_combout ),
	.cout(\inst3|IMG_COUNT_Y[4]~20 ));
// synopsys translate_off
defparam \inst3|IMG_COUNT_Y[4]~19 .lut_mask = 16'hC30C;
defparam \inst3|IMG_COUNT_Y[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneive_lcell_comb \inst3|IMG_COUNT_X[0]~10 (
// Equation(s):
// \inst3|IMG_COUNT_X[0]~10_combout  = \inst3|IMG_COUNT_X [0] $ (VCC)
// \inst3|IMG_COUNT_X[0]~11  = CARRY(\inst3|IMG_COUNT_X [0])

	.dataa(gnd),
	.datab(\inst3|IMG_COUNT_X [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|IMG_COUNT_X[0]~10_combout ),
	.cout(\inst3|IMG_COUNT_X[0]~11 ));
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[0]~10 .lut_mask = 16'h33CC;
defparam \inst3|IMG_COUNT_X[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneive_lcell_comb \inst3|IMG_COUNT_X[6]~22 (
// Equation(s):
// \inst3|IMG_COUNT_X[6]~22_combout  = (\inst3|IMG_COUNT_X [6] & (\inst3|IMG_COUNT_X[5]~21  $ (GND))) # (!\inst3|IMG_COUNT_X [6] & (!\inst3|IMG_COUNT_X[5]~21  & VCC))
// \inst3|IMG_COUNT_X[6]~23  = CARRY((\inst3|IMG_COUNT_X [6] & !\inst3|IMG_COUNT_X[5]~21 ))

	.dataa(gnd),
	.datab(\inst3|IMG_COUNT_X [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|IMG_COUNT_X[5]~21 ),
	.combout(\inst3|IMG_COUNT_X[6]~22_combout ),
	.cout(\inst3|IMG_COUNT_X[6]~23 ));
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[6]~22 .lut_mask = 16'hC30C;
defparam \inst3|IMG_COUNT_X[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneive_lcell_comb \inst3|IMG_COUNT_X[7]~24 (
// Equation(s):
// \inst3|IMG_COUNT_X[7]~24_combout  = (\inst3|IMG_COUNT_X [7] & (!\inst3|IMG_COUNT_X[6]~23 )) # (!\inst3|IMG_COUNT_X [7] & ((\inst3|IMG_COUNT_X[6]~23 ) # (GND)))
// \inst3|IMG_COUNT_X[7]~25  = CARRY((!\inst3|IMG_COUNT_X[6]~23 ) # (!\inst3|IMG_COUNT_X [7]))

	.dataa(gnd),
	.datab(\inst3|IMG_COUNT_X [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|IMG_COUNT_X[6]~23 ),
	.combout(\inst3|IMG_COUNT_X[7]~24_combout ),
	.cout(\inst3|IMG_COUNT_X[7]~25 ));
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[7]~24 .lut_mask = 16'h3C3F;
defparam \inst3|IMG_COUNT_X[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneive_lcell_comb \inst3|state~19 (
// Equation(s):
// \inst3|state~19_combout  = (\SW[2]~input_o  & \inst3|nextstate.ItsOver~0_combout )

	.dataa(\SW[2]~input_o ),
	.datab(gnd),
	.datac(\inst3|nextstate.ItsOver~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|state~19 .lut_mask = 16'hA0A0;
defparam \inst3|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N7
dffeas \inst3|state.ItsOver (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|state.ItsOver~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|state.ItsOver .is_wysiwyg = "true";
defparam \inst3|state.ItsOver .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneive_lcell_comb \inst3|FREE[0]~7 (
// Equation(s):
// \inst3|FREE[0]~7_combout  = \inst3|FREE [0] $ (VCC)
// \inst3|FREE[0]~8  = CARRY(\inst3|FREE [0])

	.dataa(gnd),
	.datab(\inst3|FREE [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|FREE[0]~7_combout ),
	.cout(\inst3|FREE[0]~8 ));
// synopsys translate_off
defparam \inst3|FREE[0]~7 .lut_mask = 16'h33CC;
defparam \inst3|FREE[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h0FF0;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N20
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (!\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & \inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout ))))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hE1F0;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N21
dffeas \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N18
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (!\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (!\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & \inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h1000;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N0
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(gnd),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h5AF0;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N1
dffeas \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N26
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (((!\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hB4F0;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N27
dffeas \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N28
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (!\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))

	.dataa(gnd),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0300;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N30
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((!\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & 
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(gnd),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'hA5F0;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N31
dffeas \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N27
dffeas \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N12
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N13
dffeas \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N12
cycloneive_lcell_comb \inst1|dac_interface|vcount[0]~10 (
// Equation(s):
// \inst1|dac_interface|vcount[0]~10_combout  = \inst1|dac_interface|vcount [0] $ (VCC)
// \inst1|dac_interface|vcount[0]~11  = CARRY(\inst1|dac_interface|vcount [0])

	.dataa(\inst1|dac_interface|vcount [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|dac_interface|vcount[0]~10_combout ),
	.cout(\inst1|dac_interface|vcount[0]~11 ));
// synopsys translate_off
defparam \inst1|dac_interface|vcount[0]~10 .lut_mask = 16'h55AA;
defparam \inst1|dac_interface|vcount[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N18
cycloneive_lcell_comb \inst1|dac_interface|vcount[3]~16 (
// Equation(s):
// \inst1|dac_interface|vcount[3]~16_combout  = (\inst1|dac_interface|vcount [3] & (!\inst1|dac_interface|vcount[2]~15 )) # (!\inst1|dac_interface|vcount [3] & ((\inst1|dac_interface|vcount[2]~15 ) # (GND)))
// \inst1|dac_interface|vcount[3]~17  = CARRY((!\inst1|dac_interface|vcount[2]~15 ) # (!\inst1|dac_interface|vcount [3]))

	.dataa(gnd),
	.datab(\inst1|dac_interface|vcount [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|dac_interface|vcount[2]~15 ),
	.combout(\inst1|dac_interface|vcount[3]~16_combout ),
	.cout(\inst1|dac_interface|vcount[3]~17 ));
// synopsys translate_off
defparam \inst1|dac_interface|vcount[3]~16 .lut_mask = 16'h3C3F;
defparam \inst1|dac_interface|vcount[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N20
cycloneive_lcell_comb \inst1|dac_interface|vcount[4]~18 (
// Equation(s):
// \inst1|dac_interface|vcount[4]~18_combout  = (\inst1|dac_interface|vcount [4] & (\inst1|dac_interface|vcount[3]~17  $ (GND))) # (!\inst1|dac_interface|vcount [4] & (!\inst1|dac_interface|vcount[3]~17  & VCC))
// \inst1|dac_interface|vcount[4]~19  = CARRY((\inst1|dac_interface|vcount [4] & !\inst1|dac_interface|vcount[3]~17 ))

	.dataa(gnd),
	.datab(\inst1|dac_interface|vcount [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|dac_interface|vcount[3]~17 ),
	.combout(\inst1|dac_interface|vcount[4]~18_combout ),
	.cout(\inst1|dac_interface|vcount[4]~19 ));
// synopsys translate_off
defparam \inst1|dac_interface|vcount[4]~18 .lut_mask = 16'hC30C;
defparam \inst1|dac_interface|vcount[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N2
cycloneive_lcell_comb \inst1|dac_interface|hcount[0]~10 (
// Equation(s):
// \inst1|dac_interface|hcount[0]~10_combout  = \inst1|dac_interface|hcount [0] $ (VCC)
// \inst1|dac_interface|hcount[0]~11  = CARRY(\inst1|dac_interface|hcount [0])

	.dataa(gnd),
	.datab(\inst1|dac_interface|hcount [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|dac_interface|hcount[0]~10_combout ),
	.cout(\inst1|dac_interface|hcount[0]~11 ));
// synopsys translate_off
defparam \inst1|dac_interface|hcount[0]~10 .lut_mask = 16'h33CC;
defparam \inst1|dac_interface|hcount[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N4
cycloneive_lcell_comb \inst1|dac_interface|hcount[1]~12 (
// Equation(s):
// \inst1|dac_interface|hcount[1]~12_combout  = (\inst1|dac_interface|hcount [1] & (!\inst1|dac_interface|hcount[0]~11 )) # (!\inst1|dac_interface|hcount [1] & ((\inst1|dac_interface|hcount[0]~11 ) # (GND)))
// \inst1|dac_interface|hcount[1]~13  = CARRY((!\inst1|dac_interface|hcount[0]~11 ) # (!\inst1|dac_interface|hcount [1]))

	.dataa(gnd),
	.datab(\inst1|dac_interface|hcount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|dac_interface|hcount[0]~11 ),
	.combout(\inst1|dac_interface|hcount[1]~12_combout ),
	.cout(\inst1|dac_interface|hcount[1]~13 ));
// synopsys translate_off
defparam \inst1|dac_interface|hcount[1]~12 .lut_mask = 16'h3C3F;
defparam \inst1|dac_interface|hcount[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y69_N5
dffeas \inst1|dac_interface|hcount[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|hcount[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|dac_interface|hcount[0]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|hcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|hcount[1] .is_wysiwyg = "true";
defparam \inst1|dac_interface|hcount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N6
cycloneive_lcell_comb \inst1|dac_interface|hcount[2]~14 (
// Equation(s):
// \inst1|dac_interface|hcount[2]~14_combout  = (\inst1|dac_interface|hcount [2] & (\inst1|dac_interface|hcount[1]~13  $ (GND))) # (!\inst1|dac_interface|hcount [2] & (!\inst1|dac_interface|hcount[1]~13  & VCC))
// \inst1|dac_interface|hcount[2]~15  = CARRY((\inst1|dac_interface|hcount [2] & !\inst1|dac_interface|hcount[1]~13 ))

	.dataa(\inst1|dac_interface|hcount [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|dac_interface|hcount[1]~13 ),
	.combout(\inst1|dac_interface|hcount[2]~14_combout ),
	.cout(\inst1|dac_interface|hcount[2]~15 ));
// synopsys translate_off
defparam \inst1|dac_interface|hcount[2]~14 .lut_mask = 16'hA50A;
defparam \inst1|dac_interface|hcount[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y69_N7
dffeas \inst1|dac_interface|hcount[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|hcount[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|dac_interface|hcount[0]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|hcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|hcount[2] .is_wysiwyg = "true";
defparam \inst1|dac_interface|hcount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N8
cycloneive_lcell_comb \inst1|dac_interface|hcount[3]~16 (
// Equation(s):
// \inst1|dac_interface|hcount[3]~16_combout  = (\inst1|dac_interface|hcount [3] & (!\inst1|dac_interface|hcount[2]~15 )) # (!\inst1|dac_interface|hcount [3] & ((\inst1|dac_interface|hcount[2]~15 ) # (GND)))
// \inst1|dac_interface|hcount[3]~17  = CARRY((!\inst1|dac_interface|hcount[2]~15 ) # (!\inst1|dac_interface|hcount [3]))

	.dataa(gnd),
	.datab(\inst1|dac_interface|hcount [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|dac_interface|hcount[2]~15 ),
	.combout(\inst1|dac_interface|hcount[3]~16_combout ),
	.cout(\inst1|dac_interface|hcount[3]~17 ));
// synopsys translate_off
defparam \inst1|dac_interface|hcount[3]~16 .lut_mask = 16'h3C3F;
defparam \inst1|dac_interface|hcount[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y69_N9
dffeas \inst1|dac_interface|hcount[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|hcount[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|dac_interface|hcount[0]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|hcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|hcount[3] .is_wysiwyg = "true";
defparam \inst1|dac_interface|hcount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N10
cycloneive_lcell_comb \inst1|dac_interface|hcount[4]~18 (
// Equation(s):
// \inst1|dac_interface|hcount[4]~18_combout  = (\inst1|dac_interface|hcount [4] & (\inst1|dac_interface|hcount[3]~17  $ (GND))) # (!\inst1|dac_interface|hcount [4] & (!\inst1|dac_interface|hcount[3]~17  & VCC))
// \inst1|dac_interface|hcount[4]~19  = CARRY((\inst1|dac_interface|hcount [4] & !\inst1|dac_interface|hcount[3]~17 ))

	.dataa(\inst1|dac_interface|hcount [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|dac_interface|hcount[3]~17 ),
	.combout(\inst1|dac_interface|hcount[4]~18_combout ),
	.cout(\inst1|dac_interface|hcount[4]~19 ));
// synopsys translate_off
defparam \inst1|dac_interface|hcount[4]~18 .lut_mask = 16'hA50A;
defparam \inst1|dac_interface|hcount[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y69_N11
dffeas \inst1|dac_interface|hcount[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|hcount[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|dac_interface|hcount[0]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|hcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|hcount[4] .is_wysiwyg = "true";
defparam \inst1|dac_interface|hcount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N12
cycloneive_lcell_comb \inst1|dac_interface|hcount[5]~20 (
// Equation(s):
// \inst1|dac_interface|hcount[5]~20_combout  = (\inst1|dac_interface|hcount [5] & (!\inst1|dac_interface|hcount[4]~19 )) # (!\inst1|dac_interface|hcount [5] & ((\inst1|dac_interface|hcount[4]~19 ) # (GND)))
// \inst1|dac_interface|hcount[5]~21  = CARRY((!\inst1|dac_interface|hcount[4]~19 ) # (!\inst1|dac_interface|hcount [5]))

	.dataa(\inst1|dac_interface|hcount [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|dac_interface|hcount[4]~19 ),
	.combout(\inst1|dac_interface|hcount[5]~20_combout ),
	.cout(\inst1|dac_interface|hcount[5]~21 ));
// synopsys translate_off
defparam \inst1|dac_interface|hcount[5]~20 .lut_mask = 16'h5A5F;
defparam \inst1|dac_interface|hcount[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y69_N13
dffeas \inst1|dac_interface|hcount[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|hcount[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|dac_interface|hcount[0]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|hcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|hcount[5] .is_wysiwyg = "true";
defparam \inst1|dac_interface|hcount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N14
cycloneive_lcell_comb \inst1|dac_interface|hcount[6]~22 (
// Equation(s):
// \inst1|dac_interface|hcount[6]~22_combout  = (\inst1|dac_interface|hcount [6] & (\inst1|dac_interface|hcount[5]~21  $ (GND))) # (!\inst1|dac_interface|hcount [6] & (!\inst1|dac_interface|hcount[5]~21  & VCC))
// \inst1|dac_interface|hcount[6]~23  = CARRY((\inst1|dac_interface|hcount [6] & !\inst1|dac_interface|hcount[5]~21 ))

	.dataa(gnd),
	.datab(\inst1|dac_interface|hcount [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|dac_interface|hcount[5]~21 ),
	.combout(\inst1|dac_interface|hcount[6]~22_combout ),
	.cout(\inst1|dac_interface|hcount[6]~23 ));
// synopsys translate_off
defparam \inst1|dac_interface|hcount[6]~22 .lut_mask = 16'hC30C;
defparam \inst1|dac_interface|hcount[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y69_N15
dffeas \inst1|dac_interface|hcount[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|hcount[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|dac_interface|hcount[0]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|hcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|hcount[6] .is_wysiwyg = "true";
defparam \inst1|dac_interface|hcount[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N16
cycloneive_lcell_comb \inst1|dac_interface|hcount[7]~24 (
// Equation(s):
// \inst1|dac_interface|hcount[7]~24_combout  = (\inst1|dac_interface|hcount [7] & (!\inst1|dac_interface|hcount[6]~23 )) # (!\inst1|dac_interface|hcount [7] & ((\inst1|dac_interface|hcount[6]~23 ) # (GND)))
// \inst1|dac_interface|hcount[7]~25  = CARRY((!\inst1|dac_interface|hcount[6]~23 ) # (!\inst1|dac_interface|hcount [7]))

	.dataa(gnd),
	.datab(\inst1|dac_interface|hcount [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|dac_interface|hcount[6]~23 ),
	.combout(\inst1|dac_interface|hcount[7]~24_combout ),
	.cout(\inst1|dac_interface|hcount[7]~25 ));
// synopsys translate_off
defparam \inst1|dac_interface|hcount[7]~24 .lut_mask = 16'h3C3F;
defparam \inst1|dac_interface|hcount[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y69_N17
dffeas \inst1|dac_interface|hcount[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|hcount[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|dac_interface|hcount[0]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|hcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|hcount[7] .is_wysiwyg = "true";
defparam \inst1|dac_interface|hcount[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N18
cycloneive_lcell_comb \inst1|dac_interface|hcount[8]~26 (
// Equation(s):
// \inst1|dac_interface|hcount[8]~26_combout  = (\inst1|dac_interface|hcount [8] & (\inst1|dac_interface|hcount[7]~25  $ (GND))) # (!\inst1|dac_interface|hcount [8] & (!\inst1|dac_interface|hcount[7]~25  & VCC))
// \inst1|dac_interface|hcount[8]~27  = CARRY((\inst1|dac_interface|hcount [8] & !\inst1|dac_interface|hcount[7]~25 ))

	.dataa(\inst1|dac_interface|hcount [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|dac_interface|hcount[7]~25 ),
	.combout(\inst1|dac_interface|hcount[8]~26_combout ),
	.cout(\inst1|dac_interface|hcount[8]~27 ));
// synopsys translate_off
defparam \inst1|dac_interface|hcount[8]~26 .lut_mask = 16'hA50A;
defparam \inst1|dac_interface|hcount[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y69_N19
dffeas \inst1|dac_interface|hcount[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|hcount[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|dac_interface|hcount[0]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|hcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|hcount[8] .is_wysiwyg = "true";
defparam \inst1|dac_interface|hcount[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N18
cycloneive_lcell_comb \inst1|dac_interface|Equal0~0 (
// Equation(s):
// \inst1|dac_interface|Equal0~0_combout  = (\inst1|dac_interface|hcount [7]) # (((\inst1|dac_interface|hcount [1]) # (\inst1|dac_interface|hcount [5])) # (!\inst1|dac_interface|hcount [8]))

	.dataa(\inst1|dac_interface|hcount [7]),
	.datab(\inst1|dac_interface|hcount [8]),
	.datac(\inst1|dac_interface|hcount [1]),
	.datad(\inst1|dac_interface|hcount [5]),
	.cin(gnd),
	.combout(\inst1|dac_interface|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|Equal0~0 .lut_mask = 16'hFFFB;
defparam \inst1|dac_interface|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N7
dffeas \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N21
dffeas \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N31
dffeas \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N26
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N27
dffeas \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N14
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder .lut_mask = 16'hFF00;
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N15
dffeas \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N3
dffeas \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N17
dffeas \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N17
dffeas \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [0]),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N5
dffeas \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N13
dffeas \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [3] & (\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & 
// (\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [0] $ (!\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) # (!\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [3] & 
// (!\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & (\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [0] $ (!\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]))))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [0]),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h8421;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N10
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h4000;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N8
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h0FF0;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N9
dffeas \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  = (!\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & 
// !\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(gnd),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .lut_mask = 16'h0050;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((!\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout )))

	.dataa(gnd),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'hC3F0;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N25
dffeas \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N17
dffeas \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N14
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N15
dffeas \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N31
dffeas \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N1
dffeas \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N20
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N21
dffeas \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N13
dffeas \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N10
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N11
dffeas \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [4] & (\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & 
// (\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [6] $ (!\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6])))) # (!\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [4] & 
// (!\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & (\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [6] $ (!\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]))))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h8241;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N31
dffeas \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N4
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[1]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N5
dffeas \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y23_N13
dffeas \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder .lut_mask = 16'hFF00;
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N9
dffeas \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N23
dffeas \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0_combout  = \inst1|buffer|dcfifo_component|auto_generated|rdptr_g [1] $ (\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1])

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(gnd),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0 .lut_mask = 16'h5A5A;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (((\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout )))

	.dataa(gnd),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h3CF0;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N15
dffeas \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N13
dffeas \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N17
dffeas \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N14
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (((\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & 
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(gnd),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'h5AF0;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N15
dffeas \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N17
dffeas \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N0
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N1
dffeas \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N27
dffeas \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N25
dffeas \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N25
dffeas \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .lut_mask = 16'hFF00;
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N15
dffeas \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N27
dffeas \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [5] & (\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5] & 
// (\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [2] $ (!\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2])))) # (!\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [5] & 
// (!\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5] & (\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [2] $ (!\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]))))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h8421;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & 
// (\inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & (!\inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0_combout  & 
// \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout )))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0_combout ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h0800;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cycloneive_lcell_comb \inst1|controller|rstVGA~0 (
// Equation(s):
// \inst1|controller|rstVGA~0_combout  = (\SW[2]~input_o  & \inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout )

	.dataa(\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\inst1|controller|rstVGA~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|controller|rstVGA~0 .lut_mask = 16'hAA00;
defparam \inst1|controller|rstVGA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N29
dffeas \inst1|controller|rstVGA (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|controller|rstVGA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|controller|rstVGA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|controller|rstVGA .is_wysiwyg = "true";
defparam \inst1|controller|rstVGA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N24
cycloneive_lcell_comb \inst1|dac_interface|hcount[0]~30 (
// Equation(s):
// \inst1|dac_interface|hcount[0]~30_combout  = (\inst1|controller|rstVGA~q ) # ((\inst1|dac_interface|Equal0~2_combout  & !\inst1|dac_interface|Equal0~0_combout ))

	.dataa(\inst1|dac_interface|Equal0~2_combout ),
	.datab(\inst1|dac_interface|Equal0~0_combout ),
	.datac(\inst1|controller|rstVGA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|dac_interface|hcount[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|hcount[0]~30 .lut_mask = 16'hF2F2;
defparam \inst1|dac_interface|hcount[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y69_N3
dffeas \inst1|dac_interface|hcount[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|hcount[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|dac_interface|hcount[0]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|hcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|hcount[0] .is_wysiwyg = "true";
defparam \inst1|dac_interface|hcount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N20
cycloneive_lcell_comb \inst1|dac_interface|hcount[9]~28 (
// Equation(s):
// \inst1|dac_interface|hcount[9]~28_combout  = \inst1|dac_interface|hcount [9] $ (\inst1|dac_interface|hcount[8]~27 )

	.dataa(gnd),
	.datab(\inst1|dac_interface|hcount [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|dac_interface|hcount[8]~27 ),
	.combout(\inst1|dac_interface|hcount[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|hcount[9]~28 .lut_mask = 16'h3C3C;
defparam \inst1|dac_interface|hcount[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y69_N21
dffeas \inst1|dac_interface|hcount[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|hcount[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|dac_interface|hcount[0]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|hcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|hcount[9] .is_wysiwyg = "true";
defparam \inst1|dac_interface|hcount[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N28
cycloneive_lcell_comb \inst1|dac_interface|Equal0~1 (
// Equation(s):
// \inst1|dac_interface|Equal0~1_combout  = (\inst1|dac_interface|hcount [4] & (\inst1|dac_interface|hcount [9] & (!\inst1|dac_interface|hcount [6] & \inst1|dac_interface|hcount [3])))

	.dataa(\inst1|dac_interface|hcount [4]),
	.datab(\inst1|dac_interface|hcount [9]),
	.datac(\inst1|dac_interface|hcount [6]),
	.datad(\inst1|dac_interface|hcount [3]),
	.cin(gnd),
	.combout(\inst1|dac_interface|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|Equal0~1 .lut_mask = 16'h0800;
defparam \inst1|dac_interface|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N30
cycloneive_lcell_comb \inst1|dac_interface|Equal0~2 (
// Equation(s):
// \inst1|dac_interface|Equal0~2_combout  = (\inst1|dac_interface|hcount [0] & (!\inst1|dac_interface|hcount [2] & \inst1|dac_interface|Equal0~1_combout ))

	.dataa(\inst1|dac_interface|hcount [0]),
	.datab(gnd),
	.datac(\inst1|dac_interface|hcount [2]),
	.datad(\inst1|dac_interface|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst1|dac_interface|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|Equal0~2 .lut_mask = 16'h0A00;
defparam \inst1|dac_interface|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N26
cycloneive_lcell_comb \inst1|dac_interface|Equal1~0 (
// Equation(s):
// \inst1|dac_interface|Equal1~0_combout  = ((\inst1|dac_interface|hcount [8]) # ((!\inst1|dac_interface|hcount [5]) # (!\inst1|dac_interface|hcount [1]))) # (!\inst1|dac_interface|hcount [7])

	.dataa(\inst1|dac_interface|hcount [7]),
	.datab(\inst1|dac_interface|hcount [8]),
	.datac(\inst1|dac_interface|hcount [1]),
	.datad(\inst1|dac_interface|hcount [5]),
	.cin(gnd),
	.combout(\inst1|dac_interface|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|Equal1~0 .lut_mask = 16'hDFFF;
defparam \inst1|dac_interface|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N12
cycloneive_lcell_comb \inst1|dac_interface|vcount[6]~29 (
// Equation(s):
// \inst1|dac_interface|vcount[6]~29_combout  = (\inst1|controller|rstVGA~q ) # ((\inst1|dac_interface|Equal0~2_combout  & !\inst1|dac_interface|Equal1~0_combout ))

	.dataa(\inst1|dac_interface|Equal0~2_combout ),
	.datab(gnd),
	.datac(\inst1|controller|rstVGA~q ),
	.datad(\inst1|dac_interface|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst1|dac_interface|vcount[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|vcount[6]~29 .lut_mask = 16'hF0FA;
defparam \inst1|dac_interface|vcount[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y69_N21
dffeas \inst1|dac_interface|vcount[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|vcount[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|dac_interface|vcount[6]~28_combout ),
	.sload(gnd),
	.ena(\inst1|dac_interface|vcount[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|vcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|vcount[4] .is_wysiwyg = "true";
defparam \inst1|dac_interface|vcount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N22
cycloneive_lcell_comb \inst1|dac_interface|vcount[5]~20 (
// Equation(s):
// \inst1|dac_interface|vcount[5]~20_combout  = (\inst1|dac_interface|vcount [5] & (!\inst1|dac_interface|vcount[4]~19 )) # (!\inst1|dac_interface|vcount [5] & ((\inst1|dac_interface|vcount[4]~19 ) # (GND)))
// \inst1|dac_interface|vcount[5]~21  = CARRY((!\inst1|dac_interface|vcount[4]~19 ) # (!\inst1|dac_interface|vcount [5]))

	.dataa(\inst1|dac_interface|vcount [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|dac_interface|vcount[4]~19 ),
	.combout(\inst1|dac_interface|vcount[5]~20_combout ),
	.cout(\inst1|dac_interface|vcount[5]~21 ));
// synopsys translate_off
defparam \inst1|dac_interface|vcount[5]~20 .lut_mask = 16'h5A5F;
defparam \inst1|dac_interface|vcount[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y69_N23
dffeas \inst1|dac_interface|vcount[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|vcount[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|dac_interface|vcount[6]~28_combout ),
	.sload(gnd),
	.ena(\inst1|dac_interface|vcount[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|vcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|vcount[5] .is_wysiwyg = "true";
defparam \inst1|dac_interface|vcount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N8
cycloneive_lcell_comb \inst1|dac_interface|Equal2~0 (
// Equation(s):
// \inst1|dac_interface|Equal2~0_combout  = (((\inst1|dac_interface|vcount [4]) # (\inst1|dac_interface|vcount [5])) # (!\inst1|dac_interface|vcount [3])) # (!\inst1|dac_interface|vcount [2])

	.dataa(\inst1|dac_interface|vcount [2]),
	.datab(\inst1|dac_interface|vcount [3]),
	.datac(\inst1|dac_interface|vcount [4]),
	.datad(\inst1|dac_interface|vcount [5]),
	.cin(gnd),
	.combout(\inst1|dac_interface|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|Equal2~0 .lut_mask = 16'hFFF7;
defparam \inst1|dac_interface|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N24
cycloneive_lcell_comb \inst1|dac_interface|vcount[6]~22 (
// Equation(s):
// \inst1|dac_interface|vcount[6]~22_combout  = (\inst1|dac_interface|vcount [6] & (\inst1|dac_interface|vcount[5]~21  $ (GND))) # (!\inst1|dac_interface|vcount [6] & (!\inst1|dac_interface|vcount[5]~21  & VCC))
// \inst1|dac_interface|vcount[6]~23  = CARRY((\inst1|dac_interface|vcount [6] & !\inst1|dac_interface|vcount[5]~21 ))

	.dataa(gnd),
	.datab(\inst1|dac_interface|vcount [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|dac_interface|vcount[5]~21 ),
	.combout(\inst1|dac_interface|vcount[6]~22_combout ),
	.cout(\inst1|dac_interface|vcount[6]~23 ));
// synopsys translate_off
defparam \inst1|dac_interface|vcount[6]~22 .lut_mask = 16'hC30C;
defparam \inst1|dac_interface|vcount[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y69_N25
dffeas \inst1|dac_interface|vcount[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|vcount[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|dac_interface|vcount[6]~28_combout ),
	.sload(gnd),
	.ena(\inst1|dac_interface|vcount[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|vcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|vcount[6] .is_wysiwyg = "true";
defparam \inst1|dac_interface|vcount[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N26
cycloneive_lcell_comb \inst1|dac_interface|vcount[7]~24 (
// Equation(s):
// \inst1|dac_interface|vcount[7]~24_combout  = (\inst1|dac_interface|vcount [7] & (!\inst1|dac_interface|vcount[6]~23 )) # (!\inst1|dac_interface|vcount [7] & ((\inst1|dac_interface|vcount[6]~23 ) # (GND)))
// \inst1|dac_interface|vcount[7]~25  = CARRY((!\inst1|dac_interface|vcount[6]~23 ) # (!\inst1|dac_interface|vcount [7]))

	.dataa(\inst1|dac_interface|vcount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|dac_interface|vcount[6]~23 ),
	.combout(\inst1|dac_interface|vcount[7]~24_combout ),
	.cout(\inst1|dac_interface|vcount[7]~25 ));
// synopsys translate_off
defparam \inst1|dac_interface|vcount[7]~24 .lut_mask = 16'h5A5F;
defparam \inst1|dac_interface|vcount[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y69_N27
dffeas \inst1|dac_interface|vcount[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|vcount[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|dac_interface|vcount[6]~28_combout ),
	.sload(gnd),
	.ena(\inst1|dac_interface|vcount[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|vcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|vcount[7] .is_wysiwyg = "true";
defparam \inst1|dac_interface|vcount[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N28
cycloneive_lcell_comb \inst1|dac_interface|vcount[8]~26 (
// Equation(s):
// \inst1|dac_interface|vcount[8]~26_combout  = (\inst1|dac_interface|vcount [8] & (\inst1|dac_interface|vcount[7]~25  $ (GND))) # (!\inst1|dac_interface|vcount [8] & (!\inst1|dac_interface|vcount[7]~25  & VCC))
// \inst1|dac_interface|vcount[8]~27  = CARRY((\inst1|dac_interface|vcount [8] & !\inst1|dac_interface|vcount[7]~25 ))

	.dataa(gnd),
	.datab(\inst1|dac_interface|vcount [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|dac_interface|vcount[7]~25 ),
	.combout(\inst1|dac_interface|vcount[8]~26_combout ),
	.cout(\inst1|dac_interface|vcount[8]~27 ));
// synopsys translate_off
defparam \inst1|dac_interface|vcount[8]~26 .lut_mask = 16'hC30C;
defparam \inst1|dac_interface|vcount[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y69_N29
dffeas \inst1|dac_interface|vcount[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|vcount[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|dac_interface|vcount[6]~28_combout ),
	.sload(gnd),
	.ena(\inst1|dac_interface|vcount[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|vcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|vcount[8] .is_wysiwyg = "true";
defparam \inst1|dac_interface|vcount[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N30
cycloneive_lcell_comb \inst1|dac_interface|vcount[9]~30 (
// Equation(s):
// \inst1|dac_interface|vcount[9]~30_combout  = \inst1|dac_interface|vcount [9] $ (\inst1|dac_interface|vcount[8]~27 )

	.dataa(\inst1|dac_interface|vcount [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|dac_interface|vcount[8]~27 ),
	.combout(\inst1|dac_interface|vcount[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|vcount[9]~30 .lut_mask = 16'h5A5A;
defparam \inst1|dac_interface|vcount[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y69_N31
dffeas \inst1|dac_interface|vcount[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|vcount[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|dac_interface|vcount[6]~28_combout ),
	.sload(gnd),
	.ena(\inst1|dac_interface|vcount[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|vcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|vcount[9] .is_wysiwyg = "true";
defparam \inst1|dac_interface|vcount[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N28
cycloneive_lcell_comb \inst1|dac_interface|Equal2~2 (
// Equation(s):
// \inst1|dac_interface|Equal2~2_combout  = (\inst1|dac_interface|vcount [8]) # (!\inst1|dac_interface|vcount [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|dac_interface|vcount [9]),
	.datad(\inst1|dac_interface|vcount [8]),
	.cin(gnd),
	.combout(\inst1|dac_interface|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|Equal2~2 .lut_mask = 16'hFF0F;
defparam \inst1|dac_interface|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N2
cycloneive_lcell_comb \inst1|dac_interface|Equal2~1 (
// Equation(s):
// \inst1|dac_interface|Equal2~1_combout  = (\inst1|dac_interface|vcount [7]) # ((\inst1|dac_interface|vcount [1]) # ((\inst1|dac_interface|vcount [0]) # (\inst1|dac_interface|vcount [6])))

	.dataa(\inst1|dac_interface|vcount [7]),
	.datab(\inst1|dac_interface|vcount [1]),
	.datac(\inst1|dac_interface|vcount [0]),
	.datad(\inst1|dac_interface|vcount [6]),
	.cin(gnd),
	.combout(\inst1|dac_interface|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|Equal2~1 .lut_mask = 16'hFFFE;
defparam \inst1|dac_interface|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N6
cycloneive_lcell_comb \inst1|dac_interface|vcount[6]~28 (
// Equation(s):
// \inst1|dac_interface|vcount[6]~28_combout  = (\inst1|controller|rstVGA~q ) # ((!\inst1|dac_interface|Equal2~0_combout  & (!\inst1|dac_interface|Equal2~2_combout  & !\inst1|dac_interface|Equal2~1_combout )))

	.dataa(\inst1|dac_interface|Equal2~0_combout ),
	.datab(\inst1|dac_interface|Equal2~2_combout ),
	.datac(\inst1|controller|rstVGA~q ),
	.datad(\inst1|dac_interface|Equal2~1_combout ),
	.cin(gnd),
	.combout(\inst1|dac_interface|vcount[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|vcount[6]~28 .lut_mask = 16'hF0F1;
defparam \inst1|dac_interface|vcount[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y69_N13
dffeas \inst1|dac_interface|vcount[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|vcount[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|dac_interface|vcount[6]~28_combout ),
	.sload(gnd),
	.ena(\inst1|dac_interface|vcount[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|vcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|vcount[0] .is_wysiwyg = "true";
defparam \inst1|dac_interface|vcount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N14
cycloneive_lcell_comb \inst1|dac_interface|vcount[1]~12 (
// Equation(s):
// \inst1|dac_interface|vcount[1]~12_combout  = (\inst1|dac_interface|vcount [1] & (!\inst1|dac_interface|vcount[0]~11 )) # (!\inst1|dac_interface|vcount [1] & ((\inst1|dac_interface|vcount[0]~11 ) # (GND)))
// \inst1|dac_interface|vcount[1]~13  = CARRY((!\inst1|dac_interface|vcount[0]~11 ) # (!\inst1|dac_interface|vcount [1]))

	.dataa(gnd),
	.datab(\inst1|dac_interface|vcount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|dac_interface|vcount[0]~11 ),
	.combout(\inst1|dac_interface|vcount[1]~12_combout ),
	.cout(\inst1|dac_interface|vcount[1]~13 ));
// synopsys translate_off
defparam \inst1|dac_interface|vcount[1]~12 .lut_mask = 16'h3C3F;
defparam \inst1|dac_interface|vcount[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y69_N15
dffeas \inst1|dac_interface|vcount[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|vcount[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|dac_interface|vcount[6]~28_combout ),
	.sload(gnd),
	.ena(\inst1|dac_interface|vcount[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|vcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|vcount[1] .is_wysiwyg = "true";
defparam \inst1|dac_interface|vcount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N16
cycloneive_lcell_comb \inst1|dac_interface|vcount[2]~14 (
// Equation(s):
// \inst1|dac_interface|vcount[2]~14_combout  = (\inst1|dac_interface|vcount [2] & (\inst1|dac_interface|vcount[1]~13  $ (GND))) # (!\inst1|dac_interface|vcount [2] & (!\inst1|dac_interface|vcount[1]~13  & VCC))
// \inst1|dac_interface|vcount[2]~15  = CARRY((\inst1|dac_interface|vcount [2] & !\inst1|dac_interface|vcount[1]~13 ))

	.dataa(gnd),
	.datab(\inst1|dac_interface|vcount [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|dac_interface|vcount[1]~13 ),
	.combout(\inst1|dac_interface|vcount[2]~14_combout ),
	.cout(\inst1|dac_interface|vcount[2]~15 ));
// synopsys translate_off
defparam \inst1|dac_interface|vcount[2]~14 .lut_mask = 16'hC30C;
defparam \inst1|dac_interface|vcount[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y69_N17
dffeas \inst1|dac_interface|vcount[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|vcount[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|dac_interface|vcount[6]~28_combout ),
	.sload(gnd),
	.ena(\inst1|dac_interface|vcount[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|vcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|vcount[2] .is_wysiwyg = "true";
defparam \inst1|dac_interface|vcount[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N19
dffeas \inst1|dac_interface|vcount[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|vcount[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|dac_interface|vcount[6]~28_combout ),
	.sload(gnd),
	.ena(\inst1|dac_interface|vcount[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|vcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|vcount[3] .is_wysiwyg = "true";
defparam \inst1|dac_interface|vcount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N10
cycloneive_lcell_comb \inst1|dac_interface|LessThan1~1 (
// Equation(s):
// \inst1|dac_interface|LessThan1~1_combout  = (\inst1|dac_interface|vcount [3] & \inst1|dac_interface|vcount [2])

	.dataa(gnd),
	.datab(\inst1|dac_interface|vcount [3]),
	.datac(gnd),
	.datad(\inst1|dac_interface|vcount [2]),
	.cin(gnd),
	.combout(\inst1|dac_interface|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|LessThan1~1 .lut_mask = 16'hCC00;
defparam \inst1|dac_interface|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N4
cycloneive_lcell_comb \inst1|dac_interface|LessThan1~2 (
// Equation(s):
// \inst1|dac_interface|LessThan1~2_combout  = (\inst1|dac_interface|LessThan1~1_combout  & (\inst1|dac_interface|vcount [4] & (\inst1|dac_interface|vcount [1] & \inst1|dac_interface|vcount [0])))

	.dataa(\inst1|dac_interface|LessThan1~1_combout ),
	.datab(\inst1|dac_interface|vcount [4]),
	.datac(\inst1|dac_interface|vcount [1]),
	.datad(\inst1|dac_interface|vcount [0]),
	.cin(gnd),
	.combout(\inst1|dac_interface|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|LessThan1~2 .lut_mask = 16'h8000;
defparam \inst1|dac_interface|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N0
cycloneive_lcell_comb \inst1|dac_interface|LessThan1~0 (
// Equation(s):
// \inst1|dac_interface|LessThan1~0_combout  = (\inst1|dac_interface|vcount [8] & (\inst1|dac_interface|vcount [7] & \inst1|dac_interface|vcount [6]))

	.dataa(gnd),
	.datab(\inst1|dac_interface|vcount [8]),
	.datac(\inst1|dac_interface|vcount [7]),
	.datad(\inst1|dac_interface|vcount [6]),
	.cin(gnd),
	.combout(\inst1|dac_interface|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|LessThan1~0 .lut_mask = 16'hC000;
defparam \inst1|dac_interface|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N26
cycloneive_lcell_comb \inst1|dac_interface|LessThan1~3 (
// Equation(s):
// \inst1|dac_interface|LessThan1~3_combout  = (\inst1|dac_interface|vcount [9]) # ((\inst1|dac_interface|LessThan1~0_combout  & ((\inst1|dac_interface|LessThan1~2_combout ) # (\inst1|dac_interface|vcount [5]))))

	.dataa(\inst1|dac_interface|LessThan1~2_combout ),
	.datab(\inst1|dac_interface|LessThan1~0_combout ),
	.datac(\inst1|dac_interface|vcount [9]),
	.datad(\inst1|dac_interface|vcount [5]),
	.cin(gnd),
	.combout(\inst1|dac_interface|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|LessThan1~3 .lut_mask = 16'hFCF8;
defparam \inst1|dac_interface|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N10
cycloneive_lcell_comb \inst1|dac_interface|LessThan0~0 (
// Equation(s):
// \inst1|dac_interface|LessThan0~0_combout  = (\inst1|dac_interface|hcount [9] & ((\inst1|dac_interface|hcount [7]) # (\inst1|dac_interface|hcount [8])))

	.dataa(gnd),
	.datab(\inst1|dac_interface|hcount [9]),
	.datac(\inst1|dac_interface|hcount [7]),
	.datad(\inst1|dac_interface|hcount [8]),
	.cin(gnd),
	.combout(\inst1|dac_interface|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|LessThan0~0 .lut_mask = 16'hCCC0;
defparam \inst1|dac_interface|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = (!\inst1|dac_interface|LessThan1~3_combout  & (!\inst1|dac_interface|LessThan0~0_combout  & !\inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout 
// ))

	.dataa(\inst1|dac_interface|LessThan1~3_combout ),
	.datab(\inst1|dac_interface|LessThan0~0_combout ),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0011;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hE1F0;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N9
dffeas \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h9669;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N5
dffeas \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))

	.dataa(gnd),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'hC33C;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N3
dffeas \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ (!\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'hF00F;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N21
dffeas \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  $ (\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(gnd),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h5A5A;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N31
dffeas \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (!\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout )))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0200;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & 
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datab(gnd),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h5AF0;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N19
dffeas \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (!\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ))))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hD2F0;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N29
dffeas \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N11
dffeas \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N9
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [4]),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[4] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[4] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y23_N13
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [4]),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[4] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[4] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y23_N29
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [6]),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[6] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[6] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[6]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[6]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [6]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[6]~feeder .lut_mask = 16'hFF00;
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N1
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[6] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[6] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [6] & ((\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [6]) # 
// (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [4] $ (\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [4])))) # (!\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [6] & 
// ((\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [4] $ (\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [4])) # (!\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [6])))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [6]),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [4]),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [4]),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [6]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'hBE7D;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneive_lcell_comb \inst3|RAM_next~0 (
// Equation(s):
// \inst3|RAM_next~0_combout  = (\inst3|Selector3~2_combout ) # (!\inst3|support_count[1]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|support_count[1]~6_combout ),
	.datad(\inst3|Selector3~2_combout ),
	.cin(gnd),
	.combout(\inst3|RAM_next~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|RAM_next~0 .lut_mask = 16'hFF0F;
defparam \inst3|RAM_next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N17
dffeas \inst3|RAM_next (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|RAM_next~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|RAM_next~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|RAM_next .is_wysiwyg = "true";
defparam \inst3|RAM_next .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cycloneive_lcell_comb \inst4|Equal2~1 (
// Equation(s):
// \inst4|Equal2~1_combout  = (\inst4|support_count [1] & \inst4|support_count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|support_count [1]),
	.datad(\inst4|support_count [0]),
	.cin(gnd),
	.combout(\inst4|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal2~1 .lut_mask = 16'hF000;
defparam \inst4|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \inst4|LessThan0~3 (
// Equation(s):
// \inst4|LessThan0~3_combout  = (\inst4|Refresh_count [9]) # (\inst4|LessThan0~2_combout )

	.dataa(\inst4|Refresh_count [9]),
	.datab(gnd),
	.datac(\inst4|LessThan0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan0~3 .lut_mask = 16'hFAFA;
defparam \inst4|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \inst4|Add0~0 (
// Equation(s):
// \inst4|Add0~0_combout  = \inst4|Refresh_count [0] $ (VCC)
// \inst4|Add0~1  = CARRY(\inst4|Refresh_count [0])

	.dataa(gnd),
	.datab(\inst4|Refresh_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Add0~0_combout ),
	.cout(\inst4|Add0~1 ));
// synopsys translate_off
defparam \inst4|Add0~0 .lut_mask = 16'h33CC;
defparam \inst4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N22
cycloneive_lcell_comb \inst4|Selector31~4 (
// Equation(s):
// \inst4|Selector31~4_combout  = ((\inst4|LessThan0~3_combout  & (\inst4|Refresh_count [0])) # (!\inst4|LessThan0~3_combout  & ((\inst4|Add0~0_combout )))) # (!\inst4|state.ForeverWaiting~q )

	.dataa(\inst4|LessThan0~3_combout ),
	.datab(\inst4|Refresh_count [0]),
	.datac(\inst4|state.ForeverWaiting~q ),
	.datad(\inst4|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector31~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector31~4 .lut_mask = 16'hDF8F;
defparam \inst4|Selector31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N10
cycloneive_lcell_comb \inst2|Add0~46 (
// Equation(s):
// \inst2|Add0~46_combout  = \inst2|FL_ADDR [0] $ (VCC)
// \inst2|Add0~47  = CARRY(\inst2|FL_ADDR [0])

	.dataa(\inst2|FL_ADDR [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|Add0~46_combout ),
	.cout(\inst2|Add0~47 ));
// synopsys translate_off
defparam \inst2|Add0~46 .lut_mask = 16'h55AA;
defparam \inst2|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \inst2|Add0~115 (
// Equation(s):
// \inst2|Add0~115_combout  = (\inst2|state.Addressing~q  & (((\inst2|Add0~46_combout )))) # (!\inst2|state.Addressing~q  & (\inst2|state.IDLE~q  & (\inst2|FL_ADDR [0])))

	.dataa(\inst2|state.IDLE~q ),
	.datab(\inst2|state.Addressing~q ),
	.datac(\inst2|FL_ADDR [0]),
	.datad(\inst2|Add0~46_combout ),
	.cin(gnd),
	.combout(\inst2|Add0~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~115 .lut_mask = 16'hEC20;
defparam \inst2|Add0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \inst2|FL_ADDR[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[0] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N12
cycloneive_lcell_comb \inst2|Add0~48 (
// Equation(s):
// \inst2|Add0~48_combout  = (\inst2|FL_ADDR [1] & (!\inst2|Add0~47 )) # (!\inst2|FL_ADDR [1] & ((\inst2|Add0~47 ) # (GND)))
// \inst2|Add0~49  = CARRY((!\inst2|Add0~47 ) # (!\inst2|FL_ADDR [1]))

	.dataa(gnd),
	.datab(\inst2|FL_ADDR [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~47 ),
	.combout(\inst2|Add0~48_combout ),
	.cout(\inst2|Add0~49 ));
// synopsys translate_off
defparam \inst2|Add0~48 .lut_mask = 16'h3C3F;
defparam \inst2|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \inst2|Add0~114 (
// Equation(s):
// \inst2|Add0~114_combout  = (\inst2|state.Addressing~q  & (((\inst2|Add0~48_combout )))) # (!\inst2|state.Addressing~q  & (\inst2|state.IDLE~q  & (\inst2|FL_ADDR [1])))

	.dataa(\inst2|state.IDLE~q ),
	.datab(\inst2|state.Addressing~q ),
	.datac(\inst2|FL_ADDR [1]),
	.datad(\inst2|Add0~48_combout ),
	.cin(gnd),
	.combout(\inst2|Add0~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~114 .lut_mask = 16'hEC20;
defparam \inst2|Add0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N3
dffeas \inst2|FL_ADDR[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[1] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N14
cycloneive_lcell_comb \inst2|Add0~50 (
// Equation(s):
// \inst2|Add0~50_combout  = (\inst2|FL_ADDR [2] & (\inst2|Add0~49  $ (GND))) # (!\inst2|FL_ADDR [2] & (!\inst2|Add0~49  & VCC))
// \inst2|Add0~51  = CARRY((\inst2|FL_ADDR [2] & !\inst2|Add0~49 ))

	.dataa(\inst2|FL_ADDR [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~49 ),
	.combout(\inst2|Add0~50_combout ),
	.cout(\inst2|Add0~51 ));
// synopsys translate_off
defparam \inst2|Add0~50 .lut_mask = 16'hA50A;
defparam \inst2|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \inst2|Add0~113 (
// Equation(s):
// \inst2|Add0~113_combout  = (\inst2|state.Addressing~q  & (((\inst2|Add0~50_combout )))) # (!\inst2|state.Addressing~q  & (\inst2|state.IDLE~q  & (\inst2|FL_ADDR [2])))

	.dataa(\inst2|state.IDLE~q ),
	.datab(\inst2|state.Addressing~q ),
	.datac(\inst2|FL_ADDR [2]),
	.datad(\inst2|Add0~50_combout ),
	.cin(gnd),
	.combout(\inst2|Add0~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~113 .lut_mask = 16'hEC20;
defparam \inst2|Add0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N9
dffeas \inst2|FL_ADDR[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[2] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N16
cycloneive_lcell_comb \inst2|Add0~52 (
// Equation(s):
// \inst2|Add0~52_combout  = (\inst2|FL_ADDR [3] & (!\inst2|Add0~51 )) # (!\inst2|FL_ADDR [3] & ((\inst2|Add0~51 ) # (GND)))
// \inst2|Add0~53  = CARRY((!\inst2|Add0~51 ) # (!\inst2|FL_ADDR [3]))

	.dataa(\inst2|FL_ADDR [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~51 ),
	.combout(\inst2|Add0~52_combout ),
	.cout(\inst2|Add0~53 ));
// synopsys translate_off
defparam \inst2|Add0~52 .lut_mask = 16'h5A5F;
defparam \inst2|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cycloneive_lcell_comb \inst2|Add0~112 (
// Equation(s):
// \inst2|Add0~112_combout  = (\inst2|state.Addressing~q  & (((\inst2|Add0~52_combout )))) # (!\inst2|state.Addressing~q  & (\inst2|state.IDLE~q  & (\inst2|FL_ADDR [3])))

	.dataa(\inst2|state.IDLE~q ),
	.datab(\inst2|state.Addressing~q ),
	.datac(\inst2|FL_ADDR [3]),
	.datad(\inst2|Add0~52_combout ),
	.cin(gnd),
	.combout(\inst2|Add0~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~112 .lut_mask = 16'hEC20;
defparam \inst2|Add0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N17
dffeas \inst2|FL_ADDR[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[3] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N18
cycloneive_lcell_comb \inst2|Add0~54 (
// Equation(s):
// \inst2|Add0~54_combout  = (\inst2|FL_ADDR [4] & (\inst2|Add0~53  $ (GND))) # (!\inst2|FL_ADDR [4] & (!\inst2|Add0~53  & VCC))
// \inst2|Add0~55  = CARRY((\inst2|FL_ADDR [4] & !\inst2|Add0~53 ))

	.dataa(\inst2|FL_ADDR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~53 ),
	.combout(\inst2|Add0~54_combout ),
	.cout(\inst2|Add0~55 ));
// synopsys translate_off
defparam \inst2|Add0~54 .lut_mask = 16'hA50A;
defparam \inst2|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N6
cycloneive_lcell_comb \inst2|Add0~111 (
// Equation(s):
// \inst2|Add0~111_combout  = (\inst2|state.Addressing~q  & (((\inst2|Add0~54_combout )))) # (!\inst2|state.Addressing~q  & (\inst2|state.IDLE~q  & (\inst2|FL_ADDR [4])))

	.dataa(\inst2|state.IDLE~q ),
	.datab(\inst2|state.Addressing~q ),
	.datac(\inst2|FL_ADDR [4]),
	.datad(\inst2|Add0~54_combout ),
	.cin(gnd),
	.combout(\inst2|Add0~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~111 .lut_mask = 16'hEC20;
defparam \inst2|Add0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N7
dffeas \inst2|FL_ADDR[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[4] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N20
cycloneive_lcell_comb \inst2|Add0~56 (
// Equation(s):
// \inst2|Add0~56_combout  = (\inst2|FL_ADDR [5] & (!\inst2|Add0~55 )) # (!\inst2|FL_ADDR [5] & ((\inst2|Add0~55 ) # (GND)))
// \inst2|Add0~57  = CARRY((!\inst2|Add0~55 ) # (!\inst2|FL_ADDR [5]))

	.dataa(gnd),
	.datab(\inst2|FL_ADDR [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~55 ),
	.combout(\inst2|Add0~56_combout ),
	.cout(\inst2|Add0~57 ));
// synopsys translate_off
defparam \inst2|Add0~56 .lut_mask = 16'h3C3F;
defparam \inst2|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N4
cycloneive_lcell_comb \inst2|Add0~110 (
// Equation(s):
// \inst2|Add0~110_combout  = (\inst2|state.Addressing~q  & (((\inst2|Add0~56_combout )))) # (!\inst2|state.Addressing~q  & (\inst2|state.IDLE~q  & (\inst2|FL_ADDR [5])))

	.dataa(\inst2|state.IDLE~q ),
	.datab(\inst2|state.Addressing~q ),
	.datac(\inst2|FL_ADDR [5]),
	.datad(\inst2|Add0~56_combout ),
	.cin(gnd),
	.combout(\inst2|Add0~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~110 .lut_mask = 16'hEC20;
defparam \inst2|Add0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N5
dffeas \inst2|FL_ADDR[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[5] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N22
cycloneive_lcell_comb \inst2|Add0~58 (
// Equation(s):
// \inst2|Add0~58_combout  = (\inst2|FL_ADDR [6] & (\inst2|Add0~57  $ (GND))) # (!\inst2|FL_ADDR [6] & (!\inst2|Add0~57  & VCC))
// \inst2|Add0~59  = CARRY((\inst2|FL_ADDR [6] & !\inst2|Add0~57 ))

	.dataa(gnd),
	.datab(\inst2|FL_ADDR [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~57 ),
	.combout(\inst2|Add0~58_combout ),
	.cout(\inst2|Add0~59 ));
// synopsys translate_off
defparam \inst2|Add0~58 .lut_mask = 16'hC30C;
defparam \inst2|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N2
cycloneive_lcell_comb \inst2|Add0~109 (
// Equation(s):
// \inst2|Add0~109_combout  = (\inst2|state.Addressing~q  & (\inst2|Add0~58_combout )) # (!\inst2|state.Addressing~q  & (((\inst2|FL_ADDR [6] & \inst2|state.IDLE~q ))))

	.dataa(\inst2|Add0~58_combout ),
	.datab(\inst2|state.Addressing~q ),
	.datac(\inst2|FL_ADDR [6]),
	.datad(\inst2|state.IDLE~q ),
	.cin(gnd),
	.combout(\inst2|Add0~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~109 .lut_mask = 16'hB888;
defparam \inst2|Add0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N3
dffeas \inst2|FL_ADDR[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[6] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N8
cycloneive_lcell_comb \inst2|always0~6 (
// Equation(s):
// \inst2|always0~6_combout  = (\inst2|FL_ADDR [4] & (\inst2|FL_ADDR [6] & (\inst2|FL_ADDR [5] & \inst2|FL_ADDR [3])))

	.dataa(\inst2|FL_ADDR [4]),
	.datab(\inst2|FL_ADDR [6]),
	.datac(\inst2|FL_ADDR [5]),
	.datad(\inst2|FL_ADDR [3]),
	.cin(gnd),
	.combout(\inst2|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always0~6 .lut_mask = 16'h8000;
defparam \inst2|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \inst2|always0~7 (
// Equation(s):
// \inst2|always0~7_combout  = (\inst2|FL_ADDR [0] & \inst2|FL_ADDR [1])

	.dataa(gnd),
	.datab(\inst2|FL_ADDR [0]),
	.datac(gnd),
	.datad(\inst2|FL_ADDR [1]),
	.cin(gnd),
	.combout(\inst2|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always0~7 .lut_mask = 16'hCC00;
defparam \inst2|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \inst4|nextstate.Activating~0 (
// Equation(s):
// \inst4|nextstate.Activating~0_combout  = ((\inst4|LessThan0~2_combout ) # ((\inst4|Refresh_count [9]) # (!\inst4|state.ForeverWaiting~q ))) # (!\inst2|state.Sending~q )

	.dataa(\inst2|state.Sending~q ),
	.datab(\inst4|LessThan0~2_combout ),
	.datac(\inst4|Refresh_count [9]),
	.datad(\inst4|state.ForeverWaiting~q ),
	.cin(gnd),
	.combout(\inst4|nextstate.Activating~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|nextstate.Activating~0 .lut_mask = 16'hFDFF;
defparam \inst4|nextstate.Activating~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneive_lcell_comb \inst4|state~43 (
// Equation(s):
// \inst4|state~43_combout  = (!\inst3|RAM_reset_n~q  & !\inst4|nextstate.Activating~0_combout )

	.dataa(gnd),
	.datab(\inst3|RAM_reset_n~q ),
	.datac(gnd),
	.datad(\inst4|nextstate.Activating~0_combout ),
	.cin(gnd),
	.combout(\inst4|state~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state~43 .lut_mask = 16'h0033;
defparam \inst4|state~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N3
dffeas \inst4|state.Activating (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|state~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.Activating~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.Activating .is_wysiwyg = "true";
defparam \inst4|state.Activating .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cycloneive_lcell_comb \inst4|Selector6~0 (
// Equation(s):
// \inst4|Selector6~0_combout  = (\inst4|state.Activating~q ) # ((!\inst4|Equal2~0_combout  & \inst4|state.NOPTIME2~q ))

	.dataa(\inst4|Equal2~0_combout ),
	.datab(gnd),
	.datac(\inst4|state.NOPTIME2~q ),
	.datad(\inst4|state.Activating~q ),
	.cin(gnd),
	.combout(\inst4|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector6~0 .lut_mask = 16'hFF50;
defparam \inst4|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N21
dffeas \inst4|state.NOPTIME2 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.NOPTIME2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.NOPTIME2 .is_wysiwyg = "true";
defparam \inst4|state.NOPTIME2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneive_lcell_comb \inst4|nextstate.Writing_PRE~0 (
// Equation(s):
// \inst4|nextstate.Writing_PRE~0_combout  = (\inst4|state.NOPTIME2~q  & (!\inst4|support_count [2] & (\inst4|support_count [0] & \inst4|support_count [1])))

	.dataa(\inst4|state.NOPTIME2~q ),
	.datab(\inst4|support_count [2]),
	.datac(\inst4|support_count [0]),
	.datad(\inst4|support_count [1]),
	.cin(gnd),
	.combout(\inst4|nextstate.Writing_PRE~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|nextstate.Writing_PRE~0 .lut_mask = 16'h2000;
defparam \inst4|nextstate.Writing_PRE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N0
cycloneive_lcell_comb \inst4|state~38 (
// Equation(s):
// \inst4|state~38_combout  = (!\inst3|RAM_reset_n~q  & \inst4|nextstate.Writing_PRE~0_combout )

	.dataa(gnd),
	.datab(\inst3|RAM_reset_n~q ),
	.datac(\inst4|nextstate.Writing_PRE~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|state~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state~38 .lut_mask = 16'h3030;
defparam \inst4|state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N1
dffeas \inst4|state.Writing_PRE (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|state~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.Writing_PRE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.Writing_PRE .is_wysiwyg = "true";
defparam \inst4|state.Writing_PRE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cycloneive_lcell_comb \inst4|Selector7~0 (
// Equation(s):
// \inst4|Selector7~0_combout  = (\inst4|state.Writing_PRE~q ) # ((!\inst4|LessThan5~0_combout  & \inst4|CFL_ack~q ))

	.dataa(\inst4|state.Writing_PRE~q ),
	.datab(\inst4|LessThan5~0_combout ),
	.datac(\inst4|CFL_ack~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector7~0 .lut_mask = 16'hBABA;
defparam \inst4|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N19
dffeas \inst4|CFL_ack (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|CFL_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|CFL_ack .is_wysiwyg = "true";
defparam \inst4|CFL_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \inst2|always0~8 (
// Equation(s):
// \inst2|always0~8_combout  = (\inst2|always0~6_combout  & (\inst2|always0~7_combout  & (\inst2|FL_ADDR [2] & \inst4|CFL_ack~q )))

	.dataa(\inst2|always0~6_combout ),
	.datab(\inst2|always0~7_combout ),
	.datac(\inst2|FL_ADDR [2]),
	.datad(\inst4|CFL_ack~q ),
	.cin(gnd),
	.combout(\inst2|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always0~8 .lut_mask = 16'h8000;
defparam \inst2|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \inst2|Selector24~0 (
// Equation(s):
// \inst2|Selector24~0_combout  = (\inst2|state.Sending~q  & (\inst4|CFL_ack~q  & ((!\inst2|always0~4_combout ) # (!\inst2|always0~8_combout ))))

	.dataa(\inst2|always0~8_combout ),
	.datab(\inst2|always0~4_combout ),
	.datac(\inst2|state.Sending~q ),
	.datad(\inst4|CFL_ack~q ),
	.cin(gnd),
	.combout(\inst2|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector24~0 .lut_mask = 16'h7000;
defparam \inst2|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \inst2|wait_count[3]~5 (
// Equation(s):
// \inst2|wait_count[3]~5_combout  = (\inst2|state.Reading1~q ) # ((\inst2|state.Reading0~q ) # ((\inst2|state.Sending~q ) # (\inst2|state.Stabilizing~q )))

	.dataa(\inst2|state.Reading1~q ),
	.datab(\inst2|state.Reading0~q ),
	.datac(\inst2|state.Sending~q ),
	.datad(\inst2|state.Stabilizing~q ),
	.cin(gnd),
	.combout(\inst2|wait_count[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|wait_count[3]~5 .lut_mask = 16'hFFFE;
defparam \inst2|wait_count[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N23
dffeas \inst4|state.Reseting_FL (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|CFL_rst_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.Reseting_FL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.Reseting_FL .is_wysiwyg = "true";
defparam \inst4|state.Reseting_FL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
cycloneive_lcell_comb \inst4|Selector17~0 (
// Equation(s):
// \inst4|Selector17~0_combout  = (\inst4|CFL_start~q  & (((!\inst4|support_count [1] & !\inst4|support_count [0])) # (!\inst4|support_count [2])))

	.dataa(\inst4|support_count [2]),
	.datab(\inst4|CFL_start~q ),
	.datac(\inst4|support_count [1]),
	.datad(\inst4|support_count [0]),
	.cin(gnd),
	.combout(\inst4|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector17~0 .lut_mask = 16'h444C;
defparam \inst4|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cycloneive_lcell_comb \inst4|Selector17~1 (
// Equation(s):
// \inst4|Selector17~1_combout  = (\inst4|Selector17~0_combout ) # ((\inst4|state.Reseting_FL~q  & \inst4|LessThan5~0_combout ))

	.dataa(\inst4|state.Reseting_FL~q ),
	.datab(\inst4|Selector17~0_combout ),
	.datac(\inst4|LessThan5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector17~1 .lut_mask = 16'hECEC;
defparam \inst4|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N17
dffeas \inst4|CFL_start (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|CFL_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|CFL_start .is_wysiwyg = "true";
defparam \inst4|CFL_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneive_lcell_comb \inst2|Add1~1 (
// Equation(s):
// \inst2|Add1~1_combout  = \inst2|wait_count [2] $ (((\inst2|wait_count [0] & \inst2|wait_count [1])))

	.dataa(gnd),
	.datab(\inst2|wait_count [0]),
	.datac(\inst2|wait_count [2]),
	.datad(\inst2|wait_count [1]),
	.cin(gnd),
	.combout(\inst2|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add1~1 .lut_mask = 16'h3CF0;
defparam \inst2|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneive_lcell_comb \inst2|wait_count[2]~8 (
// Equation(s):
// \inst2|wait_count[2]~8_combout  = (\inst2|wait_count[3]~6_combout  & (((\inst2|wait_count [2])))) # (!\inst2|wait_count[3]~6_combout  & (\inst2|Add1~1_combout  & ((\inst2|wait_count[0]~2_combout ))))

	.dataa(\inst2|wait_count[3]~6_combout ),
	.datab(\inst2|Add1~1_combout ),
	.datac(\inst2|wait_count [2]),
	.datad(\inst2|wait_count[0]~2_combout ),
	.cin(gnd),
	.combout(\inst2|wait_count[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|wait_count[2]~8 .lut_mask = 16'hE4A0;
defparam \inst2|wait_count[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N19
dffeas \inst2|wait_count[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|wait_count[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|wait_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|wait_count[2] .is_wysiwyg = "true";
defparam \inst2|wait_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
cycloneive_lcell_comb \inst2|Add1~0 (
// Equation(s):
// \inst2|Add1~0_combout  = \inst2|wait_count [3] $ (((\inst2|wait_count [2] & (\inst2|wait_count [0] & \inst2|wait_count [1]))))

	.dataa(\inst2|wait_count [2]),
	.datab(\inst2|wait_count [0]),
	.datac(\inst2|wait_count [3]),
	.datad(\inst2|wait_count [1]),
	.cin(gnd),
	.combout(\inst2|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add1~0 .lut_mask = 16'h78F0;
defparam \inst2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneive_lcell_comb \inst2|wait_count[3]~7 (
// Equation(s):
// \inst2|wait_count[3]~7_combout  = (\inst2|wait_count[3]~6_combout  & (((\inst2|wait_count [3])))) # (!\inst2|wait_count[3]~6_combout  & (\inst2|Add1~0_combout  & ((\inst2|wait_count[0]~2_combout ))))

	.dataa(\inst2|wait_count[3]~6_combout ),
	.datab(\inst2|Add1~0_combout ),
	.datac(\inst2|wait_count [3]),
	.datad(\inst2|wait_count[0]~2_combout ),
	.cin(gnd),
	.combout(\inst2|wait_count[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|wait_count[3]~7 .lut_mask = 16'hE4A0;
defparam \inst2|wait_count[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N1
dffeas \inst2|wait_count[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|wait_count[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|wait_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|wait_count[3] .is_wysiwyg = "true";
defparam \inst2|wait_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneive_lcell_comb \inst2|Selector25~3 (
// Equation(s):
// \inst2|Selector25~3_combout  = (\inst2|wait_count [2] & \inst2|wait_count [3])

	.dataa(gnd),
	.datab(\inst2|wait_count [2]),
	.datac(\inst2|wait_count [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector25~3 .lut_mask = 16'hC0C0;
defparam \inst2|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \inst2|Selector27~0 (
// Equation(s):
// \inst2|Selector27~0_combout  = (\inst2|state.IDLE~q  & (((\inst2|state.Reseting~q  & !\inst2|Selector25~3_combout )))) # (!\inst2|state.IDLE~q  & ((\inst4|CFL_start~q ) # ((\inst2|state.Reseting~q  & !\inst2|Selector25~3_combout ))))

	.dataa(\inst2|state.IDLE~q ),
	.datab(\inst4|CFL_start~q ),
	.datac(\inst2|state.Reseting~q ),
	.datad(\inst2|Selector25~3_combout ),
	.cin(gnd),
	.combout(\inst2|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector27~0 .lut_mask = 16'h44F4;
defparam \inst2|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \inst2|state.Reseting (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|state.Reseting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|state.Reseting .is_wysiwyg = "true";
defparam \inst2|state.Reseting .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cycloneive_lcell_comb \inst2|wait_count[3]~1 (
// Equation(s):
// \inst2|wait_count[3]~1_combout  = (\inst2|state.Getting_ready~q  & (!\inst2|state.Reseting~q  & ((\inst2|wait_count [0]) # (!\inst2|LessThan1~0_combout ))))

	.dataa(\inst2|LessThan1~0_combout ),
	.datab(\inst2|state.Getting_ready~q ),
	.datac(\inst2|state.Reseting~q ),
	.datad(\inst2|wait_count [0]),
	.cin(gnd),
	.combout(\inst2|wait_count[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|wait_count[3]~1 .lut_mask = 16'h0C04;
defparam \inst2|wait_count[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
cycloneive_lcell_comb \inst2|Add0~92 (
// Equation(s):
// \inst2|Add0~92_combout  = (\inst2|state.IDLE~q  & !\inst2|state.Addressing~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|state.IDLE~q ),
	.datad(\inst2|state.Addressing~q ),
	.cin(gnd),
	.combout(\inst2|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~92 .lut_mask = 16'h00F0;
defparam \inst2|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneive_lcell_comb \inst2|wait_count[0]~0 (
// Equation(s):
// \inst2|wait_count[0]~0_combout  = (\inst2|Add0~92_combout  & (!\inst4|CFL_rst_n~q  & ((!\inst2|Selector25~3_combout ) # (!\inst2|state.Reseting~q ))))

	.dataa(\inst2|Add0~92_combout ),
	.datab(\inst4|CFL_rst_n~q ),
	.datac(\inst2|state.Reseting~q ),
	.datad(\inst2|Selector25~3_combout ),
	.cin(gnd),
	.combout(\inst2|wait_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|wait_count[0]~0 .lut_mask = 16'h0222;
defparam \inst2|wait_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneive_lcell_comb \inst2|wait_count[0]~2 (
// Equation(s):
// \inst2|wait_count[0]~2_combout  = (!\inst2|wait_count[3]~1_combout  & (\inst2|wait_count[0]~0_combout  & ((\inst2|LessThan1~0_combout ) # (!\inst2|state.Pre_Read~q ))))

	.dataa(\inst2|wait_count[3]~1_combout ),
	.datab(\inst2|state.Pre_Read~q ),
	.datac(\inst2|wait_count[0]~0_combout ),
	.datad(\inst2|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\inst2|wait_count[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|wait_count[0]~2 .lut_mask = 16'h5010;
defparam \inst2|wait_count[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneive_lcell_comb \inst2|wait_count[0]~10 (
// Equation(s):
// \inst2|wait_count[0]~10_combout  = (\inst2|wait_count[3]~6_combout  & ((\inst2|wait_count [0]))) # (!\inst2|wait_count[3]~6_combout  & (\inst2|wait_count[0]~2_combout  & !\inst2|wait_count [0]))

	.dataa(\inst2|wait_count[3]~6_combout ),
	.datab(\inst2|wait_count[0]~2_combout ),
	.datac(\inst2|wait_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|wait_count[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|wait_count[0]~10 .lut_mask = 16'hA4A4;
defparam \inst2|wait_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N25
dffeas \inst2|wait_count[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|wait_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|wait_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|wait_count[0] .is_wysiwyg = "true";
defparam \inst2|wait_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cycloneive_lcell_comb \inst2|Selector26~0 (
// Equation(s):
// \inst2|Selector26~0_combout  = (\inst2|state.Getting_ready~q  & ((\inst2|wait_count [0]) # (!\inst2|LessThan1~0_combout )))

	.dataa(\inst2|LessThan1~0_combout ),
	.datab(\inst2|state.Getting_ready~q ),
	.datac(gnd),
	.datad(\inst2|wait_count [0]),
	.cin(gnd),
	.combout(\inst2|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector26~0 .lut_mask = 16'hCC44;
defparam \inst2|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \inst2|Selector26~1 (
// Equation(s):
// \inst2|Selector26~1_combout  = (\inst2|state.Addressing~q ) # ((\inst2|Selector26~0_combout ) # ((\inst2|LessThan1~0_combout  & \inst2|state.Pre_Read~q )))

	.dataa(\inst2|LessThan1~0_combout ),
	.datab(\inst2|state.Addressing~q ),
	.datac(\inst2|state.Pre_Read~q ),
	.datad(\inst2|Selector26~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector26~1 .lut_mask = 16'hFFEC;
defparam \inst2|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \inst2|state.Pre_Read (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|state.Pre_Read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|state.Pre_Read .is_wysiwyg = "true";
defparam \inst2|state.Pre_Read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \inst2|wait_count[3]~3 (
// Equation(s):
// \inst2|wait_count[3]~3_combout  = (!\inst2|state~19_combout  & (\inst2|state.Pre_Read~q  & ((!\inst2|state.IDLE~q ) # (!\inst2|LessThan1~0_combout ))))

	.dataa(\inst2|LessThan1~0_combout ),
	.datab(\inst2|state~19_combout ),
	.datac(\inst2|state.IDLE~q ),
	.datad(\inst2|state.Pre_Read~q ),
	.cin(gnd),
	.combout(\inst2|wait_count[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|wait_count[3]~3 .lut_mask = 16'h1300;
defparam \inst2|wait_count[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \inst2|state~20 (
// Equation(s):
// \inst2|state~20_combout  = (!\inst2|state~19_combout  & (\inst2|state.Pre_Read~q  & (!\inst4|CFL_rst_n~q  & !\inst2|LessThan1~0_combout )))

	.dataa(\inst2|state~19_combout ),
	.datab(\inst2|state.Pre_Read~q ),
	.datac(\inst4|CFL_rst_n~q ),
	.datad(\inst2|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\inst2|state~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|state~20 .lut_mask = 16'h0004;
defparam \inst2|state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \inst2|state~21 (
// Equation(s):
// \inst2|state~21_combout  = (\inst2|state~20_combout  & ((\inst2|buffer~q ) # (!\inst2|buffer_count~q )))

	.dataa(\inst2|buffer_count~q ),
	.datab(gnd),
	.datac(\inst2|buffer~q ),
	.datad(\inst2|state~20_combout ),
	.cin(gnd),
	.combout(\inst2|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|state~21 .lut_mask = 16'hF500;
defparam \inst2|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \inst2|state.Reading2 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|state.Reading2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|state.Reading2 .is_wysiwyg = "true";
defparam \inst2|state.Reading2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \inst2|wait_count[3]~4 (
// Equation(s):
// \inst2|wait_count[3]~4_combout  = (\inst2|state.Reading2~q ) # ((!\inst2|state.Pre_Read~q  & (!\inst2|state.IDLE~q  & !\inst4|CFL_start~q )))

	.dataa(\inst2|state.Pre_Read~q ),
	.datab(\inst2|state.Reading2~q ),
	.datac(\inst2|state.IDLE~q ),
	.datad(\inst4|CFL_start~q ),
	.cin(gnd),
	.combout(\inst2|wait_count[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|wait_count[3]~4 .lut_mask = 16'hCCCD;
defparam \inst2|wait_count[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
cycloneive_lcell_comb \inst2|wait_count[3]~6 (
// Equation(s):
// \inst2|wait_count[3]~6_combout  = (!\inst4|CFL_rst_n~q  & ((\inst2|wait_count[3]~5_combout ) # ((\inst2|wait_count[3]~3_combout ) # (\inst2|wait_count[3]~4_combout ))))

	.dataa(\inst2|wait_count[3]~5_combout ),
	.datab(\inst2|wait_count[3]~3_combout ),
	.datac(\inst2|wait_count[3]~4_combout ),
	.datad(\inst4|CFL_rst_n~q ),
	.cin(gnd),
	.combout(\inst2|wait_count[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|wait_count[3]~6 .lut_mask = 16'h00FE;
defparam \inst2|wait_count[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cycloneive_lcell_comb \inst2|wait_count[1]~9 (
// Equation(s):
// \inst2|wait_count[1]~9_combout  = (\inst2|wait_count[3]~6_combout  & (((\inst2|wait_count [1])))) # (!\inst2|wait_count[3]~6_combout  & (\inst2|wait_count[0]~2_combout  & (\inst2|wait_count [1] $ (\inst2|wait_count [0]))))

	.dataa(\inst2|wait_count[3]~6_combout ),
	.datab(\inst2|wait_count[0]~2_combout ),
	.datac(\inst2|wait_count [1]),
	.datad(\inst2|wait_count [0]),
	.cin(gnd),
	.combout(\inst2|wait_count[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|wait_count[1]~9 .lut_mask = 16'hA4E0;
defparam \inst2|wait_count[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N29
dffeas \inst2|wait_count[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|wait_count[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|wait_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|wait_count[1] .is_wysiwyg = "true";
defparam \inst2|wait_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cycloneive_lcell_comb \inst2|LessThan1~0 (
// Equation(s):
// \inst2|LessThan1~0_combout  = (!\inst2|wait_count [1] & (!\inst2|wait_count [3] & !\inst2|wait_count [2]))

	.dataa(gnd),
	.datab(\inst2|wait_count [1]),
	.datac(\inst2|wait_count [3]),
	.datad(\inst2|wait_count [2]),
	.cin(gnd),
	.combout(\inst2|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LessThan1~0 .lut_mask = 16'h0003;
defparam \inst2|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
cycloneive_lcell_comb \inst2|Selector25~2 (
// Equation(s):
// \inst2|Selector25~2_combout  = (\inst2|LessThan1~0_combout  & (\inst2|state.Getting_ready~q  & !\inst2|wait_count [0]))

	.dataa(\inst2|LessThan1~0_combout ),
	.datab(\inst2|state.Getting_ready~q ),
	.datac(gnd),
	.datad(\inst2|wait_count [0]),
	.cin(gnd),
	.combout(\inst2|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector25~2 .lut_mask = 16'h0088;
defparam \inst2|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \inst2|Selector25~4 (
// Equation(s):
// \inst2|Selector25~4_combout  = (\inst2|Selector25~2_combout ) # ((\inst2|state.Reseting~q  & (\inst2|wait_count [2] & \inst2|wait_count [3])))

	.dataa(\inst2|Selector25~2_combout ),
	.datab(\inst2|state.Reseting~q ),
	.datac(\inst2|wait_count [2]),
	.datad(\inst2|wait_count [3]),
	.cin(gnd),
	.combout(\inst2|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector25~4 .lut_mask = 16'hEAAA;
defparam \inst2|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \inst2|state.Getting_ready (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Selector25~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|state.Getting_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|state.Getting_ready .is_wysiwyg = "true";
defparam \inst2|state.Getting_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \inst2|Selector34~0 (
// Equation(s):
// \inst2|Selector34~0_combout  = (!\inst2|state.Sending~q  & (\inst2|state.Reading1~q  & !\inst2|state.Getting_ready~q ))

	.dataa(\inst2|state.Sending~q ),
	.datab(\inst2|state.Reading1~q ),
	.datac(gnd),
	.datad(\inst2|state.Getting_ready~q ),
	.cin(gnd),
	.combout(\inst2|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector34~0 .lut_mask = 16'h0044;
defparam \inst2|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \inst2|Selector34~1 (
// Equation(s):
// \inst2|Selector34~1_combout  = (\inst2|Selector34~0_combout ) # ((!\inst2|Selector24~0_combout  & (\inst2|buffer~q  & !\inst2|Selector26~0_combout )))

	.dataa(\inst2|Selector24~0_combout ),
	.datab(\inst2|Selector34~0_combout ),
	.datac(\inst2|buffer~q ),
	.datad(\inst2|Selector26~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector34~1 .lut_mask = 16'hCCDC;
defparam \inst2|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \inst2|buffer (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Selector34~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|buffer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|buffer .is_wysiwyg = "true";
defparam \inst2|buffer .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \inst2|state~24 (
// Equation(s):
// \inst2|state~24_combout  = (\inst2|buffer_count~q  & (!\inst2|buffer~q  & \inst2|state~20_combout ))

	.dataa(\inst2|buffer_count~q ),
	.datab(gnd),
	.datac(\inst2|buffer~q ),
	.datad(\inst2|state~20_combout ),
	.cin(gnd),
	.combout(\inst2|state~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|state~24 .lut_mask = 16'h0A00;
defparam \inst2|state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \inst2|state.Reading1 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|state.Reading1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|state.Reading1 .is_wysiwyg = "true";
defparam \inst2|state.Reading1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \inst2|Selector24~1 (
// Equation(s):
// \inst2|Selector24~1_combout  = (\inst2|state.Reading1~q ) # ((\inst2|state.Reading0~q ) # (\inst2|Selector24~0_combout ))

	.dataa(\inst2|state.Reading1~q ),
	.datab(\inst2|state.Reading0~q ),
	.datac(gnd),
	.datad(\inst2|Selector24~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector24~1 .lut_mask = 16'hFFEE;
defparam \inst2|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \inst2|state.Addressing (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|state.Addressing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|state.Addressing .is_wysiwyg = "true";
defparam \inst2|state.Addressing .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N24
cycloneive_lcell_comb \inst2|Add0~60 (
// Equation(s):
// \inst2|Add0~60_combout  = (\inst2|FL_ADDR [7] & (!\inst2|Add0~59 )) # (!\inst2|FL_ADDR [7] & ((\inst2|Add0~59 ) # (GND)))
// \inst2|Add0~61  = CARRY((!\inst2|Add0~59 ) # (!\inst2|FL_ADDR [7]))

	.dataa(gnd),
	.datab(\inst2|FL_ADDR [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~59 ),
	.combout(\inst2|Add0~60_combout ),
	.cout(\inst2|Add0~61 ));
// synopsys translate_off
defparam \inst2|Add0~60 .lut_mask = 16'h3C3F;
defparam \inst2|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N22
cycloneive_lcell_comb \inst2|Add0~108 (
// Equation(s):
// \inst2|Add0~108_combout  = (\inst2|state.Addressing~q  & (((\inst2|Add0~60_combout )))) # (!\inst2|state.Addressing~q  & (\inst2|state.IDLE~q  & (\inst2|FL_ADDR [7])))

	.dataa(\inst2|state.IDLE~q ),
	.datab(\inst2|state.Addressing~q ),
	.datac(\inst2|FL_ADDR [7]),
	.datad(\inst2|Add0~60_combout ),
	.cin(gnd),
	.combout(\inst2|Add0~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~108 .lut_mask = 16'hEC20;
defparam \inst2|Add0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N23
dffeas \inst2|FL_ADDR[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[7] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N26
cycloneive_lcell_comb \inst2|Add0~62 (
// Equation(s):
// \inst2|Add0~62_combout  = (\inst2|FL_ADDR [8] & (\inst2|Add0~61  $ (GND))) # (!\inst2|FL_ADDR [8] & (!\inst2|Add0~61  & VCC))
// \inst2|Add0~63  = CARRY((\inst2|FL_ADDR [8] & !\inst2|Add0~61 ))

	.dataa(gnd),
	.datab(\inst2|FL_ADDR [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~61 ),
	.combout(\inst2|Add0~62_combout ),
	.cout(\inst2|Add0~63 ));
// synopsys translate_off
defparam \inst2|Add0~62 .lut_mask = 16'hC30C;
defparam \inst2|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N0
cycloneive_lcell_comb \inst2|Add0~107 (
// Equation(s):
// \inst2|Add0~107_combout  = (\inst2|state.Addressing~q  & (\inst2|Add0~62_combout )) # (!\inst2|state.Addressing~q  & (((\inst2|FL_ADDR [8] & \inst2|state.IDLE~q ))))

	.dataa(\inst2|Add0~62_combout ),
	.datab(\inst2|state.Addressing~q ),
	.datac(\inst2|FL_ADDR [8]),
	.datad(\inst2|state.IDLE~q ),
	.cin(gnd),
	.combout(\inst2|Add0~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~107 .lut_mask = 16'hB888;
defparam \inst2|Add0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N1
dffeas \inst2|FL_ADDR[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[8] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N28
cycloneive_lcell_comb \inst2|Add0~64 (
// Equation(s):
// \inst2|Add0~64_combout  = (\inst2|FL_ADDR [9] & (!\inst2|Add0~63 )) # (!\inst2|FL_ADDR [9] & ((\inst2|Add0~63 ) # (GND)))
// \inst2|Add0~65  = CARRY((!\inst2|Add0~63 ) # (!\inst2|FL_ADDR [9]))

	.dataa(gnd),
	.datab(\inst2|FL_ADDR [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~63 ),
	.combout(\inst2|Add0~64_combout ),
	.cout(\inst2|Add0~65 ));
// synopsys translate_off
defparam \inst2|Add0~64 .lut_mask = 16'h3C3F;
defparam \inst2|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N20
cycloneive_lcell_comb \inst2|Add0~106 (
// Equation(s):
// \inst2|Add0~106_combout  = (\inst2|state.Addressing~q  & (((\inst2|Add0~64_combout )))) # (!\inst2|state.Addressing~q  & (\inst2|state.IDLE~q  & ((\inst2|FL_ADDR [9]))))

	.dataa(\inst2|state.IDLE~q ),
	.datab(\inst2|Add0~64_combout ),
	.datac(\inst2|FL_ADDR [9]),
	.datad(\inst2|state.Addressing~q ),
	.cin(gnd),
	.combout(\inst2|Add0~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~106 .lut_mask = 16'hCCA0;
defparam \inst2|Add0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N21
dffeas \inst2|FL_ADDR[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[9] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N30
cycloneive_lcell_comb \inst2|Add0~66 (
// Equation(s):
// \inst2|Add0~66_combout  = (\inst2|FL_ADDR [10] & (\inst2|Add0~65  $ (GND))) # (!\inst2|FL_ADDR [10] & (!\inst2|Add0~65  & VCC))
// \inst2|Add0~67  = CARRY((\inst2|FL_ADDR [10] & !\inst2|Add0~65 ))

	.dataa(gnd),
	.datab(\inst2|FL_ADDR [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~65 ),
	.combout(\inst2|Add0~66_combout ),
	.cout(\inst2|Add0~67 ));
// synopsys translate_off
defparam \inst2|Add0~66 .lut_mask = 16'hC30C;
defparam \inst2|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N26
cycloneive_lcell_comb \inst2|Add0~105 (
// Equation(s):
// \inst2|Add0~105_combout  = (\inst2|state.Addressing~q  & (((\inst2|Add0~66_combout )))) # (!\inst2|state.Addressing~q  & (\inst2|state.IDLE~q  & ((\inst2|FL_ADDR [10]))))

	.dataa(\inst2|state.IDLE~q ),
	.datab(\inst2|Add0~66_combout ),
	.datac(\inst2|FL_ADDR [10]),
	.datad(\inst2|state.Addressing~q ),
	.cin(gnd),
	.combout(\inst2|Add0~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~105 .lut_mask = 16'hCCA0;
defparam \inst2|Add0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N27
dffeas \inst2|FL_ADDR[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[10] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N12
cycloneive_lcell_comb \inst2|always0~3 (
// Equation(s):
// \inst2|always0~3_combout  = (\inst2|FL_ADDR [10] & (\inst2|FL_ADDR [9] & (\inst2|FL_ADDR [8] & \inst2|FL_ADDR [7])))

	.dataa(\inst2|FL_ADDR [10]),
	.datab(\inst2|FL_ADDR [9]),
	.datac(\inst2|FL_ADDR [8]),
	.datad(\inst2|FL_ADDR [7]),
	.cin(gnd),
	.combout(\inst2|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always0~3 .lut_mask = 16'h8000;
defparam \inst2|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N0
cycloneive_lcell_comb \inst2|Add0~68 (
// Equation(s):
// \inst2|Add0~68_combout  = (\inst2|FL_ADDR [11] & (!\inst2|Add0~67 )) # (!\inst2|FL_ADDR [11] & ((\inst2|Add0~67 ) # (GND)))
// \inst2|Add0~69  = CARRY((!\inst2|Add0~67 ) # (!\inst2|FL_ADDR [11]))

	.dataa(gnd),
	.datab(\inst2|FL_ADDR [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~67 ),
	.combout(\inst2|Add0~68_combout ),
	.cout(\inst2|Add0~69 ));
// synopsys translate_off
defparam \inst2|Add0~68 .lut_mask = 16'h3C3F;
defparam \inst2|Add0~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N16
cycloneive_lcell_comb \inst2|Add0~104 (
// Equation(s):
// \inst2|Add0~104_combout  = (\inst2|state.Addressing~q  & (((\inst2|Add0~68_combout )))) # (!\inst2|state.Addressing~q  & (\inst2|state.IDLE~q  & (\inst2|FL_ADDR [11])))

	.dataa(\inst2|state.IDLE~q ),
	.datab(\inst2|state.Addressing~q ),
	.datac(\inst2|FL_ADDR [11]),
	.datad(\inst2|Add0~68_combout ),
	.cin(gnd),
	.combout(\inst2|Add0~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~104 .lut_mask = 16'hEC20;
defparam \inst2|Add0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N17
dffeas \inst2|FL_ADDR[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[11] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N2
cycloneive_lcell_comb \inst2|Add0~70 (
// Equation(s):
// \inst2|Add0~70_combout  = (\inst2|FL_ADDR [12] & (\inst2|Add0~69  $ (GND))) # (!\inst2|FL_ADDR [12] & (!\inst2|Add0~69  & VCC))
// \inst2|Add0~71  = CARRY((\inst2|FL_ADDR [12] & !\inst2|Add0~69 ))

	.dataa(gnd),
	.datab(\inst2|FL_ADDR [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~69 ),
	.combout(\inst2|Add0~70_combout ),
	.cout(\inst2|Add0~71 ));
// synopsys translate_off
defparam \inst2|Add0~70 .lut_mask = 16'hC30C;
defparam \inst2|Add0~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N28
cycloneive_lcell_comb \inst2|Add0~103 (
// Equation(s):
// \inst2|Add0~103_combout  = (\inst2|state.Addressing~q  & (((\inst2|Add0~70_combout )))) # (!\inst2|state.Addressing~q  & (\inst2|state.IDLE~q  & (\inst2|FL_ADDR [12])))

	.dataa(\inst2|state.Addressing~q ),
	.datab(\inst2|state.IDLE~q ),
	.datac(\inst2|FL_ADDR [12]),
	.datad(\inst2|Add0~70_combout ),
	.cin(gnd),
	.combout(\inst2|Add0~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~103 .lut_mask = 16'hEA40;
defparam \inst2|Add0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N29
dffeas \inst2|FL_ADDR[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[12] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N4
cycloneive_lcell_comb \inst2|Add0~72 (
// Equation(s):
// \inst2|Add0~72_combout  = (\inst2|FL_ADDR [13] & (!\inst2|Add0~71 )) # (!\inst2|FL_ADDR [13] & ((\inst2|Add0~71 ) # (GND)))
// \inst2|Add0~73  = CARRY((!\inst2|Add0~71 ) # (!\inst2|FL_ADDR [13]))

	.dataa(\inst2|FL_ADDR [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~71 ),
	.combout(\inst2|Add0~72_combout ),
	.cout(\inst2|Add0~73 ));
// synopsys translate_off
defparam \inst2|Add0~72 .lut_mask = 16'h5A5F;
defparam \inst2|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N26
cycloneive_lcell_comb \inst2|Add0~102 (
// Equation(s):
// \inst2|Add0~102_combout  = (\inst2|state.Addressing~q  & (\inst2|Add0~72_combout )) # (!\inst2|state.Addressing~q  & (((\inst2|FL_ADDR [13] & \inst2|state.IDLE~q ))))

	.dataa(\inst2|state.Addressing~q ),
	.datab(\inst2|Add0~72_combout ),
	.datac(\inst2|FL_ADDR [13]),
	.datad(\inst2|state.IDLE~q ),
	.cin(gnd),
	.combout(\inst2|Add0~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~102 .lut_mask = 16'hD888;
defparam \inst2|Add0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N27
dffeas \inst2|FL_ADDR[13] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[13] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N6
cycloneive_lcell_comb \inst2|Add0~74 (
// Equation(s):
// \inst2|Add0~74_combout  = (\inst2|FL_ADDR [14] & (\inst2|Add0~73  $ (GND))) # (!\inst2|FL_ADDR [14] & (!\inst2|Add0~73  & VCC))
// \inst2|Add0~75  = CARRY((\inst2|FL_ADDR [14] & !\inst2|Add0~73 ))

	.dataa(gnd),
	.datab(\inst2|FL_ADDR [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~73 ),
	.combout(\inst2|Add0~74_combout ),
	.cout(\inst2|Add0~75 ));
// synopsys translate_off
defparam \inst2|Add0~74 .lut_mask = 16'hC30C;
defparam \inst2|Add0~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N24
cycloneive_lcell_comb \inst2|Add0~101 (
// Equation(s):
// \inst2|Add0~101_combout  = (\inst2|state.Addressing~q  & (\inst2|Add0~74_combout )) # (!\inst2|state.Addressing~q  & (((\inst2|FL_ADDR [14] & \inst2|state.IDLE~q ))))

	.dataa(\inst2|Add0~74_combout ),
	.datab(\inst2|state.Addressing~q ),
	.datac(\inst2|FL_ADDR [14]),
	.datad(\inst2|state.IDLE~q ),
	.cin(gnd),
	.combout(\inst2|Add0~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~101 .lut_mask = 16'hB888;
defparam \inst2|Add0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N25
dffeas \inst2|FL_ADDR[14] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[14] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N30
cycloneive_lcell_comb \inst2|always0~2 (
// Equation(s):
// \inst2|always0~2_combout  = (!\inst2|FL_ADDR [14] & (!\inst2|FL_ADDR [12] & (!\inst2|FL_ADDR [13] & \inst2|FL_ADDR [11])))

	.dataa(\inst2|FL_ADDR [14]),
	.datab(\inst2|FL_ADDR [12]),
	.datac(\inst2|FL_ADDR [13]),
	.datad(\inst2|FL_ADDR [11]),
	.cin(gnd),
	.combout(\inst2|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always0~2 .lut_mask = 16'h0100;
defparam \inst2|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N8
cycloneive_lcell_comb \inst2|Add0~76 (
// Equation(s):
// \inst2|Add0~76_combout  = (\inst2|FL_ADDR [15] & (!\inst2|Add0~75 )) # (!\inst2|FL_ADDR [15] & ((\inst2|Add0~75 ) # (GND)))
// \inst2|Add0~77  = CARRY((!\inst2|Add0~75 ) # (!\inst2|FL_ADDR [15]))

	.dataa(\inst2|FL_ADDR [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~75 ),
	.combout(\inst2|Add0~76_combout ),
	.cout(\inst2|Add0~77 ));
// synopsys translate_off
defparam \inst2|Add0~76 .lut_mask = 16'h5A5F;
defparam \inst2|Add0~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N30
cycloneive_lcell_comb \inst2|Add0~100 (
// Equation(s):
// \inst2|Add0~100_combout  = (\inst2|state.Addressing~q  & (((\inst2|Add0~76_combout )))) # (!\inst2|state.Addressing~q  & (\inst2|state.IDLE~q  & (\inst2|FL_ADDR [15])))

	.dataa(\inst2|state.IDLE~q ),
	.datab(\inst2|state.Addressing~q ),
	.datac(\inst2|FL_ADDR [15]),
	.datad(\inst2|Add0~76_combout ),
	.cin(gnd),
	.combout(\inst2|Add0~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~100 .lut_mask = 16'hEC20;
defparam \inst2|Add0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N31
dffeas \inst2|FL_ADDR[15] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[15] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N10
cycloneive_lcell_comb \inst2|Add0~78 (
// Equation(s):
// \inst2|Add0~78_combout  = (\inst2|FL_ADDR [16] & (\inst2|Add0~77  $ (GND))) # (!\inst2|FL_ADDR [16] & (!\inst2|Add0~77  & VCC))
// \inst2|Add0~79  = CARRY((\inst2|FL_ADDR [16] & !\inst2|Add0~77 ))

	.dataa(\inst2|FL_ADDR [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~77 ),
	.combout(\inst2|Add0~78_combout ),
	.cout(\inst2|Add0~79 ));
// synopsys translate_off
defparam \inst2|Add0~78 .lut_mask = 16'hA50A;
defparam \inst2|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N28
cycloneive_lcell_comb \inst2|Add0~99 (
// Equation(s):
// \inst2|Add0~99_combout  = (\inst2|state.Addressing~q  & (((\inst2|Add0~78_combout )))) # (!\inst2|state.Addressing~q  & (\inst2|state.IDLE~q  & (\inst2|FL_ADDR [16])))

	.dataa(\inst2|state.IDLE~q ),
	.datab(\inst2|state.Addressing~q ),
	.datac(\inst2|FL_ADDR [16]),
	.datad(\inst2|Add0~78_combout ),
	.cin(gnd),
	.combout(\inst2|Add0~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~99 .lut_mask = 16'hEC20;
defparam \inst2|Add0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N29
dffeas \inst2|FL_ADDR[16] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[16] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N12
cycloneive_lcell_comb \inst2|Add0~80 (
// Equation(s):
// \inst2|Add0~80_combout  = (\inst2|FL_ADDR [17] & (!\inst2|Add0~79 )) # (!\inst2|FL_ADDR [17] & ((\inst2|Add0~79 ) # (GND)))
// \inst2|Add0~81  = CARRY((!\inst2|Add0~79 ) # (!\inst2|FL_ADDR [17]))

	.dataa(\inst2|FL_ADDR [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~79 ),
	.combout(\inst2|Add0~80_combout ),
	.cout(\inst2|Add0~81 ));
// synopsys translate_off
defparam \inst2|Add0~80 .lut_mask = 16'h5A5F;
defparam \inst2|Add0~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N2
cycloneive_lcell_comb \inst2|Add0~98 (
// Equation(s):
// \inst2|Add0~98_combout  = (\inst2|state.Addressing~q  & (((\inst2|Add0~80_combout )))) # (!\inst2|state.Addressing~q  & (\inst2|state.IDLE~q  & (\inst2|FL_ADDR [17])))

	.dataa(\inst2|state.IDLE~q ),
	.datab(\inst2|state.Addressing~q ),
	.datac(\inst2|FL_ADDR [17]),
	.datad(\inst2|Add0~80_combout ),
	.cin(gnd),
	.combout(\inst2|Add0~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~98 .lut_mask = 16'hEC20;
defparam \inst2|Add0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N3
dffeas \inst2|FL_ADDR[17] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[17] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N14
cycloneive_lcell_comb \inst2|Add0~82 (
// Equation(s):
// \inst2|Add0~82_combout  = (\inst2|FL_ADDR [18] & (\inst2|Add0~81  $ (GND))) # (!\inst2|FL_ADDR [18] & (!\inst2|Add0~81  & VCC))
// \inst2|Add0~83  = CARRY((\inst2|FL_ADDR [18] & !\inst2|Add0~81 ))

	.dataa(gnd),
	.datab(\inst2|FL_ADDR [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~81 ),
	.combout(\inst2|Add0~82_combout ),
	.cout(\inst2|Add0~83 ));
// synopsys translate_off
defparam \inst2|Add0~82 .lut_mask = 16'hC30C;
defparam \inst2|Add0~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N0
cycloneive_lcell_comb \inst2|Add0~97 (
// Equation(s):
// \inst2|Add0~97_combout  = (\inst2|state.Addressing~q  & (((\inst2|Add0~82_combout )))) # (!\inst2|state.Addressing~q  & (\inst2|state.IDLE~q  & (\inst2|FL_ADDR [18])))

	.dataa(\inst2|state.IDLE~q ),
	.datab(\inst2|state.Addressing~q ),
	.datac(\inst2|FL_ADDR [18]),
	.datad(\inst2|Add0~82_combout ),
	.cin(gnd),
	.combout(\inst2|Add0~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~97 .lut_mask = 16'hEC20;
defparam \inst2|Add0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N1
dffeas \inst2|FL_ADDR[18] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[18] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N16
cycloneive_lcell_comb \inst2|Add0~84 (
// Equation(s):
// \inst2|Add0~84_combout  = (\inst2|FL_ADDR [19] & (!\inst2|Add0~83 )) # (!\inst2|FL_ADDR [19] & ((\inst2|Add0~83 ) # (GND)))
// \inst2|Add0~85  = CARRY((!\inst2|Add0~83 ) # (!\inst2|FL_ADDR [19]))

	.dataa(\inst2|FL_ADDR [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~83 ),
	.combout(\inst2|Add0~84_combout ),
	.cout(\inst2|Add0~85 ));
// synopsys translate_off
defparam \inst2|Add0~84 .lut_mask = 16'h5A5F;
defparam \inst2|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N6
cycloneive_lcell_comb \inst2|Add0~96 (
// Equation(s):
// \inst2|Add0~96_combout  = (\inst2|state.Addressing~q  & (((\inst2|Add0~84_combout )))) # (!\inst2|state.Addressing~q  & (\inst2|state.IDLE~q  & (\inst2|FL_ADDR [19])))

	.dataa(\inst2|state.IDLE~q ),
	.datab(\inst2|state.Addressing~q ),
	.datac(\inst2|FL_ADDR [19]),
	.datad(\inst2|Add0~84_combout ),
	.cin(gnd),
	.combout(\inst2|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~96 .lut_mask = 16'hEC20;
defparam \inst2|Add0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N7
dffeas \inst2|FL_ADDR[19] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[19] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N18
cycloneive_lcell_comb \inst2|Add0~86 (
// Equation(s):
// \inst2|Add0~86_combout  = (\inst2|FL_ADDR [20] & (\inst2|Add0~85  $ (GND))) # (!\inst2|FL_ADDR [20] & (!\inst2|Add0~85  & VCC))
// \inst2|Add0~87  = CARRY((\inst2|FL_ADDR [20] & !\inst2|Add0~85 ))

	.dataa(gnd),
	.datab(\inst2|FL_ADDR [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~85 ),
	.combout(\inst2|Add0~86_combout ),
	.cout(\inst2|Add0~87 ));
// synopsys translate_off
defparam \inst2|Add0~86 .lut_mask = 16'hC30C;
defparam \inst2|Add0~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N4
cycloneive_lcell_comb \inst2|Add0~95 (
// Equation(s):
// \inst2|Add0~95_combout  = (\inst2|state.Addressing~q  & (((\inst2|Add0~86_combout )))) # (!\inst2|state.Addressing~q  & (\inst2|state.IDLE~q  & (\inst2|FL_ADDR [20])))

	.dataa(\inst2|state.IDLE~q ),
	.datab(\inst2|state.Addressing~q ),
	.datac(\inst2|FL_ADDR [20]),
	.datad(\inst2|Add0~86_combout ),
	.cin(gnd),
	.combout(\inst2|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~95 .lut_mask = 16'hEC20;
defparam \inst2|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N5
dffeas \inst2|FL_ADDR[20] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[20] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N20
cycloneive_lcell_comb \inst2|Add0~88 (
// Equation(s):
// \inst2|Add0~88_combout  = (\inst2|FL_ADDR [21] & (!\inst2|Add0~87 )) # (!\inst2|FL_ADDR [21] & ((\inst2|Add0~87 ) # (GND)))
// \inst2|Add0~89  = CARRY((!\inst2|Add0~87 ) # (!\inst2|FL_ADDR [21]))

	.dataa(gnd),
	.datab(\inst2|FL_ADDR [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~87 ),
	.combout(\inst2|Add0~88_combout ),
	.cout(\inst2|Add0~89 ));
// synopsys translate_off
defparam \inst2|Add0~88 .lut_mask = 16'h3C3F;
defparam \inst2|Add0~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N18
cycloneive_lcell_comb \inst2|Add0~94 (
// Equation(s):
// \inst2|Add0~94_combout  = (\inst2|state.Addressing~q  & (((\inst2|Add0~88_combout )))) # (!\inst2|state.Addressing~q  & (\inst2|state.IDLE~q  & (\inst2|FL_ADDR [21])))

	.dataa(\inst2|state.IDLE~q ),
	.datab(\inst2|state.Addressing~q ),
	.datac(\inst2|FL_ADDR [21]),
	.datad(\inst2|Add0~88_combout ),
	.cin(gnd),
	.combout(\inst2|Add0~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~94 .lut_mask = 16'hEC20;
defparam \inst2|Add0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N19
dffeas \inst2|FL_ADDR[21] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[21] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N22
cycloneive_lcell_comb \inst2|Add0~90 (
// Equation(s):
// \inst2|Add0~90_combout  = \inst2|Add0~89  $ (!\inst2|FL_ADDR [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|FL_ADDR [22]),
	.cin(\inst2|Add0~89 ),
	.combout(\inst2|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~90 .lut_mask = 16'hF00F;
defparam \inst2|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N24
cycloneive_lcell_comb \inst2|Add0~93 (
// Equation(s):
// \inst2|Add0~93_combout  = (\inst2|state.Addressing~q  & (((\inst2|Add0~90_combout )))) # (!\inst2|state.Addressing~q  & (\inst2|state.IDLE~q  & (\inst2|FL_ADDR [22])))

	.dataa(\inst2|state.IDLE~q ),
	.datab(\inst2|state.Addressing~q ),
	.datac(\inst2|FL_ADDR [22]),
	.datad(\inst2|Add0~90_combout ),
	.cin(gnd),
	.combout(\inst2|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~93 .lut_mask = 16'hEC20;
defparam \inst2|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N25
dffeas \inst2|FL_ADDR[22] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Add0~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FL_ADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FL_ADDR[22] .is_wysiwyg = "true";
defparam \inst2|FL_ADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N8
cycloneive_lcell_comb \inst2|always0~0 (
// Equation(s):
// \inst2|always0~0_combout  = (\inst2|FL_ADDR [19] & (\inst2|FL_ADDR [22] & (\inst2|FL_ADDR [20] & \inst2|FL_ADDR [21])))

	.dataa(\inst2|FL_ADDR [19]),
	.datab(\inst2|FL_ADDR [22]),
	.datac(\inst2|FL_ADDR [20]),
	.datad(\inst2|FL_ADDR [21]),
	.cin(gnd),
	.combout(\inst2|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always0~0 .lut_mask = 16'h8000;
defparam \inst2|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N10
cycloneive_lcell_comb \inst2|always0~1 (
// Equation(s):
// \inst2|always0~1_combout  = (!\inst2|FL_ADDR [16] & (\inst2|FL_ADDR [18] & (\inst2|FL_ADDR [15] & \inst2|FL_ADDR [17])))

	.dataa(\inst2|FL_ADDR [16]),
	.datab(\inst2|FL_ADDR [18]),
	.datac(\inst2|FL_ADDR [15]),
	.datad(\inst2|FL_ADDR [17]),
	.cin(gnd),
	.combout(\inst2|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always0~1 .lut_mask = 16'h4000;
defparam \inst2|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N14
cycloneive_lcell_comb \inst2|always0~4 (
// Equation(s):
// \inst2|always0~4_combout  = (\inst2|always0~3_combout  & (\inst2|always0~2_combout  & (\inst2|always0~0_combout  & \inst2|always0~1_combout )))

	.dataa(\inst2|always0~3_combout ),
	.datab(\inst2|always0~2_combout ),
	.datac(\inst2|always0~0_combout ),
	.datad(\inst2|always0~1_combout ),
	.cin(gnd),
	.combout(\inst2|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always0~4 .lut_mask = 16'h8000;
defparam \inst2|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \inst2|always0~5 (
// Equation(s):
// \inst2|always0~5_combout  = (\inst2|FL_ADDR [0] & (\inst2|FL_ADDR [1] & (\inst2|FL_ADDR [2] & \inst4|CFL_ack~q )))

	.dataa(\inst2|FL_ADDR [0]),
	.datab(\inst2|FL_ADDR [1]),
	.datac(\inst2|FL_ADDR [2]),
	.datad(\inst4|CFL_ack~q ),
	.cin(gnd),
	.combout(\inst2|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always0~5 .lut_mask = 16'h8000;
defparam \inst2|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \inst2|state~16 (
// Equation(s):
// \inst2|state~16_combout  = (!\inst2|always0~6_combout ) # (!\inst2|state.Sending~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|state.Sending~q ),
	.datad(\inst2|always0~6_combout ),
	.cin(gnd),
	.combout(\inst2|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|state~16 .lut_mask = 16'h0FFF;
defparam \inst2|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \inst2|state~17 (
// Equation(s):
// \inst2|state~17_combout  = (!\inst4|CFL_rst_n~q  & (((\inst2|state~16_combout ) # (!\inst2|always0~5_combout )) # (!\inst2|always0~4_combout )))

	.dataa(\inst4|CFL_rst_n~q ),
	.datab(\inst2|always0~4_combout ),
	.datac(\inst2|always0~5_combout ),
	.datad(\inst2|state~16_combout ),
	.cin(gnd),
	.combout(\inst2|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|state~17 .lut_mask = 16'h5515;
defparam \inst2|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \inst2|state~18 (
// Equation(s):
// \inst2|state~18_combout  = (\inst2|state~17_combout  & ((\inst4|CFL_start~q ) # (\inst2|state.IDLE~q )))

	.dataa(\inst2|state~17_combout ),
	.datab(\inst4|CFL_start~q ),
	.datac(\inst2|state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|state~18 .lut_mask = 16'hA8A8;
defparam \inst2|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \inst2|state.IDLE (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|state.IDLE .is_wysiwyg = "true";
defparam \inst2|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cycloneive_lcell_comb \inst4|LessThan4~0 (
// Equation(s):
// \inst4|LessThan4~0_combout  = (!\inst4|Refresh_count [4] & (!\inst4|Refresh_count [3] & !\inst4|Refresh_count [5]))

	.dataa(\inst4|Refresh_count [4]),
	.datab(gnd),
	.datac(\inst4|Refresh_count [3]),
	.datad(\inst4|Refresh_count [5]),
	.cin(gnd),
	.combout(\inst4|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan4~0 .lut_mask = 16'h0005;
defparam \inst4|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N28
cycloneive_lcell_comb \inst4|LessThan1~0 (
// Equation(s):
// \inst4|LessThan1~0_combout  = ((\inst4|Refresh_count [2]) # ((\inst4|Refresh_count [0] & \inst4|Refresh_count [1]))) # (!\inst4|LessThan4~0_combout )

	.dataa(\inst4|Refresh_count [0]),
	.datab(\inst4|LessThan4~0_combout ),
	.datac(\inst4|Refresh_count [2]),
	.datad(\inst4|Refresh_count [1]),
	.cin(gnd),
	.combout(\inst4|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan1~0 .lut_mask = 16'hFBF3;
defparam \inst4|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \inst4|Add4~6 (
// Equation(s):
// \inst4|Add4~6_combout  = (\inst4|Refresh_count [6] & (!\inst4|Add4~5 )) # (!\inst4|Refresh_count [6] & ((\inst4|Add4~5 ) # (GND)))
// \inst4|Add4~7  = CARRY((!\inst4|Add4~5 ) # (!\inst4|Refresh_count [6]))

	.dataa(\inst4|Refresh_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add4~5 ),
	.combout(\inst4|Add4~6_combout ),
	.cout(\inst4|Add4~7 ));
// synopsys translate_off
defparam \inst4|Add4~6 .lut_mask = 16'h5A5F;
defparam \inst4|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \inst4|Add4~8 (
// Equation(s):
// \inst4|Add4~8_combout  = (\inst4|Refresh_count [7] & (\inst4|Add4~7  $ (GND))) # (!\inst4|Refresh_count [7] & (!\inst4|Add4~7  & VCC))
// \inst4|Add4~9  = CARRY((\inst4|Refresh_count [7] & !\inst4|Add4~7 ))

	.dataa(gnd),
	.datab(\inst4|Refresh_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add4~7 ),
	.combout(\inst4|Add4~8_combout ),
	.cout(\inst4|Add4~9 ));
// synopsys translate_off
defparam \inst4|Add4~8 .lut_mask = 16'hC30C;
defparam \inst4|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
cycloneive_lcell_comb \inst4|state~44 (
// Equation(s):
// \inst4|state~44_combout  = (!\inst3|RAM_reset_n~q  & \inst4|state.PRECHARGIN~q )

	.dataa(gnd),
	.datab(\inst3|RAM_reset_n~q ),
	.datac(gnd),
	.datad(\inst4|state.PRECHARGIN~q ),
	.cin(gnd),
	.combout(\inst4|state~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state~44 .lut_mask = 16'h3300;
defparam \inst4|state~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N31
dffeas \inst4|state.NOPTIME6 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|state~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.NOPTIME6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.NOPTIME6 .is_wysiwyg = "true";
defparam \inst4|state.NOPTIME6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
cycloneive_lcell_comb \inst4|Selector9~0 (
// Equation(s):
// \inst4|Selector9~0_combout  = (\inst4|state.NOPTIME6~q ) # ((!\inst4|support_count [1] & (\inst4|state.NOPTIME5~q  & !\inst4|support_count [2])))

	.dataa(\inst4|state.NOPTIME6~q ),
	.datab(\inst4|support_count [1]),
	.datac(\inst4|state.NOPTIME5~q ),
	.datad(\inst4|support_count [2]),
	.cin(gnd),
	.combout(\inst4|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector9~0 .lut_mask = 16'hAABA;
defparam \inst4|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N19
dffeas \inst4|state.NOPTIME5 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.NOPTIME5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.NOPTIME5 .is_wysiwyg = "true";
defparam \inst4|state.NOPTIME5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N30
cycloneive_lcell_comb \inst4|Selector0~0 (
// Equation(s):
// \inst4|Selector0~0_combout  = (\inst4|state.NOPTIME5~q  & ((\inst4|support_count [1]) # (\inst4|support_count [2])))

	.dataa(gnd),
	.datab(\inst4|support_count [1]),
	.datac(\inst4|state.NOPTIME5~q ),
	.datad(\inst4|support_count [2]),
	.cin(gnd),
	.combout(\inst4|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector0~0 .lut_mask = 16'hF0C0;
defparam \inst4|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneive_lcell_comb \inst4|Selector2~0 (
// Equation(s):
// \inst4|Selector2~0_combout  = (!\inst4|Refresh_count [9] & (\inst4|state.IDLE~q  & ((!\inst4|LessThan1~1_combout ) # (!\inst4|LessThan1~0_combout ))))

	.dataa(\inst4|LessThan1~0_combout ),
	.datab(\inst4|Refresh_count [9]),
	.datac(\inst4|LessThan1~1_combout ),
	.datad(\inst4|state.IDLE~q ),
	.cin(gnd),
	.combout(\inst4|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector2~0 .lut_mask = 16'h1300;
defparam \inst4|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneive_lcell_comb \inst4|Selector0~1 (
// Equation(s):
// \inst4|Selector0~1_combout  = (\inst4|Selector0~0_combout  & (((\inst4|Selector2~0_combout  & \inst3|RAM_next~q )) # (!\inst4|always0~1_combout ))) # (!\inst4|Selector0~0_combout  & (((\inst4|Selector2~0_combout  & \inst3|RAM_next~q ))))

	.dataa(\inst4|Selector0~0_combout ),
	.datab(\inst4|always0~1_combout ),
	.datac(\inst4|Selector2~0_combout ),
	.datad(\inst3|RAM_next~q ),
	.cin(gnd),
	.combout(\inst4|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector0~1 .lut_mask = 16'hF222;
defparam \inst4|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N30
cycloneive_lcell_comb \inst4|state~42 (
// Equation(s):
// \inst4|state~42_combout  = (!\inst3|RAM_reset_n~q  & \inst4|Selector0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|RAM_reset_n~q ),
	.datad(\inst4|Selector0~1_combout ),
	.cin(gnd),
	.combout(\inst4|state~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state~42 .lut_mask = 16'h0F00;
defparam \inst4|state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N31
dffeas \inst4|CGRAM_rdy (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|state~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|CGRAM_rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|CGRAM_rdy .is_wysiwyg = "true";
defparam \inst4|CGRAM_rdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cycloneive_lcell_comb \inst4|Selector8~0 (
// Equation(s):
// \inst4|Selector8~0_combout  = (\inst4|CGRAM_rdy~q ) # ((!\inst4|Equal2~0_combout  & \inst4|state.NOPTIME4~q ))

	.dataa(\inst4|Equal2~0_combout ),
	.datab(gnd),
	.datac(\inst4|state.NOPTIME4~q ),
	.datad(\inst4|CGRAM_rdy~q ),
	.cin(gnd),
	.combout(\inst4|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector8~0 .lut_mask = 16'hFF50;
defparam \inst4|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N15
dffeas \inst4|state.NOPTIME4 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.NOPTIME4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.NOPTIME4 .is_wysiwyg = "true";
defparam \inst4|state.NOPTIME4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N28
cycloneive_lcell_comb \inst4|Refresh_count[3]~2 (
// Equation(s):
// \inst4|Refresh_count[3]~2_combout  = (!\inst4|state.NOPTIME4~q  & !\inst4|state.NOPTIME2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|state.NOPTIME4~q ),
	.datad(\inst4|state.NOPTIME2~q ),
	.cin(gnd),
	.combout(\inst4|Refresh_count[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count[3]~2 .lut_mask = 16'h000F;
defparam \inst4|Refresh_count[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \inst4|Refresh_count[3]~3 (
// Equation(s):
// \inst4|Refresh_count[3]~3_combout  = (!\inst4|state.Reseting_FL~q  & !\inst4|CFL_ack~q )

	.dataa(\inst4|state.Reseting_FL~q ),
	.datab(gnd),
	.datac(\inst4|CFL_ack~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Refresh_count[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count[3]~3 .lut_mask = 16'h0505;
defparam \inst4|Refresh_count[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cycloneive_lcell_comb \inst4|LessThan4~1 (
// Equation(s):
// \inst4|LessThan4~1_combout  = (!\inst4|Refresh_count [7] & (!\inst4|Refresh_count [6] & (!\inst4|Refresh_count [8] & \inst4|LessThan4~0_combout )))

	.dataa(\inst4|Refresh_count [7]),
	.datab(\inst4|Refresh_count [6]),
	.datac(\inst4|Refresh_count [8]),
	.datad(\inst4|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\inst4|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan4~1 .lut_mask = 16'h0100;
defparam \inst4|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cycloneive_lcell_comb \inst4|LessThan4~2 (
// Equation(s):
// \inst4|LessThan4~2_combout  = (\inst4|Refresh_count [9]) # (((\inst4|Refresh_count [2]) # (\inst4|Refresh_count [1])) # (!\inst4|LessThan4~1_combout ))

	.dataa(\inst4|Refresh_count [9]),
	.datab(\inst4|LessThan4~1_combout ),
	.datac(\inst4|Refresh_count [2]),
	.datad(\inst4|Refresh_count [1]),
	.cin(gnd),
	.combout(\inst4|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan4~2 .lut_mask = 16'hFFFB;
defparam \inst4|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \inst4|Selector11~0 (
// Equation(s):
// \inst4|Selector11~0_combout  = (\inst4|state.InicializandoREF~q ) # ((!\inst4|Refresh_count [9] & (\inst4|LessThan4~1_combout  & \inst4|state.REFTIME0~q )))

	.dataa(\inst4|Refresh_count [9]),
	.datab(\inst4|LessThan4~1_combout ),
	.datac(\inst4|state.REFTIME0~q ),
	.datad(\inst4|state.InicializandoREF~q ),
	.cin(gnd),
	.combout(\inst4|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector11~0 .lut_mask = 16'hFF40;
defparam \inst4|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N17
dffeas \inst4|state.REFTIME0 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.REFTIME0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.REFTIME0 .is_wysiwyg = "true";
defparam \inst4|state.REFTIME0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
cycloneive_lcell_comb \inst4|Selector5~0 (
// Equation(s):
// \inst4|Selector5~0_combout  = (!\inst4|LessThan5~0_combout  & (\inst4|state.REFTIME0~q  & ((\inst4|Refresh_count [9]) # (!\inst4|LessThan4~1_combout ))))

	.dataa(\inst4|LessThan5~0_combout ),
	.datab(\inst4|state.REFTIME0~q ),
	.datac(\inst4|LessThan4~1_combout ),
	.datad(\inst4|Refresh_count [9]),
	.cin(gnd),
	.combout(\inst4|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector5~0 .lut_mask = 16'h4404;
defparam \inst4|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \inst3|Selector2~0 (
// Equation(s):
// \inst3|Selector2~0_combout  = (\inst3|LessThan0~0_combout  & (\inst3|RAM_start~q )) # (!\inst3|LessThan0~0_combout  & ((\inst3|state.ResetingMemory~q )))

	.dataa(\inst3|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\inst3|RAM_start~q ),
	.datad(\inst3|state.ResetingMemory~q ),
	.cin(gnd),
	.combout(\inst3|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector2~0 .lut_mask = 16'hF5A0;
defparam \inst3|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N17
dffeas \inst3|RAM_start (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|RAM_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|RAM_start .is_wysiwyg = "true";
defparam \inst3|RAM_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneive_lcell_comb \inst4|DRAM_CKE~0 (
// Equation(s):
// \inst4|DRAM_CKE~0_combout  = (!\inst3|RAM_reset_n~q  & ((\inst4|state.Desligado~q ) # (\inst3|RAM_start~q )))

	.dataa(\inst3|RAM_reset_n~q ),
	.datab(\inst4|state.Desligado~q ),
	.datac(\inst3|RAM_start~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|DRAM_CKE~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_CKE~0 .lut_mask = 16'h5454;
defparam \inst4|DRAM_CKE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneive_lcell_comb \inst4|state.Desligado~feeder (
// Equation(s):
// \inst4|state.Desligado~feeder_combout  = \inst4|DRAM_CKE~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|DRAM_CKE~0_combout ),
	.cin(gnd),
	.combout(\inst4|state.Desligado~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state.Desligado~feeder .lut_mask = 16'hFF00;
defparam \inst4|state.Desligado~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N29
dffeas \inst4|state.Desligado (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|state.Desligado~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.Desligado~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.Desligado .is_wysiwyg = "true";
defparam \inst4|state.Desligado .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneive_lcell_comb \inst4|Selector3~0 (
// Equation(s):
// \inst4|Selector3~0_combout  = (\inst4|state.Desligado~q  & (((\inst4|state.InicializandoNOP~q  & !\inst4|Equal0~0_combout )))) # (!\inst4|state.Desligado~q  & ((\inst3|RAM_start~q ) # ((\inst4|state.InicializandoNOP~q  & !\inst4|Equal0~0_combout ))))

	.dataa(\inst4|state.Desligado~q ),
	.datab(\inst3|RAM_start~q ),
	.datac(\inst4|state.InicializandoNOP~q ),
	.datad(\inst4|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector3~0 .lut_mask = 16'h44F4;
defparam \inst4|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N27
dffeas \inst4|state.InicializandoNOP (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.InicializandoNOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.InicializandoNOP .is_wysiwyg = "true";
defparam \inst4|state.InicializandoNOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \inst4|always0~2 (
// Equation(s):
// \inst4|always0~2_combout  = (\inst4|Refresh_count [2] & (\inst4|Refresh_count [0] & (\inst4|Refresh_count [1] & \inst4|Refresh_count [3])))

	.dataa(\inst4|Refresh_count [2]),
	.datab(\inst4|Refresh_count [0]),
	.datac(\inst4|Refresh_count [1]),
	.datad(\inst4|Refresh_count [3]),
	.cin(gnd),
	.combout(\inst4|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|always0~2 .lut_mask = 16'h8000;
defparam \inst4|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneive_lcell_comb \inst4|always0~3 (
// Equation(s):
// \inst4|always0~3_combout  = (\inst4|Refresh_count [8] & (\inst4|Refresh_count [7] & (\inst4|Refresh_count [6] & \inst4|Refresh_count [5])))

	.dataa(\inst4|Refresh_count [8]),
	.datab(\inst4|Refresh_count [7]),
	.datac(\inst4|Refresh_count [6]),
	.datad(\inst4|Refresh_count [5]),
	.cin(gnd),
	.combout(\inst4|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|always0~3 .lut_mask = 16'h8000;
defparam \inst4|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \inst4|always0~4 (
// Equation(s):
// \inst4|always0~4_combout  = (\inst4|always0~2_combout  & (\inst4|Refresh_count [9] & (\inst4|Refresh_count [4] & \inst4|always0~3_combout )))

	.dataa(\inst4|always0~2_combout ),
	.datab(\inst4|Refresh_count [9]),
	.datac(\inst4|Refresh_count [4]),
	.datad(\inst4|always0~3_combout ),
	.cin(gnd),
	.combout(\inst4|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|always0~4 .lut_mask = 16'h8000;
defparam \inst4|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneive_lcell_comb \inst4|next_support_count2[1]~0 (
// Equation(s):
// \inst4|next_support_count2[1]~0_combout  = (\inst4|Equal0~0_combout ) # (((!\inst4|always0~4_combout ) # (!\inst4|LessThan5~0_combout )) # (!\inst4|state.InicializandoNOP~q ))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|state.InicializandoNOP~q ),
	.datac(\inst4|LessThan5~0_combout ),
	.datad(\inst4|always0~4_combout ),
	.cin(gnd),
	.combout(\inst4|next_support_count2[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|next_support_count2[1]~0 .lut_mask = 16'hBFFF;
defparam \inst4|next_support_count2[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneive_lcell_comb \inst4|support_count2[0]~1 (
// Equation(s):
// \inst4|support_count2[0]~1_combout  = (\inst4|next_support_count2[1]~0_combout  & ((\inst3|RAM_reset_n~q ) # (\inst4|support_count2 [0]))) # (!\inst4|next_support_count2[1]~0_combout  & ((!\inst4|support_count2 [0])))

	.dataa(\inst3|RAM_reset_n~q ),
	.datab(\inst4|next_support_count2[1]~0_combout ),
	.datac(\inst4|support_count2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|support_count2[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count2[0]~1 .lut_mask = 16'hCBCB;
defparam \inst4|support_count2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N17
dffeas \inst4|support_count2[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|support_count2[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|support_count2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|support_count2[0] .is_wysiwyg = "true";
defparam \inst4|support_count2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneive_lcell_comb \inst4|Selector4~0 (
// Equation(s):
// \inst4|Selector4~0_combout  = (\inst4|support_count2 [1] & (\inst4|state.InicializandoNOP~q  & \inst4|support_count2 [0]))

	.dataa(gnd),
	.datab(\inst4|support_count2 [1]),
	.datac(\inst4|state.InicializandoNOP~q ),
	.datad(\inst4|support_count2 [0]),
	.cin(gnd),
	.combout(\inst4|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector4~0 .lut_mask = 16'hC000;
defparam \inst4|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneive_lcell_comb \inst4|state~33 (
// Equation(s):
// \inst4|state~33_combout  = (!\inst3|RAM_reset_n~q  & ((\inst4|Selector4~0_combout ) # ((!\inst4|LessThan4~2_combout  & \inst4|state.InicializandoPRE~q ))))

	.dataa(\inst4|LessThan4~2_combout ),
	.datab(\inst3|RAM_reset_n~q ),
	.datac(\inst4|state.InicializandoPRE~q ),
	.datad(\inst4|Selector4~0_combout ),
	.cin(gnd),
	.combout(\inst4|state~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state~33 .lut_mask = 16'h3310;
defparam \inst4|state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N29
dffeas \inst4|state.InicializandoPRE (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.InicializandoPRE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.InicializandoPRE .is_wysiwyg = "true";
defparam \inst4|state.InicializandoPRE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneive_lcell_comb \inst4|state~39 (
// Equation(s):
// \inst4|state~39_combout  = (!\inst3|RAM_reset_n~q  & ((\inst4|Selector5~0_combout ) # ((\inst4|LessThan4~2_combout  & \inst4|state.InicializandoPRE~q ))))

	.dataa(\inst4|LessThan4~2_combout ),
	.datab(\inst3|RAM_reset_n~q ),
	.datac(\inst4|Selector5~0_combout ),
	.datad(\inst4|state.InicializandoPRE~q ),
	.cin(gnd),
	.combout(\inst4|state~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state~39 .lut_mask = 16'h3230;
defparam \inst4|state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N13
dffeas \inst4|state.InicializandoREF (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|state~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.InicializandoREF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.InicializandoREF .is_wysiwyg = "true";
defparam \inst4|state.InicializandoREF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneive_lcell_comb \inst4|Refresh_count[3]~4 (
// Equation(s):
// \inst4|Refresh_count[3]~4_combout  = (\inst4|state.InicializandoNOP~q  & ((\inst4|always0~4_combout ) # ((\inst4|support_count2 [0] & \inst4|support_count2 [1]))))

	.dataa(\inst4|always0~4_combout ),
	.datab(\inst4|support_count2 [0]),
	.datac(\inst4|state.InicializandoNOP~q ),
	.datad(\inst4|support_count2 [1]),
	.cin(gnd),
	.combout(\inst4|Refresh_count[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count[3]~4 .lut_mask = 16'hE0A0;
defparam \inst4|Refresh_count[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneive_lcell_comb \inst4|state~41 (
// Equation(s):
// \inst4|state~41_combout  = (!\inst3|RAM_reset_n~q  & (\inst4|state.ForeverWaiting~q  & ((\inst4|Refresh_count [9]) # (\inst4|LessThan0~2_combout ))))

	.dataa(\inst4|Refresh_count [9]),
	.datab(\inst3|RAM_reset_n~q ),
	.datac(\inst4|LessThan0~2_combout ),
	.datad(\inst4|state.ForeverWaiting~q ),
	.cin(gnd),
	.combout(\inst4|state~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state~41 .lut_mask = 16'h3200;
defparam \inst4|state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N29
dffeas \inst4|state.RefreshWrite (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|state~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.RefreshWrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.RefreshWrite .is_wysiwyg = "true";
defparam \inst4|state.RefreshWrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \inst4|Selector13~0 (
// Equation(s):
// \inst4|Selector13~0_combout  = (\inst4|state.RefreshWrite~q ) # ((!\inst4|support_count [2] & \inst4|state.REFTIME2~q ))

	.dataa(gnd),
	.datab(\inst4|support_count [2]),
	.datac(\inst4|state.REFTIME2~q ),
	.datad(\inst4|state.RefreshWrite~q ),
	.cin(gnd),
	.combout(\inst4|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector13~0 .lut_mask = 16'hFF30;
defparam \inst4|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N21
dffeas \inst4|state.REFTIME2 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.REFTIME2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.REFTIME2 .is_wysiwyg = "true";
defparam \inst4|state.REFTIME2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
cycloneive_lcell_comb \inst4|Selector21~2 (
// Equation(s):
// \inst4|Selector21~2_combout  = (!\inst4|state.REFTIME2~q  & !\inst4|state.REFTIME1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|state.REFTIME2~q ),
	.datad(\inst4|state.REFTIME1~q ),
	.cin(gnd),
	.combout(\inst4|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector21~2 .lut_mask = 16'h000F;
defparam \inst4|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cycloneive_lcell_comb \inst4|Selector30~5 (
// Equation(s):
// \inst4|Selector30~5_combout  = (\inst4|Selector21~2_combout  & (((\inst4|LessThan4~1_combout  & !\inst4|Refresh_count [9])) # (!\inst4|state.REFTIME0~q )))

	.dataa(\inst4|Selector21~2_combout ),
	.datab(\inst4|state.REFTIME0~q ),
	.datac(\inst4|LessThan4~1_combout ),
	.datad(\inst4|Refresh_count [9]),
	.cin(gnd),
	.combout(\inst4|Selector30~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector30~5 .lut_mask = 16'h22A2;
defparam \inst4|Selector30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \inst4|Refresh_count[3]~5 (
// Equation(s):
// \inst4|Refresh_count[3]~5_combout  = (!\inst4|state.InicializandoREF~q  & (!\inst4|Refresh_count[3]~4_combout  & \inst4|Selector30~5_combout ))

	.dataa(\inst4|state.InicializandoREF~q ),
	.datab(\inst4|Refresh_count[3]~4_combout ),
	.datac(gnd),
	.datad(\inst4|Selector30~5_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count[3]~5 .lut_mask = 16'h1100;
defparam \inst4|Refresh_count[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \inst4|Refresh_count[3]~6 (
// Equation(s):
// \inst4|Refresh_count[3]~6_combout  = (!\inst4|CFL_start~q  & ((\inst4|Refresh_count[3]~2_combout ) # ((!\inst4|Refresh_count[3]~5_combout ) # (!\inst4|Refresh_count[3]~3_combout ))))

	.dataa(\inst4|Refresh_count[3]~2_combout ),
	.datab(\inst4|Refresh_count[3]~3_combout ),
	.datac(\inst4|CFL_start~q ),
	.datad(\inst4|Refresh_count[3]~5_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count[3]~6 .lut_mask = 16'h0B0F;
defparam \inst4|Refresh_count[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \inst4|Add0~2 (
// Equation(s):
// \inst4|Add0~2_combout  = (\inst4|Refresh_count [1] & (!\inst4|Add0~1 )) # (!\inst4|Refresh_count [1] & ((\inst4|Add0~1 ) # (GND)))
// \inst4|Add0~3  = CARRY((!\inst4|Add0~1 ) # (!\inst4|Refresh_count [1]))

	.dataa(\inst4|Refresh_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~1 ),
	.combout(\inst4|Add0~2_combout ),
	.cout(\inst4|Add0~3 ));
// synopsys translate_off
defparam \inst4|Add0~2 .lut_mask = 16'h5A5F;
defparam \inst4|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \inst4|Add0~4 (
// Equation(s):
// \inst4|Add0~4_combout  = (\inst4|Refresh_count [2] & (\inst4|Add0~3  $ (GND))) # (!\inst4|Refresh_count [2] & (!\inst4|Add0~3  & VCC))
// \inst4|Add0~5  = CARRY((\inst4|Refresh_count [2] & !\inst4|Add0~3 ))

	.dataa(\inst4|Refresh_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~3 ),
	.combout(\inst4|Add0~4_combout ),
	.cout(\inst4|Add0~5 ));
// synopsys translate_off
defparam \inst4|Add0~4 .lut_mask = 16'hA50A;
defparam \inst4|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \inst4|Add0~6 (
// Equation(s):
// \inst4|Add0~6_combout  = (\inst4|Refresh_count [3] & (!\inst4|Add0~5 )) # (!\inst4|Refresh_count [3] & ((\inst4|Add0~5 ) # (GND)))
// \inst4|Add0~7  = CARRY((!\inst4|Add0~5 ) # (!\inst4|Refresh_count [3]))

	.dataa(gnd),
	.datab(\inst4|Refresh_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~5 ),
	.combout(\inst4|Add0~6_combout ),
	.cout(\inst4|Add0~7 ));
// synopsys translate_off
defparam \inst4|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst4|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \inst4|Add0~8 (
// Equation(s):
// \inst4|Add0~8_combout  = (\inst4|Refresh_count [4] & (\inst4|Add0~7  $ (GND))) # (!\inst4|Refresh_count [4] & (!\inst4|Add0~7  & VCC))
// \inst4|Add0~9  = CARRY((\inst4|Refresh_count [4] & !\inst4|Add0~7 ))

	.dataa(\inst4|Refresh_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~7 ),
	.combout(\inst4|Add0~8_combout ),
	.cout(\inst4|Add0~9 ));
// synopsys translate_off
defparam \inst4|Add0~8 .lut_mask = 16'hA50A;
defparam \inst4|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \inst4|Add0~10 (
// Equation(s):
// \inst4|Add0~10_combout  = (\inst4|Refresh_count [5] & (!\inst4|Add0~9 )) # (!\inst4|Refresh_count [5] & ((\inst4|Add0~9 ) # (GND)))
// \inst4|Add0~11  = CARRY((!\inst4|Add0~9 ) # (!\inst4|Refresh_count [5]))

	.dataa(gnd),
	.datab(\inst4|Refresh_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~9 ),
	.combout(\inst4|Add0~10_combout ),
	.cout(\inst4|Add0~11 ));
// synopsys translate_off
defparam \inst4|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst4|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \inst4|Add0~12 (
// Equation(s):
// \inst4|Add0~12_combout  = (\inst4|Refresh_count [6] & (\inst4|Add0~11  $ (GND))) # (!\inst4|Refresh_count [6] & (!\inst4|Add0~11  & VCC))
// \inst4|Add0~13  = CARRY((\inst4|Refresh_count [6] & !\inst4|Add0~11 ))

	.dataa(\inst4|Refresh_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~11 ),
	.combout(\inst4|Add0~12_combout ),
	.cout(\inst4|Add0~13 ));
// synopsys translate_off
defparam \inst4|Add0~12 .lut_mask = 16'hA50A;
defparam \inst4|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneive_lcell_comb \inst4|Add0~14 (
// Equation(s):
// \inst4|Add0~14_combout  = (\inst4|Refresh_count [7] & (!\inst4|Add0~13 )) # (!\inst4|Refresh_count [7] & ((\inst4|Add0~13 ) # (GND)))
// \inst4|Add0~15  = CARRY((!\inst4|Add0~13 ) # (!\inst4|Refresh_count [7]))

	.dataa(gnd),
	.datab(\inst4|Refresh_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~13 ),
	.combout(\inst4|Add0~14_combout ),
	.cout(\inst4|Add0~15 ));
// synopsys translate_off
defparam \inst4|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst4|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \inst4|Refresh_count[3]~31 (
// Equation(s):
// \inst4|Refresh_count[3]~31_combout  = (\inst4|state.Reseting_FL~q ) # ((\inst4|CFL_start~q ) # ((\inst4|CFL_ack~q ) # (!\inst4|Refresh_count[3]~5_combout )))

	.dataa(\inst4|state.Reseting_FL~q ),
	.datab(\inst4|CFL_start~q ),
	.datac(\inst4|CFL_ack~q ),
	.datad(\inst4|Refresh_count[3]~5_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count[3]~31 .lut_mask = 16'hFEFF;
defparam \inst4|Refresh_count[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \inst4|Refresh_count~25 (
// Equation(s):
// \inst4|Refresh_count~25_combout  = (\inst4|Refresh_count[3]~6_combout  & ((\inst4|Refresh_count[3]~31_combout  & (\inst4|Add4~8_combout )) # (!\inst4|Refresh_count[3]~31_combout  & ((\inst4|Add0~14_combout ))))) # (!\inst4|Refresh_count[3]~6_combout  & 
// (((\inst4|Refresh_count[3]~31_combout ))))

	.dataa(\inst4|Add4~8_combout ),
	.datab(\inst4|Refresh_count[3]~6_combout ),
	.datac(\inst4|Add0~14_combout ),
	.datad(\inst4|Refresh_count[3]~31_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count~25 .lut_mask = 16'hBBC0;
defparam \inst4|Refresh_count~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
cycloneive_lcell_comb \inst4|Add5~6 (
// Equation(s):
// \inst4|Add5~6_combout  = (\inst4|Refresh_count [4] & (!\inst4|Add5~5 )) # (!\inst4|Refresh_count [4] & ((\inst4|Add5~5 ) # (GND)))
// \inst4|Add5~7  = CARRY((!\inst4|Add5~5 ) # (!\inst4|Refresh_count [4]))

	.dataa(\inst4|Refresh_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add5~5 ),
	.combout(\inst4|Add5~6_combout ),
	.cout(\inst4|Add5~7 ));
// synopsys translate_off
defparam \inst4|Add5~6 .lut_mask = 16'h5A5F;
defparam \inst4|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneive_lcell_comb \inst4|Add5~8 (
// Equation(s):
// \inst4|Add5~8_combout  = (\inst4|Refresh_count [5] & (\inst4|Add5~7  $ (GND))) # (!\inst4|Refresh_count [5] & (!\inst4|Add5~7  & VCC))
// \inst4|Add5~9  = CARRY((\inst4|Refresh_count [5] & !\inst4|Add5~7 ))

	.dataa(gnd),
	.datab(\inst4|Refresh_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add5~7 ),
	.combout(\inst4|Add5~8_combout ),
	.cout(\inst4|Add5~9 ));
// synopsys translate_off
defparam \inst4|Add5~8 .lut_mask = 16'hC30C;
defparam \inst4|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneive_lcell_comb \inst4|Add5~10 (
// Equation(s):
// \inst4|Add5~10_combout  = (\inst4|Refresh_count [6] & (!\inst4|Add5~9 )) # (!\inst4|Refresh_count [6] & ((\inst4|Add5~9 ) # (GND)))
// \inst4|Add5~11  = CARRY((!\inst4|Add5~9 ) # (!\inst4|Refresh_count [6]))

	.dataa(gnd),
	.datab(\inst4|Refresh_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add5~9 ),
	.combout(\inst4|Add5~10_combout ),
	.cout(\inst4|Add5~11 ));
// synopsys translate_off
defparam \inst4|Add5~10 .lut_mask = 16'h3C3F;
defparam \inst4|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneive_lcell_comb \inst4|Add5~12 (
// Equation(s):
// \inst4|Add5~12_combout  = (\inst4|Refresh_count [7] & (\inst4|Add5~11  $ (GND))) # (!\inst4|Refresh_count [7] & (!\inst4|Add5~11  & VCC))
// \inst4|Add5~13  = CARRY((\inst4|Refresh_count [7] & !\inst4|Add5~11 ))

	.dataa(gnd),
	.datab(\inst4|Refresh_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add5~11 ),
	.combout(\inst4|Add5~12_combout ),
	.cout(\inst4|Add5~13 ));
// synopsys translate_off
defparam \inst4|Add5~12 .lut_mask = 16'hC30C;
defparam \inst4|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneive_lcell_comb \inst4|Add3~0 (
// Equation(s):
// \inst4|Add3~0_combout  = \inst4|Refresh_count [2] $ (VCC)
// \inst4|Add3~1  = CARRY(\inst4|Refresh_count [2])

	.dataa(\inst4|Refresh_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Add3~0_combout ),
	.cout(\inst4|Add3~1 ));
// synopsys translate_off
defparam \inst4|Add3~0 .lut_mask = 16'h55AA;
defparam \inst4|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \inst4|Add3~2 (
// Equation(s):
// \inst4|Add3~2_combout  = (\inst4|Refresh_count [3] & (!\inst4|Add3~1 )) # (!\inst4|Refresh_count [3] & ((\inst4|Add3~1 ) # (GND)))
// \inst4|Add3~3  = CARRY((!\inst4|Add3~1 ) # (!\inst4|Refresh_count [3]))

	.dataa(gnd),
	.datab(\inst4|Refresh_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add3~1 ),
	.combout(\inst4|Add3~2_combout ),
	.cout(\inst4|Add3~3 ));
// synopsys translate_off
defparam \inst4|Add3~2 .lut_mask = 16'h3C3F;
defparam \inst4|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \inst4|Add3~4 (
// Equation(s):
// \inst4|Add3~4_combout  = (\inst4|Refresh_count [4] & (\inst4|Add3~3  $ (GND))) # (!\inst4|Refresh_count [4] & (!\inst4|Add3~3  & VCC))
// \inst4|Add3~5  = CARRY((\inst4|Refresh_count [4] & !\inst4|Add3~3 ))

	.dataa(\inst4|Refresh_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add3~3 ),
	.combout(\inst4|Add3~4_combout ),
	.cout(\inst4|Add3~5 ));
// synopsys translate_off
defparam \inst4|Add3~4 .lut_mask = 16'hA50A;
defparam \inst4|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \inst4|Add3~6 (
// Equation(s):
// \inst4|Add3~6_combout  = (\inst4|Refresh_count [5] & (!\inst4|Add3~5 )) # (!\inst4|Refresh_count [5] & ((\inst4|Add3~5 ) # (GND)))
// \inst4|Add3~7  = CARRY((!\inst4|Add3~5 ) # (!\inst4|Refresh_count [5]))

	.dataa(gnd),
	.datab(\inst4|Refresh_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add3~5 ),
	.combout(\inst4|Add3~6_combout ),
	.cout(\inst4|Add3~7 ));
// synopsys translate_off
defparam \inst4|Add3~6 .lut_mask = 16'h3C3F;
defparam \inst4|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneive_lcell_comb \inst4|Add3~8 (
// Equation(s):
// \inst4|Add3~8_combout  = (\inst4|Refresh_count [6] & (\inst4|Add3~7  $ (GND))) # (!\inst4|Refresh_count [6] & (!\inst4|Add3~7  & VCC))
// \inst4|Add3~9  = CARRY((\inst4|Refresh_count [6] & !\inst4|Add3~7 ))

	.dataa(\inst4|Refresh_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add3~7 ),
	.combout(\inst4|Add3~8_combout ),
	.cout(\inst4|Add3~9 ));
// synopsys translate_off
defparam \inst4|Add3~8 .lut_mask = 16'hA50A;
defparam \inst4|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \inst4|Add3~10 (
// Equation(s):
// \inst4|Add3~10_combout  = (\inst4|Refresh_count [7] & (!\inst4|Add3~9 )) # (!\inst4|Refresh_count [7] & ((\inst4|Add3~9 ) # (GND)))
// \inst4|Add3~11  = CARRY((!\inst4|Add3~9 ) # (!\inst4|Refresh_count [7]))

	.dataa(gnd),
	.datab(\inst4|Refresh_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add3~9 ),
	.combout(\inst4|Add3~10_combout ),
	.cout(\inst4|Add3~11 ));
// synopsys translate_off
defparam \inst4|Add3~10 .lut_mask = 16'h3C3F;
defparam \inst4|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneive_lcell_comb \inst4|Refresh_count~26 (
// Equation(s):
// \inst4|Refresh_count~26_combout  = (\inst4|Refresh_count~25_combout  & ((\inst4|Refresh_count[3]~6_combout ) # ((\inst4|Add5~12_combout )))) # (!\inst4|Refresh_count~25_combout  & (!\inst4|Refresh_count[3]~6_combout  & ((\inst4|Add3~10_combout ))))

	.dataa(\inst4|Refresh_count~25_combout ),
	.datab(\inst4|Refresh_count[3]~6_combout ),
	.datac(\inst4|Add5~12_combout ),
	.datad(\inst4|Add3~10_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count~26 .lut_mask = 16'hB9A8;
defparam \inst4|Refresh_count~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \inst4|Refresh_count[3]~9 (
// Equation(s):
// \inst4|Refresh_count[3]~9_combout  = (\inst3|RAM_reset_n~q ) # ((!\inst4|Refresh_count[3]~5_combout  & (\inst4|Refresh_count[3]~31_combout  & \inst4|Refresh_count[3]~6_combout )))

	.dataa(\inst4|Refresh_count[3]~5_combout ),
	.datab(\inst4|Refresh_count[3]~31_combout ),
	.datac(\inst3|RAM_reset_n~q ),
	.datad(\inst4|Refresh_count[3]~6_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count[3]~9 .lut_mask = 16'hF4F0;
defparam \inst4|Refresh_count[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneive_lcell_comb \inst4|Refresh_count~27 (
// Equation(s):
// \inst4|Refresh_count~27_combout  = (\inst4|Refresh_count~26_combout  & !\inst4|Refresh_count[3]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|Refresh_count~26_combout ),
	.datad(\inst4|Refresh_count[3]~9_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count~27 .lut_mask = 16'h00F0;
defparam \inst4|Refresh_count~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneive_lcell_comb \inst4|Refresh_count[3]~11 (
// Equation(s):
// \inst4|Refresh_count[3]~11_combout  = (\inst4|LessThan1~2_combout  & (!\inst4|state.ForeverWaiting~q  & (!\inst4|state.NOPTIME5~q  & \inst4|state.IDLE~q )))

	.dataa(\inst4|LessThan1~2_combout ),
	.datab(\inst4|state.ForeverWaiting~q ),
	.datac(\inst4|state.NOPTIME5~q ),
	.datad(\inst4|state.IDLE~q ),
	.cin(gnd),
	.combout(\inst4|Refresh_count[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count[3]~11 .lut_mask = 16'h0200;
defparam \inst4|Refresh_count[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \inst4|support_count[1]~8 (
// Equation(s):
// \inst4|support_count[1]~8_combout  = (!\inst4|state.RefreshWrite~q  & !\inst4|state.Refresh~q )

	.dataa(gnd),
	.datab(\inst4|state.RefreshWrite~q ),
	.datac(gnd),
	.datad(\inst4|state.Refresh~q ),
	.cin(gnd),
	.combout(\inst4|support_count[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count[1]~8 .lut_mask = 16'h0033;
defparam \inst4|support_count[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneive_lcell_comb \inst4|Selector30~4 (
// Equation(s):
// \inst4|Selector30~4_combout  = (!\inst4|Selector17~0_combout  & (\inst4|support_count[1]~8_combout  & (\inst4|state.Desligado~q  & !\inst4|Selector4~0_combout )))

	.dataa(\inst4|Selector17~0_combout ),
	.datab(\inst4|support_count[1]~8_combout ),
	.datac(\inst4|state.Desligado~q ),
	.datad(\inst4|Selector4~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector30~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector30~4 .lut_mask = 16'h0040;
defparam \inst4|Selector30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N12
cycloneive_lcell_comb \inst4|Selector22~20 (
// Equation(s):
// \inst4|Selector22~20_combout  = (\inst4|Selector30~4_combout  & ((\inst4|Equal2~0_combout ) # ((!\inst4|state.NOPTIME4~q  & !\inst4|state.NOPTIME2~q ))))

	.dataa(\inst4|Equal2~0_combout ),
	.datab(\inst4|Selector30~4_combout ),
	.datac(\inst4|state.NOPTIME4~q ),
	.datad(\inst4|state.NOPTIME2~q ),
	.cin(gnd),
	.combout(\inst4|Selector22~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector22~20 .lut_mask = 16'h888C;
defparam \inst4|Selector22~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
cycloneive_lcell_comb \inst4|Refresh_count[3]~12 (
// Equation(s):
// \inst4|Refresh_count[3]~12_combout  = (!\inst4|Selector21~2_combout  & (((!\inst4|Equal2~1_combout  & \inst4|state.REFTIME0~q )) # (!\inst4|support_count [2])))

	.dataa(\inst4|support_count [2]),
	.datab(\inst4|Equal2~1_combout ),
	.datac(\inst4|Selector21~2_combout ),
	.datad(\inst4|state.REFTIME0~q ),
	.cin(gnd),
	.combout(\inst4|Refresh_count[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count[3]~12 .lut_mask = 16'h0705;
defparam \inst4|Refresh_count[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneive_lcell_comb \inst4|Refresh_count[3]~13 (
// Equation(s):
// \inst4|Refresh_count[3]~13_combout  = ((\inst4|Refresh_count[3]~12_combout ) # ((!\inst4|Refresh_count[3]~3_combout  & !\inst4|LessThan5~0_combout ))) # (!\inst4|Selector22~20_combout )

	.dataa(\inst4|Selector22~20_combout ),
	.datab(\inst4|Refresh_count[3]~3_combout ),
	.datac(\inst4|LessThan5~0_combout ),
	.datad(\inst4|Refresh_count[3]~12_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count[3]~13 .lut_mask = 16'hFF57;
defparam \inst4|Refresh_count[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneive_lcell_comb \inst4|Selector5~1 (
// Equation(s):
// \inst4|Selector5~1_combout  = (!\inst4|Selector5~0_combout  & ((!\inst4|state.InicializandoPRE~q ) # (!\inst4|LessThan4~2_combout )))

	.dataa(\inst4|LessThan4~2_combout ),
	.datab(gnd),
	.datac(\inst4|Selector5~0_combout ),
	.datad(\inst4|state.InicializandoPRE~q ),
	.cin(gnd),
	.combout(\inst4|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector5~1 .lut_mask = 16'h050F;
defparam \inst4|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cycloneive_lcell_comb \inst4|state~32 (
// Equation(s):
// \inst4|state~32_combout  = (\inst4|state.ForeverWaiting~q  & ((\inst4|Refresh_count [9]) # (\inst4|LessThan0~2_combout )))

	.dataa(gnd),
	.datab(\inst4|Refresh_count [9]),
	.datac(\inst4|state.ForeverWaiting~q ),
	.datad(\inst4|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\inst4|state~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state~32 .lut_mask = 16'hF0C0;
defparam \inst4|state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneive_lcell_comb \inst4|Refresh_count[3]~14 (
// Equation(s):
// \inst4|Refresh_count[3]~14_combout  = (\inst4|Refresh_count[3]~11_combout ) # ((\inst4|Refresh_count[3]~13_combout ) # ((\inst4|state~32_combout ) # (!\inst4|Selector5~1_combout )))

	.dataa(\inst4|Refresh_count[3]~11_combout ),
	.datab(\inst4|Refresh_count[3]~13_combout ),
	.datac(\inst4|Selector5~1_combout ),
	.datad(\inst4|state~32_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count[3]~14 .lut_mask = 16'hFFEF;
defparam \inst4|Refresh_count[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneive_lcell_comb \inst4|Refresh_count[3]~15 (
// Equation(s):
// \inst4|Refresh_count[3]~15_combout  = (\inst3|RAM_reset_n~q ) # ((!\inst4|Refresh_count[3]~14_combout  & ((\inst4|state.ForeverWaiting~q ) # (!\inst4|Selector15~0_combout ))))

	.dataa(\inst3|RAM_reset_n~q ),
	.datab(\inst4|Refresh_count[3]~14_combout ),
	.datac(\inst4|state.ForeverWaiting~q ),
	.datad(\inst4|Selector15~0_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count[3]~15 .lut_mask = 16'hBABB;
defparam \inst4|Refresh_count[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N11
dffeas \inst4|Refresh_count[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Refresh_count~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Refresh_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|Refresh_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|Refresh_count[7] .is_wysiwyg = "true";
defparam \inst4|Refresh_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \inst4|Add0~16 (
// Equation(s):
// \inst4|Add0~16_combout  = (\inst4|Refresh_count [8] & (\inst4|Add0~15  $ (GND))) # (!\inst4|Refresh_count [8] & (!\inst4|Add0~15  & VCC))
// \inst4|Add0~17  = CARRY((\inst4|Refresh_count [8] & !\inst4|Add0~15 ))

	.dataa(\inst4|Refresh_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~15 ),
	.combout(\inst4|Add0~16_combout ),
	.cout(\inst4|Add0~17 ));
// synopsys translate_off
defparam \inst4|Add0~16 .lut_mask = 16'hA50A;
defparam \inst4|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \inst4|Add3~12 (
// Equation(s):
// \inst4|Add3~12_combout  = (\inst4|Refresh_count [8] & (\inst4|Add3~11  $ (GND))) # (!\inst4|Refresh_count [8] & (!\inst4|Add3~11  & VCC))
// \inst4|Add3~13  = CARRY((\inst4|Refresh_count [8] & !\inst4|Add3~11 ))

	.dataa(\inst4|Refresh_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add3~11 ),
	.combout(\inst4|Add3~12_combout ),
	.cout(\inst4|Add3~13 ));
// synopsys translate_off
defparam \inst4|Add3~12 .lut_mask = 16'hA50A;
defparam \inst4|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \inst4|Refresh_count~22 (
// Equation(s):
// \inst4|Refresh_count~22_combout  = (\inst4|Refresh_count[3]~31_combout  & (((!\inst4|Refresh_count[3]~6_combout )))) # (!\inst4|Refresh_count[3]~31_combout  & ((\inst4|Refresh_count[3]~6_combout  & (\inst4|Add0~16_combout )) # 
// (!\inst4|Refresh_count[3]~6_combout  & ((\inst4|Add3~12_combout )))))

	.dataa(\inst4|Add0~16_combout ),
	.datab(\inst4|Refresh_count[3]~31_combout ),
	.datac(\inst4|Add3~12_combout ),
	.datad(\inst4|Refresh_count[3]~6_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count~22 .lut_mask = 16'h22FC;
defparam \inst4|Refresh_count~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
cycloneive_lcell_comb \inst4|Add5~14 (
// Equation(s):
// \inst4|Add5~14_combout  = (\inst4|Refresh_count [8] & (!\inst4|Add5~13 )) # (!\inst4|Refresh_count [8] & ((\inst4|Add5~13 ) # (GND)))
// \inst4|Add5~15  = CARRY((!\inst4|Add5~13 ) # (!\inst4|Refresh_count [8]))

	.dataa(gnd),
	.datab(\inst4|Refresh_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add5~13 ),
	.combout(\inst4|Add5~14_combout ),
	.cout(\inst4|Add5~15 ));
// synopsys translate_off
defparam \inst4|Add5~14 .lut_mask = 16'h3C3F;
defparam \inst4|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \inst4|Add4~10 (
// Equation(s):
// \inst4|Add4~10_combout  = (\inst4|Refresh_count [8] & (!\inst4|Add4~9 )) # (!\inst4|Refresh_count [8] & ((\inst4|Add4~9 ) # (GND)))
// \inst4|Add4~11  = CARRY((!\inst4|Add4~9 ) # (!\inst4|Refresh_count [8]))

	.dataa(\inst4|Refresh_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add4~9 ),
	.combout(\inst4|Add4~10_combout ),
	.cout(\inst4|Add4~11 ));
// synopsys translate_off
defparam \inst4|Add4~10 .lut_mask = 16'h5A5F;
defparam \inst4|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \inst4|Refresh_count~23 (
// Equation(s):
// \inst4|Refresh_count~23_combout  = (\inst4|Refresh_count~22_combout  & (((\inst4|Add5~14_combout )) # (!\inst4|Refresh_count[3]~31_combout ))) # (!\inst4|Refresh_count~22_combout  & (\inst4|Refresh_count[3]~31_combout  & ((\inst4|Add4~10_combout ))))

	.dataa(\inst4|Refresh_count~22_combout ),
	.datab(\inst4|Refresh_count[3]~31_combout ),
	.datac(\inst4|Add5~14_combout ),
	.datad(\inst4|Add4~10_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count~23 .lut_mask = 16'hE6A2;
defparam \inst4|Refresh_count~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneive_lcell_comb \inst4|Refresh_count~24 (
// Equation(s):
// \inst4|Refresh_count~24_combout  = (\inst4|Refresh_count~23_combout  & !\inst4|Refresh_count[3]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|Refresh_count~23_combout ),
	.datad(\inst4|Refresh_count[3]~9_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count~24 .lut_mask = 16'h00F0;
defparam \inst4|Refresh_count~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N1
dffeas \inst4|Refresh_count[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Refresh_count~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Refresh_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|Refresh_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|Refresh_count[8] .is_wysiwyg = "true";
defparam \inst4|Refresh_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cycloneive_lcell_comb \inst4|LessThan1~1 (
// Equation(s):
// \inst4|LessThan1~1_combout  = (\inst4|Refresh_count [6] & (\inst4|Refresh_count [8] & \inst4|Refresh_count [7]))

	.dataa(gnd),
	.datab(\inst4|Refresh_count [6]),
	.datac(\inst4|Refresh_count [8]),
	.datad(\inst4|Refresh_count [7]),
	.cin(gnd),
	.combout(\inst4|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan1~1 .lut_mask = 16'hC000;
defparam \inst4|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneive_lcell_comb \inst4|always0~0 (
// Equation(s):
// \inst4|always0~0_combout  = (\inst4|support_count [1] & (!\inst4|support_count [2] & (!\inst4|support_count [0] & !\inst3|RAM_next~q )))

	.dataa(\inst4|support_count [1]),
	.datab(\inst4|support_count [2]),
	.datac(\inst4|support_count [0]),
	.datad(\inst3|RAM_next~q ),
	.cin(gnd),
	.combout(\inst4|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|always0~0 .lut_mask = 16'h0002;
defparam \inst4|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneive_lcell_comb \inst4|always0~1 (
// Equation(s):
// \inst4|always0~1_combout  = (\inst4|Refresh_count [9]) # ((\inst4|always0~0_combout ) # ((\inst4|LessThan1~0_combout  & \inst4|LessThan1~1_combout )))

	.dataa(\inst4|LessThan1~0_combout ),
	.datab(\inst4|Refresh_count [9]),
	.datac(\inst4|LessThan1~1_combout ),
	.datad(\inst4|always0~0_combout ),
	.cin(gnd),
	.combout(\inst4|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|always0~1 .lut_mask = 16'hFFEC;
defparam \inst4|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneive_lcell_comb \inst4|Selector15~0 (
// Equation(s):
// \inst4|Selector15~0_combout  = (\inst4|always0~1_combout  & (\inst4|state.NOPTIME5~q  & ((\inst4|support_count [1]) # (\inst4|support_count [2]))))

	.dataa(\inst4|support_count [1]),
	.datab(\inst4|always0~1_combout ),
	.datac(\inst4|state.NOPTIME5~q ),
	.datad(\inst4|support_count [2]),
	.cin(gnd),
	.combout(\inst4|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector15~0 .lut_mask = 16'hC080;
defparam \inst4|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneive_lcell_comb \inst4|state~40 (
// Equation(s):
// \inst4|state~40_combout  = (!\inst3|RAM_reset_n~q  & ((\inst4|Selector15~0_combout ) # ((\inst4|LessThan1~2_combout  & \inst4|state.IDLE~q ))))

	.dataa(\inst4|LessThan1~2_combout ),
	.datab(\inst3|RAM_reset_n~q ),
	.datac(\inst4|state.IDLE~q ),
	.datad(\inst4|Selector15~0_combout ),
	.cin(gnd),
	.combout(\inst4|state~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state~40 .lut_mask = 16'h3320;
defparam \inst4|state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N11
dffeas \inst4|state.Refresh (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|state~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.Refresh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.Refresh .is_wysiwyg = "true";
defparam \inst4|state.Refresh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneive_lcell_comb \inst4|Selector12~0 (
// Equation(s):
// \inst4|Selector12~0_combout  = (\inst4|state.Refresh~q ) # ((\inst4|state.REFTIME1~q  & !\inst4|support_count [2]))

	.dataa(\inst4|state.Refresh~q ),
	.datab(gnd),
	.datac(\inst4|state.REFTIME1~q ),
	.datad(\inst4|support_count [2]),
	.cin(gnd),
	.combout(\inst4|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector12~0 .lut_mask = 16'hAAFA;
defparam \inst4|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N27
dffeas \inst4|state.REFTIME1 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.REFTIME1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.REFTIME1 .is_wysiwyg = "true";
defparam \inst4|state.REFTIME1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cycloneive_lcell_comb \inst4|Selector2~1 (
// Equation(s):
// \inst4|Selector2~1_combout  = (\inst4|state.REFTIME1~q  & ((\inst4|support_count [2]) # ((\inst4|Selector2~0_combout  & !\inst3|RAM_next~q )))) # (!\inst4|state.REFTIME1~q  & (((\inst4|Selector2~0_combout  & !\inst3|RAM_next~q ))))

	.dataa(\inst4|state.REFTIME1~q ),
	.datab(\inst4|support_count [2]),
	.datac(\inst4|Selector2~0_combout ),
	.datad(\inst3|RAM_next~q ),
	.cin(gnd),
	.combout(\inst4|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector2~1 .lut_mask = 16'h88F8;
defparam \inst4|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneive_lcell_comb \inst4|Selector2~2 (
// Equation(s):
// \inst4|Selector2~2_combout  = (\inst4|Selector2~1_combout ) # ((\inst4|Selector1~1_combout  & !\inst2|state.IDLE~q ))

	.dataa(\inst4|Selector1~1_combout ),
	.datab(gnd),
	.datac(\inst2|state.IDLE~q ),
	.datad(\inst4|Selector2~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector2~2 .lut_mask = 16'hFF0A;
defparam \inst4|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N25
dffeas \inst4|state.IDLE (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.IDLE .is_wysiwyg = "true";
defparam \inst4|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N20
cycloneive_lcell_comb \inst4|Selector31~3 (
// Equation(s):
// \inst4|Selector31~3_combout  = ((\inst4|LessThan1~2_combout  & (\inst4|Refresh_count [0])) # (!\inst4|LessThan1~2_combout  & ((\inst4|Add0~0_combout )))) # (!\inst4|state.IDLE~q )

	.dataa(\inst4|LessThan1~2_combout ),
	.datab(\inst4|Refresh_count [0]),
	.datac(\inst4|state.IDLE~q ),
	.datad(\inst4|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector31~3 .lut_mask = 16'hDF8F;
defparam \inst4|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \inst4|Selector29~2 (
// Equation(s):
// \inst4|Selector29~2_combout  = (\inst4|LessThan5~0_combout  & (\inst4|state.REFTIME0~q  & ((\inst4|Refresh_count [9]) # (!\inst4|LessThan4~1_combout ))))

	.dataa(\inst4|Refresh_count [9]),
	.datab(\inst4|LessThan4~1_combout ),
	.datac(\inst4|LessThan5~0_combout ),
	.datad(\inst4|state.REFTIME0~q ),
	.cin(gnd),
	.combout(\inst4|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector29~2 .lut_mask = 16'hB000;
defparam \inst4|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N28
cycloneive_lcell_comb \inst4|state~37 (
// Equation(s):
// \inst4|state~37_combout  = (!\inst3|RAM_reset_n~q  & \inst4|Selector29~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|RAM_reset_n~q ),
	.datad(\inst4|Selector29~2_combout ),
	.cin(gnd),
	.combout(\inst4|state~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state~37 .lut_mask = 16'h0F00;
defparam \inst4|state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N29
dffeas \inst4|state.LoadMODE (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.LoadMODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.LoadMODE .is_wysiwyg = "true";
defparam \inst4|state.LoadMODE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N24
cycloneive_lcell_comb \inst4|Selector31~12 (
// Equation(s):
// \inst4|Selector31~12_combout  = (\inst4|Add0~0_combout ) # ((!\inst4|state.LoadMODE~q  & (!\inst4|state.NOPTIME6~q  & !\inst4|state.PRECHARGIN~q )))

	.dataa(\inst4|state.LoadMODE~q ),
	.datab(\inst4|state.NOPTIME6~q ),
	.datac(\inst4|state.PRECHARGIN~q ),
	.datad(\inst4|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector31~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector31~12 .lut_mask = 16'hFF01;
defparam \inst4|Selector31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N10
cycloneive_lcell_comb \inst4|Selector31~13 (
// Equation(s):
// \inst4|Selector31~13_combout  = (\inst4|Selector31~12_combout  & ((\inst4|Add0~0_combout ) # ((!\inst4|state.Activating~q  & !\inst4|CGRAM_rdy~q ))))

	.dataa(\inst4|state.Activating~q ),
	.datab(\inst4|Selector31~12_combout ),
	.datac(\inst4|CGRAM_rdy~q ),
	.datad(\inst4|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector31~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector31~13 .lut_mask = 16'hCC04;
defparam \inst4|Selector31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N2
cycloneive_lcell_comb \inst4|LessThan7~0 (
// Equation(s):
// \inst4|LessThan7~0_combout  = (\inst4|Refresh_count [9]) # (!\inst4|LessThan4~1_combout )

	.dataa(\inst4|LessThan4~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|Refresh_count [9]),
	.cin(gnd),
	.combout(\inst4|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan7~0 .lut_mask = 16'hFF55;
defparam \inst4|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cycloneive_lcell_comb \inst4|Selector31~9 (
// Equation(s):
// \inst4|Selector31~9_combout  = (\inst4|Refresh_count [0]) # ((\inst4|support_count [2] & (\inst4|support_count [1] & \inst4|support_count [0])))

	.dataa(\inst4|support_count [2]),
	.datab(\inst4|Refresh_count [0]),
	.datac(\inst4|support_count [1]),
	.datad(\inst4|support_count [0]),
	.cin(gnd),
	.combout(\inst4|Selector31~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector31~9 .lut_mask = 16'hECCC;
defparam \inst4|Selector31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N28
cycloneive_lcell_comb \inst4|Selector31~10 (
// Equation(s):
// \inst4|Selector31~10_combout  = ((\inst4|LessThan7~0_combout  & ((\inst4|Selector31~9_combout ))) # (!\inst4|LessThan7~0_combout  & (\inst4|Add0~0_combout ))) # (!\inst4|state.REFTIME0~q )

	.dataa(\inst4|Add0~0_combout ),
	.datab(\inst4|LessThan7~0_combout ),
	.datac(\inst4|Selector31~9_combout ),
	.datad(\inst4|state.REFTIME0~q ),
	.cin(gnd),
	.combout(\inst4|Selector31~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector31~10 .lut_mask = 16'hE2FF;
defparam \inst4|Selector31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneive_lcell_comb \inst4|Selector31~5 (
// Equation(s):
// \inst4|Selector31~5_combout  = ((\inst4|Refresh_count [0] & (\inst4|support_count2 [1] & \inst4|support_count2 [0]))) # (!\inst4|state.InicializandoNOP~q )

	.dataa(\inst4|Refresh_count [0]),
	.datab(\inst4|support_count2 [1]),
	.datac(\inst4|state.InicializandoNOP~q ),
	.datad(\inst4|support_count2 [0]),
	.cin(gnd),
	.combout(\inst4|Selector31~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector31~5 .lut_mask = 16'h8F0F;
defparam \inst4|Selector31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneive_lcell_comb \inst4|Selector31~6 (
// Equation(s):
// \inst4|Selector31~6_combout  = (\inst4|Selector31~5_combout ) # ((!\inst4|always0~4_combout  & (!\inst4|Equal0~0_combout  & \inst4|Add0~0_combout )))

	.dataa(\inst4|always0~4_combout ),
	.datab(\inst4|Equal0~0_combout ),
	.datac(\inst4|Selector31~5_combout ),
	.datad(\inst4|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector31~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector31~6 .lut_mask = 16'hF1F0;
defparam \inst4|Selector31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N10
cycloneive_lcell_comb \inst4|Selector31~7 (
// Equation(s):
// \inst4|Selector31~7_combout  = (\inst4|Refresh_count [0]) # ((\inst4|support_count [2]) # ((!\inst4|state.REFTIME1~q  & !\inst4|state.REFTIME2~q )))

	.dataa(\inst4|Refresh_count [0]),
	.datab(\inst4|state.REFTIME1~q ),
	.datac(\inst4|state.REFTIME2~q ),
	.datad(\inst4|support_count [2]),
	.cin(gnd),
	.combout(\inst4|Selector31~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector31~7 .lut_mask = 16'hFFAB;
defparam \inst4|Selector31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cycloneive_lcell_comb \inst4|Selector21~7 (
// Equation(s):
// \inst4|Selector21~7_combout  = (!\inst4|state.NOPTIME4~q  & (!\inst4|state.NOPTIME2~q  & (!\inst4|state.Reseting_FL~q  & !\inst4|CFL_ack~q )))

	.dataa(\inst4|state.NOPTIME4~q ),
	.datab(\inst4|state.NOPTIME2~q ),
	.datac(\inst4|state.Reseting_FL~q ),
	.datad(\inst4|CFL_ack~q ),
	.cin(gnd),
	.combout(\inst4|Selector21~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector21~7 .lut_mask = 16'h0001;
defparam \inst4|Selector21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N8
cycloneive_lcell_comb \inst4|WideOr23~0 (
// Equation(s):
// \inst4|WideOr23~0_combout  = (!\inst4|CFL_start~q  & (\inst4|state.Desligado~q  & (\inst4|Selector21~7_combout  & \inst4|support_count[1]~8_combout )))

	.dataa(\inst4|CFL_start~q ),
	.datab(\inst4|state.Desligado~q ),
	.datac(\inst4|Selector21~7_combout ),
	.datad(\inst4|support_count[1]~8_combout ),
	.cin(gnd),
	.combout(\inst4|WideOr23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr23~0 .lut_mask = 16'h4000;
defparam \inst4|WideOr23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N26
cycloneive_lcell_comb \inst4|Selector31~8 (
// Equation(s):
// \inst4|Selector31~8_combout  = (\inst4|Selector31~6_combout  & (\inst4|Selector31~7_combout  & ((\inst4|WideOr23~0_combout ) # (\inst4|Refresh_count [0]))))

	.dataa(\inst4|Selector31~6_combout ),
	.datab(\inst4|Selector31~7_combout ),
	.datac(\inst4|WideOr23~0_combout ),
	.datad(\inst4|Refresh_count [0]),
	.cin(gnd),
	.combout(\inst4|Selector31~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector31~8 .lut_mask = 16'h8880;
defparam \inst4|Selector31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cycloneive_lcell_comb \inst4|Selector18~0 (
// Equation(s):
// \inst4|Selector18~0_combout  = (!\inst4|support_count [1] & (\inst4|support_count [0] & (\inst4|state.RandomAcess~q  & !\inst4|support_count [2])))

	.dataa(\inst4|support_count [1]),
	.datab(\inst4|support_count [0]),
	.datac(\inst4|state.RandomAcess~q ),
	.datad(\inst4|support_count [2]),
	.cin(gnd),
	.combout(\inst4|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector18~0 .lut_mask = 16'h0040;
defparam \inst4|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cycloneive_lcell_comb \inst4|state~35 (
// Equation(s):
// \inst4|state~35_combout  = (\inst3|RAM_next~q  & (!\inst3|RAM_reset_n~q  & ((\inst4|Selector18~0_combout ) # (\inst4|state.RandomAcess2~q ))))

	.dataa(\inst3|RAM_next~q ),
	.datab(\inst4|Selector18~0_combout ),
	.datac(\inst4|state.RandomAcess2~q ),
	.datad(\inst3|RAM_reset_n~q ),
	.cin(gnd),
	.combout(\inst4|state~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state~35 .lut_mask = 16'h00A8;
defparam \inst4|state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N9
dffeas \inst4|state.RandomAcess2 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|state~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.RandomAcess2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.RandomAcess2 .is_wysiwyg = "true";
defparam \inst4|state.RandomAcess2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N6
cycloneive_lcell_comb \inst4|Selector31~11 (
// Equation(s):
// \inst4|Selector31~11_combout  = (\inst4|Add0~0_combout ) # ((!\inst4|state.RandomAcess2~q  & (!\inst4|state.RandomAcess~q  & !\inst4|state.Writing_PRE~q )))

	.dataa(\inst4|Add0~0_combout ),
	.datab(\inst4|state.RandomAcess2~q ),
	.datac(\inst4|state.RandomAcess~q ),
	.datad(\inst4|state.Writing_PRE~q ),
	.cin(gnd),
	.combout(\inst4|Selector31~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector31~11 .lut_mask = 16'hAAAB;
defparam \inst4|Selector31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N4
cycloneive_lcell_comb \inst4|Selector31~14 (
// Equation(s):
// \inst4|Selector31~14_combout  = (\inst4|Selector31~13_combout  & (\inst4|Selector31~10_combout  & (\inst4|Selector31~8_combout  & \inst4|Selector31~11_combout )))

	.dataa(\inst4|Selector31~13_combout ),
	.datab(\inst4|Selector31~10_combout ),
	.datac(\inst4|Selector31~8_combout ),
	.datad(\inst4|Selector31~11_combout ),
	.cin(gnd),
	.combout(\inst4|Selector31~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector31~14 .lut_mask = 16'h8000;
defparam \inst4|Selector31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneive_lcell_comb \inst4|nextstate~1 (
// Equation(s):
// \inst4|nextstate~1_combout  = (\inst4|always0~1_combout  & ((\inst4|support_count [1]) # (\inst4|support_count [2])))

	.dataa(\inst4|support_count [1]),
	.datab(gnd),
	.datac(\inst4|always0~1_combout ),
	.datad(\inst4|support_count [2]),
	.cin(gnd),
	.combout(\inst4|nextstate~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|nextstate~1 .lut_mask = 16'hF0A0;
defparam \inst4|nextstate~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N30
cycloneive_lcell_comb \inst4|Selector31~0 (
// Equation(s):
// \inst4|Selector31~0_combout  = ((\inst4|nextstate~1_combout  & ((\inst4|Refresh_count [0]))) # (!\inst4|nextstate~1_combout  & (\inst4|Add0~0_combout ))) # (!\inst4|state.NOPTIME5~q )

	.dataa(\inst4|Add0~0_combout ),
	.datab(\inst4|Refresh_count [0]),
	.datac(\inst4|state.NOPTIME5~q ),
	.datad(\inst4|nextstate~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector31~0 .lut_mask = 16'hCFAF;
defparam \inst4|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N0
cycloneive_lcell_comb \inst4|Selector31~1 (
// Equation(s):
// \inst4|Selector31~1_combout  = ((\inst4|LessThan4~2_combout  & (\inst4|Refresh_count [0])) # (!\inst4|LessThan4~2_combout  & ((\inst4|Add0~0_combout )))) # (!\inst4|state.InicializandoPRE~q )

	.dataa(\inst4|state.InicializandoPRE~q ),
	.datab(\inst4|Refresh_count [0]),
	.datac(\inst4|LessThan4~2_combout ),
	.datad(\inst4|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector31~1 .lut_mask = 16'hDFD5;
defparam \inst4|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N18
cycloneive_lcell_comb \inst4|Selector31~2 (
// Equation(s):
// \inst4|Selector31~2_combout  = (\inst4|Selector31~0_combout  & \inst4|Selector31~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|Selector31~0_combout ),
	.datad(\inst4|Selector31~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector31~2 .lut_mask = 16'hF000;
defparam \inst4|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N16
cycloneive_lcell_comb \inst4|Selector31~15 (
// Equation(s):
// \inst4|Selector31~15_combout  = (\inst4|Selector31~4_combout  & (\inst4|Selector31~3_combout  & (\inst4|Selector31~14_combout  & \inst4|Selector31~2_combout )))

	.dataa(\inst4|Selector31~4_combout ),
	.datab(\inst4|Selector31~3_combout ),
	.datac(\inst4|Selector31~14_combout ),
	.datad(\inst4|Selector31~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector31~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector31~15 .lut_mask = 16'h8000;
defparam \inst4|Selector31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N17
dffeas \inst4|Refresh_count[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Selector31~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|Refresh_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|Refresh_count[0] .is_wysiwyg = "true";
defparam \inst4|Refresh_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cycloneive_lcell_comb \inst4|Selector1~0 (
// Equation(s):
// \inst4|Selector1~0_combout  = (\inst4|support_count [2] & (\inst4|CFL_start~q  & ((\inst4|support_count [1]) # (\inst4|support_count [0]))))

	.dataa(\inst4|support_count [2]),
	.datab(\inst4|CFL_start~q ),
	.datac(\inst4|support_count [1]),
	.datad(\inst4|support_count [0]),
	.cin(gnd),
	.combout(\inst4|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector1~0 .lut_mask = 16'h8880;
defparam \inst4|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N4
cycloneive_lcell_comb \inst4|Selector30~10 (
// Equation(s):
// \inst4|Selector30~10_combout  = (!\inst4|Selector29~2_combout  & (((!\inst4|state.REFTIME1~q  & !\inst4|state.REFTIME2~q )) # (!\inst4|support_count [2])))

	.dataa(\inst4|Selector29~2_combout ),
	.datab(\inst4|state.REFTIME1~q ),
	.datac(\inst4|state.REFTIME2~q ),
	.datad(\inst4|support_count [2]),
	.cin(gnd),
	.combout(\inst4|Selector30~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector30~10 .lut_mask = 16'h0155;
defparam \inst4|Selector30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneive_lcell_comb \inst4|Add5~0 (
// Equation(s):
// \inst4|Add5~0_combout  = \inst4|Refresh_count [1] $ (VCC)
// \inst4|Add5~1  = CARRY(\inst4|Refresh_count [1])

	.dataa(gnd),
	.datab(\inst4|Refresh_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Add5~0_combout ),
	.cout(\inst4|Add5~1 ));
// synopsys translate_off
defparam \inst4|Add5~0 .lut_mask = 16'h33CC;
defparam \inst4|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N0
cycloneive_lcell_comb \inst4|Selector30~8 (
// Equation(s):
// \inst4|Selector30~8_combout  = ((\inst4|Selector1~0_combout  & \inst4|Add5~0_combout )) # (!\inst4|Selector30~10_combout )

	.dataa(gnd),
	.datab(\inst4|Selector1~0_combout ),
	.datac(\inst4|Selector30~10_combout ),
	.datad(\inst4|Add5~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector30~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector30~8 .lut_mask = 16'hCF0F;
defparam \inst4|Selector30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
cycloneive_lcell_comb \inst4|Selector30~6 (
// Equation(s):
// \inst4|Selector30~6_combout  = (!\inst4|CFL_ack~q  & (!\inst4|state.Reseting_FL~q  & !\inst4|state.InicializandoPRE~q ))

	.dataa(gnd),
	.datab(\inst4|CFL_ack~q ),
	.datac(\inst4|state.Reseting_FL~q ),
	.datad(\inst4|state.InicializandoPRE~q ),
	.cin(gnd),
	.combout(\inst4|Selector30~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector30~6 .lut_mask = 16'h0003;
defparam \inst4|Selector30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneive_lcell_comb \inst4|WideOr24~0 (
// Equation(s):
// \inst4|WideOr24~0_combout  = (!\inst4|state~32_combout  & (!\inst4|Selector15~0_combout  & ((!\inst4|state.IDLE~q ) # (!\inst4|LessThan1~2_combout ))))

	.dataa(\inst4|LessThan1~2_combout ),
	.datab(\inst4|state~32_combout ),
	.datac(\inst4|state.IDLE~q ),
	.datad(\inst4|Selector15~0_combout ),
	.cin(gnd),
	.combout(\inst4|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr24~0 .lut_mask = 16'h0013;
defparam \inst4|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N2
cycloneive_lcell_comb \inst4|Selector30~7 (
// Equation(s):
// \inst4|Selector30~7_combout  = (\inst4|Selector30~5_combout  & (\inst4|Selector30~4_combout  & (\inst4|Selector30~6_combout  & \inst4|WideOr24~0_combout )))

	.dataa(\inst4|Selector30~5_combout ),
	.datab(\inst4|Selector30~4_combout ),
	.datac(\inst4|Selector30~6_combout ),
	.datad(\inst4|WideOr24~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector30~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector30~7 .lut_mask = 16'h8000;
defparam \inst4|Selector30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N14
cycloneive_lcell_comb \inst4|Selector30~11 (
// Equation(s):
// \inst4|Selector30~11_combout  = (\inst4|Refresh_count [1] & ((\inst4|state.NOPTIME2~q ) # ((\inst4|state.NOPTIME4~q ) # (!\inst4|Selector30~7_combout ))))

	.dataa(\inst4|Refresh_count [1]),
	.datab(\inst4|state.NOPTIME2~q ),
	.datac(\inst4|state.NOPTIME4~q ),
	.datad(\inst4|Selector30~7_combout ),
	.cin(gnd),
	.combout(\inst4|Selector30~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector30~11 .lut_mask = 16'hA8AA;
defparam \inst4|Selector30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneive_lcell_comb \inst4|Selector4~2 (
// Equation(s):
// \inst4|Selector4~2_combout  = (!\inst4|LessThan4~2_combout  & \inst4|state.InicializandoPRE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|LessThan4~2_combout ),
	.datad(\inst4|state.InicializandoPRE~q ),
	.cin(gnd),
	.combout(\inst4|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector4~2 .lut_mask = 16'h0F00;
defparam \inst4|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneive_lcell_comb \inst4|Selector22~23 (
// Equation(s):
// \inst4|Selector22~23_combout  = (!\inst4|always0~4_combout  & (\inst4|state.InicializandoNOP~q  & ((!\inst4|support_count2 [1]) # (!\inst4|support_count2 [0]))))

	.dataa(\inst4|always0~4_combout ),
	.datab(\inst4|support_count2 [0]),
	.datac(\inst4|state.InicializandoNOP~q ),
	.datad(\inst4|support_count2 [1]),
	.cin(gnd),
	.combout(\inst4|Selector22~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector22~23 .lut_mask = 16'h1050;
defparam \inst4|Selector22~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
cycloneive_lcell_comb \inst4|Selector22~8 (
// Equation(s):
// \inst4|Selector22~8_combout  = (!\inst4|state.RandomAcess2~q  & (!\inst4|state.Writing_PRE~q  & !\inst4|state.LoadMODE~q ))

	.dataa(gnd),
	.datab(\inst4|state.RandomAcess2~q ),
	.datac(\inst4|state.Writing_PRE~q ),
	.datad(\inst4|state.LoadMODE~q ),
	.cin(gnd),
	.combout(\inst4|Selector22~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector22~8 .lut_mask = 16'h0003;
defparam \inst4|Selector22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneive_lcell_comb \inst4|support_count[1]~9 (
// Equation(s):
// \inst4|support_count[1]~9_combout  = (!\inst4|CGRAM_rdy~q  & (!\inst4|state.PRECHARGIN~q  & !\inst4|state.Activating~q ))

	.dataa(gnd),
	.datab(\inst4|CGRAM_rdy~q ),
	.datac(\inst4|state.PRECHARGIN~q ),
	.datad(\inst4|state.Activating~q ),
	.cin(gnd),
	.combout(\inst4|support_count[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count[1]~9 .lut_mask = 16'h0003;
defparam \inst4|support_count[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneive_lcell_comb \inst4|Selector22~15 (
// Equation(s):
// \inst4|Selector22~15_combout  = (!\inst4|state.NOPTIME6~q  & (\inst4|Selector22~8_combout  & (!\inst4|state.RandomAcess~q  & \inst4|support_count[1]~9_combout )))

	.dataa(\inst4|state.NOPTIME6~q ),
	.datab(\inst4|Selector22~8_combout ),
	.datac(\inst4|state.RandomAcess~q ),
	.datad(\inst4|support_count[1]~9_combout ),
	.cin(gnd),
	.combout(\inst4|Selector22~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector22~15 .lut_mask = 16'h0400;
defparam \inst4|Selector22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \inst4|Selector22~16 (
// Equation(s):
// \inst4|Selector22~16_combout  = (\inst4|Selector22~15_combout  & ((\inst4|Refresh_count [9]) # ((!\inst4|LessThan4~1_combout ) # (!\inst4|state.REFTIME0~q ))))

	.dataa(\inst4|Refresh_count [9]),
	.datab(\inst4|state.REFTIME0~q ),
	.datac(\inst4|LessThan4~1_combout ),
	.datad(\inst4|Selector22~15_combout ),
	.cin(gnd),
	.combout(\inst4|Selector22~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector22~16 .lut_mask = 16'hBF00;
defparam \inst4|Selector22~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneive_lcell_comb \inst4|Selector22~17 (
// Equation(s):
// \inst4|Selector22~17_combout  = (!\inst4|Selector22~23_combout  & (\inst4|Selector22~16_combout  & ((\inst4|nextstate~1_combout ) # (!\inst4|state.NOPTIME5~q ))))

	.dataa(\inst4|Selector22~23_combout ),
	.datab(\inst4|state.NOPTIME5~q ),
	.datac(\inst4|nextstate~1_combout ),
	.datad(\inst4|Selector22~16_combout ),
	.cin(gnd),
	.combout(\inst4|Selector22~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector22~17 .lut_mask = 16'h5100;
defparam \inst4|Selector22~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \inst4|Selector29~5 (
// Equation(s):
// \inst4|Selector29~5_combout  = (\inst4|Selector4~2_combout ) # (((\inst4|Selector1~1_combout ) # (\inst4|Selector2~0_combout )) # (!\inst4|Selector22~17_combout ))

	.dataa(\inst4|Selector4~2_combout ),
	.datab(\inst4|Selector22~17_combout ),
	.datac(\inst4|Selector1~1_combout ),
	.datad(\inst4|Selector2~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector29~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector29~5 .lut_mask = 16'hFFFB;
defparam \inst4|Selector29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N26
cycloneive_lcell_comb \inst4|Selector30~9 (
// Equation(s):
// \inst4|Selector30~9_combout  = (\inst4|Selector30~8_combout ) # ((\inst4|Selector30~11_combout ) # ((\inst4|Add0~2_combout  & \inst4|Selector29~5_combout )))

	.dataa(\inst4|Add0~2_combout ),
	.datab(\inst4|Selector30~8_combout ),
	.datac(\inst4|Selector30~11_combout ),
	.datad(\inst4|Selector29~5_combout ),
	.cin(gnd),
	.combout(\inst4|Selector30~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector30~9 .lut_mask = 16'hFEFC;
defparam \inst4|Selector30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N27
dffeas \inst4|Refresh_count[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Selector30~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|Refresh_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|Refresh_count[1] .is_wysiwyg = "true";
defparam \inst4|Refresh_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneive_lcell_comb \inst4|Add5~2 (
// Equation(s):
// \inst4|Add5~2_combout  = (\inst4|Refresh_count [2] & (\inst4|Add5~1  & VCC)) # (!\inst4|Refresh_count [2] & (!\inst4|Add5~1 ))
// \inst4|Add5~3  = CARRY((!\inst4|Refresh_count [2] & !\inst4|Add5~1 ))

	.dataa(\inst4|Refresh_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add5~1 ),
	.combout(\inst4|Add5~2_combout ),
	.cout(\inst4|Add5~3 ));
// synopsys translate_off
defparam \inst4|Add5~2 .lut_mask = 16'hA505;
defparam \inst4|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N18
cycloneive_lcell_comb \inst4|Selector29~7 (
// Equation(s):
// \inst4|Selector29~7_combout  = (\inst4|Equal2~0_combout  & (\inst4|Add3~0_combout  & ((\inst4|state.NOPTIME2~q ) # (\inst4|state.NOPTIME4~q ))))

	.dataa(\inst4|Equal2~0_combout ),
	.datab(\inst4|state.NOPTIME2~q ),
	.datac(\inst4|state.NOPTIME4~q ),
	.datad(\inst4|Add3~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector29~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector29~7 .lut_mask = 16'hA800;
defparam \inst4|Selector29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N30
cycloneive_lcell_comb \inst4|Selector29~4 (
// Equation(s):
// \inst4|Selector29~4_combout  = ((\inst4|Selector29~7_combout ) # ((\inst4|Add5~2_combout  & \inst4|Selector1~0_combout ))) # (!\inst4|Selector30~10_combout )

	.dataa(\inst4|Add5~2_combout ),
	.datab(\inst4|Selector1~0_combout ),
	.datac(\inst4|Selector30~10_combout ),
	.datad(\inst4|Selector29~7_combout ),
	.cin(gnd),
	.combout(\inst4|Selector29~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector29~4 .lut_mask = 16'hFF8F;
defparam \inst4|Selector29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N20
cycloneive_lcell_comb \inst4|Selector29~3 (
// Equation(s):
// \inst4|Selector29~3_combout  = (\inst4|Refresh_count [2] & (((!\inst4|Equal2~0_combout  & !\inst4|Refresh_count[3]~2_combout )) # (!\inst4|Selector30~7_combout )))

	.dataa(\inst4|Equal2~0_combout ),
	.datab(\inst4|Selector30~7_combout ),
	.datac(\inst4|Refresh_count[3]~2_combout ),
	.datad(\inst4|Refresh_count [2]),
	.cin(gnd),
	.combout(\inst4|Selector29~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector29~3 .lut_mask = 16'h3700;
defparam \inst4|Selector29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N24
cycloneive_lcell_comb \inst4|Selector29~6 (
// Equation(s):
// \inst4|Selector29~6_combout  = (\inst4|Selector29~4_combout ) # ((\inst4|Selector29~3_combout ) # ((\inst4|Add0~4_combout  & \inst4|Selector29~5_combout )))

	.dataa(\inst4|Selector29~4_combout ),
	.datab(\inst4|Selector29~3_combout ),
	.datac(\inst4|Add0~4_combout ),
	.datad(\inst4|Selector29~5_combout ),
	.cin(gnd),
	.combout(\inst4|Selector29~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector29~6 .lut_mask = 16'hFEEE;
defparam \inst4|Selector29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N25
dffeas \inst4|Refresh_count[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Selector29~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|Refresh_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|Refresh_count[2] .is_wysiwyg = "true";
defparam \inst4|Refresh_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cycloneive_lcell_comb \inst4|Add5~4 (
// Equation(s):
// \inst4|Add5~4_combout  = (\inst4|Refresh_count [3] & (\inst4|Add5~3  $ (GND))) # (!\inst4|Refresh_count [3] & (!\inst4|Add5~3  & VCC))
// \inst4|Add5~5  = CARRY((\inst4|Refresh_count [3] & !\inst4|Add5~3 ))

	.dataa(\inst4|Refresh_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add5~3 ),
	.combout(\inst4|Add5~4_combout ),
	.cout(\inst4|Add5~5 ));
// synopsys translate_off
defparam \inst4|Add5~4 .lut_mask = 16'hA50A;
defparam \inst4|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \inst4|Add4~0 (
// Equation(s):
// \inst4|Add4~0_combout  = \inst4|Refresh_count [3] $ (VCC)
// \inst4|Add4~1  = CARRY(\inst4|Refresh_count [3])

	.dataa(gnd),
	.datab(\inst4|Refresh_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Add4~0_combout ),
	.cout(\inst4|Add4~1 ));
// synopsys translate_off
defparam \inst4|Add4~0 .lut_mask = 16'h33CC;
defparam \inst4|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \inst4|Refresh_count~19 (
// Equation(s):
// \inst4|Refresh_count~19_combout  = (\inst4|Refresh_count[3]~31_combout  & (((\inst4|Add4~0_combout )) # (!\inst4|Refresh_count[3]~6_combout ))) # (!\inst4|Refresh_count[3]~31_combout  & (\inst4|Refresh_count[3]~6_combout  & ((\inst4|Add0~6_combout ))))

	.dataa(\inst4|Refresh_count[3]~31_combout ),
	.datab(\inst4|Refresh_count[3]~6_combout ),
	.datac(\inst4|Add4~0_combout ),
	.datad(\inst4|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count~19 .lut_mask = 16'hE6A2;
defparam \inst4|Refresh_count~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \inst4|Refresh_count~20 (
// Equation(s):
// \inst4|Refresh_count~20_combout  = (\inst4|Refresh_count[3]~6_combout  & (((\inst4|Refresh_count~19_combout )))) # (!\inst4|Refresh_count[3]~6_combout  & ((\inst4|Refresh_count~19_combout  & (\inst4|Add5~4_combout )) # (!\inst4|Refresh_count~19_combout  & 
// ((\inst4|Add3~2_combout )))))

	.dataa(\inst4|Add5~4_combout ),
	.datab(\inst4|Refresh_count[3]~6_combout ),
	.datac(\inst4|Add3~2_combout ),
	.datad(\inst4|Refresh_count~19_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count~20 .lut_mask = 16'hEE30;
defparam \inst4|Refresh_count~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cycloneive_lcell_comb \inst4|Refresh_count~21 (
// Equation(s):
// \inst4|Refresh_count~21_combout  = (\inst4|Refresh_count~20_combout  & !\inst4|Refresh_count[3]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|Refresh_count~20_combout ),
	.datad(\inst4|Refresh_count[3]~9_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count~21 .lut_mask = 16'h00F0;
defparam \inst4|Refresh_count~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N31
dffeas \inst4|Refresh_count[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Refresh_count~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Refresh_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|Refresh_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|Refresh_count[3] .is_wysiwyg = "true";
defparam \inst4|Refresh_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \inst4|Add4~2 (
// Equation(s):
// \inst4|Add4~2_combout  = (\inst4|Refresh_count [4] & (!\inst4|Add4~1 )) # (!\inst4|Refresh_count [4] & ((\inst4|Add4~1 ) # (GND)))
// \inst4|Add4~3  = CARRY((!\inst4|Add4~1 ) # (!\inst4|Refresh_count [4]))

	.dataa(\inst4|Refresh_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add4~1 ),
	.combout(\inst4|Add4~2_combout ),
	.cout(\inst4|Add4~3 ));
// synopsys translate_off
defparam \inst4|Add4~2 .lut_mask = 16'h5A5F;
defparam \inst4|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \inst4|Refresh_count~16 (
// Equation(s):
// \inst4|Refresh_count~16_combout  = (\inst4|Refresh_count[3]~31_combout  & (!\inst4|Refresh_count[3]~6_combout )) # (!\inst4|Refresh_count[3]~31_combout  & ((\inst4|Refresh_count[3]~6_combout  & ((\inst4|Add0~8_combout ))) # 
// (!\inst4|Refresh_count[3]~6_combout  & (\inst4|Add3~4_combout ))))

	.dataa(\inst4|Refresh_count[3]~31_combout ),
	.datab(\inst4|Refresh_count[3]~6_combout ),
	.datac(\inst4|Add3~4_combout ),
	.datad(\inst4|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count~16 .lut_mask = 16'h7632;
defparam \inst4|Refresh_count~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \inst4|Refresh_count~17 (
// Equation(s):
// \inst4|Refresh_count~17_combout  = (\inst4|Refresh_count[3]~31_combout  & ((\inst4|Refresh_count~16_combout  & (\inst4|Add5~6_combout )) # (!\inst4|Refresh_count~16_combout  & ((\inst4|Add4~2_combout ))))) # (!\inst4|Refresh_count[3]~31_combout  & 
// (((\inst4|Refresh_count~16_combout ))))

	.dataa(\inst4|Add5~6_combout ),
	.datab(\inst4|Refresh_count[3]~31_combout ),
	.datac(\inst4|Add4~2_combout ),
	.datad(\inst4|Refresh_count~16_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count~17 .lut_mask = 16'hBBC0;
defparam \inst4|Refresh_count~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneive_lcell_comb \inst4|Refresh_count~18 (
// Equation(s):
// \inst4|Refresh_count~18_combout  = (\inst4|Refresh_count~17_combout  & !\inst4|Refresh_count[3]~9_combout )

	.dataa(\inst4|Refresh_count~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|Refresh_count[3]~9_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count~18 .lut_mask = 16'h00AA;
defparam \inst4|Refresh_count~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N21
dffeas \inst4|Refresh_count[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Refresh_count~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Refresh_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|Refresh_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|Refresh_count[4] .is_wysiwyg = "true";
defparam \inst4|Refresh_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \inst4|Add4~4 (
// Equation(s):
// \inst4|Add4~4_combout  = (\inst4|Refresh_count [5] & (\inst4|Add4~3  $ (GND))) # (!\inst4|Refresh_count [5] & (!\inst4|Add4~3  & VCC))
// \inst4|Add4~5  = CARRY((\inst4|Refresh_count [5] & !\inst4|Add4~3 ))

	.dataa(gnd),
	.datab(\inst4|Refresh_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add4~3 ),
	.combout(\inst4|Add4~4_combout ),
	.cout(\inst4|Add4~5 ));
// synopsys translate_off
defparam \inst4|Add4~4 .lut_mask = 16'hC30C;
defparam \inst4|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \inst4|Refresh_count~7 (
// Equation(s):
// \inst4|Refresh_count~7_combout  = (\inst4|Refresh_count[3]~31_combout  & ((\inst4|Add4~4_combout ) # ((!\inst4|Refresh_count[3]~6_combout )))) # (!\inst4|Refresh_count[3]~31_combout  & (((\inst4|Add0~10_combout  & \inst4|Refresh_count[3]~6_combout ))))

	.dataa(\inst4|Add4~4_combout ),
	.datab(\inst4|Refresh_count[3]~31_combout ),
	.datac(\inst4|Add0~10_combout ),
	.datad(\inst4|Refresh_count[3]~6_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count~7 .lut_mask = 16'hB8CC;
defparam \inst4|Refresh_count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \inst4|Refresh_count~8 (
// Equation(s):
// \inst4|Refresh_count~8_combout  = (\inst4|Refresh_count~7_combout  & ((\inst4|Refresh_count[3]~6_combout ) # ((\inst4|Add5~8_combout )))) # (!\inst4|Refresh_count~7_combout  & (!\inst4|Refresh_count[3]~6_combout  & ((\inst4|Add3~6_combout ))))

	.dataa(\inst4|Refresh_count~7_combout ),
	.datab(\inst4|Refresh_count[3]~6_combout ),
	.datac(\inst4|Add5~8_combout ),
	.datad(\inst4|Add3~6_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count~8 .lut_mask = 16'hB9A8;
defparam \inst4|Refresh_count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneive_lcell_comb \inst4|Refresh_count~10 (
// Equation(s):
// \inst4|Refresh_count~10_combout  = (\inst4|Refresh_count~8_combout  & !\inst4|Refresh_count[3]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|Refresh_count~8_combout ),
	.datad(\inst4|Refresh_count[3]~9_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count~10 .lut_mask = 16'h00F0;
defparam \inst4|Refresh_count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N27
dffeas \inst4|Refresh_count[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Refresh_count~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Refresh_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|Refresh_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|Refresh_count[5] .is_wysiwyg = "true";
defparam \inst4|Refresh_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \inst4|Refresh_count~28 (
// Equation(s):
// \inst4|Refresh_count~28_combout  = (\inst4|Refresh_count[3]~31_combout  & (((!\inst4|Refresh_count[3]~6_combout )))) # (!\inst4|Refresh_count[3]~31_combout  & ((\inst4|Refresh_count[3]~6_combout  & ((\inst4|Add0~12_combout ))) # 
// (!\inst4|Refresh_count[3]~6_combout  & (\inst4|Add3~8_combout ))))

	.dataa(\inst4|Add3~8_combout ),
	.datab(\inst4|Refresh_count[3]~31_combout ),
	.datac(\inst4|Add0~12_combout ),
	.datad(\inst4|Refresh_count[3]~6_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count~28 .lut_mask = 16'h30EE;
defparam \inst4|Refresh_count~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \inst4|Refresh_count~29 (
// Equation(s):
// \inst4|Refresh_count~29_combout  = (\inst4|Refresh_count[3]~31_combout  & ((\inst4|Refresh_count~28_combout  & ((\inst4|Add5~10_combout ))) # (!\inst4|Refresh_count~28_combout  & (\inst4|Add4~6_combout )))) # (!\inst4|Refresh_count[3]~31_combout  & 
// (((\inst4|Refresh_count~28_combout ))))

	.dataa(\inst4|Add4~6_combout ),
	.datab(\inst4|Refresh_count[3]~31_combout ),
	.datac(\inst4|Refresh_count~28_combout ),
	.datad(\inst4|Add5~10_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count~29 .lut_mask = 16'hF838;
defparam \inst4|Refresh_count~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneive_lcell_comb \inst4|Refresh_count~30 (
// Equation(s):
// \inst4|Refresh_count~30_combout  = (\inst4|Refresh_count~29_combout  & !\inst4|Refresh_count[3]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|Refresh_count~29_combout ),
	.datad(\inst4|Refresh_count[3]~9_combout ),
	.cin(gnd),
	.combout(\inst4|Refresh_count~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Refresh_count~30 .lut_mask = 16'h00F0;
defparam \inst4|Refresh_count~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N29
dffeas \inst4|Refresh_count[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Refresh_count~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Refresh_count[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|Refresh_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|Refresh_count[6] .is_wysiwyg = "true";
defparam \inst4|Refresh_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \inst4|LessThan0~0 (
// Equation(s):
// \inst4|LessThan0~0_combout  = (\inst4|Refresh_count [2] & (\inst4|Refresh_count [3] & ((\inst4|Refresh_count [0]) # (\inst4|Refresh_count [1]))))

	.dataa(\inst4|Refresh_count [2]),
	.datab(\inst4|Refresh_count [0]),
	.datac(\inst4|Refresh_count [1]),
	.datad(\inst4|Refresh_count [3]),
	.cin(gnd),
	.combout(\inst4|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan0~0 .lut_mask = 16'hA800;
defparam \inst4|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneive_lcell_comb \inst4|LessThan0~1 (
// Equation(s):
// \inst4|LessThan0~1_combout  = (\inst4|Refresh_count [5] & ((\inst4|Refresh_count [4]) # (\inst4|LessThan0~0_combout )))

	.dataa(gnd),
	.datab(\inst4|Refresh_count [5]),
	.datac(\inst4|Refresh_count [4]),
	.datad(\inst4|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst4|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan0~1 .lut_mask = 16'hCCC0;
defparam \inst4|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \inst4|LessThan0~2 (
// Equation(s):
// \inst4|LessThan0~2_combout  = (\inst4|Refresh_count [8] & ((\inst4|Refresh_count [6]) # ((\inst4|Refresh_count [7]) # (\inst4|LessThan0~1_combout ))))

	.dataa(\inst4|Refresh_count [6]),
	.datab(\inst4|Refresh_count [7]),
	.datac(\inst4|LessThan0~1_combout ),
	.datad(\inst4|Refresh_count [8]),
	.cin(gnd),
	.combout(\inst4|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan0~2 .lut_mask = 16'hFE00;
defparam \inst4|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_lcell_comb \inst4|Selector1~1 (
// Equation(s):
// \inst4|Selector1~1_combout  = (\inst4|state.ForeverWaiting~q  & (!\inst4|LessThan0~2_combout  & !\inst4|Refresh_count [9]))

	.dataa(\inst4|state.ForeverWaiting~q ),
	.datab(\inst4|LessThan0~2_combout ),
	.datac(\inst4|Refresh_count [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector1~1 .lut_mask = 16'h0202;
defparam \inst4|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cycloneive_lcell_comb \inst4|Selector1~2 (
// Equation(s):
// \inst4|Selector1~2_combout  = (\inst4|support_count [2] & (\inst4|CFL_ack~q  & (\inst4|support_count [1] & \inst4|support_count [0])))

	.dataa(\inst4|support_count [2]),
	.datab(\inst4|CFL_ack~q ),
	.datac(\inst4|support_count [1]),
	.datad(\inst4|support_count [0]),
	.cin(gnd),
	.combout(\inst4|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector1~2 .lut_mask = 16'h8000;
defparam \inst4|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
cycloneive_lcell_comb \inst4|Selector1~3 (
// Equation(s):
// \inst4|Selector1~3_combout  = (\inst4|Selector1~2_combout ) # ((\inst4|Selector1~0_combout ) # ((\inst4|state.REFTIME2~q  & \inst4|support_count [2])))

	.dataa(\inst4|Selector1~2_combout ),
	.datab(\inst4|Selector1~0_combout ),
	.datac(\inst4|state.REFTIME2~q ),
	.datad(\inst4|support_count [2]),
	.cin(gnd),
	.combout(\inst4|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector1~3 .lut_mask = 16'hFEEE;
defparam \inst4|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \inst4|Selector1~4 (
// Equation(s):
// \inst4|Selector1~4_combout  = (\inst4|Selector1~3_combout ) # ((!\inst2|state.Sending~q  & (\inst4|Selector1~1_combout  & \inst2|state.IDLE~q )))

	.dataa(\inst2|state.Sending~q ),
	.datab(\inst4|Selector1~1_combout ),
	.datac(\inst2|state.IDLE~q ),
	.datad(\inst4|Selector1~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector1~4 .lut_mask = 16'hFF40;
defparam \inst4|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N27
dffeas \inst4|state.ForeverWaiting (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Selector1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.ForeverWaiting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.ForeverWaiting .is_wysiwyg = "true";
defparam \inst4|state.ForeverWaiting .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneive_lcell_comb \inst4|Selector22~9 (
// Equation(s):
// \inst4|Selector22~9_combout  = (!\inst4|state.ForeverWaiting~q  & (!\inst4|state.InicializandoPRE~q  & !\inst4|state.IDLE~q ))

	.dataa(\inst4|state.ForeverWaiting~q ),
	.datab(\inst4|state.InicializandoPRE~q ),
	.datac(gnd),
	.datad(\inst4|state.IDLE~q ),
	.cin(gnd),
	.combout(\inst4|Selector22~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector22~9 .lut_mask = 16'h0011;
defparam \inst4|Selector22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneive_lcell_comb \inst4|support_count[1]~16 (
// Equation(s):
// \inst4|support_count[1]~16_combout  = (\inst4|state.InicializandoNOP~q  & ((\inst4|LessThan5~0_combout ) # (!\inst4|always0~4_combout )))

	.dataa(gnd),
	.datab(\inst4|state.InicializandoNOP~q ),
	.datac(\inst4|LessThan5~0_combout ),
	.datad(\inst4|always0~4_combout ),
	.cin(gnd),
	.combout(\inst4|support_count[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count[1]~16 .lut_mask = 16'hC0CC;
defparam \inst4|support_count[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneive_lcell_comb \inst4|support_count[1]~10 (
// Equation(s):
// \inst4|support_count[1]~10_combout  = (!\inst3|RAM_reset_n~q  & (((!\inst4|support_count [2] & !\inst4|support_count [1])) # (!\inst4|state.NOPTIME5~q )))

	.dataa(\inst4|state.NOPTIME5~q ),
	.datab(\inst4|support_count [2]),
	.datac(\inst3|RAM_reset_n~q ),
	.datad(\inst4|support_count [1]),
	.cin(gnd),
	.combout(\inst4|support_count[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count[1]~10 .lut_mask = 16'h0507;
defparam \inst4|support_count[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cycloneive_lcell_comb \inst4|support_count[1]~11 (
// Equation(s):
// \inst4|support_count[1]~11_combout  = (\inst4|support_count[1]~9_combout  & (\inst4|support_count[1]~10_combout  & ((\inst4|Refresh_count[3]~2_combout ) # (!\inst4|Equal2~0_combout ))))

	.dataa(\inst4|support_count[1]~9_combout ),
	.datab(\inst4|Refresh_count[3]~2_combout ),
	.datac(\inst4|support_count[1]~10_combout ),
	.datad(\inst4|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst4|support_count[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count[1]~11 .lut_mask = 16'h80A0;
defparam \inst4|support_count[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N28
cycloneive_lcell_comb \inst4|support_count[1]~12 (
// Equation(s):
// \inst4|support_count[1]~12_combout  = (!\inst4|state.Reseting_FL~q  & (!\inst4|state.REFTIME0~q  & !\inst4|CFL_ack~q ))

	.dataa(\inst4|state.Reseting_FL~q ),
	.datab(gnd),
	.datac(\inst4|state.REFTIME0~q ),
	.datad(\inst4|CFL_ack~q ),
	.cin(gnd),
	.combout(\inst4|support_count[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count[1]~12 .lut_mask = 16'h0005;
defparam \inst4|support_count[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cycloneive_lcell_comb \inst4|support_count[1]~13 (
// Equation(s):
// \inst4|support_count[1]~13_combout  = (\inst4|support_count[1]~12_combout  & (((!\inst4|Selector21~2_combout  & !\inst4|CFL_start~q )))) # (!\inst4|support_count[1]~12_combout  & (\inst4|Equal2~1_combout ))

	.dataa(\inst4|support_count[1]~12_combout ),
	.datab(\inst4|Equal2~1_combout ),
	.datac(\inst4|Selector21~2_combout ),
	.datad(\inst4|CFL_start~q ),
	.cin(gnd),
	.combout(\inst4|support_count[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count[1]~13 .lut_mask = 16'h444E;
defparam \inst4|support_count[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cycloneive_lcell_comb \inst4|support_count[1]~14 (
// Equation(s):
// \inst4|support_count[1]~14_combout  = (\inst4|support_count[1]~13_combout ) # ((\inst4|CFL_start~q  & ((\inst4|support_count [1]) # (\inst4|support_count [0]))))

	.dataa(\inst4|support_count[1]~13_combout ),
	.datab(\inst4|CFL_start~q ),
	.datac(\inst4|support_count [1]),
	.datad(\inst4|support_count [0]),
	.cin(gnd),
	.combout(\inst4|support_count[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count[1]~14 .lut_mask = 16'hEEEA;
defparam \inst4|support_count[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneive_lcell_comb \inst4|support_count[1]~15 (
// Equation(s):
// \inst4|support_count[1]~15_combout  = (\inst4|support_count[1]~11_combout  & (((\inst4|state.InicializandoNOP~q ) # (!\inst4|support_count[1]~14_combout )) # (!\inst4|support_count [2])))

	.dataa(\inst4|support_count[1]~11_combout ),
	.datab(\inst4|support_count [2]),
	.datac(\inst4|support_count[1]~14_combout ),
	.datad(\inst4|state.InicializandoNOP~q ),
	.cin(gnd),
	.combout(\inst4|support_count[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count[1]~15 .lut_mask = 16'hAA2A;
defparam \inst4|support_count[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneive_lcell_comb \inst4|support_count[1]~17 (
// Equation(s):
// \inst4|support_count[1]~17_combout  = (\inst4|Selector22~9_combout  & (!\inst4|support_count[1]~16_combout  & (\inst4|support_count[1]~15_combout  & \inst4|support_count[1]~8_combout )))

	.dataa(\inst4|Selector22~9_combout ),
	.datab(\inst4|support_count[1]~16_combout ),
	.datac(\inst4|support_count[1]~15_combout ),
	.datad(\inst4|support_count[1]~8_combout ),
	.cin(gnd),
	.combout(\inst4|support_count[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count[1]~17 .lut_mask = 16'h2000;
defparam \inst4|support_count[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N2
cycloneive_lcell_comb \inst4|support_count[2]~18 (
// Equation(s):
// \inst4|support_count[2]~18_combout  = (\inst4|support_count[1]~7_combout  & (((\inst4|support_count [2])))) # (!\inst4|support_count[1]~7_combout  & (\inst4|support_count[1]~17_combout  & (\inst4|Equal2~1_combout  $ (\inst4|support_count [2]))))

	.dataa(\inst4|Equal2~1_combout ),
	.datab(\inst4|support_count[1]~17_combout ),
	.datac(\inst4|support_count [2]),
	.datad(\inst4|support_count[1]~7_combout ),
	.cin(gnd),
	.combout(\inst4|support_count[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count[2]~18 .lut_mask = 16'hF048;
defparam \inst4|support_count[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N3
dffeas \inst4|support_count[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|support_count[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|support_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|support_count[2] .is_wysiwyg = "true";
defparam \inst4|support_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N26
cycloneive_lcell_comb \inst4|nextstate~0 (
// Equation(s):
// \inst4|nextstate~0_combout  = (\inst3|RAM_next~q  & (((\inst4|support_count [1]) # (\inst4|support_count [2])) # (!\inst4|support_count [0])))

	.dataa(\inst3|RAM_next~q ),
	.datab(\inst4|support_count [0]),
	.datac(\inst4|support_count [1]),
	.datad(\inst4|support_count [2]),
	.cin(gnd),
	.combout(\inst4|nextstate~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|nextstate~0 .lut_mask = 16'hAAA2;
defparam \inst4|nextstate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
cycloneive_lcell_comb \inst4|Selector14~0 (
// Equation(s):
// \inst4|Selector14~0_combout  = (\inst4|nextstate~0_combout  & ((\inst4|state.RandomAcess~q ) # ((\inst4|state.NOPTIME4~q  & \inst4|Equal2~0_combout )))) # (!\inst4|nextstate~0_combout  & (((\inst4|state.NOPTIME4~q  & \inst4|Equal2~0_combout ))))

	.dataa(\inst4|nextstate~0_combout ),
	.datab(\inst4|state.RandomAcess~q ),
	.datac(\inst4|state.NOPTIME4~q ),
	.datad(\inst4|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector14~0 .lut_mask = 16'hF888;
defparam \inst4|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N8
cycloneive_lcell_comb \inst4|state~34 (
// Equation(s):
// \inst4|state~34_combout  = (!\inst3|RAM_reset_n~q  & \inst4|Selector14~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|RAM_reset_n~q ),
	.datad(\inst4|Selector14~0_combout ),
	.cin(gnd),
	.combout(\inst4|state~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state~34 .lut_mask = 16'h0F00;
defparam \inst4|state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N9
dffeas \inst4|state.RandomAcess (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.RandomAcess~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.RandomAcess .is_wysiwyg = "true";
defparam \inst4|state.RandomAcess .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
cycloneive_lcell_comb \inst4|state~36 (
// Equation(s):
// \inst4|state~36_combout  = (!\inst3|RAM_next~q  & (!\inst3|RAM_reset_n~q  & ((\inst4|state.RandomAcess~q ) # (\inst4|state.RandomAcess2~q ))))

	.dataa(\inst3|RAM_next~q ),
	.datab(\inst4|state.RandomAcess~q ),
	.datac(\inst4|state.RandomAcess2~q ),
	.datad(\inst3|RAM_reset_n~q ),
	.cin(gnd),
	.combout(\inst4|state~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state~36 .lut_mask = 16'h0054;
defparam \inst4|state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N11
dffeas \inst4|state.PRECHARGIN (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.PRECHARGIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.PRECHARGIN .is_wysiwyg = "true";
defparam \inst4|state.PRECHARGIN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N8
cycloneive_lcell_comb \inst4|Selector18~1 (
// Equation(s):
// \inst4|Selector18~1_combout  = (\inst3|RAM_next~q  & ((\inst4|state.RandomAcess2~q ) # (\inst4|Selector18~0_combout )))

	.dataa(\inst4|state.RandomAcess2~q ),
	.datab(gnd),
	.datac(\inst4|Selector18~0_combout ),
	.datad(\inst3|RAM_next~q ),
	.cin(gnd),
	.combout(\inst4|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector18~1 .lut_mask = 16'hFA00;
defparam \inst4|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N22
cycloneive_lcell_comb \inst4|Selector10~0 (
// Equation(s):
// \inst4|Selector10~0_combout  = (!\inst3|RAM_next~q  & ((\inst4|state.RandomAcess~q ) # (\inst4|state.RandomAcess2~q )))

	.dataa(\inst4|state.RandomAcess~q ),
	.datab(gnd),
	.datac(\inst4|state.RandomAcess2~q ),
	.datad(\inst3|RAM_next~q ),
	.cin(gnd),
	.combout(\inst4|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector10~0 .lut_mask = 16'h00FA;
defparam \inst4|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
cycloneive_lcell_comb \inst4|Selector44~0 (
// Equation(s):
// \inst4|Selector44~0_combout  = (\inst4|support_count [0]) # ((\inst4|support_count [2]) # (\inst4|support_count [1]))

	.dataa(\inst4|support_count [0]),
	.datab(gnd),
	.datac(\inst4|support_count [2]),
	.datad(\inst4|support_count [1]),
	.cin(gnd),
	.combout(\inst4|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector44~0 .lut_mask = 16'hFFFA;
defparam \inst4|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N14
cycloneive_lcell_comb \inst4|Selector44~1 (
// Equation(s):
// \inst4|Selector44~1_combout  = (\inst4|state.PRECHARGIN~q ) # ((\inst4|Selector18~1_combout ) # ((\inst4|Selector10~0_combout  & \inst4|Selector44~0_combout )))

	.dataa(\inst4|state.PRECHARGIN~q ),
	.datab(\inst4|Selector18~1_combout ),
	.datac(\inst4|Selector10~0_combout ),
	.datad(\inst4|Selector44~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector44~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector44~1 .lut_mask = 16'hFEEE;
defparam \inst4|Selector44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N15
dffeas \inst4|FIFO_re (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Selector44~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|FIFO_re~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|FIFO_re .is_wysiwyg = "true";
defparam \inst4|FIFO_re .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N7
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [1]),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[1] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[1] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y23_N21
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [1]),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[1] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[1] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[0]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[0]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N5
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[0] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[0] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y23_N11
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [0]),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[0] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[0] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[3]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[3]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|rdptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[3]~feeder .lut_mask = 16'hFF00;
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N23
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[3] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[3] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y23_N7
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [3]),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[3] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[3] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [3] & ((\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [0])) # (!\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [3]))) # (!\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [3] & 
// ((\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [3]) # (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [0] $ (\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [0]))))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [0]),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [0]),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [3]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7DBE;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [1] $ 
// (\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [1]))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [1]),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'hFF66;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N19
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [2]),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[2] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[2] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[2]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[2]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [2]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[2]~feeder .lut_mask = 16'hFF00;
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N27
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[2] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[2] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[5]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[5]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[5]~feeder .lut_mask = 16'hFF00;
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N3
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[5] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[5] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[5]~feeder (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[5]~feeder_combout  = \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe18a [5]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[5]~feeder .lut_mask = 16'hFF00;
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N25
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[5] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[5] .power_up = "low";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [2] & ((\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (!\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [5])) # (!\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [2]))) # (!\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [2] & 
// ((\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [2]) # (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [5] $ (!\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [5]))))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [2]),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [2]),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [5]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'hF66F;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\inst4|FIFO_re~q  & ((\inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// ((\inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # (\inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ))))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(\inst4|FIFO_re~q ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hCCC8;
defparam \inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N9
dffeas \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N10
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (!\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q )))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h9669;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N11
dffeas \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N2
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))

	.dataa(gnd),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'hC33C;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N3
dffeas \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ (!\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1])

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'hAA55;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N7
dffeas \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (!\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & \inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h4000;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N22
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h0FF0;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N23
dffeas \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N29
dffeas \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N30
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g [5] $ (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [4] $ (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g 
// [3] $ (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [6])))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [4]),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N10
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g [2] $ (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  $ 
// (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [0] $ (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [1])))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [0]),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N11
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[0] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N28
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  = \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [6] $ (\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [5] $ 
// (\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [3] $ (\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [4])))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [6]),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [5]),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [3]),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [4]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N4
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout  = \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [0] $ (\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [1] $ 
// (\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [2] $ (\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout )))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [0]),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [1]),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [2]),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N5
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[0] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N16
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|op_1~0 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|op_1~0_combout  = (\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [0] & ((GND) # (!\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [0]))) # 
// (!\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [0] & (\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [0] $ (GND)))
// \inst1|buffer|dcfifo_component|auto_generated|op_1~1  = CARRY((\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [0]) # (!\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [0]))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [0]),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|op_1~0_combout ),
	.cout(\inst1|buffer|dcfifo_component|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|op_1~0 .lut_mask = 16'h66BB;
defparam \inst1|buffer|dcfifo_component|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneive_lcell_comb \inst3|FREE[0]~9 (
// Equation(s):
// \inst3|FREE[0]~9_combout  = (((\inst3|state.WaitToRead~q  & \inst4|CGRAM_rdy~q )) # (!\SW[2]~input_o )) # (!\inst3|support_count[1]~6_combout )

	.dataa(\inst3|state.WaitToRead~q ),
	.datab(\inst3|support_count[1]~6_combout ),
	.datac(\inst4|CGRAM_rdy~q ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\inst3|FREE[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|FREE[0]~9 .lut_mask = 16'hB3FF;
defparam \inst3|FREE[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N19
dffeas \inst3|FREE[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|FREE[0]~7_combout ),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|op_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(\inst3|state.WaitToRead~q ),
	.ena(\inst3|FREE[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|FREE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|FREE[0] .is_wysiwyg = "true";
defparam \inst3|FREE[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneive_lcell_comb \inst3|FREE[1]~10 (
// Equation(s):
// \inst3|FREE[1]~10_combout  = (\inst3|FREE [1] & (\inst3|FREE[0]~8  & VCC)) # (!\inst3|FREE [1] & (!\inst3|FREE[0]~8 ))
// \inst3|FREE[1]~11  = CARRY((!\inst3|FREE [1] & !\inst3|FREE[0]~8 ))

	.dataa(gnd),
	.datab(\inst3|FREE [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|FREE[0]~8 ),
	.combout(\inst3|FREE[1]~10_combout ),
	.cout(\inst3|FREE[1]~11 ));
// synopsys translate_off
defparam \inst3|FREE[1]~10 .lut_mask = 16'hC303;
defparam \inst3|FREE[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N8
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout  = \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [1] $ (\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [2] $ 
// (\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ))

	.dataa(gnd),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [1]),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [2]),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .lut_mask = 16'hC33C;
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N9
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[1] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N12
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  $ (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [1] $ 
// (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [2]))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [1]),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .lut_mask = 16'h9966;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N19
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[1] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N18
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|op_1~2 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|op_1~2_combout  = (\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [1] & ((\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [1] & (!\inst1|buffer|dcfifo_component|auto_generated|op_1~1 
// )) # (!\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [1] & ((\inst1|buffer|dcfifo_component|auto_generated|op_1~1 ) # (GND))))) # (!\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [1] & 
// ((\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [1] & (\inst1|buffer|dcfifo_component|auto_generated|op_1~1  & VCC)) # (!\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [1] & 
// (!\inst1|buffer|dcfifo_component|auto_generated|op_1~1 ))))
// \inst1|buffer|dcfifo_component|auto_generated|op_1~3  = CARRY((\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [1] & ((!\inst1|buffer|dcfifo_component|auto_generated|op_1~1 ) # (!\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a 
// [1]))) # (!\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [1] & (!\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [1] & !\inst1|buffer|dcfifo_component|auto_generated|op_1~1 )))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [1]),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|buffer|dcfifo_component|auto_generated|op_1~1 ),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|op_1~2_combout ),
	.cout(\inst1|buffer|dcfifo_component|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|op_1~2 .lut_mask = 16'h692B;
defparam \inst1|buffer|dcfifo_component|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N8
cycloneive_lcell_comb \inst1|Add0~1 (
// Equation(s):
// \inst1|Add0~1_cout  = CARRY(!\inst1|buffer|dcfifo_component|auto_generated|op_1~0_combout )

	.dataa(gnd),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst1|Add0~1_cout ));
// synopsys translate_off
defparam \inst1|Add0~1 .lut_mask = 16'h0033;
defparam \inst1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N10
cycloneive_lcell_comb \inst1|Add0~2 (
// Equation(s):
// \inst1|Add0~2_combout  = (\inst1|buffer|dcfifo_component|auto_generated|op_1~2_combout  & ((\inst1|Add0~1_cout ) # (GND))) # (!\inst1|buffer|dcfifo_component|auto_generated|op_1~2_combout  & (!\inst1|Add0~1_cout ))
// \inst1|Add0~3  = CARRY((\inst1|buffer|dcfifo_component|auto_generated|op_1~2_combout ) # (!\inst1|Add0~1_cout ))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|op_1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~1_cout ),
	.combout(\inst1|Add0~2_combout ),
	.cout(\inst1|Add0~3 ));
// synopsys translate_off
defparam \inst1|Add0~2 .lut_mask = 16'hA5AF;
defparam \inst1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y20_N21
dffeas \inst3|FREE[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|FREE[1]~10_combout ),
	.asdata(\inst1|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(\inst3|state.WaitToRead~q ),
	.ena(\inst3|FREE[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|FREE [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|FREE[1] .is_wysiwyg = "true";
defparam \inst3|FREE[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneive_lcell_comb \inst3|FREE[2]~12 (
// Equation(s):
// \inst3|FREE[2]~12_combout  = (\inst3|FREE [2] & ((GND) # (!\inst3|FREE[1]~11 ))) # (!\inst3|FREE [2] & (\inst3|FREE[1]~11  $ (GND)))
// \inst3|FREE[2]~13  = CARRY((\inst3|FREE [2]) # (!\inst3|FREE[1]~11 ))

	.dataa(\inst3|FREE [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|FREE[1]~11 ),
	.combout(\inst3|FREE[2]~12_combout ),
	.cout(\inst3|FREE[2]~13 ));
// synopsys translate_off
defparam \inst3|FREE[2]~12 .lut_mask = 16'h5AAF;
defparam \inst3|FREE[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N6
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  = \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [2] $ (\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [2]),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .lut_mask = 16'h0FF0;
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N7
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[2] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N30
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  $ (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [2])

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .lut_mask = 16'h55AA;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N21
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[2] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N20
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|op_1~4 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|op_1~4_combout  = ((\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [2] $ (\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [2] $ (\inst1|buffer|dcfifo_component|auto_generated|op_1~3 
// )))) # (GND)
// \inst1|buffer|dcfifo_component|auto_generated|op_1~5  = CARRY((\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [2] & (\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [2] & !\inst1|buffer|dcfifo_component|auto_generated|op_1~3 )) 
// # (!\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [2] & ((\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [2]) # (!\inst1|buffer|dcfifo_component|auto_generated|op_1~3 ))))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [2]),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|buffer|dcfifo_component|auto_generated|op_1~3 ),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|op_1~4_combout ),
	.cout(\inst1|buffer|dcfifo_component|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|op_1~4 .lut_mask = 16'h964D;
defparam \inst1|buffer|dcfifo_component|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N12
cycloneive_lcell_comb \inst1|Add0~4 (
// Equation(s):
// \inst1|Add0~4_combout  = (\inst1|buffer|dcfifo_component|auto_generated|op_1~4_combout  & (!\inst1|Add0~3  & VCC)) # (!\inst1|buffer|dcfifo_component|auto_generated|op_1~4_combout  & (\inst1|Add0~3  $ (GND)))
// \inst1|Add0~5  = CARRY((!\inst1|buffer|dcfifo_component|auto_generated|op_1~4_combout  & !\inst1|Add0~3 ))

	.dataa(gnd),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~3 ),
	.combout(\inst1|Add0~4_combout ),
	.cout(\inst1|Add0~5 ));
// synopsys translate_off
defparam \inst1|Add0~4 .lut_mask = 16'h3C03;
defparam \inst1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y20_N23
dffeas \inst3|FREE[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|FREE[2]~12_combout ),
	.asdata(\inst1|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(\inst3|state.WaitToRead~q ),
	.ena(\inst3|FREE[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|FREE [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|FREE[2] .is_wysiwyg = "true";
defparam \inst3|FREE[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneive_lcell_comb \inst3|FREE[3]~14 (
// Equation(s):
// \inst3|FREE[3]~14_combout  = (\inst3|FREE [3] & (\inst3|FREE[2]~13  & VCC)) # (!\inst3|FREE [3] & (!\inst3|FREE[2]~13 ))
// \inst3|FREE[3]~15  = CARRY((!\inst3|FREE [3] & !\inst3|FREE[2]~13 ))

	.dataa(gnd),
	.datab(\inst3|FREE [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|FREE[2]~13 ),
	.combout(\inst3|FREE[3]~14_combout ),
	.cout(\inst3|FREE[3]~15 ));
// synopsys translate_off
defparam \inst3|FREE[3]~14 .lut_mask = 16'hC303;
defparam \inst3|FREE[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N23
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[3] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N29
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[3] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N22
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|op_1~6 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|op_1~6_combout  = (\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [3] & ((\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [3] & (!\inst1|buffer|dcfifo_component|auto_generated|op_1~5 
// )) # (!\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [3] & (\inst1|buffer|dcfifo_component|auto_generated|op_1~5  & VCC)))) # (!\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [3] & 
// ((\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [3] & ((\inst1|buffer|dcfifo_component|auto_generated|op_1~5 ) # (GND))) # (!\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [3] & 
// (!\inst1|buffer|dcfifo_component|auto_generated|op_1~5 ))))
// \inst1|buffer|dcfifo_component|auto_generated|op_1~7  = CARRY((\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [3] & (\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [3] & !\inst1|buffer|dcfifo_component|auto_generated|op_1~5 )) 
// # (!\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [3] & ((\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [3]) # (!\inst1|buffer|dcfifo_component|auto_generated|op_1~5 ))))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [3]),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|buffer|dcfifo_component|auto_generated|op_1~5 ),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|op_1~6_combout ),
	.cout(\inst1|buffer|dcfifo_component|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|op_1~6 .lut_mask = 16'h694D;
defparam \inst1|buffer|dcfifo_component|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N14
cycloneive_lcell_comb \inst1|Add0~6 (
// Equation(s):
// \inst1|Add0~6_combout  = (\inst1|buffer|dcfifo_component|auto_generated|op_1~6_combout  & ((\inst1|Add0~5 ) # (GND))) # (!\inst1|buffer|dcfifo_component|auto_generated|op_1~6_combout  & (!\inst1|Add0~5 ))
// \inst1|Add0~7  = CARRY((\inst1|buffer|dcfifo_component|auto_generated|op_1~6_combout ) # (!\inst1|Add0~5 ))

	.dataa(gnd),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~5 ),
	.combout(\inst1|Add0~6_combout ),
	.cout(\inst1|Add0~7 ));
// synopsys translate_off
defparam \inst1|Add0~6 .lut_mask = 16'hC3CF;
defparam \inst1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y20_N25
dffeas \inst3|FREE[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|FREE[3]~14_combout ),
	.asdata(\inst1|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(\inst3|state.WaitToRead~q ),
	.ena(\inst3|FREE[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|FREE [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|FREE[3] .is_wysiwyg = "true";
defparam \inst3|FREE[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneive_lcell_comb \inst3|FREE[4]~16 (
// Equation(s):
// \inst3|FREE[4]~16_combout  = (\inst3|FREE [4] & ((GND) # (!\inst3|FREE[3]~15 ))) # (!\inst3|FREE [4] & (\inst3|FREE[3]~15  $ (GND)))
// \inst3|FREE[4]~17  = CARRY((\inst3|FREE [4]) # (!\inst3|FREE[3]~15 ))

	.dataa(\inst3|FREE [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|FREE[3]~15 ),
	.combout(\inst3|FREE[4]~16_combout ),
	.cout(\inst3|FREE[4]~17 ));
// synopsys translate_off
defparam \inst3|FREE[4]~16 .lut_mask = 16'h5AAF;
defparam \inst3|FREE[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N16
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g [4] $ (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [6] $ (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g 
// [5]))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(gnd),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .lut_mask = 16'hA55A;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N17
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[4] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N2
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  = \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [6] $ (\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [5] $ 
// (\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [4]))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [6]),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [5]),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [4]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .lut_mask = 16'h9966;
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N3
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[4] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|op_1~8 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|op_1~8_combout  = ((\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [4] $ (\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [4] $ (\inst1|buffer|dcfifo_component|auto_generated|op_1~7 
// )))) # (GND)
// \inst1|buffer|dcfifo_component|auto_generated|op_1~9  = CARRY((\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [4] & ((!\inst1|buffer|dcfifo_component|auto_generated|op_1~7 ) # (!\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a 
// [4]))) # (!\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [4] & (!\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [4] & !\inst1|buffer|dcfifo_component|auto_generated|op_1~7 )))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [4]),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|buffer|dcfifo_component|auto_generated|op_1~7 ),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|op_1~8_combout ),
	.cout(\inst1|buffer|dcfifo_component|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|op_1~8 .lut_mask = 16'h962B;
defparam \inst1|buffer|dcfifo_component|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N16
cycloneive_lcell_comb \inst1|Add0~8 (
// Equation(s):
// \inst1|Add0~8_combout  = (\inst1|buffer|dcfifo_component|auto_generated|op_1~8_combout  & (!\inst1|Add0~7  & VCC)) # (!\inst1|buffer|dcfifo_component|auto_generated|op_1~8_combout  & (\inst1|Add0~7  $ (GND)))
// \inst1|Add0~9  = CARRY((!\inst1|buffer|dcfifo_component|auto_generated|op_1~8_combout  & !\inst1|Add0~7 ))

	.dataa(gnd),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~7 ),
	.combout(\inst1|Add0~8_combout ),
	.cout(\inst1|Add0~9 ));
// synopsys translate_off
defparam \inst1|Add0~8 .lut_mask = 16'h3C03;
defparam \inst1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y20_N27
dffeas \inst3|FREE[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|FREE[4]~16_combout ),
	.asdata(\inst1|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(\inst3|state.WaitToRead~q ),
	.ena(\inst3|FREE[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|FREE [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|FREE[4] .is_wysiwyg = "true";
defparam \inst3|FREE[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneive_lcell_comb \inst3|FREE[5]~18 (
// Equation(s):
// \inst3|FREE[5]~18_combout  = (\inst3|FREE [5] & (\inst3|FREE[4]~17  & VCC)) # (!\inst3|FREE [5] & (!\inst3|FREE[4]~17 ))
// \inst3|FREE[5]~19  = CARRY((!\inst3|FREE [5] & !\inst3|FREE[4]~17 ))

	.dataa(gnd),
	.datab(\inst3|FREE [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|FREE[4]~17 ),
	.combout(\inst3|FREE[5]~18_combout ),
	.cout(\inst3|FREE[5]~19 ));
// synopsys translate_off
defparam \inst3|FREE[5]~18 .lut_mask = 16'hC303;
defparam \inst3|FREE[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N12
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout  = \inst1|buffer|dcfifo_component|auto_generated|wrptr_g [5] $ (\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [6])

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .lut_mask = 16'h55AA;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N27
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[5] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout  = \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [6] $ (\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [5])

	.dataa(gnd),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [6]),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp|dffpipe17|dffe19a [5]),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .lut_mask = 16'h33CC;
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N13
dffeas \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|buffer|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[5] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N26
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|op_1~10 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|op_1~10_combout  = \inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [5] $ (\inst1|buffer|dcfifo_component|auto_generated|op_1~9  $ (!\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a 
// [5]))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|ws_bwp|dffe16a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|ws_brp|dffe16a [5]),
	.cin(\inst1|buffer|dcfifo_component|auto_generated|op_1~9 ),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|op_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|op_1~10 .lut_mask = 16'h5AA5;
defparam \inst1|buffer|dcfifo_component|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N18
cycloneive_lcell_comb \inst1|Add0~10 (
// Equation(s):
// \inst1|Add0~10_combout  = (\inst1|buffer|dcfifo_component|auto_generated|op_1~10_combout  & ((\inst1|Add0~9 ) # (GND))) # (!\inst1|buffer|dcfifo_component|auto_generated|op_1~10_combout  & (!\inst1|Add0~9 ))
// \inst1|Add0~11  = CARRY((\inst1|buffer|dcfifo_component|auto_generated|op_1~10_combout ) # (!\inst1|Add0~9 ))

	.dataa(gnd),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~9 ),
	.combout(\inst1|Add0~10_combout ),
	.cout(\inst1|Add0~11 ));
// synopsys translate_off
defparam \inst1|Add0~10 .lut_mask = 16'hC3CF;
defparam \inst1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y20_N29
dffeas \inst3|FREE[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|FREE[5]~18_combout ),
	.asdata(\inst1|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(\inst3|state.WaitToRead~q ),
	.ena(\inst3|FREE[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|FREE [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|FREE[5] .is_wysiwyg = "true";
defparam \inst3|FREE[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
cycloneive_lcell_comb \inst3|FREE[6]~20 (
// Equation(s):
// \inst3|FREE[6]~20_combout  = \inst3|FREE [6] $ (\inst3|FREE[5]~19 )

	.dataa(\inst3|FREE [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|FREE[5]~19 ),
	.combout(\inst3|FREE[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|FREE[6]~20 .lut_mask = 16'h5A5A;
defparam \inst3|FREE[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N0
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (!\inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & 
// (!\inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & !\inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(gnd),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h0005;
defparam \inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N1
dffeas \inst1|buffer|dcfifo_component|auto_generated|wrfull_reg|dffe15a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|buffer|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.asdata(vcc),
	.clrn(\SW[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|buffer|dcfifo_component|auto_generated|wrfull_reg|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|wrfull_reg|dffe15a[0] .is_wysiwyg = "true";
defparam \inst1|buffer|dcfifo_component|auto_generated|wrfull_reg|dffe15a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N20
cycloneive_lcell_comb \inst1|Add0~12 (
// Equation(s):
// \inst1|Add0~12_combout  = \inst1|Add0~11  $ (!\inst1|buffer|dcfifo_component|auto_generated|wrfull_reg|dffe15a [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|wrfull_reg|dffe15a [0]),
	.cin(\inst1|Add0~11 ),
	.combout(\inst1|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~12 .lut_mask = 16'hF00F;
defparam \inst1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y20_N31
dffeas \inst3|FREE[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|FREE[6]~20_combout ),
	.asdata(\inst1|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(\inst3|state.WaitToRead~q ),
	.ena(\inst3|FREE[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|FREE [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|FREE[6] .is_wysiwyg = "true";
defparam \inst3|FREE[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneive_lcell_comb \inst3|LessThan2~0 (
// Equation(s):
// \inst3|LessThan2~0_combout  = (\inst3|FREE [3]) # ((\inst3|FREE [1]) # ((\inst3|FREE [2]) # (\inst3|FREE [0])))

	.dataa(\inst3|FREE [3]),
	.datab(\inst3|FREE [1]),
	.datac(\inst3|FREE [2]),
	.datad(\inst3|FREE [0]),
	.cin(gnd),
	.combout(\inst3|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan2~0 .lut_mask = 16'hFFFE;
defparam \inst3|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneive_lcell_comb \inst3|LessThan2~1 (
// Equation(s):
// \inst3|LessThan2~1_combout  = (\inst3|FREE [6]) # ((\inst3|FREE [5]) # ((\inst3|FREE [4]) # (\inst3|LessThan2~0_combout )))

	.dataa(\inst3|FREE [6]),
	.datab(\inst3|FREE [5]),
	.datac(\inst3|FREE [4]),
	.datad(\inst3|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan2~1 .lut_mask = 16'hFFFE;
defparam \inst3|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \inst3|tipo~0 (
// Equation(s):
// \inst3|tipo~0_combout  = (!\SW[1]~input_o  & (\SW[2]~input_o  & \SW[0]~input_o ))

	.dataa(\SW[1]~input_o ),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|tipo~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|tipo~0 .lut_mask = 16'h5000;
defparam \inst3|tipo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N9
dffeas \inst3|tipo[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|tipo~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|tipo[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|tipo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|tipo[0] .is_wysiwyg = "true";
defparam \inst3|tipo[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \inst3|Selector51~2 (
// Equation(s):
// \inst3|Selector51~2_combout  = ((\inst3|Equal9~2_combout  & ((!\inst3|tipo [0]) # (!\inst3|tipo [1])))) # (!\inst3|LessThan5~0_combout )

	.dataa(\inst3|tipo [1]),
	.datab(\inst3|Equal9~2_combout ),
	.datac(\inst3|LessThan5~0_combout ),
	.datad(\inst3|tipo [0]),
	.cin(gnd),
	.combout(\inst3|Selector51~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector51~2 .lut_mask = 16'h4FCF;
defparam \inst3|Selector51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneive_lcell_comb \inst3|Selector51~3 (
// Equation(s):
// \inst3|Selector51~3_combout  = (\inst3|state.Writing~q  & ((\inst3|Selector51~2_combout ) # ((!\inst3|always0~2_combout ) # (!\inst3|LessThan2~1_combout ))))

	.dataa(\inst3|Selector51~2_combout ),
	.datab(\inst3|LessThan2~1_combout ),
	.datac(\inst3|always0~2_combout ),
	.datad(\inst3|state.Writing~q ),
	.cin(gnd),
	.combout(\inst3|Selector51~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector51~3 .lut_mask = 16'hBF00;
defparam \inst3|Selector51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \inst3|Selector51~4 (
// Equation(s):
// \inst3|Selector51~4_combout  = (\inst3|Selector51~3_combout  & ((\inst3|tipo [1]) # ((!\inst3|LessThan5~0_combout ) # (!\inst3|Equal9~2_combout ))))

	.dataa(\inst3|tipo [1]),
	.datab(\inst3|Equal9~2_combout ),
	.datac(\inst3|LessThan5~0_combout ),
	.datad(\inst3|Selector51~3_combout ),
	.cin(gnd),
	.combout(\inst3|Selector51~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector51~4 .lut_mask = 16'hBF00;
defparam \inst3|Selector51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneive_lcell_comb \inst3|Selector4~0 (
// Equation(s):
// \inst3|Selector4~0_combout  = (\inst3|LessThan5~0_combout  & (((\inst3|tipo [1] & \inst3|tipo [0])) # (!\inst3|Equal9~2_combout )))

	.dataa(\inst3|tipo [1]),
	.datab(\inst3|Equal9~2_combout ),
	.datac(\inst3|LessThan5~0_combout ),
	.datad(\inst3|tipo [0]),
	.cin(gnd),
	.combout(\inst3|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector4~0 .lut_mask = 16'hB030;
defparam \inst3|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \inst3|Selector51~9 (
// Equation(s):
// \inst3|Selector51~9_combout  = ((\inst3|LessThan2~1_combout  & (!\inst3|always0~2_combout )) # (!\inst3|LessThan2~1_combout  & ((\inst3|Selector4~0_combout )))) # (!\inst3|Selector51~4_combout )

	.dataa(\inst3|always0~2_combout ),
	.datab(\inst3|LessThan2~1_combout ),
	.datac(\inst3|Selector51~4_combout ),
	.datad(\inst3|Selector4~0_combout ),
	.cin(gnd),
	.combout(\inst3|Selector51~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector51~9 .lut_mask = 16'h7F4F;
defparam \inst3|Selector51~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \inst3|always0~4 (
// Equation(s):
// \inst3|always0~4_combout  = ((\inst3|tipo [0]) # (!\inst3|Equal9~2_combout )) # (!\inst3|tipo [1])

	.dataa(\inst3|tipo [1]),
	.datab(gnd),
	.datac(\inst3|Equal9~2_combout ),
	.datad(\inst3|tipo [0]),
	.cin(gnd),
	.combout(\inst3|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|always0~4 .lut_mask = 16'hFF5F;
defparam \inst3|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneive_lcell_comb \inst3|Add5~0 (
// Equation(s):
// \inst3|Add5~0_combout  = \inst3|column [0] $ (VCC)
// \inst3|Add5~1  = CARRY(\inst3|column [0])

	.dataa(\inst3|column [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add5~0_combout ),
	.cout(\inst3|Add5~1 ));
// synopsys translate_off
defparam \inst3|Add5~0 .lut_mask = 16'h55AA;
defparam \inst3|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \inst3|Selector51~5 (
// Equation(s):
// \inst3|Selector51~5_combout  = (\inst3|Selector51~9_combout  & ((\inst3|Selector51~3_combout ) # (!\inst3|nextstate.ItsOver~0_combout )))

	.dataa(\inst3|Selector51~3_combout ),
	.datab(gnd),
	.datac(\inst3|nextstate.ItsOver~0_combout ),
	.datad(\inst3|Selector51~9_combout ),
	.cin(gnd),
	.combout(\inst3|Selector51~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector51~5 .lut_mask = 16'hAF00;
defparam \inst3|Selector51~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \inst3|LessThan4~1 (
// Equation(s):
// \inst3|LessThan4~1_combout  = (\inst3|column [3] & (\inst3|column [2] & (\inst3|column [0] & \inst3|column [1])))

	.dataa(\inst3|column [3]),
	.datab(\inst3|column [2]),
	.datac(\inst3|column [0]),
	.datad(\inst3|column [1]),
	.cin(gnd),
	.combout(\inst3|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan4~1 .lut_mask = 16'h8000;
defparam \inst3|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \inst3|Add6~16 (
// Equation(s):
// \inst3|Add6~16_combout  = (\inst3|column [8] & ((GND) # (!\inst3|Add6~15 ))) # (!\inst3|column [8] & (\inst3|Add6~15  $ (GND)))
// \inst3|Add6~17  = CARRY((\inst3|column [8]) # (!\inst3|Add6~15 ))

	.dataa(\inst3|column [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add6~15 ),
	.combout(\inst3|Add6~16_combout ),
	.cout(\inst3|Add6~17 ));
// synopsys translate_off
defparam \inst3|Add6~16 .lut_mask = 16'h5AAF;
defparam \inst3|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \inst3|Add6~18 (
// Equation(s):
// \inst3|Add6~18_combout  = \inst3|Add6~17  $ (\inst3|column [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|column [9]),
	.cin(\inst3|Add6~17 ),
	.combout(\inst3|Add6~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add6~18 .lut_mask = 16'h0FF0;
defparam \inst3|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \inst3|Add5~12 (
// Equation(s):
// \inst3|Add5~12_combout  = (\inst3|column [6] & (\inst3|Add5~11  $ (GND))) # (!\inst3|column [6] & (!\inst3|Add5~11  & VCC))
// \inst3|Add5~13  = CARRY((\inst3|column [6] & !\inst3|Add5~11 ))

	.dataa(gnd),
	.datab(\inst3|column [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add5~11 ),
	.combout(\inst3|Add5~12_combout ),
	.cout(\inst3|Add5~13 ));
// synopsys translate_off
defparam \inst3|Add5~12 .lut_mask = 16'hC30C;
defparam \inst3|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneive_lcell_comb \inst3|Add5~14 (
// Equation(s):
// \inst3|Add5~14_combout  = (\inst3|column [7] & (!\inst3|Add5~13 )) # (!\inst3|column [7] & ((\inst3|Add5~13 ) # (GND)))
// \inst3|Add5~15  = CARRY((!\inst3|Add5~13 ) # (!\inst3|column [7]))

	.dataa(gnd),
	.datab(\inst3|column [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add5~13 ),
	.combout(\inst3|Add5~14_combout ),
	.cout(\inst3|Add5~15 ));
// synopsys translate_off
defparam \inst3|Add5~14 .lut_mask = 16'h3C3F;
defparam \inst3|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneive_lcell_comb \inst3|Add5~16 (
// Equation(s):
// \inst3|Add5~16_combout  = (\inst3|column [8] & ((GND) # (!\inst3|Add5~15 ))) # (!\inst3|column [8] & (\inst3|Add5~15  $ (GND)))
// \inst3|Add5~17  = CARRY((\inst3|column [8]) # (!\inst3|Add5~15 ))

	.dataa(gnd),
	.datab(\inst3|column [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add5~15 ),
	.combout(\inst3|Add5~16_combout ),
	.cout(\inst3|Add5~17 ));
// synopsys translate_off
defparam \inst3|Add5~16 .lut_mask = 16'h3CCF;
defparam \inst3|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneive_lcell_comb \inst3|Add5~18 (
// Equation(s):
// \inst3|Add5~18_combout  = \inst3|Add5~17  $ (\inst3|column [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|column [9]),
	.cin(\inst3|Add5~17 ),
	.combout(\inst3|Add5~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add5~18 .lut_mask = 16'h0FF0;
defparam \inst3|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneive_lcell_comb \inst3|Add10~14 (
// Equation(s):
// \inst3|Add10~14_combout  = (\inst3|column [7] & (!\inst3|Add10~13 )) # (!\inst3|column [7] & ((\inst3|Add10~13 ) # (GND)))
// \inst3|Add10~15  = CARRY((!\inst3|Add10~13 ) # (!\inst3|column [7]))

	.dataa(gnd),
	.datab(\inst3|column [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add10~13 ),
	.combout(\inst3|Add10~14_combout ),
	.cout(\inst3|Add10~15 ));
// synopsys translate_off
defparam \inst3|Add10~14 .lut_mask = 16'h3C3F;
defparam \inst3|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneive_lcell_comb \inst3|Add10~16 (
// Equation(s):
// \inst3|Add10~16_combout  = (\inst3|column [8] & (\inst3|Add10~15  $ (GND))) # (!\inst3|column [8] & (!\inst3|Add10~15  & VCC))
// \inst3|Add10~17  = CARRY((\inst3|column [8] & !\inst3|Add10~15 ))

	.dataa(gnd),
	.datab(\inst3|column [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add10~15 ),
	.combout(\inst3|Add10~16_combout ),
	.cout(\inst3|Add10~17 ));
// synopsys translate_off
defparam \inst3|Add10~16 .lut_mask = 16'hC30C;
defparam \inst3|Add10~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneive_lcell_comb \inst3|Add10~18 (
// Equation(s):
// \inst3|Add10~18_combout  = \inst3|Add10~17  $ (\inst3|column [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|column [9]),
	.cin(\inst3|Add10~17 ),
	.combout(\inst3|Add10~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add10~18 .lut_mask = 16'h0FF0;
defparam \inst3|Add10~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneive_lcell_comb \inst3|Selector51~7 (
// Equation(s):
// \inst3|Selector51~7_combout  = (\inst3|Selector51~6_combout  & (((\inst3|Add10~18_combout ) # (!\inst3|Selector51~5_combout )))) # (!\inst3|Selector51~6_combout  & (\inst3|column [9] & ((\inst3|Selector51~5_combout ))))

	.dataa(\inst3|column [9]),
	.datab(\inst3|Selector51~6_combout ),
	.datac(\inst3|Add10~18_combout ),
	.datad(\inst3|Selector51~5_combout ),
	.cin(gnd),
	.combout(\inst3|Selector51~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector51~7 .lut_mask = 16'hE2CC;
defparam \inst3|Selector51~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneive_lcell_comb \inst3|Selector51~8 (
// Equation(s):
// \inst3|Selector51~8_combout  = (\inst3|Selector51~9_combout  & (((\inst3|Selector51~7_combout )))) # (!\inst3|Selector51~9_combout  & ((\inst3|Selector51~7_combout  & ((\inst3|Add5~18_combout ))) # (!\inst3|Selector51~7_combout  & (\inst3|Add6~18_combout 
// ))))

	.dataa(\inst3|Selector51~9_combout ),
	.datab(\inst3|Add6~18_combout ),
	.datac(\inst3|Add5~18_combout ),
	.datad(\inst3|Selector51~7_combout ),
	.cin(gnd),
	.combout(\inst3|Selector51~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector51~8 .lut_mask = 16'hFA44;
defparam \inst3|Selector51~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \inst3|column~28 (
// Equation(s):
// \inst3|column~28_combout  = (\SW[2]~input_o  & (\inst3|Selector51~8_combout  & ((\inst3|Selector51~9_combout ) # (!\inst3|always0~4_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\inst3|always0~4_combout ),
	.datac(\inst3|Selector51~8_combout ),
	.datad(\inst3|Selector51~9_combout ),
	.cin(gnd),
	.combout(\inst3|column~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|column~28 .lut_mask = 16'hA020;
defparam \inst3|column~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N25
dffeas \inst3|column[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|column~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|column [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|column[9] .is_wysiwyg = "true";
defparam \inst3|column[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneive_lcell_comb \inst3|LessThan4~0 (
// Equation(s):
// \inst3|LessThan4~0_combout  = (\inst3|column [5] & (\inst3|column [4] & (\inst3|column [7] & \inst3|column [6])))

	.dataa(\inst3|column [5]),
	.datab(\inst3|column [4]),
	.datac(\inst3|column [7]),
	.datad(\inst3|column [6]),
	.cin(gnd),
	.combout(\inst3|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan4~0 .lut_mask = 16'h8000;
defparam \inst3|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneive_lcell_comb \inst3|Selector40~0 (
// Equation(s):
// \inst3|Selector40~0_combout  = (\inst3|column [9] & ((\inst3|column [8]) # ((\inst3|LessThan4~1_combout  & \inst3|LessThan4~0_combout ))))

	.dataa(\inst3|column [8]),
	.datab(\inst3|LessThan4~1_combout ),
	.datac(\inst3|column [9]),
	.datad(\inst3|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\inst3|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector40~0 .lut_mask = 16'hE0A0;
defparam \inst3|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \inst3|Selector51~6 (
// Equation(s):
// \inst3|Selector51~6_combout  = (\inst3|Selector51~9_combout  & (\inst3|Selector51~3_combout )) # (!\inst3|Selector51~9_combout  & ((!\inst3|Selector40~0_combout )))

	.dataa(\inst3|Selector51~3_combout ),
	.datab(gnd),
	.datac(\inst3|Selector40~0_combout ),
	.datad(\inst3|Selector51~9_combout ),
	.cin(gnd),
	.combout(\inst3|Selector51~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector51~6 .lut_mask = 16'hAA0F;
defparam \inst3|Selector51~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneive_lcell_comb \inst3|Add10~0 (
// Equation(s):
// \inst3|Add10~0_combout  = \inst3|column [0] $ (VCC)
// \inst3|Add10~1  = CARRY(\inst3|column [0])

	.dataa(\inst3|column [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add10~0_combout ),
	.cout(\inst3|Add10~1 ));
// synopsys translate_off
defparam \inst3|Add10~0 .lut_mask = 16'h55AA;
defparam \inst3|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneive_lcell_comb \inst3|Selector60~0 (
// Equation(s):
// \inst3|Selector60~0_combout  = (\inst3|Selector51~5_combout  & ((\inst3|Selector51~6_combout  & ((\inst3|Add10~0_combout ))) # (!\inst3|Selector51~6_combout  & (\inst3|column [0])))) # (!\inst3|Selector51~5_combout  & (((\inst3|Selector51~6_combout ))))

	.dataa(\inst3|column [0]),
	.datab(\inst3|Selector51~5_combout ),
	.datac(\inst3|Selector51~6_combout ),
	.datad(\inst3|Add10~0_combout ),
	.cin(gnd),
	.combout(\inst3|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector60~0 .lut_mask = 16'hF838;
defparam \inst3|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \inst3|Add6~0 (
// Equation(s):
// \inst3|Add6~0_combout  = \inst3|column [0] $ (VCC)
// \inst3|Add6~1  = CARRY(\inst3|column [0])

	.dataa(\inst3|column [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add6~0_combout ),
	.cout(\inst3|Add6~1 ));
// synopsys translate_off
defparam \inst3|Add6~0 .lut_mask = 16'h55AA;
defparam \inst3|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneive_lcell_comb \inst3|Selector60~1 (
// Equation(s):
// \inst3|Selector60~1_combout  = (\inst3|Selector60~0_combout  & ((\inst3|Add5~0_combout ) # ((\inst3|Selector51~9_combout )))) # (!\inst3|Selector60~0_combout  & (((!\inst3|Selector51~9_combout  & \inst3|Add6~0_combout ))))

	.dataa(\inst3|Add5~0_combout ),
	.datab(\inst3|Selector60~0_combout ),
	.datac(\inst3|Selector51~9_combout ),
	.datad(\inst3|Add6~0_combout ),
	.cin(gnd),
	.combout(\inst3|Selector60~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector60~1 .lut_mask = 16'hCBC8;
defparam \inst3|Selector60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \inst3|column~27 (
// Equation(s):
// \inst3|column~27_combout  = (\inst3|Selector60~1_combout  & (\SW[2]~input_o  & ((\inst3|Selector51~9_combout ) # (!\inst3|always0~4_combout ))))

	.dataa(\inst3|Selector51~9_combout ),
	.datab(\inst3|Selector60~1_combout ),
	.datac(\inst3|always0~4_combout ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\inst3|column~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|column~27 .lut_mask = 16'h8C00;
defparam \inst3|column~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N15
dffeas \inst3|column[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|column~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|column [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|column[0] .is_wysiwyg = "true";
defparam \inst3|column[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \inst3|Add5~2 (
// Equation(s):
// \inst3|Add5~2_combout  = (\inst3|column [1] & (!\inst3|Add5~1 )) # (!\inst3|column [1] & ((\inst3|Add5~1 ) # (GND)))
// \inst3|Add5~3  = CARRY((!\inst3|Add5~1 ) # (!\inst3|column [1]))

	.dataa(gnd),
	.datab(\inst3|column [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add5~1 ),
	.combout(\inst3|Add5~2_combout ),
	.cout(\inst3|Add5~3 ));
// synopsys translate_off
defparam \inst3|Add5~2 .lut_mask = 16'h3C3F;
defparam \inst3|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \inst3|Add6~2 (
// Equation(s):
// \inst3|Add6~2_combout  = (\inst3|column [1] & (!\inst3|Add6~1 )) # (!\inst3|column [1] & ((\inst3|Add6~1 ) # (GND)))
// \inst3|Add6~3  = CARRY((!\inst3|Add6~1 ) # (!\inst3|column [1]))

	.dataa(gnd),
	.datab(\inst3|column [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add6~1 ),
	.combout(\inst3|Add6~2_combout ),
	.cout(\inst3|Add6~3 ));
// synopsys translate_off
defparam \inst3|Add6~2 .lut_mask = 16'h3C3F;
defparam \inst3|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneive_lcell_comb \inst3|Add10~2 (
// Equation(s):
// \inst3|Add10~2_combout  = (\inst3|column [1] & (!\inst3|Add10~1 )) # (!\inst3|column [1] & ((\inst3|Add10~1 ) # (GND)))
// \inst3|Add10~3  = CARRY((!\inst3|Add10~1 ) # (!\inst3|column [1]))

	.dataa(\inst3|column [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add10~1 ),
	.combout(\inst3|Add10~2_combout ),
	.cout(\inst3|Add10~3 ));
// synopsys translate_off
defparam \inst3|Add10~2 .lut_mask = 16'h5A5F;
defparam \inst3|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneive_lcell_comb \inst3|Selector59~0 (
// Equation(s):
// \inst3|Selector59~0_combout  = (\inst3|Selector51~6_combout  & ((\inst3|Add10~2_combout ) # ((!\inst3|Selector51~5_combout )))) # (!\inst3|Selector51~6_combout  & (((\inst3|column [1] & \inst3|Selector51~5_combout ))))

	.dataa(\inst3|Add10~2_combout ),
	.datab(\inst3|column [1]),
	.datac(\inst3|Selector51~6_combout ),
	.datad(\inst3|Selector51~5_combout ),
	.cin(gnd),
	.combout(\inst3|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector59~0 .lut_mask = 16'hACF0;
defparam \inst3|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \inst3|Selector59~1 (
// Equation(s):
// \inst3|Selector59~1_combout  = (\inst3|Selector51~9_combout  & (((\inst3|Selector59~0_combout )))) # (!\inst3|Selector51~9_combout  & ((\inst3|Selector59~0_combout  & (\inst3|Add5~2_combout )) # (!\inst3|Selector59~0_combout  & ((\inst3|Add6~2_combout 
// )))))

	.dataa(\inst3|Add5~2_combout ),
	.datab(\inst3|Add6~2_combout ),
	.datac(\inst3|Selector51~9_combout ),
	.datad(\inst3|Selector59~0_combout ),
	.cin(gnd),
	.combout(\inst3|Selector59~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector59~1 .lut_mask = 16'hFA0C;
defparam \inst3|Selector59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \inst3|column~26 (
// Equation(s):
// \inst3|column~26_combout  = (\inst3|Selector59~1_combout  & (\SW[2]~input_o  & ((\inst3|Selector51~9_combout ) # (!\inst3|always0~4_combout ))))

	.dataa(\inst3|Selector59~1_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\inst3|Selector51~9_combout ),
	.datad(\inst3|always0~4_combout ),
	.cin(gnd),
	.combout(\inst3|column~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|column~26 .lut_mask = 16'h8088;
defparam \inst3|column~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N1
dffeas \inst3|column[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|column~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|column [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|column[1] .is_wysiwyg = "true";
defparam \inst3|column[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \inst3|Add6~4 (
// Equation(s):
// \inst3|Add6~4_combout  = (\inst3|column [2] & (\inst3|Add6~3  $ (GND))) # (!\inst3|column [2] & (!\inst3|Add6~3  & VCC))
// \inst3|Add6~5  = CARRY((\inst3|column [2] & !\inst3|Add6~3 ))

	.dataa(gnd),
	.datab(\inst3|column [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add6~3 ),
	.combout(\inst3|Add6~4_combout ),
	.cout(\inst3|Add6~5 ));
// synopsys translate_off
defparam \inst3|Add6~4 .lut_mask = 16'hC30C;
defparam \inst3|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneive_lcell_comb \inst3|Add10~4 (
// Equation(s):
// \inst3|Add10~4_combout  = (\inst3|column [2] & (\inst3|Add10~3  $ (GND))) # (!\inst3|column [2] & (!\inst3|Add10~3  & VCC))
// \inst3|Add10~5  = CARRY((\inst3|column [2] & !\inst3|Add10~3 ))

	.dataa(gnd),
	.datab(\inst3|column [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add10~3 ),
	.combout(\inst3|Add10~4_combout ),
	.cout(\inst3|Add10~5 ));
// synopsys translate_off
defparam \inst3|Add10~4 .lut_mask = 16'hC30C;
defparam \inst3|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneive_lcell_comb \inst3|Selector58~0 (
// Equation(s):
// \inst3|Selector58~0_combout  = (\inst3|Selector51~6_combout  & ((\inst3|Add10~4_combout ) # ((!\inst3|Selector51~5_combout )))) # (!\inst3|Selector51~6_combout  & (((\inst3|column [2] & \inst3|Selector51~5_combout ))))

	.dataa(\inst3|Add10~4_combout ),
	.datab(\inst3|column [2]),
	.datac(\inst3|Selector51~6_combout ),
	.datad(\inst3|Selector51~5_combout ),
	.cin(gnd),
	.combout(\inst3|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector58~0 .lut_mask = 16'hACF0;
defparam \inst3|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneive_lcell_comb \inst3|Add5~4 (
// Equation(s):
// \inst3|Add5~4_combout  = (\inst3|column [2] & (\inst3|Add5~3  $ (GND))) # (!\inst3|column [2] & (!\inst3|Add5~3  & VCC))
// \inst3|Add5~5  = CARRY((\inst3|column [2] & !\inst3|Add5~3 ))

	.dataa(gnd),
	.datab(\inst3|column [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add5~3 ),
	.combout(\inst3|Add5~4_combout ),
	.cout(\inst3|Add5~5 ));
// synopsys translate_off
defparam \inst3|Add5~4 .lut_mask = 16'hC30C;
defparam \inst3|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \inst3|Selector58~1 (
// Equation(s):
// \inst3|Selector58~1_combout  = (\inst3|Selector58~0_combout  & (((\inst3|Selector51~9_combout ) # (\inst3|Add5~4_combout )))) # (!\inst3|Selector58~0_combout  & (\inst3|Add6~4_combout  & (!\inst3|Selector51~9_combout )))

	.dataa(\inst3|Add6~4_combout ),
	.datab(\inst3|Selector58~0_combout ),
	.datac(\inst3|Selector51~9_combout ),
	.datad(\inst3|Add5~4_combout ),
	.cin(gnd),
	.combout(\inst3|Selector58~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector58~1 .lut_mask = 16'hCEC2;
defparam \inst3|Selector58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \inst3|column~25 (
// Equation(s):
// \inst3|column~25_combout  = (\inst3|Selector58~1_combout  & (\SW[2]~input_o  & ((\inst3|Selector51~9_combout ) # (!\inst3|always0~4_combout ))))

	.dataa(\inst3|Selector51~9_combout ),
	.datab(\inst3|Selector58~1_combout ),
	.datac(\inst3|always0~4_combout ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\inst3|column~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|column~25 .lut_mask = 16'h8C00;
defparam \inst3|column~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N29
dffeas \inst3|column[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|column~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|column [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|column[2] .is_wysiwyg = "true";
defparam \inst3|column[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \inst3|Add6~6 (
// Equation(s):
// \inst3|Add6~6_combout  = (\inst3|column [3] & (!\inst3|Add6~5 )) # (!\inst3|column [3] & ((\inst3|Add6~5 ) # (GND)))
// \inst3|Add6~7  = CARRY((!\inst3|Add6~5 ) # (!\inst3|column [3]))

	.dataa(\inst3|column [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add6~5 ),
	.combout(\inst3|Add6~6_combout ),
	.cout(\inst3|Add6~7 ));
// synopsys translate_off
defparam \inst3|Add6~6 .lut_mask = 16'h5A5F;
defparam \inst3|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneive_lcell_comb \inst3|Add5~6 (
// Equation(s):
// \inst3|Add5~6_combout  = (\inst3|column [3] & (!\inst3|Add5~5 )) # (!\inst3|column [3] & ((\inst3|Add5~5 ) # (GND)))
// \inst3|Add5~7  = CARRY((!\inst3|Add5~5 ) # (!\inst3|column [3]))

	.dataa(gnd),
	.datab(\inst3|column [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add5~5 ),
	.combout(\inst3|Add5~6_combout ),
	.cout(\inst3|Add5~7 ));
// synopsys translate_off
defparam \inst3|Add5~6 .lut_mask = 16'h3C3F;
defparam \inst3|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneive_lcell_comb \inst3|Add10~6 (
// Equation(s):
// \inst3|Add10~6_combout  = (\inst3|column [3] & (!\inst3|Add10~5 )) # (!\inst3|column [3] & ((\inst3|Add10~5 ) # (GND)))
// \inst3|Add10~7  = CARRY((!\inst3|Add10~5 ) # (!\inst3|column [3]))

	.dataa(\inst3|column [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add10~5 ),
	.combout(\inst3|Add10~6_combout ),
	.cout(\inst3|Add10~7 ));
// synopsys translate_off
defparam \inst3|Add10~6 .lut_mask = 16'h5A5F;
defparam \inst3|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneive_lcell_comb \inst3|Selector57~0 (
// Equation(s):
// \inst3|Selector57~0_combout  = (\inst3|Selector51~6_combout  & (((\inst3|Add10~6_combout ) # (!\inst3|Selector51~5_combout )))) # (!\inst3|Selector51~6_combout  & (\inst3|column [3] & ((\inst3|Selector51~5_combout ))))

	.dataa(\inst3|column [3]),
	.datab(\inst3|Add10~6_combout ),
	.datac(\inst3|Selector51~6_combout ),
	.datad(\inst3|Selector51~5_combout ),
	.cin(gnd),
	.combout(\inst3|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector57~0 .lut_mask = 16'hCAF0;
defparam \inst3|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \inst3|Selector57~1 (
// Equation(s):
// \inst3|Selector57~1_combout  = (\inst3|Selector51~9_combout  & (((\inst3|Selector57~0_combout )))) # (!\inst3|Selector51~9_combout  & ((\inst3|Selector57~0_combout  & ((\inst3|Add5~6_combout ))) # (!\inst3|Selector57~0_combout  & (\inst3|Add6~6_combout 
// ))))

	.dataa(\inst3|Add6~6_combout ),
	.datab(\inst3|Selector51~9_combout ),
	.datac(\inst3|Add5~6_combout ),
	.datad(\inst3|Selector57~0_combout ),
	.cin(gnd),
	.combout(\inst3|Selector57~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector57~1 .lut_mask = 16'hFC22;
defparam \inst3|Selector57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneive_lcell_comb \inst3|column~24 (
// Equation(s):
// \inst3|column~24_combout  = (\inst3|Selector57~1_combout  & (\SW[2]~input_o  & ((\inst3|Selector51~9_combout ) # (!\inst3|always0~4_combout ))))

	.dataa(\inst3|Selector51~9_combout ),
	.datab(\inst3|Selector57~1_combout ),
	.datac(\inst3|always0~4_combout ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\inst3|column~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|column~24 .lut_mask = 16'h8C00;
defparam \inst3|column~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N3
dffeas \inst3|column[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|column~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|column [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|column[3] .is_wysiwyg = "true";
defparam \inst3|column[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \inst3|Add6~8 (
// Equation(s):
// \inst3|Add6~8_combout  = (\inst3|column [4] & (\inst3|Add6~7  $ (GND))) # (!\inst3|column [4] & (!\inst3|Add6~7  & VCC))
// \inst3|Add6~9  = CARRY((\inst3|column [4] & !\inst3|Add6~7 ))

	.dataa(\inst3|column [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add6~7 ),
	.combout(\inst3|Add6~8_combout ),
	.cout(\inst3|Add6~9 ));
// synopsys translate_off
defparam \inst3|Add6~8 .lut_mask = 16'hA50A;
defparam \inst3|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneive_lcell_comb \inst3|Add5~8 (
// Equation(s):
// \inst3|Add5~8_combout  = (\inst3|column [4] & (\inst3|Add5~7  $ (GND))) # (!\inst3|column [4] & (!\inst3|Add5~7  & VCC))
// \inst3|Add5~9  = CARRY((\inst3|column [4] & !\inst3|Add5~7 ))

	.dataa(gnd),
	.datab(\inst3|column [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add5~7 ),
	.combout(\inst3|Add5~8_combout ),
	.cout(\inst3|Add5~9 ));
// synopsys translate_off
defparam \inst3|Add5~8 .lut_mask = 16'hC30C;
defparam \inst3|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneive_lcell_comb \inst3|Add10~8 (
// Equation(s):
// \inst3|Add10~8_combout  = (\inst3|column [4] & (\inst3|Add10~7  $ (GND))) # (!\inst3|column [4] & (!\inst3|Add10~7  & VCC))
// \inst3|Add10~9  = CARRY((\inst3|column [4] & !\inst3|Add10~7 ))

	.dataa(gnd),
	.datab(\inst3|column [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add10~7 ),
	.combout(\inst3|Add10~8_combout ),
	.cout(\inst3|Add10~9 ));
// synopsys translate_off
defparam \inst3|Add10~8 .lut_mask = 16'hC30C;
defparam \inst3|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneive_lcell_comb \inst3|Selector56~0 (
// Equation(s):
// \inst3|Selector56~0_combout  = (\inst3|Selector51~6_combout  & (((\inst3|Add10~8_combout )) # (!\inst3|Selector51~5_combout ))) # (!\inst3|Selector51~6_combout  & (\inst3|Selector51~5_combout  & (\inst3|column [4])))

	.dataa(\inst3|Selector51~6_combout ),
	.datab(\inst3|Selector51~5_combout ),
	.datac(\inst3|column [4]),
	.datad(\inst3|Add10~8_combout ),
	.cin(gnd),
	.combout(\inst3|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector56~0 .lut_mask = 16'hEA62;
defparam \inst3|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \inst3|Selector56~1 (
// Equation(s):
// \inst3|Selector56~1_combout  = (\inst3|Selector51~9_combout  & (((\inst3|Selector56~0_combout )))) # (!\inst3|Selector51~9_combout  & ((\inst3|Selector56~0_combout  & ((\inst3|Add5~8_combout ))) # (!\inst3|Selector56~0_combout  & (\inst3|Add6~8_combout 
// ))))

	.dataa(\inst3|Add6~8_combout ),
	.datab(\inst3|Add5~8_combout ),
	.datac(\inst3|Selector51~9_combout ),
	.datad(\inst3|Selector56~0_combout ),
	.cin(gnd),
	.combout(\inst3|Selector56~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector56~1 .lut_mask = 16'hFC0A;
defparam \inst3|Selector56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \inst3|column~23 (
// Equation(s):
// \inst3|column~23_combout  = (\SW[2]~input_o  & (\inst3|Selector56~1_combout  & ((\inst3|Selector51~9_combout ) # (!\inst3|always0~4_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\inst3|Selector51~9_combout ),
	.datac(\inst3|always0~4_combout ),
	.datad(\inst3|Selector56~1_combout ),
	.cin(gnd),
	.combout(\inst3|column~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|column~23 .lut_mask = 16'h8A00;
defparam \inst3|column~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N23
dffeas \inst3|column[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|column~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|column [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|column[4] .is_wysiwyg = "true";
defparam \inst3|column[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneive_lcell_comb \inst3|Add5~10 (
// Equation(s):
// \inst3|Add5~10_combout  = (\inst3|column [5] & (!\inst3|Add5~9 )) # (!\inst3|column [5] & ((\inst3|Add5~9 ) # (GND)))
// \inst3|Add5~11  = CARRY((!\inst3|Add5~9 ) # (!\inst3|column [5]))

	.dataa(\inst3|column [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add5~9 ),
	.combout(\inst3|Add5~10_combout ),
	.cout(\inst3|Add5~11 ));
// synopsys translate_off
defparam \inst3|Add5~10 .lut_mask = 16'h5A5F;
defparam \inst3|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \inst3|Add6~10 (
// Equation(s):
// \inst3|Add6~10_combout  = (\inst3|column [5] & (!\inst3|Add6~9 )) # (!\inst3|column [5] & ((\inst3|Add6~9 ) # (GND)))
// \inst3|Add6~11  = CARRY((!\inst3|Add6~9 ) # (!\inst3|column [5]))

	.dataa(\inst3|column [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add6~9 ),
	.combout(\inst3|Add6~10_combout ),
	.cout(\inst3|Add6~11 ));
// synopsys translate_off
defparam \inst3|Add6~10 .lut_mask = 16'h5A5F;
defparam \inst3|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneive_lcell_comb \inst3|Add10~10 (
// Equation(s):
// \inst3|Add10~10_combout  = (\inst3|column [5] & (!\inst3|Add10~9 )) # (!\inst3|column [5] & ((\inst3|Add10~9 ) # (GND)))
// \inst3|Add10~11  = CARRY((!\inst3|Add10~9 ) # (!\inst3|column [5]))

	.dataa(\inst3|column [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add10~9 ),
	.combout(\inst3|Add10~10_combout ),
	.cout(\inst3|Add10~11 ));
// synopsys translate_off
defparam \inst3|Add10~10 .lut_mask = 16'h5A5F;
defparam \inst3|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneive_lcell_comb \inst3|Selector55~0 (
// Equation(s):
// \inst3|Selector55~0_combout  = (\inst3|Selector51~6_combout  & (((\inst3|Add10~10_combout )) # (!\inst3|Selector51~5_combout ))) # (!\inst3|Selector51~6_combout  & (\inst3|Selector51~5_combout  & (\inst3|column [5])))

	.dataa(\inst3|Selector51~6_combout ),
	.datab(\inst3|Selector51~5_combout ),
	.datac(\inst3|column [5]),
	.datad(\inst3|Add10~10_combout ),
	.cin(gnd),
	.combout(\inst3|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector55~0 .lut_mask = 16'hEA62;
defparam \inst3|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \inst3|Selector55~1 (
// Equation(s):
// \inst3|Selector55~1_combout  = (\inst3|Selector55~0_combout  & ((\inst3|Add5~10_combout ) # ((\inst3|Selector51~9_combout )))) # (!\inst3|Selector55~0_combout  & (((\inst3|Add6~10_combout  & !\inst3|Selector51~9_combout ))))

	.dataa(\inst3|Add5~10_combout ),
	.datab(\inst3|Add6~10_combout ),
	.datac(\inst3|Selector55~0_combout ),
	.datad(\inst3|Selector51~9_combout ),
	.cin(gnd),
	.combout(\inst3|Selector55~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector55~1 .lut_mask = 16'hF0AC;
defparam \inst3|Selector55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \inst3|column~22 (
// Equation(s):
// \inst3|column~22_combout  = (\inst3|Selector55~1_combout  & (\SW[2]~input_o  & ((\inst3|Selector51~9_combout ) # (!\inst3|always0~4_combout ))))

	.dataa(\inst3|Selector51~9_combout ),
	.datab(\inst3|Selector55~1_combout ),
	.datac(\inst3|always0~4_combout ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\inst3|column~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|column~22 .lut_mask = 16'h8C00;
defparam \inst3|column~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N17
dffeas \inst3|column[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|column~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|column [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|column[5] .is_wysiwyg = "true";
defparam \inst3|column[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \inst3|Add6~12 (
// Equation(s):
// \inst3|Add6~12_combout  = (\inst3|column [6] & (\inst3|Add6~11  $ (GND))) # (!\inst3|column [6] & (!\inst3|Add6~11  & VCC))
// \inst3|Add6~13  = CARRY((\inst3|column [6] & !\inst3|Add6~11 ))

	.dataa(gnd),
	.datab(\inst3|column [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add6~11 ),
	.combout(\inst3|Add6~12_combout ),
	.cout(\inst3|Add6~13 ));
// synopsys translate_off
defparam \inst3|Add6~12 .lut_mask = 16'hC30C;
defparam \inst3|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneive_lcell_comb \inst3|Add10~12 (
// Equation(s):
// \inst3|Add10~12_combout  = (\inst3|column [6] & (\inst3|Add10~11  $ (GND))) # (!\inst3|column [6] & (!\inst3|Add10~11  & VCC))
// \inst3|Add10~13  = CARRY((\inst3|column [6] & !\inst3|Add10~11 ))

	.dataa(\inst3|column [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add10~11 ),
	.combout(\inst3|Add10~12_combout ),
	.cout(\inst3|Add10~13 ));
// synopsys translate_off
defparam \inst3|Add10~12 .lut_mask = 16'hA50A;
defparam \inst3|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneive_lcell_comb \inst3|Selector54~0 (
// Equation(s):
// \inst3|Selector54~0_combout  = (\inst3|Selector51~6_combout  & ((\inst3|Add10~12_combout ) # ((!\inst3|Selector51~5_combout )))) # (!\inst3|Selector51~6_combout  & (((\inst3|column [6] & \inst3|Selector51~5_combout ))))

	.dataa(\inst3|Add10~12_combout ),
	.datab(\inst3|Selector51~6_combout ),
	.datac(\inst3|column [6]),
	.datad(\inst3|Selector51~5_combout ),
	.cin(gnd),
	.combout(\inst3|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector54~0 .lut_mask = 16'hB8CC;
defparam \inst3|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \inst3|Selector54~1 (
// Equation(s):
// \inst3|Selector54~1_combout  = (\inst3|Selector51~9_combout  & (((\inst3|Selector54~0_combout )))) # (!\inst3|Selector51~9_combout  & ((\inst3|Selector54~0_combout  & (\inst3|Add5~12_combout )) # (!\inst3|Selector54~0_combout  & ((\inst3|Add6~12_combout 
// )))))

	.dataa(\inst3|Add5~12_combout ),
	.datab(\inst3|Add6~12_combout ),
	.datac(\inst3|Selector51~9_combout ),
	.datad(\inst3|Selector54~0_combout ),
	.cin(gnd),
	.combout(\inst3|Selector54~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector54~1 .lut_mask = 16'hFA0C;
defparam \inst3|Selector54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \inst3|column~21 (
// Equation(s):
// \inst3|column~21_combout  = (\SW[2]~input_o  & (\inst3|Selector54~1_combout  & ((\inst3|Selector51~9_combout ) # (!\inst3|always0~4_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\inst3|Selector51~9_combout ),
	.datac(\inst3|always0~4_combout ),
	.datad(\inst3|Selector54~1_combout ),
	.cin(gnd),
	.combout(\inst3|column~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|column~21 .lut_mask = 16'h8A00;
defparam \inst3|column~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N21
dffeas \inst3|column[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|column~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|column [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|column[6] .is_wysiwyg = "true";
defparam \inst3|column[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneive_lcell_comb \inst3|Selector53~0 (
// Equation(s):
// \inst3|Selector53~0_combout  = (\inst3|Selector51~6_combout  & ((\inst3|Add10~14_combout ) # ((!\inst3|Selector51~5_combout )))) # (!\inst3|Selector51~6_combout  & (((\inst3|column [7] & \inst3|Selector51~5_combout ))))

	.dataa(\inst3|Add10~14_combout ),
	.datab(\inst3|column [7]),
	.datac(\inst3|Selector51~6_combout ),
	.datad(\inst3|Selector51~5_combout ),
	.cin(gnd),
	.combout(\inst3|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector53~0 .lut_mask = 16'hACF0;
defparam \inst3|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \inst3|Add6~14 (
// Equation(s):
// \inst3|Add6~14_combout  = (\inst3|column [7] & (!\inst3|Add6~13 )) # (!\inst3|column [7] & ((\inst3|Add6~13 ) # (GND)))
// \inst3|Add6~15  = CARRY((!\inst3|Add6~13 ) # (!\inst3|column [7]))

	.dataa(gnd),
	.datab(\inst3|column [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add6~13 ),
	.combout(\inst3|Add6~14_combout ),
	.cout(\inst3|Add6~15 ));
// synopsys translate_off
defparam \inst3|Add6~14 .lut_mask = 16'h3C3F;
defparam \inst3|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \inst3|Selector53~1 (
// Equation(s):
// \inst3|Selector53~1_combout  = (\inst3|Selector53~0_combout  & ((\inst3|Add5~14_combout ) # ((\inst3|Selector51~9_combout )))) # (!\inst3|Selector53~0_combout  & (((\inst3|Add6~14_combout  & !\inst3|Selector51~9_combout ))))

	.dataa(\inst3|Selector53~0_combout ),
	.datab(\inst3|Add5~14_combout ),
	.datac(\inst3|Add6~14_combout ),
	.datad(\inst3|Selector51~9_combout ),
	.cin(gnd),
	.combout(\inst3|Selector53~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector53~1 .lut_mask = 16'hAAD8;
defparam \inst3|Selector53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneive_lcell_comb \inst3|column~20 (
// Equation(s):
// \inst3|column~20_combout  = (\SW[2]~input_o  & (\inst3|Selector53~1_combout  & ((\inst3|Selector51~9_combout ) # (!\inst3|always0~4_combout ))))

	.dataa(\inst3|Selector51~9_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\inst3|always0~4_combout ),
	.datad(\inst3|Selector53~1_combout ),
	.cin(gnd),
	.combout(\inst3|column~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|column~20 .lut_mask = 16'h8C00;
defparam \inst3|column~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N7
dffeas \inst3|column[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|column~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|column [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|column[7] .is_wysiwyg = "true";
defparam \inst3|column[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \inst3|Selector52~0 (
// Equation(s):
// \inst3|Selector52~0_combout  = (\inst3|Selector51~5_combout  & ((\inst3|Selector51~6_combout  & ((\inst3|Add10~16_combout ))) # (!\inst3|Selector51~6_combout  & (\inst3|column [8])))) # (!\inst3|Selector51~5_combout  & (\inst3|Selector51~6_combout ))

	.dataa(\inst3|Selector51~5_combout ),
	.datab(\inst3|Selector51~6_combout ),
	.datac(\inst3|column [8]),
	.datad(\inst3|Add10~16_combout ),
	.cin(gnd),
	.combout(\inst3|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector52~0 .lut_mask = 16'hEC64;
defparam \inst3|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \inst3|Selector52~1 (
// Equation(s):
// \inst3|Selector52~1_combout  = (\inst3|Selector51~9_combout  & (((\inst3|Selector52~0_combout )))) # (!\inst3|Selector51~9_combout  & ((\inst3|Selector52~0_combout  & ((\inst3|Add5~16_combout ))) # (!\inst3|Selector52~0_combout  & (\inst3|Add6~16_combout 
// ))))

	.dataa(\inst3|Add6~16_combout ),
	.datab(\inst3|Add5~16_combout ),
	.datac(\inst3|Selector51~9_combout ),
	.datad(\inst3|Selector52~0_combout ),
	.cin(gnd),
	.combout(\inst3|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector52~1 .lut_mask = 16'hFC0A;
defparam \inst3|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \inst3|column~29 (
// Equation(s):
// \inst3|column~29_combout  = (\SW[2]~input_o  & (\inst3|Selector52~1_combout  & ((\inst3|Selector51~9_combout ) # (!\inst3|always0~4_combout ))))

	.dataa(\inst3|Selector51~9_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\inst3|always0~4_combout ),
	.datad(\inst3|Selector52~1_combout ),
	.cin(gnd),
	.combout(\inst3|column~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|column~29 .lut_mask = 16'h8C00;
defparam \inst3|column~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N11
dffeas \inst3|column[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|column~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|column [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|column[8] .is_wysiwyg = "true";
defparam \inst3|column[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneive_lcell_comb \inst3|LessThan5~0 (
// Equation(s):
// \inst3|LessThan5~0_combout  = (((!\inst3|LessThan4~0_combout ) # (!\inst3|column [9])) # (!\inst3|LessThan4~1_combout )) # (!\inst3|column [8])

	.dataa(\inst3|column [8]),
	.datab(\inst3|LessThan4~1_combout ),
	.datac(\inst3|column [9]),
	.datad(\inst3|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan5~0 .lut_mask = 16'h7FFF;
defparam \inst3|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \inst3|state~17 (
// Equation(s):
// \inst3|state~17_combout  = (!\inst3|LessThan5~0_combout  & (((\inst3|tipo [1] & \inst3|tipo [0])) # (!\inst3|Equal9~2_combout )))

	.dataa(\inst3|tipo [1]),
	.datab(\inst3|Equal9~2_combout ),
	.datac(\inst3|LessThan5~0_combout ),
	.datad(\inst3|tipo [0]),
	.cin(gnd),
	.combout(\inst3|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|state~17 .lut_mask = 16'h0B03;
defparam \inst3|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneive_lcell_comb \inst3|state~18 (
// Equation(s):
// \inst3|state~18_combout  = (\inst3|state~17_combout  & (\inst3|nextstate.NewAddrLine~0_combout  & \SW[2]~input_o ))

	.dataa(\inst3|state~17_combout ),
	.datab(\inst3|nextstate.NewAddrLine~0_combout ),
	.datac(\SW[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|state~18 .lut_mask = 16'h8080;
defparam \inst3|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N29
dffeas \inst3|state.NewAddrLine (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|state.NewAddrLine~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|state.NewAddrLine .is_wysiwyg = "true";
defparam \inst3|state.NewAddrLine .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneive_lcell_comb \inst3|Selector3~0 (
// Equation(s):
// \inst3|Selector3~0_combout  = (\inst3|LessThan2~1_combout  & ((\inst3|state.ItsOver~q ) # ((\inst3|state.NewAddrLine~q ) # (\inst3|support_count[1]~5_combout ))))

	.dataa(\inst3|state.ItsOver~q ),
	.datab(\inst3|state.NewAddrLine~q ),
	.datac(\inst3|support_count[1]~5_combout ),
	.datad(\inst3|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\inst3|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector3~0 .lut_mask = 16'hFE00;
defparam \inst3|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneive_lcell_comb \inst3|Selector4~1 (
// Equation(s):
// \inst3|Selector4~1_combout  = (!\inst3|LessThan2~1_combout  & ((\inst3|state.ItsOver~q ) # ((\inst3|state.NewAddrLine~q ) # (\inst3|support_count[1]~5_combout ))))

	.dataa(\inst3|state.ItsOver~q ),
	.datab(\inst3|state.NewAddrLine~q ),
	.datac(\inst3|support_count[1]~5_combout ),
	.datad(\inst3|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\inst3|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector4~1 .lut_mask = 16'h00FE;
defparam \inst3|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneive_lcell_comb \inst3|Equal6~0 (
// Equation(s):
// \inst3|Equal6~0_combout  = (!\inst1|Add0~12_combout  & (!\inst1|Add0~8_combout  & (!\inst1|Add0~6_combout  & !\inst1|Add0~10_combout )))

	.dataa(\inst1|Add0~12_combout ),
	.datab(\inst1|Add0~8_combout ),
	.datac(\inst1|Add0~6_combout ),
	.datad(\inst1|Add0~10_combout ),
	.cin(gnd),
	.combout(\inst3|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal6~0 .lut_mask = 16'h0001;
defparam \inst3|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneive_lcell_comb \inst3|Equal6~1 (
// Equation(s):
// \inst3|Equal6~1_combout  = (!\inst1|buffer|dcfifo_component|auto_generated|op_1~0_combout  & (!\inst1|Add0~2_combout  & !\inst1|Add0~4_combout ))

	.dataa(gnd),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|op_1~0_combout ),
	.datac(\inst1|Add0~2_combout ),
	.datad(\inst1|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst3|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal6~1 .lut_mask = 16'h0003;
defparam \inst3|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneive_lcell_comb \inst3|always0~6 (
// Equation(s):
// \inst3|always0~6_combout  = (\inst3|support_count [3] & (\inst3|Equal6~0_combout  & ((\inst3|Equal6~1_combout )))) # (!\inst3|support_count [3] & (((\inst3|Equal6~0_combout  & \inst3|Equal6~1_combout )) # (!\inst3|support_count [4])))

	.dataa(\inst3|support_count [3]),
	.datab(\inst3|Equal6~0_combout ),
	.datac(\inst3|support_count [4]),
	.datad(\inst3|Equal6~1_combout ),
	.cin(gnd),
	.combout(\inst3|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|always0~6 .lut_mask = 16'hCD05;
defparam \inst3|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \inst3|Selector4~2 (
// Equation(s):
// \inst3|Selector4~2_combout  = (\inst3|LessThan0~0_combout  & (((\inst3|state.WaitingFIFO~q  & \inst3|always0~6_combout )))) # (!\inst3|LessThan0~0_combout  & ((\inst3|RAM_start~q ) # ((\inst3|state.WaitingFIFO~q  & \inst3|always0~6_combout ))))

	.dataa(\inst3|LessThan0~0_combout ),
	.datab(\inst3|RAM_start~q ),
	.datac(\inst3|state.WaitingFIFO~q ),
	.datad(\inst3|always0~6_combout ),
	.cin(gnd),
	.combout(\inst3|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector4~2 .lut_mask = 16'hF444;
defparam \inst3|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \inst3|Selector4~3 (
// Equation(s):
// \inst3|Selector4~3_combout  = (\inst3|Selector4~1_combout ) # ((\inst3|Selector4~2_combout ) # ((\inst3|Selector4~0_combout  & \inst3|nextstate.NewAddrLine~0_combout )))

	.dataa(\inst3|Selector4~0_combout ),
	.datab(\inst3|nextstate.NewAddrLine~0_combout ),
	.datac(\inst3|Selector4~1_combout ),
	.datad(\inst3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\inst3|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector4~3 .lut_mask = 16'hFFF8;
defparam \inst3|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N11
dffeas \inst3|state.WaitingFIFO (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Selector4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|state.WaitingFIFO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|state.WaitingFIFO .is_wysiwyg = "true";
defparam \inst3|state.WaitingFIFO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneive_lcell_comb \inst3|Selector3~1 (
// Equation(s):
// \inst3|Selector3~1_combout  = (\inst3|state.WaitingFIFO~q  & (!\inst3|Equal0~0_combout  & ((!\inst3|Equal6~1_combout ) # (!\inst3|Equal6~0_combout ))))

	.dataa(\inst3|state.WaitingFIFO~q ),
	.datab(\inst3|Equal0~0_combout ),
	.datac(\inst3|Equal6~0_combout ),
	.datad(\inst3|Equal6~1_combout ),
	.cin(gnd),
	.combout(\inst3|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector3~1 .lut_mask = 16'h0222;
defparam \inst3|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneive_lcell_comb \inst3|Selector3~2 (
// Equation(s):
// \inst3|Selector3~2_combout  = (\inst3|Selector3~0_combout ) # ((\inst3|Selector3~1_combout ) # ((\inst3|state.WaitToRead~q  & !\inst4|CGRAM_rdy~q )))

	.dataa(\inst3|state.WaitToRead~q ),
	.datab(\inst3|Selector3~0_combout ),
	.datac(\inst4|CGRAM_rdy~q ),
	.datad(\inst3|Selector3~1_combout ),
	.cin(gnd),
	.combout(\inst3|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector3~2 .lut_mask = 16'hFFCE;
defparam \inst3|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \inst3|state~16 (
// Equation(s):
// \inst3|state~16_combout  = (\SW[2]~input_o  & \inst3|Selector3~2_combout )

	.dataa(gnd),
	.datab(\SW[2]~input_o ),
	.datac(gnd),
	.datad(\inst3|Selector3~2_combout ),
	.cin(gnd),
	.combout(\inst3|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|state~16 .lut_mask = 16'hCC00;
defparam \inst3|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N17
dffeas \inst3|state.WaitToRead (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|state.WaitToRead~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|state.WaitToRead .is_wysiwyg = "true";
defparam \inst3|state.WaitToRead .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneive_lcell_comb \inst3|Selector0~0 (
// Equation(s):
// \inst3|Selector0~0_combout  = (\inst3|Equal0~1_combout  & (\inst3|state.WaitToRead~q  & ((\inst4|CGRAM_rdy~q )))) # (!\inst3|Equal0~1_combout  & ((\inst3|state.ALittleWait~q ) # ((\inst3|state.WaitToRead~q  & \inst4|CGRAM_rdy~q ))))

	.dataa(\inst3|Equal0~1_combout ),
	.datab(\inst3|state.WaitToRead~q ),
	.datac(\inst3|state.ALittleWait~q ),
	.datad(\inst4|CGRAM_rdy~q ),
	.cin(gnd),
	.combout(\inst3|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector0~0 .lut_mask = 16'hDC50;
defparam \inst3|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N27
dffeas \inst3|state.ALittleWait (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|state.ALittleWait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|state.ALittleWait .is_wysiwyg = "true";
defparam \inst3|state.ALittleWait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneive_lcell_comb \inst3|IMG_COUNT_X[2]~31 (
// Equation(s):
// \inst3|IMG_COUNT_X[2]~31_combout  = (\inst3|state.ALittleWait~q  & (!\inst3|Equal0~1_combout )) # (!\inst3|state.ALittleWait~q  & (((!\inst3|state.NewVGALine~q  & !\inst3|state.Writing~q ))))

	.dataa(\inst3|Equal0~1_combout ),
	.datab(\inst3|state.NewVGALine~q ),
	.datac(\inst3|state.Writing~q ),
	.datad(\inst3|state.ALittleWait~q ),
	.cin(gnd),
	.combout(\inst3|IMG_COUNT_X[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[2]~31 .lut_mask = 16'h5503;
defparam \inst3|IMG_COUNT_X[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneive_lcell_comb \inst3|IMG_COUNT_X[2]~32 (
// Equation(s):
// \inst3|IMG_COUNT_X[2]~32_combout  = (\SW[2]~input_o  & ((\inst3|support_count[1]~5_combout ) # (\inst3|IMG_COUNT_X[2]~31_combout )))

	.dataa(\SW[2]~input_o ),
	.datab(gnd),
	.datac(\inst3|support_count[1]~5_combout ),
	.datad(\inst3|IMG_COUNT_X[2]~31_combout ),
	.cin(gnd),
	.combout(\inst3|IMG_COUNT_X[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[2]~32 .lut_mask = 16'hAAA0;
defparam \inst3|IMG_COUNT_X[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneive_lcell_comb \inst3|IMG_COUNT_X[9]~33 (
// Equation(s):
// \inst3|IMG_COUNT_X[9]~33_combout  = (!\inst3|IMG_COUNT_X[2]~32_combout  & (((\inst3|nextstate~0_combout ) # (!\inst3|nextstate.NewAddrLine~0_combout )) # (!\SW[2]~input_o )))

	.dataa(\SW[2]~input_o ),
	.datab(\inst3|nextstate~0_combout ),
	.datac(\inst3|nextstate.NewAddrLine~0_combout ),
	.datad(\inst3|IMG_COUNT_X[2]~32_combout ),
	.cin(gnd),
	.combout(\inst3|IMG_COUNT_X[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[9]~33 .lut_mask = 16'h00DF;
defparam \inst3|IMG_COUNT_X[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N17
dffeas \inst3|IMG_COUNT_X[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|IMG_COUNT_X[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|IMG_COUNT_X[9]~30_combout ),
	.sload(gnd),
	.ena(\inst3|IMG_COUNT_X[9]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|IMG_COUNT_X [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[7] .is_wysiwyg = "true";
defparam \inst3|IMG_COUNT_X[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneive_lcell_comb \inst3|IMG_COUNT_X[8]~26 (
// Equation(s):
// \inst3|IMG_COUNT_X[8]~26_combout  = (\inst3|IMG_COUNT_X [8] & (\inst3|IMG_COUNT_X[7]~25  $ (GND))) # (!\inst3|IMG_COUNT_X [8] & (!\inst3|IMG_COUNT_X[7]~25  & VCC))
// \inst3|IMG_COUNT_X[8]~27  = CARRY((\inst3|IMG_COUNT_X [8] & !\inst3|IMG_COUNT_X[7]~25 ))

	.dataa(gnd),
	.datab(\inst3|IMG_COUNT_X [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|IMG_COUNT_X[7]~25 ),
	.combout(\inst3|IMG_COUNT_X[8]~26_combout ),
	.cout(\inst3|IMG_COUNT_X[8]~27 ));
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[8]~26 .lut_mask = 16'hC30C;
defparam \inst3|IMG_COUNT_X[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N19
dffeas \inst3|IMG_COUNT_X[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|IMG_COUNT_X[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|IMG_COUNT_X[9]~30_combout ),
	.sload(gnd),
	.ena(\inst3|IMG_COUNT_X[9]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|IMG_COUNT_X [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[8] .is_wysiwyg = "true";
defparam \inst3|IMG_COUNT_X[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneive_lcell_comb \inst3|IMG_COUNT_X[9]~28 (
// Equation(s):
// \inst3|IMG_COUNT_X[9]~28_combout  = \inst3|IMG_COUNT_X [9] $ (\inst3|IMG_COUNT_X[8]~27 )

	.dataa(gnd),
	.datab(\inst3|IMG_COUNT_X [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|IMG_COUNT_X[8]~27 ),
	.combout(\inst3|IMG_COUNT_X[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[9]~28 .lut_mask = 16'h3C3C;
defparam \inst3|IMG_COUNT_X[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N21
dffeas \inst3|IMG_COUNT_X[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|IMG_COUNT_X[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|IMG_COUNT_X[9]~30_combout ),
	.sload(gnd),
	.ena(\inst3|IMG_COUNT_X[9]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|IMG_COUNT_X [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[9] .is_wysiwyg = "true";
defparam \inst3|IMG_COUNT_X[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneive_lcell_comb \inst3|always0~2 (
// Equation(s):
// \inst3|always0~2_combout  = ((\inst3|IMG_COUNT_X [9] & ((\inst3|IMG_COUNT_X [7]) # (\inst3|IMG_COUNT_X [8])))) # (!\inst3|LessThan5~0_combout )

	.dataa(\inst3|IMG_COUNT_X [9]),
	.datab(\inst3|IMG_COUNT_X [7]),
	.datac(\inst3|LessThan5~0_combout ),
	.datad(\inst3|IMG_COUNT_X [8]),
	.cin(gnd),
	.combout(\inst3|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|always0~2 .lut_mask = 16'hAF8F;
defparam \inst3|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \inst3|nextstate.NewAddrLine~0 (
// Equation(s):
// \inst3|nextstate.NewAddrLine~0_combout  = (\inst3|state.Writing~q  & ((\inst3|always0~2_combout ) # (!\inst3|LessThan2~1_combout )))

	.dataa(gnd),
	.datab(\inst3|state.Writing~q ),
	.datac(\inst3|always0~2_combout ),
	.datad(\inst3|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\inst3|nextstate.NewAddrLine~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|nextstate.NewAddrLine~0 .lut_mask = 16'hC0CC;
defparam \inst3|nextstate.NewAddrLine~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneive_lcell_comb \inst3|state~20 (
// Equation(s):
// \inst3|state~20_combout  = (\SW[2]~input_o  & (\inst3|nextstate~0_combout  & \inst3|nextstate.NewAddrLine~0_combout ))

	.dataa(\SW[2]~input_o ),
	.datab(\inst3|nextstate~0_combout ),
	.datac(\inst3|nextstate.NewAddrLine~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|state~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|state~20 .lut_mask = 16'h8080;
defparam \inst3|state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N1
dffeas \inst3|state.NewVGALine (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|state.NewVGALine~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|state.NewVGALine .is_wysiwyg = "true";
defparam \inst3|state.NewVGALine .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneive_lcell_comb \inst3|IMG_COUNT_X[9]~30 (
// Equation(s):
// \inst3|IMG_COUNT_X[9]~30_combout  = ((\inst3|state.NewVGALine~q ) # (\inst3|nextstate.NewAddrLine~0_combout )) # (!\SW[2]~input_o )

	.dataa(\SW[2]~input_o ),
	.datab(\inst3|state.NewVGALine~q ),
	.datac(\inst3|nextstate.NewAddrLine~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|IMG_COUNT_X[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[9]~30 .lut_mask = 16'hFDFD;
defparam \inst3|IMG_COUNT_X[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N3
dffeas \inst3|IMG_COUNT_X[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|IMG_COUNT_X[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|IMG_COUNT_X[9]~30_combout ),
	.sload(gnd),
	.ena(\inst3|IMG_COUNT_X[9]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|IMG_COUNT_X [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[0] .is_wysiwyg = "true";
defparam \inst3|IMG_COUNT_X[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneive_lcell_comb \inst3|IMG_COUNT_X[1]~12 (
// Equation(s):
// \inst3|IMG_COUNT_X[1]~12_combout  = (\inst3|IMG_COUNT_X [1] & (!\inst3|IMG_COUNT_X[0]~11 )) # (!\inst3|IMG_COUNT_X [1] & ((\inst3|IMG_COUNT_X[0]~11 ) # (GND)))
// \inst3|IMG_COUNT_X[1]~13  = CARRY((!\inst3|IMG_COUNT_X[0]~11 ) # (!\inst3|IMG_COUNT_X [1]))

	.dataa(gnd),
	.datab(\inst3|IMG_COUNT_X [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|IMG_COUNT_X[0]~11 ),
	.combout(\inst3|IMG_COUNT_X[1]~12_combout ),
	.cout(\inst3|IMG_COUNT_X[1]~13 ));
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[1]~12 .lut_mask = 16'h3C3F;
defparam \inst3|IMG_COUNT_X[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N5
dffeas \inst3|IMG_COUNT_X[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|IMG_COUNT_X[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|IMG_COUNT_X[9]~30_combout ),
	.sload(gnd),
	.ena(\inst3|IMG_COUNT_X[9]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|IMG_COUNT_X [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[1] .is_wysiwyg = "true";
defparam \inst3|IMG_COUNT_X[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneive_lcell_comb \inst3|IMG_COUNT_X[2]~14 (
// Equation(s):
// \inst3|IMG_COUNT_X[2]~14_combout  = (\inst3|IMG_COUNT_X [2] & (\inst3|IMG_COUNT_X[1]~13  $ (GND))) # (!\inst3|IMG_COUNT_X [2] & (!\inst3|IMG_COUNT_X[1]~13  & VCC))
// \inst3|IMG_COUNT_X[2]~15  = CARRY((\inst3|IMG_COUNT_X [2] & !\inst3|IMG_COUNT_X[1]~13 ))

	.dataa(\inst3|IMG_COUNT_X [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|IMG_COUNT_X[1]~13 ),
	.combout(\inst3|IMG_COUNT_X[2]~14_combout ),
	.cout(\inst3|IMG_COUNT_X[2]~15 ));
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[2]~14 .lut_mask = 16'hA50A;
defparam \inst3|IMG_COUNT_X[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N7
dffeas \inst3|IMG_COUNT_X[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|IMG_COUNT_X[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|IMG_COUNT_X[9]~30_combout ),
	.sload(gnd),
	.ena(\inst3|IMG_COUNT_X[9]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|IMG_COUNT_X [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[2] .is_wysiwyg = "true";
defparam \inst3|IMG_COUNT_X[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneive_lcell_comb \inst3|IMG_COUNT_X[3]~16 (
// Equation(s):
// \inst3|IMG_COUNT_X[3]~16_combout  = (\inst3|IMG_COUNT_X [3] & (!\inst3|IMG_COUNT_X[2]~15 )) # (!\inst3|IMG_COUNT_X [3] & ((\inst3|IMG_COUNT_X[2]~15 ) # (GND)))
// \inst3|IMG_COUNT_X[3]~17  = CARRY((!\inst3|IMG_COUNT_X[2]~15 ) # (!\inst3|IMG_COUNT_X [3]))

	.dataa(gnd),
	.datab(\inst3|IMG_COUNT_X [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|IMG_COUNT_X[2]~15 ),
	.combout(\inst3|IMG_COUNT_X[3]~16_combout ),
	.cout(\inst3|IMG_COUNT_X[3]~17 ));
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[3]~16 .lut_mask = 16'h3C3F;
defparam \inst3|IMG_COUNT_X[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N9
dffeas \inst3|IMG_COUNT_X[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|IMG_COUNT_X[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|IMG_COUNT_X[9]~30_combout ),
	.sload(gnd),
	.ena(\inst3|IMG_COUNT_X[9]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|IMG_COUNT_X [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[3] .is_wysiwyg = "true";
defparam \inst3|IMG_COUNT_X[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneive_lcell_comb \inst3|IMG_COUNT_X[4]~18 (
// Equation(s):
// \inst3|IMG_COUNT_X[4]~18_combout  = (\inst3|IMG_COUNT_X [4] & (\inst3|IMG_COUNT_X[3]~17  $ (GND))) # (!\inst3|IMG_COUNT_X [4] & (!\inst3|IMG_COUNT_X[3]~17  & VCC))
// \inst3|IMG_COUNT_X[4]~19  = CARRY((\inst3|IMG_COUNT_X [4] & !\inst3|IMG_COUNT_X[3]~17 ))

	.dataa(\inst3|IMG_COUNT_X [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|IMG_COUNT_X[3]~17 ),
	.combout(\inst3|IMG_COUNT_X[4]~18_combout ),
	.cout(\inst3|IMG_COUNT_X[4]~19 ));
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[4]~18 .lut_mask = 16'hA50A;
defparam \inst3|IMG_COUNT_X[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N11
dffeas \inst3|IMG_COUNT_X[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|IMG_COUNT_X[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|IMG_COUNT_X[9]~30_combout ),
	.sload(gnd),
	.ena(\inst3|IMG_COUNT_X[9]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|IMG_COUNT_X [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[4] .is_wysiwyg = "true";
defparam \inst3|IMG_COUNT_X[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneive_lcell_comb \inst3|IMG_COUNT_X[5]~20 (
// Equation(s):
// \inst3|IMG_COUNT_X[5]~20_combout  = (\inst3|IMG_COUNT_X [5] & (!\inst3|IMG_COUNT_X[4]~19 )) # (!\inst3|IMG_COUNT_X [5] & ((\inst3|IMG_COUNT_X[4]~19 ) # (GND)))
// \inst3|IMG_COUNT_X[5]~21  = CARRY((!\inst3|IMG_COUNT_X[4]~19 ) # (!\inst3|IMG_COUNT_X [5]))

	.dataa(\inst3|IMG_COUNT_X [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|IMG_COUNT_X[4]~19 ),
	.combout(\inst3|IMG_COUNT_X[5]~20_combout ),
	.cout(\inst3|IMG_COUNT_X[5]~21 ));
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[5]~20 .lut_mask = 16'h5A5F;
defparam \inst3|IMG_COUNT_X[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N13
dffeas \inst3|IMG_COUNT_X[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|IMG_COUNT_X[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|IMG_COUNT_X[9]~30_combout ),
	.sload(gnd),
	.ena(\inst3|IMG_COUNT_X[9]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|IMG_COUNT_X [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[5] .is_wysiwyg = "true";
defparam \inst3|IMG_COUNT_X[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N15
dffeas \inst3|IMG_COUNT_X[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|IMG_COUNT_X[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|IMG_COUNT_X[9]~30_combout ),
	.sload(gnd),
	.ena(\inst3|IMG_COUNT_X[9]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|IMG_COUNT_X [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|IMG_COUNT_X[6] .is_wysiwyg = "true";
defparam \inst3|IMG_COUNT_X[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneive_lcell_comb \inst3|Equal9~1 (
// Equation(s):
// \inst3|Equal9~1_combout  = (!\inst3|IMG_COUNT_X [2] & (!\inst3|IMG_COUNT_X [3] & (!\inst3|IMG_COUNT_X [1] & !\inst3|IMG_COUNT_X [4])))

	.dataa(\inst3|IMG_COUNT_X [2]),
	.datab(\inst3|IMG_COUNT_X [3]),
	.datac(\inst3|IMG_COUNT_X [1]),
	.datad(\inst3|IMG_COUNT_X [4]),
	.cin(gnd),
	.combout(\inst3|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal9~1 .lut_mask = 16'h0001;
defparam \inst3|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneive_lcell_comb \inst3|Equal9~0 (
// Equation(s):
// \inst3|Equal9~0_combout  = (!\inst3|IMG_COUNT_X [8] & (\inst3|IMG_COUNT_X [7] & (\inst3|IMG_COUNT_X [9] & !\inst3|IMG_COUNT_X [0])))

	.dataa(\inst3|IMG_COUNT_X [8]),
	.datab(\inst3|IMG_COUNT_X [7]),
	.datac(\inst3|IMG_COUNT_X [9]),
	.datad(\inst3|IMG_COUNT_X [0]),
	.cin(gnd),
	.combout(\inst3|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal9~0 .lut_mask = 16'h0040;
defparam \inst3|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \inst3|Equal9~2 (
// Equation(s):
// \inst3|Equal9~2_combout  = (!\inst3|IMG_COUNT_X [6] & (\inst3|Equal9~1_combout  & (!\inst3|IMG_COUNT_X [5] & \inst3|Equal9~0_combout )))

	.dataa(\inst3|IMG_COUNT_X [6]),
	.datab(\inst3|Equal9~1_combout ),
	.datac(\inst3|IMG_COUNT_X [5]),
	.datad(\inst3|Equal9~0_combout ),
	.cin(gnd),
	.combout(\inst3|Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal9~2 .lut_mask = 16'h0400;
defparam \inst3|Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \inst3|nextstate~0 (
// Equation(s):
// \inst3|nextstate~0_combout  = (\inst3|Equal9~2_combout  & ((!\inst3|tipo [0]) # (!\inst3|tipo [1])))

	.dataa(\inst3|tipo [1]),
	.datab(gnd),
	.datac(\inst3|Equal9~2_combout ),
	.datad(\inst3|tipo [0]),
	.cin(gnd),
	.combout(\inst3|nextstate~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|nextstate~0 .lut_mask = 16'h50F0;
defparam \inst3|nextstate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneive_lcell_comb \inst3|IMG_COUNT_Y[8]~12 (
// Equation(s):
// \inst3|IMG_COUNT_Y[8]~12_combout  = (\inst3|nextstate.ItsOver~0_combout ) # (((\inst3|state.Writing~q  & \inst3|nextstate~0_combout )) # (!\SW[2]~input_o ))

	.dataa(\inst3|nextstate.ItsOver~0_combout ),
	.datab(\inst3|state.Writing~q ),
	.datac(\SW[2]~input_o ),
	.datad(\inst3|nextstate~0_combout ),
	.cin(gnd),
	.combout(\inst3|IMG_COUNT_Y[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|IMG_COUNT_Y[8]~12 .lut_mask = 16'hEFAF;
defparam \inst3|IMG_COUNT_Y[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N9
dffeas \inst3|IMG_COUNT_Y[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|IMG_COUNT_Y[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|IMG_COUNT_Y[8]~11_combout ),
	.sload(gnd),
	.ena(\inst3|IMG_COUNT_Y[8]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|IMG_COUNT_Y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|IMG_COUNT_Y[4] .is_wysiwyg = "true";
defparam \inst3|IMG_COUNT_Y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneive_lcell_comb \inst3|IMG_COUNT_Y[5]~21 (
// Equation(s):
// \inst3|IMG_COUNT_Y[5]~21_combout  = (\inst3|IMG_COUNT_Y [5] & (!\inst3|IMG_COUNT_Y[4]~20 )) # (!\inst3|IMG_COUNT_Y [5] & ((\inst3|IMG_COUNT_Y[4]~20 ) # (GND)))
// \inst3|IMG_COUNT_Y[5]~22  = CARRY((!\inst3|IMG_COUNT_Y[4]~20 ) # (!\inst3|IMG_COUNT_Y [5]))

	.dataa(\inst3|IMG_COUNT_Y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|IMG_COUNT_Y[4]~20 ),
	.combout(\inst3|IMG_COUNT_Y[5]~21_combout ),
	.cout(\inst3|IMG_COUNT_Y[5]~22 ));
// synopsys translate_off
defparam \inst3|IMG_COUNT_Y[5]~21 .lut_mask = 16'h5A5F;
defparam \inst3|IMG_COUNT_Y[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y19_N11
dffeas \inst3|IMG_COUNT_Y[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|IMG_COUNT_Y[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|IMG_COUNT_Y[8]~11_combout ),
	.sload(gnd),
	.ena(\inst3|IMG_COUNT_Y[8]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|IMG_COUNT_Y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|IMG_COUNT_Y[5] .is_wysiwyg = "true";
defparam \inst3|IMG_COUNT_Y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneive_lcell_comb \inst3|IMG_COUNT_Y[6]~23 (
// Equation(s):
// \inst3|IMG_COUNT_Y[6]~23_combout  = (\inst3|IMG_COUNT_Y [6] & (\inst3|IMG_COUNT_Y[5]~22  $ (GND))) # (!\inst3|IMG_COUNT_Y [6] & (!\inst3|IMG_COUNT_Y[5]~22  & VCC))
// \inst3|IMG_COUNT_Y[6]~24  = CARRY((\inst3|IMG_COUNT_Y [6] & !\inst3|IMG_COUNT_Y[5]~22 ))

	.dataa(\inst3|IMG_COUNT_Y [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|IMG_COUNT_Y[5]~22 ),
	.combout(\inst3|IMG_COUNT_Y[6]~23_combout ),
	.cout(\inst3|IMG_COUNT_Y[6]~24 ));
// synopsys translate_off
defparam \inst3|IMG_COUNT_Y[6]~23 .lut_mask = 16'hA50A;
defparam \inst3|IMG_COUNT_Y[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y19_N13
dffeas \inst3|IMG_COUNT_Y[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|IMG_COUNT_Y[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|IMG_COUNT_Y[8]~11_combout ),
	.sload(gnd),
	.ena(\inst3|IMG_COUNT_Y[8]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|IMG_COUNT_Y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|IMG_COUNT_Y[6] .is_wysiwyg = "true";
defparam \inst3|IMG_COUNT_Y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneive_lcell_comb \inst3|IMG_COUNT_Y[7]~25 (
// Equation(s):
// \inst3|IMG_COUNT_Y[7]~25_combout  = (\inst3|IMG_COUNT_Y [7] & (!\inst3|IMG_COUNT_Y[6]~24 )) # (!\inst3|IMG_COUNT_Y [7] & ((\inst3|IMG_COUNT_Y[6]~24 ) # (GND)))
// \inst3|IMG_COUNT_Y[7]~26  = CARRY((!\inst3|IMG_COUNT_Y[6]~24 ) # (!\inst3|IMG_COUNT_Y [7]))

	.dataa(gnd),
	.datab(\inst3|IMG_COUNT_Y [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|IMG_COUNT_Y[6]~24 ),
	.combout(\inst3|IMG_COUNT_Y[7]~25_combout ),
	.cout(\inst3|IMG_COUNT_Y[7]~26 ));
// synopsys translate_off
defparam \inst3|IMG_COUNT_Y[7]~25 .lut_mask = 16'h3C3F;
defparam \inst3|IMG_COUNT_Y[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y19_N15
dffeas \inst3|IMG_COUNT_Y[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|IMG_COUNT_Y[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|IMG_COUNT_Y[8]~11_combout ),
	.sload(gnd),
	.ena(\inst3|IMG_COUNT_Y[8]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|IMG_COUNT_Y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|IMG_COUNT_Y[7] .is_wysiwyg = "true";
defparam \inst3|IMG_COUNT_Y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneive_lcell_comb \inst3|Equal2~1 (
// Equation(s):
// \inst3|Equal2~1_combout  = (((\inst3|IMG_COUNT_Y [5]) # (!\inst3|IMG_COUNT_Y [7])) # (!\inst3|IMG_COUNT_Y [4])) # (!\inst3|IMG_COUNT_Y [6])

	.dataa(\inst3|IMG_COUNT_Y [6]),
	.datab(\inst3|IMG_COUNT_Y [4]),
	.datac(\inst3|IMG_COUNT_Y [7]),
	.datad(\inst3|IMG_COUNT_Y [5]),
	.cin(gnd),
	.combout(\inst3|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal2~1 .lut_mask = 16'hFF7F;
defparam \inst3|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneive_lcell_comb \inst3|IMG_COUNT_Y[8]~27 (
// Equation(s):
// \inst3|IMG_COUNT_Y[8]~27_combout  = \inst3|IMG_COUNT_Y [8] $ (!\inst3|IMG_COUNT_Y[7]~26 )

	.dataa(gnd),
	.datab(\inst3|IMG_COUNT_Y [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|IMG_COUNT_Y[7]~26 ),
	.combout(\inst3|IMG_COUNT_Y[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|IMG_COUNT_Y[8]~27 .lut_mask = 16'hC3C3;
defparam \inst3|IMG_COUNT_Y[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y19_N17
dffeas \inst3|IMG_COUNT_Y[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|IMG_COUNT_Y[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|IMG_COUNT_Y[8]~11_combout ),
	.sload(gnd),
	.ena(\inst3|IMG_COUNT_Y[8]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|IMG_COUNT_Y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|IMG_COUNT_Y[8] .is_wysiwyg = "true";
defparam \inst3|IMG_COUNT_Y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneive_lcell_comb \inst3|nextstate.ItsOver~0 (
// Equation(s):
// \inst3|nextstate.ItsOver~0_combout  = (!\inst3|Equal2~0_combout  & (!\inst3|Equal2~1_combout  & (\inst3|state.NewVGALine~q  & \inst3|IMG_COUNT_Y [8])))

	.dataa(\inst3|Equal2~0_combout ),
	.datab(\inst3|Equal2~1_combout ),
	.datac(\inst3|state.NewVGALine~q ),
	.datad(\inst3|IMG_COUNT_Y [8]),
	.cin(gnd),
	.combout(\inst3|nextstate.ItsOver~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|nextstate.ItsOver~0 .lut_mask = 16'h1000;
defparam \inst3|nextstate.ItsOver~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \inst3|tipo[1]~1 (
// Equation(s):
// \inst3|tipo[1]~1_combout  = ((\inst3|RAM_start~q  & (!\inst3|Equal4~0_combout )) # (!\inst3|RAM_start~q  & ((\inst3|nextstate.ItsOver~0_combout )))) # (!\SW[2]~input_o )

	.dataa(\inst3|Equal4~0_combout ),
	.datab(\inst3|nextstate.ItsOver~0_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\inst3|RAM_start~q ),
	.cin(gnd),
	.combout(\inst3|tipo[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|tipo[1]~1 .lut_mask = 16'h5FCF;
defparam \inst3|tipo[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N3
dffeas \inst3|tipo[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|tipo~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|tipo[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|tipo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|tipo[1] .is_wysiwyg = "true";
defparam \inst3|tipo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \inst3|support_count[1]~20 (
// Equation(s):
// \inst3|support_count[1]~20_combout  = ((!\inst3|tipo [1] & (\inst3|Equal9~2_combout  & \inst3|tipo [0]))) # (!\inst3|LessThan5~0_combout )

	.dataa(\inst3|tipo [1]),
	.datab(\inst3|Equal9~2_combout ),
	.datac(\inst3|LessThan5~0_combout ),
	.datad(\inst3|tipo [0]),
	.cin(gnd),
	.combout(\inst3|support_count[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|support_count[1]~20 .lut_mask = 16'h4F0F;
defparam \inst3|support_count[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \inst3|support_count[1]~21 (
// Equation(s):
// \inst3|support_count[1]~21_combout  = (\inst3|state.Writing~q  & (\inst3|support_count[1]~20_combout )) # (!\inst3|state.Writing~q  & ((\inst3|LessThan2~1_combout )))

	.dataa(\inst3|support_count[1]~20_combout ),
	.datab(\inst3|state.Writing~q ),
	.datac(gnd),
	.datad(\inst3|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\inst3|support_count[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|support_count[1]~21 .lut_mask = 16'hBB88;
defparam \inst3|support_count[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \inst3|support_count[1]~19 (
// Equation(s):
// \inst3|support_count[1]~19_combout  = (!\inst3|state.ResetingMemory~q  & ((\inst3|state.WaitToRead~q  & ((!\inst4|CGRAM_rdy~q ))) # (!\inst3|state.WaitToRead~q  & (\inst3|LessThan2~1_combout ))))

	.dataa(\inst3|LessThan2~1_combout ),
	.datab(\inst3|state.WaitToRead~q ),
	.datac(\inst3|state.ResetingMemory~q ),
	.datad(\inst4|CGRAM_rdy~q ),
	.cin(gnd),
	.combout(\inst3|support_count[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|support_count[1]~19 .lut_mask = 16'h020E;
defparam \inst3|support_count[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \inst3|support_count[1]~22 (
// Equation(s):
// \inst3|support_count[1]~22_combout  = (\inst3|support_count[1]~21_combout ) # ((\inst3|support_count[1]~19_combout ) # ((\inst3|Equal4~0_combout  & \inst3|state.ResetingMemory~q )))

	.dataa(\inst3|support_count[1]~21_combout ),
	.datab(\inst3|Equal4~0_combout ),
	.datac(\inst3|state.ResetingMemory~q ),
	.datad(\inst3|support_count[1]~19_combout ),
	.cin(gnd),
	.combout(\inst3|support_count[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|support_count[1]~22 .lut_mask = 16'hFFEA;
defparam \inst3|support_count[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \inst3|support_count[1]~18 (
// Equation(s):
// \inst3|support_count[1]~18_combout  = (\inst3|state.NewAddrLine~q ) # ((\inst3|state.Writing~q  & ((\inst3|tipo [0]) # (!\inst3|Equal9~2_combout ))))

	.dataa(\inst3|state.NewAddrLine~q ),
	.datab(\inst3|state.Writing~q ),
	.datac(\inst3|Equal9~2_combout ),
	.datad(\inst3|tipo [0]),
	.cin(gnd),
	.combout(\inst3|support_count[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|support_count[1]~18 .lut_mask = 16'hEEAE;
defparam \inst3|support_count[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \inst3|support_count[1]~23 (
// Equation(s):
// \inst3|support_count[1]~23_combout  = (\inst3|support_count[1]~22_combout  & \inst3|support_count[1]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|support_count[1]~22_combout ),
	.datad(\inst3|support_count[1]~18_combout ),
	.cin(gnd),
	.combout(\inst3|support_count[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|support_count[1]~23 .lut_mask = 16'hF000;
defparam \inst3|support_count[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \inst3|support_count[1]~24 (
// Equation(s):
// \inst3|support_count[1]~24_combout  = (!\inst3|support_count[1]~16_combout  & ((\inst3|support_count[1]~19_combout ) # ((\inst3|state.ResetingMemory~q  & \inst3|Equal4~0_combout ))))

	.dataa(\inst3|support_count[1]~16_combout ),
	.datab(\inst3|support_count[1]~19_combout ),
	.datac(\inst3|state.ResetingMemory~q ),
	.datad(\inst3|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst3|support_count[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|support_count[1]~24 .lut_mask = 16'h5444;
defparam \inst3|support_count[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \inst3|support_count[1]~25 (
// Equation(s):
// \inst3|support_count[1]~25_combout  = (\inst3|Selector3~1_combout ) # ((\inst3|support_count[1]~24_combout ) # ((\inst3|RAM_start~q  & !\inst3|LessThan0~0_combout )))

	.dataa(\inst3|Selector3~1_combout ),
	.datab(\inst3|RAM_start~q ),
	.datac(\inst3|support_count[1]~24_combout ),
	.datad(\inst3|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst3|support_count[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|support_count[1]~25 .lut_mask = 16'hFAFE;
defparam \inst3|support_count[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \inst3|support_count[1]~26 (
// Equation(s):
// \inst3|support_count[1]~26_combout  = ((\inst3|support_count[1]~6_combout  & (!\inst3|support_count[1]~23_combout  & !\inst3|support_count[1]~25_combout ))) # (!\SW[2]~input_o )

	.dataa(\inst3|support_count[1]~6_combout ),
	.datab(\inst3|support_count[1]~23_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\inst3|support_count[1]~25_combout ),
	.cin(gnd),
	.combout(\inst3|support_count[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|support_count[1]~26 .lut_mask = 16'h0F2F;
defparam \inst3|support_count[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N9
dffeas \inst3|support_count[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|support_count[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|support_count[1]~17_combout ),
	.sload(gnd),
	.ena(\inst3|support_count[1]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|support_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|support_count[2] .is_wysiwyg = "true";
defparam \inst3|support_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \inst3|Equal0~1 (
// Equation(s):
// \inst3|Equal0~1_combout  = (\inst3|support_count [1] & (!\inst3|support_count [2] & (\inst3|support_count [0] & \inst3|Equal0~0_combout )))

	.dataa(\inst3|support_count [1]),
	.datab(\inst3|support_count [2]),
	.datac(\inst3|support_count [0]),
	.datad(\inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst3|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal0~1 .lut_mask = 16'h2000;
defparam \inst3|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneive_lcell_comb \inst3|always0~3 (
// Equation(s):
// \inst3|always0~3_combout  = (\inst3|always0~2_combout ) # (!\inst3|LessThan2~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|always0~2_combout ),
	.datad(\inst3|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\inst3|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|always0~3 .lut_mask = 16'hF0FF;
defparam \inst3|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneive_lcell_comb \inst3|support_count[1]~6 (
// Equation(s):
// \inst3|support_count[1]~6_combout  = (\inst3|Equal0~1_combout  & (!\inst3|state.ALittleWait~q  & ((\inst3|always0~3_combout ) # (!\inst3|state.Writing~q )))) # (!\inst3|Equal0~1_combout  & ((\inst3|always0~3_combout ) # ((!\inst3|state.Writing~q ))))

	.dataa(\inst3|Equal0~1_combout ),
	.datab(\inst3|always0~3_combout ),
	.datac(\inst3|state.Writing~q ),
	.datad(\inst3|state.ALittleWait~q ),
	.cin(gnd),
	.combout(\inst3|support_count[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|support_count[1]~6 .lut_mask = 16'h45CF;
defparam \inst3|support_count[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneive_lcell_comb \inst3|state~21 (
// Equation(s):
// \inst3|state~21_combout  = (\SW[2]~input_o  & !\inst3|support_count[1]~6_combout )

	.dataa(\SW[2]~input_o ),
	.datab(gnd),
	.datac(\inst3|support_count[1]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|state~21 .lut_mask = 16'h0A0A;
defparam \inst3|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N23
dffeas \inst3|state.Writing (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|state.Writing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|state.Writing .is_wysiwyg = "true";
defparam \inst3|state.Writing .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneive_lcell_comb \inst3|IMG_COUNT_Y[8]~11 (
// Equation(s):
// \inst3|IMG_COUNT_Y[8]~11_combout  = (!\SW[2]~input_o ) # (!\inst3|state.Writing~q )

	.dataa(gnd),
	.datab(\inst3|state.Writing~q ),
	.datac(\SW[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|IMG_COUNT_Y[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|IMG_COUNT_Y[8]~11 .lut_mask = 16'h3F3F;
defparam \inst3|IMG_COUNT_Y[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N1
dffeas \inst3|IMG_COUNT_Y[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|IMG_COUNT_Y[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|IMG_COUNT_Y[8]~11_combout ),
	.sload(gnd),
	.ena(\inst3|IMG_COUNT_Y[8]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|IMG_COUNT_Y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|IMG_COUNT_Y[0] .is_wysiwyg = "true";
defparam \inst3|IMG_COUNT_Y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneive_lcell_comb \inst3|IMG_COUNT_Y[1]~13 (
// Equation(s):
// \inst3|IMG_COUNT_Y[1]~13_combout  = (\inst3|IMG_COUNT_Y [1] & (!\inst3|IMG_COUNT_Y[0]~10 )) # (!\inst3|IMG_COUNT_Y [1] & ((\inst3|IMG_COUNT_Y[0]~10 ) # (GND)))
// \inst3|IMG_COUNT_Y[1]~14  = CARRY((!\inst3|IMG_COUNT_Y[0]~10 ) # (!\inst3|IMG_COUNT_Y [1]))

	.dataa(gnd),
	.datab(\inst3|IMG_COUNT_Y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|IMG_COUNT_Y[0]~10 ),
	.combout(\inst3|IMG_COUNT_Y[1]~13_combout ),
	.cout(\inst3|IMG_COUNT_Y[1]~14 ));
// synopsys translate_off
defparam \inst3|IMG_COUNT_Y[1]~13 .lut_mask = 16'h3C3F;
defparam \inst3|IMG_COUNT_Y[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y19_N3
dffeas \inst3|IMG_COUNT_Y[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|IMG_COUNT_Y[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|IMG_COUNT_Y[8]~11_combout ),
	.sload(gnd),
	.ena(\inst3|IMG_COUNT_Y[8]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|IMG_COUNT_Y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|IMG_COUNT_Y[1] .is_wysiwyg = "true";
defparam \inst3|IMG_COUNT_Y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneive_lcell_comb \inst3|IMG_COUNT_Y[2]~15 (
// Equation(s):
// \inst3|IMG_COUNT_Y[2]~15_combout  = (\inst3|IMG_COUNT_Y [2] & (\inst3|IMG_COUNT_Y[1]~14  $ (GND))) # (!\inst3|IMG_COUNT_Y [2] & (!\inst3|IMG_COUNT_Y[1]~14  & VCC))
// \inst3|IMG_COUNT_Y[2]~16  = CARRY((\inst3|IMG_COUNT_Y [2] & !\inst3|IMG_COUNT_Y[1]~14 ))

	.dataa(gnd),
	.datab(\inst3|IMG_COUNT_Y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|IMG_COUNT_Y[1]~14 ),
	.combout(\inst3|IMG_COUNT_Y[2]~15_combout ),
	.cout(\inst3|IMG_COUNT_Y[2]~16 ));
// synopsys translate_off
defparam \inst3|IMG_COUNT_Y[2]~15 .lut_mask = 16'hC30C;
defparam \inst3|IMG_COUNT_Y[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y19_N5
dffeas \inst3|IMG_COUNT_Y[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|IMG_COUNT_Y[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|IMG_COUNT_Y[8]~11_combout ),
	.sload(gnd),
	.ena(\inst3|IMG_COUNT_Y[8]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|IMG_COUNT_Y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|IMG_COUNT_Y[2] .is_wysiwyg = "true";
defparam \inst3|IMG_COUNT_Y[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N7
dffeas \inst3|IMG_COUNT_Y[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|IMG_COUNT_Y[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|IMG_COUNT_Y[8]~11_combout ),
	.sload(gnd),
	.ena(\inst3|IMG_COUNT_Y[8]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|IMG_COUNT_Y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|IMG_COUNT_Y[3] .is_wysiwyg = "true";
defparam \inst3|IMG_COUNT_Y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneive_lcell_comb \inst3|Equal2~0 (
// Equation(s):
// \inst3|Equal2~0_combout  = (((!\inst3|IMG_COUNT_Y [0]) # (!\inst3|IMG_COUNT_Y [2])) # (!\inst3|IMG_COUNT_Y [1])) # (!\inst3|IMG_COUNT_Y [3])

	.dataa(\inst3|IMG_COUNT_Y [3]),
	.datab(\inst3|IMG_COUNT_Y [1]),
	.datac(\inst3|IMG_COUNT_Y [2]),
	.datad(\inst3|IMG_COUNT_Y [0]),
	.cin(gnd),
	.combout(\inst3|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal2~0 .lut_mask = 16'h7FFF;
defparam \inst3|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneive_lcell_comb \inst3|support_count[1]~5 (
// Equation(s):
// \inst3|support_count[1]~5_combout  = (\inst3|state.NewVGALine~q  & ((\inst3|Equal2~0_combout ) # ((\inst3|Equal2~1_combout ) # (!\inst3|IMG_COUNT_Y [8]))))

	.dataa(\inst3|Equal2~0_combout ),
	.datab(\inst3|Equal2~1_combout ),
	.datac(\inst3|state.NewVGALine~q ),
	.datad(\inst3|IMG_COUNT_Y [8]),
	.cin(gnd),
	.combout(\inst3|support_count[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|support_count[1]~5 .lut_mask = 16'hE0F0;
defparam \inst3|support_count[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneive_lcell_comb \inst3|Selector3~3 (
// Equation(s):
// \inst3|Selector3~3_combout  = (!\inst3|support_count[1]~5_combout  & !\inst3|state.ItsOver~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|support_count[1]~5_combout ),
	.datad(\inst3|state.ItsOver~q ),
	.cin(gnd),
	.combout(\inst3|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector3~3 .lut_mask = 16'h000F;
defparam \inst3|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \inst3|support_count[1]~16 (
// Equation(s):
// \inst3|support_count[1]~16_combout  = (\inst3|Selector3~3_combout  & (!\inst3|state.WaitToRead~q  & ((\inst3|LessThan0~0_combout ) # (!\inst3|state.ResetingMemory~q ))))

	.dataa(\inst3|Selector3~3_combout ),
	.datab(\inst3|state.WaitToRead~q ),
	.datac(\inst3|state.ResetingMemory~q ),
	.datad(\inst3|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst3|support_count[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|support_count[1]~16 .lut_mask = 16'h2202;
defparam \inst3|support_count[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \inst3|support_count[1]~15 (
// Equation(s):
// \inst3|support_count[1]~15_combout  = (\inst3|state.NewAddrLine~q ) # ((\inst3|state.Writing~q ) # (!\inst3|state.AtTheBegging~q ))

	.dataa(\inst3|state.NewAddrLine~q ),
	.datab(gnd),
	.datac(\inst3|state.AtTheBegging~q ),
	.datad(\inst3|state.Writing~q ),
	.cin(gnd),
	.combout(\inst3|support_count[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|support_count[1]~15 .lut_mask = 16'hFFAF;
defparam \inst3|support_count[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \inst3|support_count[1]~17 (
// Equation(s):
// \inst3|support_count[1]~17_combout  = ((\inst3|nextstate.ItsOver~0_combout ) # ((\inst3|support_count[1]~15_combout ) # (!\SW[2]~input_o ))) # (!\inst3|support_count[1]~16_combout )

	.dataa(\inst3|support_count[1]~16_combout ),
	.datab(\inst3|nextstate.ItsOver~0_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\inst3|support_count[1]~15_combout ),
	.cin(gnd),
	.combout(\inst3|support_count[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|support_count[1]~17 .lut_mask = 16'hFFDF;
defparam \inst3|support_count[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N5
dffeas \inst3|support_count[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|support_count[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|support_count[1]~17_combout ),
	.sload(gnd),
	.ena(\inst3|support_count[1]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|support_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|support_count[0] .is_wysiwyg = "true";
defparam \inst3|support_count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N7
dffeas \inst3|support_count[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|support_count[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|support_count[1]~17_combout ),
	.sload(gnd),
	.ena(\inst3|support_count[1]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|support_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|support_count[1] .is_wysiwyg = "true";
defparam \inst3|support_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \inst3|LessThan0~0 (
// Equation(s):
// \inst3|LessThan0~0_combout  = (\inst3|Equal0~0_combout  & (((!\inst3|support_count [1] & !\inst3|support_count [0])) # (!\inst3|support_count [2])))

	.dataa(\inst3|support_count [1]),
	.datab(\inst3|support_count [2]),
	.datac(\inst3|support_count [0]),
	.datad(\inst3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan0~0 .lut_mask = 16'h3700;
defparam \inst3|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \inst3|RAM_reset_n~0 (
// Equation(s):
// \inst3|RAM_reset_n~0_combout  = (\SW[2]~input_o  & (((\inst3|state.ResetingMemory~q  & \inst3|LessThan0~0_combout )) # (!\inst3|state.AtTheBegging~q )))

	.dataa(\inst3|state.AtTheBegging~q ),
	.datab(\SW[2]~input_o ),
	.datac(\inst3|state.ResetingMemory~q ),
	.datad(\inst3|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst3|RAM_reset_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|RAM_reset_n~0 .lut_mask = 16'hC444;
defparam \inst3|RAM_reset_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N23
dffeas \inst3|RAM_reset_n (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|RAM_reset_n~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|RAM_reset_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|RAM_reset_n .is_wysiwyg = "true";
defparam \inst3|RAM_reset_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneive_lcell_comb \inst4|support_count2[1]~0 (
// Equation(s):
// \inst4|support_count2[1]~0_combout  = (!\inst3|RAM_reset_n~q  & (\inst4|support_count2 [1] $ (((!\inst4|next_support_count2[1]~0_combout  & \inst4|support_count2 [0])))))

	.dataa(\inst3|RAM_reset_n~q ),
	.datab(\inst4|next_support_count2[1]~0_combout ),
	.datac(\inst4|support_count2 [1]),
	.datad(\inst4|support_count2 [0]),
	.cin(gnd),
	.combout(\inst4|support_count2[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count2[1]~0 .lut_mask = 16'h4150;
defparam \inst4|support_count2[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N19
dffeas \inst4|support_count2[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|support_count2[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|support_count2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|support_count2[1] .is_wysiwyg = "true";
defparam \inst4|support_count2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneive_lcell_comb \inst4|Equal0~0 (
// Equation(s):
// \inst4|Equal0~0_combout  = (\inst4|support_count2 [1] & \inst4|support_count2 [0])

	.dataa(gnd),
	.datab(\inst4|support_count2 [1]),
	.datac(gnd),
	.datad(\inst4|support_count2 [0]),
	.cin(gnd),
	.combout(\inst4|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~0 .lut_mask = 16'hCC00;
defparam \inst4|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneive_lcell_comb \inst4|Selector21~6 (
// Equation(s):
// \inst4|Selector21~6_combout  = (!\inst4|Equal0~0_combout  & (\inst4|state.InicializandoNOP~q  & (!\inst4|LessThan5~0_combout  & \inst4|always0~4_combout )))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|state.InicializandoNOP~q ),
	.datac(\inst4|LessThan5~0_combout ),
	.datad(\inst4|always0~4_combout ),
	.cin(gnd),
	.combout(\inst4|Selector21~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector21~6 .lut_mask = 16'h0400;
defparam \inst4|Selector21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
cycloneive_lcell_comb \inst4|Selector21~11 (
// Equation(s):
// \inst4|Selector21~11_combout  = (\inst4|Selector9~0_combout ) # ((!\inst4|support_count [2] & ((\inst4|state.REFTIME2~q ) # (\inst4|state.REFTIME1~q ))))

	.dataa(\inst4|support_count [2]),
	.datab(\inst4|Selector9~0_combout ),
	.datac(\inst4|state.REFTIME2~q ),
	.datad(\inst4|state.REFTIME1~q ),
	.cin(gnd),
	.combout(\inst4|Selector21~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector21~11 .lut_mask = 16'hDDDC;
defparam \inst4|Selector21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cycloneive_lcell_comb \inst4|Selector21~8 (
// Equation(s):
// \inst4|Selector21~8_combout  = (\inst4|Selector21~6_combout ) # ((\inst4|Selector17~0_combout ) # ((\inst4|Selector21~11_combout ) # (!\inst4|Selector21~7_combout )))

	.dataa(\inst4|Selector21~6_combout ),
	.datab(\inst4|Selector17~0_combout ),
	.datac(\inst4|Selector21~11_combout ),
	.datad(\inst4|Selector21~7_combout ),
	.cin(gnd),
	.combout(\inst4|Selector21~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector21~8 .lut_mask = 16'hFEFF;
defparam \inst4|Selector21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N14
cycloneive_lcell_comb \inst4|Selector21~5 (
// Equation(s):
// \inst4|Selector21~5_combout  = ((\inst4|Selector4~2_combout ) # ((\inst4|Selector0~0_combout  & \inst4|always0~1_combout ))) # (!\inst4|support_count[1]~6_combout )

	.dataa(\inst4|support_count[1]~6_combout ),
	.datab(\inst4|Selector0~0_combout ),
	.datac(\inst4|always0~1_combout ),
	.datad(\inst4|Selector4~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector21~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector21~5 .lut_mask = 16'hFFD5;
defparam \inst4|Selector21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N18
cycloneive_lcell_comb \inst4|Selector21~3 (
// Equation(s):
// \inst4|Selector21~3_combout  = (\inst4|state.Refresh~q ) # ((\inst4|state.RandomAcess~q  & (\inst4|nextstate~0_combout  $ (\inst4|support_count [0]))))

	.dataa(\inst4|nextstate~0_combout ),
	.datab(\inst4|support_count [0]),
	.datac(\inst4|state.RandomAcess~q ),
	.datad(\inst4|state.Refresh~q ),
	.cin(gnd),
	.combout(\inst4|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector21~3 .lut_mask = 16'hFF60;
defparam \inst4|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N28
cycloneive_lcell_comb \inst4|Selector21~4 (
// Equation(s):
// \inst4|Selector21~4_combout  = (\inst4|Selector21~3_combout ) # ((\inst4|state.REFTIME0~q  & (\inst4|LessThan7~0_combout  $ (\inst4|support_count [0]))))

	.dataa(\inst4|LessThan7~0_combout ),
	.datab(\inst4|Selector21~3_combout ),
	.datac(\inst4|state.REFTIME0~q ),
	.datad(\inst4|support_count [0]),
	.cin(gnd),
	.combout(\inst4|Selector21~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector21~4 .lut_mask = 16'hDCEC;
defparam \inst4|Selector21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N16
cycloneive_lcell_comb \inst4|Selector21~9 (
// Equation(s):
// \inst4|Selector21~9_combout  = (\inst4|Selector21~4_combout ) # ((\inst4|support_count [0] & ((\inst4|Selector21~5_combout ))) # (!\inst4|support_count [0] & (\inst4|Selector21~8_combout )))

	.dataa(\inst4|Selector21~8_combout ),
	.datab(\inst4|Selector21~5_combout ),
	.datac(\inst4|support_count [0]),
	.datad(\inst4|Selector21~4_combout ),
	.cin(gnd),
	.combout(\inst4|Selector21~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector21~9 .lut_mask = 16'hFFCA;
defparam \inst4|Selector21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N17
dffeas \inst4|support_count[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Selector21~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|support_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|support_count[0] .is_wysiwyg = "true";
defparam \inst4|support_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N6
cycloneive_lcell_comb \inst4|Equal2~0 (
// Equation(s):
// \inst4|Equal2~0_combout  = (\inst4|support_count [0] & (\inst4|support_count [1] & !\inst4|support_count [2]))

	.dataa(gnd),
	.datab(\inst4|support_count [0]),
	.datac(\inst4|support_count [1]),
	.datad(\inst4|support_count [2]),
	.cin(gnd),
	.combout(\inst4|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal2~0 .lut_mask = 16'h00C0;
defparam \inst4|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \inst4|Add3~14 (
// Equation(s):
// \inst4|Add3~14_combout  = \inst4|Refresh_count [9] $ (\inst4|Add3~13 )

	.dataa(gnd),
	.datab(\inst4|Refresh_count [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst4|Add3~13 ),
	.combout(\inst4|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add3~14 .lut_mask = 16'h3C3C;
defparam \inst4|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N6
cycloneive_lcell_comb \inst4|Selector22~21 (
// Equation(s):
// \inst4|Selector22~21_combout  = (\inst4|Equal2~0_combout  & (\inst4|Add3~14_combout  & ((\inst4|state.NOPTIME2~q ) # (\inst4|state.NOPTIME4~q ))))

	.dataa(\inst4|Equal2~0_combout ),
	.datab(\inst4|state.NOPTIME2~q ),
	.datac(\inst4|state.NOPTIME4~q ),
	.datad(\inst4|Add3~14_combout ),
	.cin(gnd),
	.combout(\inst4|Selector22~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector22~21 .lut_mask = 16'hA800;
defparam \inst4|Selector22~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
cycloneive_lcell_comb \inst4|Add5~16 (
// Equation(s):
// \inst4|Add5~16_combout  = \inst4|Add5~15  $ (!\inst4|Refresh_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|Refresh_count [9]),
	.cin(\inst4|Add5~15 ),
	.combout(\inst4|Add5~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add5~16 .lut_mask = 16'hF00F;
defparam \inst4|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \inst4|Add4~12 (
// Equation(s):
// \inst4|Add4~12_combout  = \inst4|Refresh_count [9] $ (!\inst4|Add4~11 )

	.dataa(gnd),
	.datab(\inst4|Refresh_count [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst4|Add4~11 ),
	.combout(\inst4|Add4~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add4~12 .lut_mask = 16'hC3C3;
defparam \inst4|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N16
cycloneive_lcell_comb \inst4|Selector22~22 (
// Equation(s):
// \inst4|Selector22~22_combout  = (\inst4|LessThan5~0_combout  & (\inst4|Add4~12_combout  & ((\inst4|state.Reseting_FL~q ) # (\inst4|CFL_ack~q ))))

	.dataa(\inst4|LessThan5~0_combout ),
	.datab(\inst4|state.Reseting_FL~q ),
	.datac(\inst4|CFL_ack~q ),
	.datad(\inst4|Add4~12_combout ),
	.cin(gnd),
	.combout(\inst4|Selector22~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector22~22 .lut_mask = 16'hA800;
defparam \inst4|Selector22~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N8
cycloneive_lcell_comb \inst4|Selector22~12 (
// Equation(s):
// \inst4|Selector22~12_combout  = (\inst4|Selector22~21_combout ) # ((\inst4|Selector22~22_combout ) # ((\inst4|Selector1~0_combout  & \inst4|Add5~16_combout )))

	.dataa(\inst4|Selector22~21_combout ),
	.datab(\inst4|Selector1~0_combout ),
	.datac(\inst4|Add5~16_combout ),
	.datad(\inst4|Selector22~22_combout ),
	.cin(gnd),
	.combout(\inst4|Selector22~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector22~12 .lut_mask = 16'hFFEA;
defparam \inst4|Selector22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N22
cycloneive_lcell_comb \inst4|Selector21~10 (
// Equation(s):
// \inst4|Selector21~10_combout  = (!\inst4|support_count [2] & ((\inst4|state.REFTIME1~q ) # (\inst4|state.REFTIME2~q )))

	.dataa(gnd),
	.datab(\inst4|state.REFTIME1~q ),
	.datac(\inst4|state.REFTIME2~q ),
	.datad(\inst4|support_count [2]),
	.cin(gnd),
	.combout(\inst4|Selector21~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector21~10 .lut_mask = 16'h00FC;
defparam \inst4|Selector21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneive_lcell_comb \inst4|Selector22~10 (
// Equation(s):
// \inst4|Selector22~10_combout  = (\inst4|Selector21~10_combout ) # (((!\inst4|LessThan5~0_combout  & !\inst4|support_count[1]~12_combout )) # (!\inst4|Selector22~9_combout ))

	.dataa(\inst4|Selector21~10_combout ),
	.datab(\inst4|LessThan5~0_combout ),
	.datac(\inst4|Selector22~9_combout ),
	.datad(\inst4|support_count[1]~12_combout ),
	.cin(gnd),
	.combout(\inst4|Selector22~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector22~10 .lut_mask = 16'hAFBF;
defparam \inst4|Selector22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneive_lcell_comb \inst4|Selector22~11 (
// Equation(s):
// \inst4|Selector22~11_combout  = (\inst4|Refresh_count [9] & (((\inst4|Selector22~10_combout ) # (\inst4|Selector15~0_combout )) # (!\inst4|Selector22~20_combout )))

	.dataa(\inst4|Selector22~20_combout ),
	.datab(\inst4|Selector22~10_combout ),
	.datac(\inst4|Refresh_count [9]),
	.datad(\inst4|Selector15~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector22~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector22~11 .lut_mask = 16'hF0D0;
defparam \inst4|Selector22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cycloneive_lcell_comb \inst4|Selector22~13 (
// Equation(s):
// \inst4|Selector22~13_combout  = (\inst4|state.InicializandoPRE~q  & (\inst4|LessThan4~1_combout  & (!\inst4|Refresh_count [2] & !\inst4|Refresh_count [1])))

	.dataa(\inst4|state.InicializandoPRE~q ),
	.datab(\inst4|LessThan4~1_combout ),
	.datac(\inst4|Refresh_count [2]),
	.datad(\inst4|Refresh_count [1]),
	.cin(gnd),
	.combout(\inst4|Selector22~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector22~13 .lut_mask = 16'h0008;
defparam \inst4|Selector22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneive_lcell_comb \inst4|Selector22~14 (
// Equation(s):
// \inst4|Selector22~14_combout  = (\inst4|Selector22~13_combout ) # ((\inst4|state.ForeverWaiting~q  & !\inst4|LessThan0~2_combout ))

	.dataa(gnd),
	.datab(\inst4|state.ForeverWaiting~q ),
	.datac(\inst4|Selector22~13_combout ),
	.datad(\inst4|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector22~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector22~14 .lut_mask = 16'hF0FC;
defparam \inst4|Selector22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneive_lcell_comb \inst4|LessThan1~3 (
// Equation(s):
// \inst4|LessThan1~3_combout  = (\inst4|Refresh_count [7] & (\inst4|Refresh_count [6] & (\inst4|LessThan1~0_combout  & \inst4|Refresh_count [8])))

	.dataa(\inst4|Refresh_count [7]),
	.datab(\inst4|Refresh_count [6]),
	.datac(\inst4|LessThan1~0_combout ),
	.datad(\inst4|Refresh_count [8]),
	.cin(gnd),
	.combout(\inst4|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan1~3 .lut_mask = 16'h8000;
defparam \inst4|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneive_lcell_comb \inst4|Selector22~18 (
// Equation(s):
// \inst4|Selector22~18_combout  = ((\inst4|Selector22~14_combout ) # ((!\inst4|LessThan1~3_combout  & \inst4|state.IDLE~q ))) # (!\inst4|Selector22~17_combout )

	.dataa(\inst4|Selector22~17_combout ),
	.datab(\inst4|Selector22~14_combout ),
	.datac(\inst4|LessThan1~3_combout ),
	.datad(\inst4|state.IDLE~q ),
	.cin(gnd),
	.combout(\inst4|Selector22~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector22~18 .lut_mask = 16'hDFDD;
defparam \inst4|Selector22~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \inst4|Add0~18 (
// Equation(s):
// \inst4|Add0~18_combout  = \inst4|Refresh_count [9] $ (\inst4|Add0~17 )

	.dataa(gnd),
	.datab(\inst4|Refresh_count [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst4|Add0~17 ),
	.combout(\inst4|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~18 .lut_mask = 16'h3C3C;
defparam \inst4|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cycloneive_lcell_comb \inst4|Selector22~19 (
// Equation(s):
// \inst4|Selector22~19_combout  = (\inst4|Selector22~12_combout ) # ((\inst4|Selector22~11_combout ) # ((\inst4|Selector22~18_combout  & \inst4|Add0~18_combout )))

	.dataa(\inst4|Selector22~12_combout ),
	.datab(\inst4|Selector22~11_combout ),
	.datac(\inst4|Selector22~18_combout ),
	.datad(\inst4|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst4|Selector22~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector22~19 .lut_mask = 16'hFEEE;
defparam \inst4|Selector22~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N9
dffeas \inst4|Refresh_count[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Selector22~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|Refresh_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|Refresh_count[9] .is_wysiwyg = "true";
defparam \inst4|Refresh_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneive_lcell_comb \inst4|LessThan1~2 (
// Equation(s):
// \inst4|LessThan1~2_combout  = (\inst4|Refresh_count [9]) # ((\inst4|LessThan1~1_combout  & \inst4|LessThan1~0_combout ))

	.dataa(gnd),
	.datab(\inst4|Refresh_count [9]),
	.datac(\inst4|LessThan1~1_combout ),
	.datad(\inst4|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\inst4|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan1~2 .lut_mask = 16'hFCCC;
defparam \inst4|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N12
cycloneive_lcell_comb \inst4|support_count[1]~5 (
// Equation(s):
// \inst4|support_count[1]~5_combout  = (\inst4|state.InicializandoREF~q ) # ((\inst4|state.IDLE~q  & ((\inst4|LessThan1~2_combout ) # (!\inst3|RAM_next~q ))))

	.dataa(\inst4|LessThan1~2_combout ),
	.datab(\inst4|state.InicializandoREF~q ),
	.datac(\inst4|state.IDLE~q ),
	.datad(\inst3|RAM_next~q ),
	.cin(gnd),
	.combout(\inst4|support_count[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count[1]~5 .lut_mask = 16'hECFC;
defparam \inst4|support_count[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneive_lcell_comb \inst4|support_count[1]~4 (
// Equation(s):
// \inst4|support_count[1]~4_combout  = (\inst4|Selector22~8_combout  & (((!\inst4|Equal0~0_combout  & \inst4|always0~4_combout )) # (!\inst4|state.InicializandoNOP~q )))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|state.InicializandoNOP~q ),
	.datac(\inst4|Selector22~8_combout ),
	.datad(\inst4|always0~4_combout ),
	.cin(gnd),
	.combout(\inst4|support_count[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count[1]~4 .lut_mask = 16'h7030;
defparam \inst4|support_count[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \inst4|support_count[1]~3 (
// Equation(s):
// \inst4|support_count[1]~3_combout  = (\inst4|state.ForeverWaiting~q  & ((\inst4|Refresh_count [9]) # ((\inst2|state.IDLE~q ) # (\inst4|LessThan0~2_combout ))))

	.dataa(\inst4|Refresh_count [9]),
	.datab(\inst2|state.IDLE~q ),
	.datac(\inst4|LessThan0~2_combout ),
	.datad(\inst4|state.ForeverWaiting~q ),
	.cin(gnd),
	.combout(\inst4|support_count[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count[1]~3 .lut_mask = 16'hFE00;
defparam \inst4|support_count[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N22
cycloneive_lcell_comb \inst4|support_count[1]~6 (
// Equation(s):
// \inst4|support_count[1]~6_combout  = (!\inst4|support_count[1]~5_combout  & (\inst4|state.Desligado~q  & (\inst4|support_count[1]~4_combout  & !\inst4|support_count[1]~3_combout )))

	.dataa(\inst4|support_count[1]~5_combout ),
	.datab(\inst4|state.Desligado~q ),
	.datac(\inst4|support_count[1]~4_combout ),
	.datad(\inst4|support_count[1]~3_combout ),
	.cin(gnd),
	.combout(\inst4|support_count[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count[1]~6 .lut_mask = 16'h0040;
defparam \inst4|support_count[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N24
cycloneive_lcell_comb \inst4|support_count[1]~0 (
// Equation(s):
// \inst4|support_count[1]~0_combout  = (\inst4|LessThan7~0_combout  & (!\inst4|state.NOPTIME5~q  & ((\inst4|Selector4~2_combout )))) # (!\inst4|LessThan7~0_combout  & ((\inst4|state.REFTIME0~q ) # ((!\inst4|state.NOPTIME5~q  & \inst4|Selector4~2_combout 
// ))))

	.dataa(\inst4|LessThan7~0_combout ),
	.datab(\inst4|state.NOPTIME5~q ),
	.datac(\inst4|state.REFTIME0~q ),
	.datad(\inst4|Selector4~2_combout ),
	.cin(gnd),
	.combout(\inst4|support_count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count[1]~0 .lut_mask = 16'h7350;
defparam \inst4|support_count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
cycloneive_lcell_comb \inst4|support_count[1]~1 (
// Equation(s):
// \inst4|support_count[1]~1_combout  = (\inst4|state.NOPTIME5~q  & ((\inst4|state.InicializandoPRE~q ) # ((\inst4|support_count [1]) # (\inst4|support_count [2]))))

	.dataa(\inst4|state.InicializandoPRE~q ),
	.datab(\inst4|support_count [1]),
	.datac(\inst4|state.NOPTIME5~q ),
	.datad(\inst4|support_count [2]),
	.cin(gnd),
	.combout(\inst4|support_count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count[1]~1 .lut_mask = 16'hF0E0;
defparam \inst4|support_count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N20
cycloneive_lcell_comb \inst4|support_count[1]~2 (
// Equation(s):
// \inst4|support_count[1]~2_combout  = (\inst4|nextstate~0_combout  & (((\inst4|always0~1_combout  & \inst4|support_count[1]~1_combout )))) # (!\inst4|nextstate~0_combout  & ((\inst4|state.RandomAcess~q ) # ((\inst4|always0~1_combout  & 
// \inst4|support_count[1]~1_combout ))))

	.dataa(\inst4|nextstate~0_combout ),
	.datab(\inst4|state.RandomAcess~q ),
	.datac(\inst4|always0~1_combout ),
	.datad(\inst4|support_count[1]~1_combout ),
	.cin(gnd),
	.combout(\inst4|support_count[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count[1]~2 .lut_mask = 16'hF444;
defparam \inst4|support_count[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N0
cycloneive_lcell_comb \inst4|support_count[1]~7 (
// Equation(s):
// \inst4|support_count[1]~7_combout  = (!\inst3|RAM_reset_n~q  & (((\inst4|support_count[1]~0_combout ) # (\inst4|support_count[1]~2_combout )) # (!\inst4|support_count[1]~6_combout )))

	.dataa(\inst4|support_count[1]~6_combout ),
	.datab(\inst4|support_count[1]~0_combout ),
	.datac(\inst3|RAM_reset_n~q ),
	.datad(\inst4|support_count[1]~2_combout ),
	.cin(gnd),
	.combout(\inst4|support_count[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count[1]~7 .lut_mask = 16'h0F0D;
defparam \inst4|support_count[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N4
cycloneive_lcell_comb \inst4|support_count[1]~19 (
// Equation(s):
// \inst4|support_count[1]~19_combout  = (\inst4|support_count[1]~7_combout  & (((\inst4|support_count [1])))) # (!\inst4|support_count[1]~7_combout  & (\inst4|support_count[1]~17_combout  & (\inst4|support_count [1] $ (\inst4|support_count [0]))))

	.dataa(\inst4|support_count[1]~7_combout ),
	.datab(\inst4|support_count[1]~17_combout ),
	.datac(\inst4|support_count [1]),
	.datad(\inst4|support_count [0]),
	.cin(gnd),
	.combout(\inst4|support_count[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|support_count[1]~19 .lut_mask = 16'hA4E0;
defparam \inst4|support_count[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N5
dffeas \inst4|support_count[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|support_count[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|support_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|support_count[1] .is_wysiwyg = "true";
defparam \inst4|support_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneive_lcell_comb \inst4|LessThan5~0 (
// Equation(s):
// \inst4|LessThan5~0_combout  = (\inst4|support_count [1] & (\inst4|support_count [0] & \inst4|support_count [2]))

	.dataa(\inst4|support_count [1]),
	.datab(\inst4|support_count [0]),
	.datac(gnd),
	.datad(\inst4|support_count [2]),
	.cin(gnd),
	.combout(\inst4|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan5~0 .lut_mask = 16'h8800;
defparam \inst4|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
cycloneive_lcell_comb \inst4|CFL_rst_n~0 (
// Equation(s):
// \inst4|CFL_rst_n~0_combout  = (!\inst3|RAM_reset_n~q  & ((\inst4|state.LoadMODE~q ) # ((!\inst4|LessThan5~0_combout  & \inst4|state.Reseting_FL~q ))))

	.dataa(\inst4|LessThan5~0_combout ),
	.datab(\inst3|RAM_reset_n~q ),
	.datac(\inst4|state.Reseting_FL~q ),
	.datad(\inst4|state.LoadMODE~q ),
	.cin(gnd),
	.combout(\inst4|CFL_rst_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|CFL_rst_n~0 .lut_mask = 16'h3310;
defparam \inst4|CFL_rst_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \inst4|CFL_rst_n~feeder (
// Equation(s):
// \inst4|CFL_rst_n~feeder_combout  = \inst4|CFL_rst_n~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|CFL_rst_n~0_combout ),
	.cin(gnd),
	.combout(\inst4|CFL_rst_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|CFL_rst_n~feeder .lut_mask = 16'hFF00;
defparam \inst4|CFL_rst_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N17
dffeas \inst4|CFL_rst_n (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|CFL_rst_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|CFL_rst_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|CFL_rst_n .is_wysiwyg = "true";
defparam \inst4|CFL_rst_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \inst2|state~22 (
// Equation(s):
// \inst2|state~22_combout  = (!\inst4|CFL_rst_n~q  & \inst2|state.Reading2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|CFL_rst_n~q ),
	.datad(\inst2|state.Reading2~q ),
	.cin(gnd),
	.combout(\inst2|state~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|state~22 .lut_mask = 16'h0F00;
defparam \inst2|state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \inst2|state.Stabilizing (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|state.Stabilizing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|state.Stabilizing .is_wysiwyg = "true";
defparam \inst2|state.Stabilizing .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \inst2|Selector28~0 (
// Equation(s):
// \inst2|Selector28~0_combout  = (\inst2|state.Stabilizing~q ) # ((\inst2|state.Sending~q  & !\inst4|CFL_ack~q ))

	.dataa(gnd),
	.datab(\inst2|state.Stabilizing~q ),
	.datac(\inst2|state.Sending~q ),
	.datad(\inst4|CFL_ack~q ),
	.cin(gnd),
	.combout(\inst2|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector28~0 .lut_mask = 16'hCCFC;
defparam \inst2|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \inst2|state.Sending (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|state.Sending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|state.Sending .is_wysiwyg = "true";
defparam \inst2|state.Sending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \inst2|Selector33~1 (
// Equation(s):
// \inst2|Selector33~1_combout  = (\inst2|Selector25~2_combout ) # ((!\inst2|state.Sending~q  & (!\inst2|state.Getting_ready~q  & !\inst2|state.Reading1~q )))

	.dataa(\inst2|state.Sending~q ),
	.datab(\inst2|state.Getting_ready~q ),
	.datac(\inst2|Selector25~2_combout ),
	.datad(\inst2|state.Reading1~q ),
	.cin(gnd),
	.combout(\inst2|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector33~1 .lut_mask = 16'hF0F1;
defparam \inst2|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \inst2|Selector33~0 (
// Equation(s):
// \inst2|Selector33~0_combout  = (\inst2|state.Sending~q  & (((\inst2|always0~8_combout  & \inst2|always0~4_combout )) # (!\inst4|CFL_ack~q )))

	.dataa(\inst2|always0~8_combout ),
	.datab(\inst2|always0~4_combout ),
	.datac(\inst2|state.Sending~q ),
	.datad(\inst4|CFL_ack~q ),
	.cin(gnd),
	.combout(\inst2|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector33~0 .lut_mask = 16'h80F0;
defparam \inst2|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \inst2|Selector33~2 (
// Equation(s):
// \inst2|Selector33~2_combout  = (\inst2|state.Reading0~q ) # ((\inst2|buffer_count~q  & ((\inst2|Selector33~1_combout ) # (\inst2|Selector33~0_combout ))))

	.dataa(\inst2|Selector33~1_combout ),
	.datab(\inst2|Selector33~0_combout ),
	.datac(\inst2|buffer_count~q ),
	.datad(\inst2|state.Reading0~q ),
	.cin(gnd),
	.combout(\inst2|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector33~2 .lut_mask = 16'hFFE0;
defparam \inst2|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \inst2|buffer_count (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Selector33~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|CFL_rst_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|buffer_count~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|buffer_count .is_wysiwyg = "true";
defparam \inst2|buffer_count .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \inst2|state~19 (
// Equation(s):
// \inst2|state~19_combout  = (!\inst2|buffer_count~q  & !\inst2|buffer~q )

	.dataa(\inst2|buffer_count~q ),
	.datab(gnd),
	.datac(\inst2|buffer~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|state~19 .lut_mask = 16'h0505;
defparam \inst2|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \inst2|state~23 (
// Equation(s):
// \inst2|state~23_combout  = (\inst2|state~19_combout  & (\inst2|state.Pre_Read~q  & (!\inst4|CFL_rst_n~q  & !\inst2|LessThan1~0_combout )))

	.dataa(\inst2|state~19_combout ),
	.datab(\inst2|state.Pre_Read~q ),
	.datac(\inst4|CFL_rst_n~q ),
	.datad(\inst2|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\inst2|state~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|state~23 .lut_mask = 16'h0008;
defparam \inst2|state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \inst2|state.Reading0 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|state.Reading0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|state.Reading0 .is_wysiwyg = "true";
defparam \inst2|state.Reading0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N1
cycloneive_io_ibuf \FL_DQ[7]~input (
	.i(FL_DQ[7]),
	.ibar(gnd),
	.o(\FL_DQ[7]~input_o ));
// synopsys translate_off
defparam \FL_DQ[7]~input .bus_hold = "false";
defparam \FL_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N8
cycloneive_lcell_comb \inst2|current_data~0 (
// Equation(s):
// \inst2|current_data~0_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading0~q  & ((\FL_DQ[7]~input_o ))) # (!\inst2|state.Reading0~q  & (\inst2|current_data [23]))))

	.dataa(\inst2|state.Reading0~q ),
	.datab(\inst2|state~17_combout ),
	.datac(\inst2|current_data [23]),
	.datad(\FL_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\inst2|current_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~0 .lut_mask = 16'hC840;
defparam \inst2|current_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y20_N9
dffeas \inst2|current_data[23] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[23] .is_wysiwyg = "true";
defparam \inst2|current_data[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \FL_DQ[6]~input (
	.i(FL_DQ[6]),
	.ibar(gnd),
	.o(\FL_DQ[6]~input_o ));
// synopsys translate_off
defparam \FL_DQ[6]~input .bus_hold = "false";
defparam \FL_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N10
cycloneive_lcell_comb \inst2|current_data~1 (
// Equation(s):
// \inst2|current_data~1_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading0~q  & ((\FL_DQ[6]~input_o ))) # (!\inst2|state.Reading0~q  & (\inst2|current_data [22]))))

	.dataa(\inst2|state.Reading0~q ),
	.datab(\inst2|state~17_combout ),
	.datac(\inst2|current_data [22]),
	.datad(\FL_DQ[6]~input_o ),
	.cin(gnd),
	.combout(\inst2|current_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~1 .lut_mask = 16'hC840;
defparam \inst2|current_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y20_N11
dffeas \inst2|current_data[22] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[22] .is_wysiwyg = "true";
defparam \inst2|current_data[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \FL_DQ[5]~input (
	.i(FL_DQ[5]),
	.ibar(gnd),
	.o(\FL_DQ[5]~input_o ));
// synopsys translate_off
defparam \FL_DQ[5]~input .bus_hold = "false";
defparam \FL_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N12
cycloneive_lcell_comb \inst2|current_data~2 (
// Equation(s):
// \inst2|current_data~2_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading0~q  & ((\FL_DQ[5]~input_o ))) # (!\inst2|state.Reading0~q  & (\inst2|current_data [21]))))

	.dataa(\inst2|state.Reading0~q ),
	.datab(\inst2|state~17_combout ),
	.datac(\inst2|current_data [21]),
	.datad(\FL_DQ[5]~input_o ),
	.cin(gnd),
	.combout(\inst2|current_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~2 .lut_mask = 16'hC840;
defparam \inst2|current_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y20_N13
dffeas \inst2|current_data[21] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[21] .is_wysiwyg = "true";
defparam \inst2|current_data[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \FL_DQ[4]~input (
	.i(FL_DQ[4]),
	.ibar(gnd),
	.o(\FL_DQ[4]~input_o ));
// synopsys translate_off
defparam \FL_DQ[4]~input .bus_hold = "false";
defparam \FL_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N8
cycloneive_lcell_comb \inst2|current_data~3 (
// Equation(s):
// \inst2|current_data~3_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading0~q  & (\FL_DQ[4]~input_o )) # (!\inst2|state.Reading0~q  & ((\inst2|current_data [20])))))

	.dataa(\FL_DQ[4]~input_o ),
	.datab(\inst2|state.Reading0~q ),
	.datac(\inst2|current_data [20]),
	.datad(\inst2|state~17_combout ),
	.cin(gnd),
	.combout(\inst2|current_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~3 .lut_mask = 16'hB800;
defparam \inst2|current_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N9
dffeas \inst2|current_data[20] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[20] .is_wysiwyg = "true";
defparam \inst2|current_data[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
cycloneive_io_ibuf \FL_DQ[3]~input (
	.i(FL_DQ[3]),
	.ibar(gnd),
	.o(\FL_DQ[3]~input_o ));
// synopsys translate_off
defparam \FL_DQ[3]~input .bus_hold = "false";
defparam \FL_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N26
cycloneive_lcell_comb \inst2|current_data~4 (
// Equation(s):
// \inst2|current_data~4_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading0~q  & (\FL_DQ[3]~input_o )) # (!\inst2|state.Reading0~q  & ((\inst2|current_data [19])))))

	.dataa(\inst2|state.Reading0~q ),
	.datab(\FL_DQ[3]~input_o ),
	.datac(\inst2|current_data [19]),
	.datad(\inst2|state~17_combout ),
	.cin(gnd),
	.combout(\inst2|current_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~4 .lut_mask = 16'hD800;
defparam \inst2|current_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N27
dffeas \inst2|current_data[19] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[19] .is_wysiwyg = "true";
defparam \inst2|current_data[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
cycloneive_io_ibuf \FL_DQ[2]~input (
	.i(FL_DQ[2]),
	.ibar(gnd),
	.o(\FL_DQ[2]~input_o ));
// synopsys translate_off
defparam \FL_DQ[2]~input .bus_hold = "false";
defparam \FL_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N28
cycloneive_lcell_comb \inst2|current_data~5 (
// Equation(s):
// \inst2|current_data~5_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading0~q  & (\FL_DQ[2]~input_o )) # (!\inst2|state.Reading0~q  & ((\inst2|current_data [18])))))

	.dataa(\FL_DQ[2]~input_o ),
	.datab(\inst2|state.Reading0~q ),
	.datac(\inst2|current_data [18]),
	.datad(\inst2|state~17_combout ),
	.cin(gnd),
	.combout(\inst2|current_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~5 .lut_mask = 16'hB800;
defparam \inst2|current_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N29
dffeas \inst2|current_data[18] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[18] .is_wysiwyg = "true";
defparam \inst2|current_data[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
cycloneive_io_ibuf \FL_DQ[1]~input (
	.i(FL_DQ[1]),
	.ibar(gnd),
	.o(\FL_DQ[1]~input_o ));
// synopsys translate_off
defparam \FL_DQ[1]~input .bus_hold = "false";
defparam \FL_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N30
cycloneive_lcell_comb \inst2|current_data~6 (
// Equation(s):
// \inst2|current_data~6_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading0~q  & (\FL_DQ[1]~input_o )) # (!\inst2|state.Reading0~q  & ((\inst2|current_data [17])))))

	.dataa(\FL_DQ[1]~input_o ),
	.datab(\inst2|state.Reading0~q ),
	.datac(\inst2|current_data [17]),
	.datad(\inst2|state~17_combout ),
	.cin(gnd),
	.combout(\inst2|current_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~6 .lut_mask = 16'hB800;
defparam \inst2|current_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N31
dffeas \inst2|current_data[17] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[17] .is_wysiwyg = "true";
defparam \inst2|current_data[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
cycloneive_io_ibuf \FL_DQ[0]~input (
	.i(FL_DQ[0]),
	.ibar(gnd),
	.o(\FL_DQ[0]~input_o ));
// synopsys translate_off
defparam \FL_DQ[0]~input .bus_hold = "false";
defparam \FL_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N0
cycloneive_lcell_comb \inst2|current_data~7 (
// Equation(s):
// \inst2|current_data~7_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading0~q  & (\FL_DQ[0]~input_o )) # (!\inst2|state.Reading0~q  & ((\inst2|current_data [16])))))

	.dataa(\FL_DQ[0]~input_o ),
	.datab(\inst2|state.Reading0~q ),
	.datac(\inst2|current_data [16]),
	.datad(\inst2|state~17_combout ),
	.cin(gnd),
	.combout(\inst2|current_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~7 .lut_mask = 16'hB800;
defparam \inst2|current_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N1
dffeas \inst2|current_data[16] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[16] .is_wysiwyg = "true";
defparam \inst2|current_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N14
cycloneive_lcell_comb \inst2|current_data~8 (
// Equation(s):
// \inst2|current_data~8_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading1~q  & ((\FL_DQ[7]~input_o ))) # (!\inst2|state.Reading1~q  & (\inst2|current_data [15]))))

	.dataa(\inst2|state~17_combout ),
	.datab(\inst2|state.Reading1~q ),
	.datac(\inst2|current_data [15]),
	.datad(\FL_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\inst2|current_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~8 .lut_mask = 16'hA820;
defparam \inst2|current_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y20_N15
dffeas \inst2|current_data[15] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[15] .is_wysiwyg = "true";
defparam \inst2|current_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N0
cycloneive_lcell_comb \inst2|current_data~9 (
// Equation(s):
// \inst2|current_data~9_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading1~q  & ((\FL_DQ[6]~input_o ))) # (!\inst2|state.Reading1~q  & (\inst2|current_data [14]))))

	.dataa(\inst2|state~17_combout ),
	.datab(\inst2|state.Reading1~q ),
	.datac(\inst2|current_data [14]),
	.datad(\FL_DQ[6]~input_o ),
	.cin(gnd),
	.combout(\inst2|current_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~9 .lut_mask = 16'hA820;
defparam \inst2|current_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y20_N1
dffeas \inst2|current_data[14] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[14] .is_wysiwyg = "true";
defparam \inst2|current_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N26
cycloneive_lcell_comb \inst2|current_data~10 (
// Equation(s):
// \inst2|current_data~10_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading1~q  & ((\FL_DQ[5]~input_o ))) # (!\inst2|state.Reading1~q  & (\inst2|current_data [13]))))

	.dataa(\inst2|state~17_combout ),
	.datab(\inst2|state.Reading1~q ),
	.datac(\inst2|current_data [13]),
	.datad(\FL_DQ[5]~input_o ),
	.cin(gnd),
	.combout(\inst2|current_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~10 .lut_mask = 16'hA820;
defparam \inst2|current_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y20_N27
dffeas \inst2|current_data[13] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[13] .is_wysiwyg = "true";
defparam \inst2|current_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N10
cycloneive_lcell_comb \inst2|current_data~11 (
// Equation(s):
// \inst2|current_data~11_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading1~q  & (\FL_DQ[4]~input_o )) # (!\inst2|state.Reading1~q  & ((\inst2|current_data [12])))))

	.dataa(\FL_DQ[4]~input_o ),
	.datab(\inst2|state.Reading1~q ),
	.datac(\inst2|current_data [12]),
	.datad(\inst2|state~17_combout ),
	.cin(gnd),
	.combout(\inst2|current_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~11 .lut_mask = 16'hB800;
defparam \inst2|current_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N11
dffeas \inst2|current_data[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[12] .is_wysiwyg = "true";
defparam \inst2|current_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N4
cycloneive_lcell_comb \inst2|current_data~12 (
// Equation(s):
// \inst2|current_data~12_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading1~q  & (\FL_DQ[3]~input_o )) # (!\inst2|state.Reading1~q  & ((\inst2|current_data [11])))))

	.dataa(\inst2|state.Reading1~q ),
	.datab(\FL_DQ[3]~input_o ),
	.datac(\inst2|current_data [11]),
	.datad(\inst2|state~17_combout ),
	.cin(gnd),
	.combout(\inst2|current_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~12 .lut_mask = 16'hD800;
defparam \inst2|current_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N5
dffeas \inst2|current_data[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[11] .is_wysiwyg = "true";
defparam \inst2|current_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N22
cycloneive_lcell_comb \inst2|current_data~13 (
// Equation(s):
// \inst2|current_data~13_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading1~q  & (\FL_DQ[2]~input_o )) # (!\inst2|state.Reading1~q  & ((\inst2|current_data [10])))))

	.dataa(\FL_DQ[2]~input_o ),
	.datab(\inst2|state.Reading1~q ),
	.datac(\inst2|current_data [10]),
	.datad(\inst2|state~17_combout ),
	.cin(gnd),
	.combout(\inst2|current_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~13 .lut_mask = 16'hB800;
defparam \inst2|current_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N23
dffeas \inst2|current_data[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[10] .is_wysiwyg = "true";
defparam \inst2|current_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N24
cycloneive_lcell_comb \inst2|current_data~14 (
// Equation(s):
// \inst2|current_data~14_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading1~q  & (\FL_DQ[1]~input_o )) # (!\inst2|state.Reading1~q  & ((\inst2|current_data [9])))))

	.dataa(\FL_DQ[1]~input_o ),
	.datab(\inst2|state.Reading1~q ),
	.datac(\inst2|current_data [9]),
	.datad(\inst2|state~17_combout ),
	.cin(gnd),
	.combout(\inst2|current_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~14 .lut_mask = 16'hB800;
defparam \inst2|current_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N25
dffeas \inst2|current_data[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[9] .is_wysiwyg = "true";
defparam \inst2|current_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N18
cycloneive_lcell_comb \inst2|current_data~15 (
// Equation(s):
// \inst2|current_data~15_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading1~q  & ((\FL_DQ[0]~input_o ))) # (!\inst2|state.Reading1~q  & (\inst2|current_data [8]))))

	.dataa(\inst2|state.Reading1~q ),
	.datab(\inst2|state~17_combout ),
	.datac(\inst2|current_data [8]),
	.datad(\FL_DQ[0]~input_o ),
	.cin(gnd),
	.combout(\inst2|current_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~15 .lut_mask = 16'hC840;
defparam \inst2|current_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N19
dffeas \inst2|current_data[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[8] .is_wysiwyg = "true";
defparam \inst2|current_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N28
cycloneive_lcell_comb \inst2|current_data~16 (
// Equation(s):
// \inst2|current_data~16_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading2~q  & (\FL_DQ[7]~input_o )) # (!\inst2|state.Reading2~q  & ((\inst2|current_data [7])))))

	.dataa(\inst2|state.Reading2~q ),
	.datab(\FL_DQ[7]~input_o ),
	.datac(\inst2|current_data [7]),
	.datad(\inst2|state~17_combout ),
	.cin(gnd),
	.combout(\inst2|current_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~16 .lut_mask = 16'hD800;
defparam \inst2|current_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y20_N29
dffeas \inst2|current_data[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[7] .is_wysiwyg = "true";
defparam \inst2|current_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N6
cycloneive_lcell_comb \inst2|current_data~17 (
// Equation(s):
// \inst2|current_data~17_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading2~q  & (\FL_DQ[6]~input_o )) # (!\inst2|state.Reading2~q  & ((\inst2|current_data [6])))))

	.dataa(\inst2|state.Reading2~q ),
	.datab(\FL_DQ[6]~input_o ),
	.datac(\inst2|current_data [6]),
	.datad(\inst2|state~17_combout ),
	.cin(gnd),
	.combout(\inst2|current_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~17 .lut_mask = 16'hD800;
defparam \inst2|current_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y20_N7
dffeas \inst2|current_data[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[6] .is_wysiwyg = "true";
defparam \inst2|current_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N16
cycloneive_lcell_comb \inst2|current_data~18 (
// Equation(s):
// \inst2|current_data~18_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading2~q  & (\FL_DQ[5]~input_o )) # (!\inst2|state.Reading2~q  & ((\inst2|current_data [5])))))

	.dataa(\inst2|state.Reading2~q ),
	.datab(\FL_DQ[5]~input_o ),
	.datac(\inst2|current_data [5]),
	.datad(\inst2|state~17_combout ),
	.cin(gnd),
	.combout(\inst2|current_data~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~18 .lut_mask = 16'hD800;
defparam \inst2|current_data~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y20_N17
dffeas \inst2|current_data[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[5] .is_wysiwyg = "true";
defparam \inst2|current_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N12
cycloneive_lcell_comb \inst2|current_data~19 (
// Equation(s):
// \inst2|current_data~19_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading2~q  & (\FL_DQ[4]~input_o )) # (!\inst2|state.Reading2~q  & ((\inst2|current_data [4])))))

	.dataa(\FL_DQ[4]~input_o ),
	.datab(\inst2|state.Reading2~q ),
	.datac(\inst2|current_data [4]),
	.datad(\inst2|state~17_combout ),
	.cin(gnd),
	.combout(\inst2|current_data~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~19 .lut_mask = 16'hB800;
defparam \inst2|current_data~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N13
dffeas \inst2|current_data[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[4] .is_wysiwyg = "true";
defparam \inst2|current_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N14
cycloneive_lcell_comb \inst2|current_data~20 (
// Equation(s):
// \inst2|current_data~20_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading2~q  & (\FL_DQ[3]~input_o )) # (!\inst2|state.Reading2~q  & ((\inst2|current_data [3])))))

	.dataa(\inst2|state.Reading2~q ),
	.datab(\FL_DQ[3]~input_o ),
	.datac(\inst2|current_data [3]),
	.datad(\inst2|state~17_combout ),
	.cin(gnd),
	.combout(\inst2|current_data~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~20 .lut_mask = 16'hD800;
defparam \inst2|current_data~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N15
dffeas \inst2|current_data[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[3] .is_wysiwyg = "true";
defparam \inst2|current_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N16
cycloneive_lcell_comb \inst2|current_data~21 (
// Equation(s):
// \inst2|current_data~21_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading2~q  & (\FL_DQ[2]~input_o )) # (!\inst2|state.Reading2~q  & ((\inst2|current_data [2])))))

	.dataa(\FL_DQ[2]~input_o ),
	.datab(\inst2|state.Reading2~q ),
	.datac(\inst2|current_data [2]),
	.datad(\inst2|state~17_combout ),
	.cin(gnd),
	.combout(\inst2|current_data~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~21 .lut_mask = 16'hB800;
defparam \inst2|current_data~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N17
dffeas \inst2|current_data[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[2] .is_wysiwyg = "true";
defparam \inst2|current_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N2
cycloneive_lcell_comb \inst2|current_data~22 (
// Equation(s):
// \inst2|current_data~22_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading2~q  & (\FL_DQ[1]~input_o )) # (!\inst2|state.Reading2~q  & ((\inst2|current_data [1])))))

	.dataa(\FL_DQ[1]~input_o ),
	.datab(\inst2|state.Reading2~q ),
	.datac(\inst2|current_data [1]),
	.datad(\inst2|state~17_combout ),
	.cin(gnd),
	.combout(\inst2|current_data~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~22 .lut_mask = 16'hB800;
defparam \inst2|current_data~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N3
dffeas \inst2|current_data[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[1] .is_wysiwyg = "true";
defparam \inst2|current_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N20
cycloneive_lcell_comb \inst2|current_data~23 (
// Equation(s):
// \inst2|current_data~23_combout  = (\inst2|state~17_combout  & ((\inst2|state.Reading2~q  & (\FL_DQ[0]~input_o )) # (!\inst2|state.Reading2~q  & ((\inst2|current_data [0])))))

	.dataa(\FL_DQ[0]~input_o ),
	.datab(\inst2|state.Reading2~q ),
	.datac(\inst2|current_data [0]),
	.datad(\inst2|state~17_combout ),
	.cin(gnd),
	.combout(\inst2|current_data~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|current_data~23 .lut_mask = 16'hB800;
defparam \inst2|current_data~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N21
dffeas \inst2|current_data[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|current_data~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|current_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|current_data[0] .is_wysiwyg = "true";
defparam \inst2|current_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \inst2|FL_CE_N~0 (
// Equation(s):
// \inst2|FL_CE_N~0_combout  = (\inst2|state.Reseting~q ) # ((\inst2|state.Getting_ready~q ) # (!\inst2|state.IDLE~q ))

	.dataa(gnd),
	.datab(\inst2|state.Reseting~q ),
	.datac(\inst2|state.IDLE~q ),
	.datad(\inst2|state.Getting_ready~q ),
	.cin(gnd),
	.combout(\inst2|FL_CE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FL_CE_N~0 .lut_mask = 16'hFFCF;
defparam \inst2|FL_CE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N18
cycloneive_lcell_comb \inst4|WideOr33~0 (
// Equation(s):
// \inst4|WideOr33~0_combout  = (!\inst4|nextstate.Writing_PRE~0_combout  & (!\inst4|Selector18~1_combout  & !\inst4|Selector14~0_combout ))

	.dataa(\inst4|nextstate.Writing_PRE~0_combout ),
	.datab(gnd),
	.datac(\inst4|Selector18~1_combout ),
	.datad(\inst4|Selector14~0_combout ),
	.cin(gnd),
	.combout(\inst4|WideOr33~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr33~0 .lut_mask = 16'h0005;
defparam \inst4|WideOr33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N12
cycloneive_lcell_comb \inst4|WideOr24 (
// Equation(s):
// \inst4|WideOr24~combout  = (!\inst4|Selector29~2_combout  & (\inst4|Selector5~1_combout  & (\inst4|WideOr24~0_combout  & \inst4|WideOr33~0_combout )))

	.dataa(\inst4|Selector29~2_combout ),
	.datab(\inst4|Selector5~1_combout ),
	.datac(\inst4|WideOr24~0_combout ),
	.datad(\inst4|WideOr33~0_combout ),
	.cin(gnd),
	.combout(\inst4|WideOr24~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr24 .lut_mask = 16'h4000;
defparam \inst4|WideOr24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cycloneive_lcell_comb \inst4|DRAM_CAS_N~feeder (
// Equation(s):
// \inst4|DRAM_CAS_N~feeder_combout  = \inst4|WideOr24~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|WideOr24~combout ),
	.cin(gnd),
	.combout(\inst4|DRAM_CAS_N~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_CAS_N~feeder .lut_mask = 16'hFF00;
defparam \inst4|DRAM_CAS_N~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N25
dffeas \inst4|DRAM_CAS_N (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|DRAM_CAS_N~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|RAM_reset_n~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|DRAM_CAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|DRAM_CAS_N .is_wysiwyg = "true";
defparam \inst4|DRAM_CAS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneive_lcell_comb \inst4|DRAM_CKE~feeder (
// Equation(s):
// \inst4|DRAM_CKE~feeder_combout  = \inst4|DRAM_CKE~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|DRAM_CKE~0_combout ),
	.cin(gnd),
	.combout(\inst4|DRAM_CKE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_CKE~feeder .lut_mask = 16'hFF00;
defparam \inst4|DRAM_CKE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N25
dffeas \inst4|DRAM_CKE (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|DRAM_CKE~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|DRAM_CKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|DRAM_CKE .is_wysiwyg = "true";
defparam \inst4|DRAM_CKE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneive_lcell_comb \inst4|DRAM_CS_N~0 (
// Equation(s):
// \inst4|DRAM_CS_N~0_combout  = !\inst4|DRAM_CKE~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|DRAM_CKE~0_combout ),
	.cin(gnd),
	.combout(\inst4|DRAM_CS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_CS_N~0 .lut_mask = 16'h00FF;
defparam \inst4|DRAM_CS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N27
dffeas \inst4|DRAM_CS_N (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|DRAM_CS_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|DRAM_CS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|DRAM_CS_N .is_wysiwyg = "true";
defparam \inst4|DRAM_CS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N16
cycloneive_lcell_comb \inst4|WideOr25~0 (
// Equation(s):
// \inst4|WideOr25~0_combout  = (!\inst4|Selector29~2_combout  & (\inst4|Selector5~1_combout  & (!\inst4|Selector0~1_combout  & \inst4|nextstate.Activating~0_combout )))

	.dataa(\inst4|Selector29~2_combout ),
	.datab(\inst4|Selector5~1_combout ),
	.datac(\inst4|Selector0~1_combout ),
	.datad(\inst4|nextstate.Activating~0_combout ),
	.cin(gnd),
	.combout(\inst4|WideOr25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr25~0 .lut_mask = 16'h0400;
defparam \inst4|WideOr25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneive_lcell_comb \inst4|Selector4~1 (
// Equation(s):
// \inst4|Selector4~1_combout  = (\inst4|Selector4~0_combout ) # ((!\inst4|LessThan4~2_combout  & \inst4|state.InicializandoPRE~q ))

	.dataa(gnd),
	.datab(\inst4|Selector4~0_combout ),
	.datac(\inst4|LessThan4~2_combout ),
	.datad(\inst4|state.InicializandoPRE~q ),
	.cin(gnd),
	.combout(\inst4|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector4~1 .lut_mask = 16'hCFCC;
defparam \inst4|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N2
cycloneive_lcell_comb \inst4|WideOr25~1 (
// Equation(s):
// \inst4|WideOr25~1_combout  = (\inst4|WideOr24~0_combout  & (\inst4|WideOr25~0_combout  & (!\inst4|Selector10~0_combout  & !\inst4|Selector4~1_combout )))

	.dataa(\inst4|WideOr24~0_combout ),
	.datab(\inst4|WideOr25~0_combout ),
	.datac(\inst4|Selector10~0_combout ),
	.datad(\inst4|Selector4~1_combout ),
	.cin(gnd),
	.combout(\inst4|WideOr25~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr25~1 .lut_mask = 16'h0008;
defparam \inst4|WideOr25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
cycloneive_lcell_comb \inst4|DRAM_RAS_N~feeder (
// Equation(s):
// \inst4|DRAM_RAS_N~feeder_combout  = \inst4|WideOr25~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|WideOr25~1_combout ),
	.cin(gnd),
	.combout(\inst4|DRAM_RAS_N~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_RAS_N~feeder .lut_mask = 16'hFF00;
defparam \inst4|DRAM_RAS_N~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N3
dffeas \inst4|DRAM_RAS_N (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|DRAM_RAS_N~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|RAM_reset_n~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|DRAM_RAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|DRAM_RAS_N .is_wysiwyg = "true";
defparam \inst4|DRAM_RAS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N20
cycloneive_lcell_comb \inst4|WideOr26 (
// Equation(s):
// \inst4|WideOr26~combout  = (!\inst4|nextstate.Writing_PRE~0_combout  & (!\inst4|Selector4~1_combout  & (!\inst4|Selector10~0_combout  & !\inst4|Selector29~2_combout )))

	.dataa(\inst4|nextstate.Writing_PRE~0_combout ),
	.datab(\inst4|Selector4~1_combout ),
	.datac(\inst4|Selector10~0_combout ),
	.datad(\inst4|Selector29~2_combout ),
	.cin(gnd),
	.combout(\inst4|WideOr26~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr26 .lut_mask = 16'h0001;
defparam \inst4|WideOr26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N4
cycloneive_lcell_comb \inst4|DRAM_WE_N~feeder (
// Equation(s):
// \inst4|DRAM_WE_N~feeder_combout  = \inst4|WideOr26~combout 

	.dataa(\inst4|WideOr26~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|DRAM_WE_N~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_WE_N~feeder .lut_mask = 16'hAAAA;
defparam \inst4|DRAM_WE_N~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N5
dffeas \inst4|DRAM_WE_N (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|DRAM_WE_N~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|RAM_reset_n~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|DRAM_WE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|DRAM_WE_N .is_wysiwyg = "true";
defparam \inst4|DRAM_WE_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N20
cycloneive_lcell_comb \inst1|dac_interface|hsync~0 (
// Equation(s):
// \inst1|dac_interface|hsync~0_combout  = ((\inst1|dac_interface|hcount [8]) # ((\inst1|controller|rstVGA~q ) # (!\inst1|dac_interface|hcount [9]))) # (!\inst1|dac_interface|hcount [7])

	.dataa(\inst1|dac_interface|hcount [7]),
	.datab(\inst1|dac_interface|hcount [8]),
	.datac(\inst1|controller|rstVGA~q ),
	.datad(\inst1|dac_interface|hcount [9]),
	.cin(gnd),
	.combout(\inst1|dac_interface|hsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|hsync~0 .lut_mask = 16'hFDFF;
defparam \inst1|dac_interface|hsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N14
cycloneive_lcell_comb \inst1|dac_interface|hsync~1 (
// Equation(s):
// \inst1|dac_interface|hsync~1_combout  = (\inst1|dac_interface|hcount [2]) # ((!\inst1|dac_interface|hcount [5] & (\inst1|dac_interface|hcount [1] & \inst1|dac_interface|hcount [0])))

	.dataa(\inst1|dac_interface|hcount [5]),
	.datab(\inst1|dac_interface|hcount [2]),
	.datac(\inst1|dac_interface|hcount [1]),
	.datad(\inst1|dac_interface|hcount [0]),
	.cin(gnd),
	.combout(\inst1|dac_interface|hsync~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|hsync~1 .lut_mask = 16'hDCCC;
defparam \inst1|dac_interface|hsync~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N8
cycloneive_lcell_comb \inst1|dac_interface|hsync~2 (
// Equation(s):
// \inst1|dac_interface|hsync~2_combout  = (\inst1|dac_interface|hcount [4] & ((\inst1|dac_interface|hsync~1_combout ) # (\inst1|dac_interface|hcount [3])))

	.dataa(\inst1|dac_interface|hcount [4]),
	.datab(gnd),
	.datac(\inst1|dac_interface|hsync~1_combout ),
	.datad(\inst1|dac_interface|hcount [3]),
	.cin(gnd),
	.combout(\inst1|dac_interface|hsync~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|hsync~2 .lut_mask = 16'hAAA0;
defparam \inst1|dac_interface|hsync~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N16
cycloneive_lcell_comb \inst1|dac_interface|hsync~3 (
// Equation(s):
// \inst1|dac_interface|hsync~3_combout  = (\inst1|dac_interface|hsync~0_combout ) # ((\inst1|dac_interface|hcount [5] & (\inst1|dac_interface|hsync~2_combout  & \inst1|dac_interface|hcount [6])) # (!\inst1|dac_interface|hcount [5] & 
// (!\inst1|dac_interface|hsync~2_combout  & !\inst1|dac_interface|hcount [6])))

	.dataa(\inst1|dac_interface|hcount [5]),
	.datab(\inst1|dac_interface|hsync~0_combout ),
	.datac(\inst1|dac_interface|hsync~2_combout ),
	.datad(\inst1|dac_interface|hcount [6]),
	.cin(gnd),
	.combout(\inst1|dac_interface|hsync~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|hsync~3 .lut_mask = 16'hECCD;
defparam \inst1|dac_interface|hsync~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y69_N17
dffeas \inst1|dac_interface|hsync (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|hsync~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|hsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|hsync .is_wysiwyg = "true";
defparam \inst1|dac_interface|hsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N14
cycloneive_lcell_comb \inst1|dac_interface|vsync~1 (
// Equation(s):
// \inst1|dac_interface|vsync~1_combout  = (\inst1|dac_interface|vcount [9]) # (\inst1|dac_interface|vcount [1] $ (!\inst1|dac_interface|vcount [0]))

	.dataa(\inst1|dac_interface|vcount [9]),
	.datab(\inst1|dac_interface|vcount [1]),
	.datac(\inst1|dac_interface|vcount [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|dac_interface|vsync~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|vsync~1 .lut_mask = 16'hEBEB;
defparam \inst1|dac_interface|vsync~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N12
cycloneive_lcell_comb \inst1|dac_interface|vsync~0 (
// Equation(s):
// \inst1|dac_interface|vsync~0_combout  = (\inst1|dac_interface|vcount [4]) # (((\inst1|controller|rstVGA~q ) # (!\inst1|dac_interface|vcount [2])) # (!\inst1|dac_interface|vcount [3]))

	.dataa(\inst1|dac_interface|vcount [4]),
	.datab(\inst1|dac_interface|vcount [3]),
	.datac(\inst1|controller|rstVGA~q ),
	.datad(\inst1|dac_interface|vcount [2]),
	.cin(gnd),
	.combout(\inst1|dac_interface|vsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|vsync~0 .lut_mask = 16'hFBFF;
defparam \inst1|dac_interface|vsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N8
cycloneive_lcell_comb \inst1|dac_interface|vsync~2 (
// Equation(s):
// \inst1|dac_interface|vsync~2_combout  = (\inst1|dac_interface|vsync~1_combout ) # (((\inst1|dac_interface|vsync~0_combout ) # (!\inst1|dac_interface|vcount [5])) # (!\inst1|dac_interface|LessThan1~0_combout ))

	.dataa(\inst1|dac_interface|vsync~1_combout ),
	.datab(\inst1|dac_interface|LessThan1~0_combout ),
	.datac(\inst1|dac_interface|vcount [5]),
	.datad(\inst1|dac_interface|vsync~0_combout ),
	.cin(gnd),
	.combout(\inst1|dac_interface|vsync~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|vsync~2 .lut_mask = 16'hFFBF;
defparam \inst1|dac_interface|vsync~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y69_N9
dffeas \inst1|dac_interface|vsync (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|dac_interface|vsync~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dac_interface|vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dac_interface|vsync .is_wysiwyg = "true";
defparam \inst1|dac_interface|vsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y72_N0
cycloneive_lcell_comb \inst1|VGA_BLANK_N (
// Equation(s):
// \inst1|VGA_BLANK_N~combout  = (\inst1|dac_interface|hsync~q ) # (\inst1|dac_interface|vsync~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|dac_interface|hsync~q ),
	.datad(\inst1|dac_interface|vsync~q ),
	.cin(gnd),
	.combout(\inst1|VGA_BLANK_N~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_BLANK_N .lut_mask = 16'hFFF0;
defparam \inst1|VGA_BLANK_N .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_PLL1E0
cycloneive_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_DRAM_CLK (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_DRAM_CLK_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_DRAM_CLK .clock_type = "external clock output";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_DRAM_CLK .ena_register_mode = "double register";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N2
cycloneive_lcell_comb \inst1|dac_interface|column[9]~0 (
// Equation(s):
// \inst1|dac_interface|column[9]~0_combout  = (\inst1|dac_interface|hcount [9] & (!\inst1|dac_interface|hcount [7] & !\inst1|dac_interface|hcount [8]))

	.dataa(gnd),
	.datab(\inst1|dac_interface|hcount [9]),
	.datac(\inst1|dac_interface|hcount [7]),
	.datad(\inst1|dac_interface|hcount [8]),
	.cin(gnd),
	.combout(\inst1|dac_interface|column[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|column[9]~0 .lut_mask = 16'h000C;
defparam \inst1|dac_interface|column[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N4
cycloneive_lcell_comb \inst1|dac_interface|column[8]~1 (
// Equation(s):
// \inst1|dac_interface|column[8]~1_combout  = (!\inst1|dac_interface|hcount [9] & \inst1|dac_interface|hcount [8])

	.dataa(gnd),
	.datab(\inst1|dac_interface|hcount [9]),
	.datac(gnd),
	.datad(\inst1|dac_interface|hcount [8]),
	.cin(gnd),
	.combout(\inst1|dac_interface|column[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|column[8]~1 .lut_mask = 16'h3300;
defparam \inst1|dac_interface|column[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N0
cycloneive_lcell_comb \inst1|dac_interface|column[7]~2 (
// Equation(s):
// \inst1|dac_interface|column[7]~2_combout  = (!\inst1|dac_interface|hcount [9] & \inst1|dac_interface|hcount [7])

	.dataa(gnd),
	.datab(\inst1|dac_interface|hcount [9]),
	.datac(gnd),
	.datad(\inst1|dac_interface|hcount [7]),
	.cin(gnd),
	.combout(\inst1|dac_interface|column[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|column[7]~2 .lut_mask = 16'h3300;
defparam \inst1|dac_interface|column[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N22
cycloneive_lcell_comb \inst1|dac_interface|column[6]~3 (
// Equation(s):
// \inst1|dac_interface|column[6]~3_combout  = (\inst1|dac_interface|hcount [6] & (((!\inst1|dac_interface|hcount [8] & !\inst1|dac_interface|hcount [7])) # (!\inst1|dac_interface|hcount [9])))

	.dataa(\inst1|dac_interface|hcount [8]),
	.datab(\inst1|dac_interface|hcount [9]),
	.datac(\inst1|dac_interface|hcount [6]),
	.datad(\inst1|dac_interface|hcount [7]),
	.cin(gnd),
	.combout(\inst1|dac_interface|column[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|column[6]~3 .lut_mask = 16'h3070;
defparam \inst1|dac_interface|column[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N24
cycloneive_lcell_comb \inst1|dac_interface|column[5]~4 (
// Equation(s):
// \inst1|dac_interface|column[5]~4_combout  = (\inst1|dac_interface|hcount [5] & (((!\inst1|dac_interface|hcount [8] & !\inst1|dac_interface|hcount [7])) # (!\inst1|dac_interface|hcount [9])))

	.dataa(\inst1|dac_interface|hcount [5]),
	.datab(\inst1|dac_interface|hcount [9]),
	.datac(\inst1|dac_interface|hcount [8]),
	.datad(\inst1|dac_interface|hcount [7]),
	.cin(gnd),
	.combout(\inst1|dac_interface|column[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|column[5]~4 .lut_mask = 16'h222A;
defparam \inst1|dac_interface|column[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N26
cycloneive_lcell_comb \inst1|dac_interface|column[4]~5 (
// Equation(s):
// \inst1|dac_interface|column[4]~5_combout  = (\inst1|dac_interface|hcount [4] & (((!\inst1|dac_interface|hcount [8] & !\inst1|dac_interface|hcount [7])) # (!\inst1|dac_interface|hcount [9])))

	.dataa(\inst1|dac_interface|hcount [4]),
	.datab(\inst1|dac_interface|hcount [9]),
	.datac(\inst1|dac_interface|hcount [8]),
	.datad(\inst1|dac_interface|hcount [7]),
	.cin(gnd),
	.combout(\inst1|dac_interface|column[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|column[4]~5 .lut_mask = 16'h222A;
defparam \inst1|dac_interface|column[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N28
cycloneive_lcell_comb \inst1|dac_interface|column[3]~6 (
// Equation(s):
// \inst1|dac_interface|column[3]~6_combout  = (\inst1|dac_interface|hcount [3] & (((!\inst1|dac_interface|hcount [8] & !\inst1|dac_interface|hcount [7])) # (!\inst1|dac_interface|hcount [9])))

	.dataa(\inst1|dac_interface|hcount [8]),
	.datab(\inst1|dac_interface|hcount [9]),
	.datac(\inst1|dac_interface|hcount [3]),
	.datad(\inst1|dac_interface|hcount [7]),
	.cin(gnd),
	.combout(\inst1|dac_interface|column[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|column[3]~6 .lut_mask = 16'h3070;
defparam \inst1|dac_interface|column[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N30
cycloneive_lcell_comb \inst1|dac_interface|column[2]~7 (
// Equation(s):
// \inst1|dac_interface|column[2]~7_combout  = (\inst1|dac_interface|hcount [2] & (((!\inst1|dac_interface|hcount [8] & !\inst1|dac_interface|hcount [7])) # (!\inst1|dac_interface|hcount [9])))

	.dataa(\inst1|dac_interface|hcount [2]),
	.datab(\inst1|dac_interface|hcount [9]),
	.datac(\inst1|dac_interface|hcount [8]),
	.datad(\inst1|dac_interface|hcount [7]),
	.cin(gnd),
	.combout(\inst1|dac_interface|column[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|column[2]~7 .lut_mask = 16'h222A;
defparam \inst1|dac_interface|column[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N22
cycloneive_lcell_comb \inst1|dac_interface|column[1]~8 (
// Equation(s):
// \inst1|dac_interface|column[1]~8_combout  = (\inst1|dac_interface|hcount [1] & (((!\inst1|dac_interface|hcount [7] & !\inst1|dac_interface|hcount [8])) # (!\inst1|dac_interface|hcount [9])))

	.dataa(\inst1|dac_interface|hcount [7]),
	.datab(\inst1|dac_interface|hcount [9]),
	.datac(\inst1|dac_interface|hcount [1]),
	.datad(\inst1|dac_interface|hcount [8]),
	.cin(gnd),
	.combout(\inst1|dac_interface|column[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|column[1]~8 .lut_mask = 16'h3070;
defparam \inst1|dac_interface|column[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N0
cycloneive_lcell_comb \inst1|dac_interface|column[0]~9 (
// Equation(s):
// \inst1|dac_interface|column[0]~9_combout  = (\inst1|dac_interface|hcount [0] & (((!\inst1|dac_interface|hcount [7] & !\inst1|dac_interface|hcount [8])) # (!\inst1|dac_interface|hcount [9])))

	.dataa(\inst1|dac_interface|hcount [0]),
	.datab(\inst1|dac_interface|hcount [9]),
	.datac(\inst1|dac_interface|hcount [7]),
	.datad(\inst1|dac_interface|hcount [8]),
	.cin(gnd),
	.combout(\inst1|dac_interface|column[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|column[0]~9 .lut_mask = 16'h222A;
defparam \inst1|dac_interface|column[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneive_lcell_comb \inst3|row~11 (
// Equation(s):
// \inst3|row~11_combout  = (\SW[2]~input_o  & \inst3|row~0_combout )

	.dataa(\SW[2]~input_o ),
	.datab(gnd),
	.datac(\inst3|row~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|row~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~11 .lut_mask = 16'hA0A0;
defparam \inst3|row~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N23
dffeas \inst3|row[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|row~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|row [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|row[11] .is_wysiwyg = "true";
defparam \inst3|row[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneive_lcell_comb \inst3|Selector40~2 (
// Equation(s):
// \inst3|Selector40~2_combout  = ((\inst3|Equal9~2_combout  & !\inst3|tipo [0])) # (!\inst3|LessThan5~0_combout )

	.dataa(\inst3|LessThan5~0_combout ),
	.datab(gnd),
	.datac(\inst3|Equal9~2_combout ),
	.datad(\inst3|tipo [0]),
	.cin(gnd),
	.combout(\inst3|Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector40~2 .lut_mask = 16'h55F5;
defparam \inst3|Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneive_lcell_comb \inst3|Selector40~3 (
// Equation(s):
// \inst3|Selector40~3_combout  = (\inst3|state.Writing~q  & (\inst3|Selector40~2_combout  & ((\inst3|always0~2_combout ) # (!\inst3|LessThan2~1_combout ))))

	.dataa(\inst3|always0~2_combout ),
	.datab(\inst3|state.Writing~q ),
	.datac(\inst3|Selector40~2_combout ),
	.datad(\inst3|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\inst3|Selector40~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector40~3 .lut_mask = 16'h80C0;
defparam \inst3|Selector40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneive_lcell_comb \inst3|RAM_addr~4 (
// Equation(s):
// \inst3|RAM_addr~4_combout  = (!\inst3|nextstate.ItsOver~0_combout  & ((!\inst3|Selector40~2_combout ) # (!\inst3|nextstate.NewAddrLine~0_combout )))

	.dataa(gnd),
	.datab(\inst3|nextstate.ItsOver~0_combout ),
	.datac(\inst3|nextstate.NewAddrLine~0_combout ),
	.datad(\inst3|Selector40~2_combout ),
	.cin(gnd),
	.combout(\inst3|RAM_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|RAM_addr~4 .lut_mask = 16'h0333;
defparam \inst3|RAM_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \inst3|always0~5 (
// Equation(s):
// \inst3|always0~5_combout  = (!\inst3|tipo [1] & (\inst3|Equal9~2_combout  & !\inst3|tipo [0]))

	.dataa(\inst3|tipo [1]),
	.datab(gnd),
	.datac(\inst3|Equal9~2_combout ),
	.datad(\inst3|tipo [0]),
	.cin(gnd),
	.combout(\inst3|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|always0~5 .lut_mask = 16'h0050;
defparam \inst3|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \inst3|Selector40~1 (
// Equation(s):
// \inst3|Selector40~1_combout  = (\inst3|always0~5_combout  & (\inst3|LessThan5~0_combout )) # (!\inst3|always0~5_combout  & (((\inst3|always0~4_combout ) # (!\inst3|Selector40~0_combout ))))

	.dataa(\inst3|LessThan5~0_combout ),
	.datab(\inst3|always0~5_combout ),
	.datac(\inst3|Selector40~0_combout ),
	.datad(\inst3|always0~4_combout ),
	.cin(gnd),
	.combout(\inst3|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector40~1 .lut_mask = 16'hBB8B;
defparam \inst3|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \inst3|Add9~0 (
// Equation(s):
// \inst3|Add9~0_combout  = \inst3|row [0] $ (VCC)
// \inst3|Add9~1  = CARRY(\inst3|row [0])

	.dataa(gnd),
	.datab(\inst3|row [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add9~0_combout ),
	.cout(\inst3|Add9~1 ));
// synopsys translate_off
defparam \inst3|Add9~0 .lut_mask = 16'h33CC;
defparam \inst3|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneive_lcell_comb \inst3|Add3~0 (
// Equation(s):
// \inst3|Add3~0_combout  = \inst3|row [0] $ (VCC)
// \inst3|Add3~1  = CARRY(\inst3|row [0])

	.dataa(\inst3|row [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add3~0_combout ),
	.cout(\inst3|Add3~1 ));
// synopsys translate_off
defparam \inst3|Add3~0 .lut_mask = 16'h55AA;
defparam \inst3|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \inst3|Selector41~0 (
// Equation(s):
// \inst3|Selector41~0_combout  = (\inst3|state.Writing~q  & ((\inst3|always0~5_combout  & ((\inst3|Add3~0_combout ))) # (!\inst3|always0~5_combout  & (\inst3|Add9~0_combout ))))

	.dataa(\inst3|Add9~0_combout ),
	.datab(\inst3|always0~5_combout ),
	.datac(\inst3|state.Writing~q ),
	.datad(\inst3|Add3~0_combout ),
	.cin(gnd),
	.combout(\inst3|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector41~0 .lut_mask = 16'hE020;
defparam \inst3|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \inst3|next_row~0 (
// Equation(s):
// \inst3|next_row~0_combout  = (\inst3|Equal9~2_combout  & ((\inst3|LessThan5~0_combout  & (!\inst3|tipo [1] & !\inst3|tipo [0])) # (!\inst3|LessThan5~0_combout  & ((\inst3|tipo [0]))))) # (!\inst3|Equal9~2_combout  & (((!\inst3|LessThan5~0_combout ))))

	.dataa(\inst3|tipo [1]),
	.datab(\inst3|Equal9~2_combout ),
	.datac(\inst3|LessThan5~0_combout ),
	.datad(\inst3|tipo [0]),
	.cin(gnd),
	.combout(\inst3|next_row~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|next_row~0 .lut_mask = 16'h0F43;
defparam \inst3|next_row~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \inst3|next_row~1 (
// Equation(s):
// \inst3|next_row~1_combout  = (\inst3|next_row~0_combout ) # ((!\inst3|always0~4_combout  & !\inst3|Selector40~0_combout ))

	.dataa(gnd),
	.datab(\inst3|always0~4_combout ),
	.datac(\inst3|Selector40~0_combout ),
	.datad(\inst3|next_row~0_combout ),
	.cin(gnd),
	.combout(\inst3|next_row~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|next_row~1 .lut_mask = 16'hFF03;
defparam \inst3|next_row~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \inst3|Selector41~1 (
// Equation(s):
// \inst3|Selector41~1_combout  = (\inst3|next_row~1_combout  & ((\inst3|nextstate.NewAddrLine~0_combout ) # ((\inst3|nextstate.ItsOver~0_combout  & !\inst3|state.Writing~q )))) # (!\inst3|next_row~1_combout  & (\inst3|nextstate.ItsOver~0_combout  & 
// (!\inst3|state.Writing~q )))

	.dataa(\inst3|next_row~1_combout ),
	.datab(\inst3|nextstate.ItsOver~0_combout ),
	.datac(\inst3|state.Writing~q ),
	.datad(\inst3|nextstate.NewAddrLine~0_combout ),
	.cin(gnd),
	.combout(\inst3|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector41~1 .lut_mask = 16'hAE0C;
defparam \inst3|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \inst3|row~22 (
// Equation(s):
// \inst3|row~22_combout  = (\SW[2]~input_o  & ((\inst3|Selector41~1_combout  & (\inst3|Selector41~0_combout )) # (!\inst3|Selector41~1_combout  & ((\inst3|row [0])))))

	.dataa(\SW[2]~input_o ),
	.datab(\inst3|Selector41~0_combout ),
	.datac(\inst3|row [0]),
	.datad(\inst3|Selector41~1_combout ),
	.cin(gnd),
	.combout(\inst3|row~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~22 .lut_mask = 16'h88A0;
defparam \inst3|row~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N7
dffeas \inst3|row[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|row~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|row [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|row[0] .is_wysiwyg = "true";
defparam \inst3|row[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \inst3|Add9~2 (
// Equation(s):
// \inst3|Add9~2_combout  = (\inst3|row [1] & (!\inst3|Add9~1 )) # (!\inst3|row [1] & ((\inst3|Add9~1 ) # (GND)))
// \inst3|Add9~3  = CARRY((!\inst3|Add9~1 ) # (!\inst3|row [1]))

	.dataa(\inst3|row [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add9~1 ),
	.combout(\inst3|Add9~2_combout ),
	.cout(\inst3|Add9~3 ));
// synopsys translate_off
defparam \inst3|Add9~2 .lut_mask = 16'h5A5F;
defparam \inst3|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N8
cycloneive_lcell_comb \inst3|Add7~0 (
// Equation(s):
// \inst3|Add7~0_combout  = \inst3|row [1] $ (VCC)
// \inst3|Add7~1  = CARRY(\inst3|row [1])

	.dataa(gnd),
	.datab(\inst3|row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add7~0_combout ),
	.cout(\inst3|Add7~1 ));
// synopsys translate_off
defparam \inst3|Add7~0 .lut_mask = 16'h33CC;
defparam \inst3|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \inst3|Selector40~4 (
// Equation(s):
// \inst3|Selector40~4_combout  = (\inst3|always0~5_combout  & (\inst3|Selector40~1_combout )) # (!\inst3|always0~5_combout  & ((\inst3|Selector40~1_combout  & (\inst3|Add9~2_combout )) # (!\inst3|Selector40~1_combout  & ((\inst3|Add7~0_combout )))))

	.dataa(\inst3|always0~5_combout ),
	.datab(\inst3|Selector40~1_combout ),
	.datac(\inst3|Add9~2_combout ),
	.datad(\inst3|Add7~0_combout ),
	.cin(gnd),
	.combout(\inst3|Selector40~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector40~4 .lut_mask = 16'hD9C8;
defparam \inst3|Selector40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneive_lcell_comb \inst3|Add3~2 (
// Equation(s):
// \inst3|Add3~2_combout  = (\inst3|row [1] & (!\inst3|Add3~1 )) # (!\inst3|row [1] & ((\inst3|Add3~1 ) # (GND)))
// \inst3|Add3~3  = CARRY((!\inst3|Add3~1 ) # (!\inst3|row [1]))

	.dataa(gnd),
	.datab(\inst3|row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add3~1 ),
	.combout(\inst3|Add3~2_combout ),
	.cout(\inst3|Add3~3 ));
// synopsys translate_off
defparam \inst3|Add3~2 .lut_mask = 16'h3C3F;
defparam \inst3|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneive_lcell_comb \inst3|Add4~0 (
// Equation(s):
// \inst3|Add4~0_combout  = \inst3|row [1] $ (VCC)
// \inst3|Add4~1  = CARRY(\inst3|row [1])

	.dataa(\inst3|row [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add4~0_combout ),
	.cout(\inst3|Add4~1 ));
// synopsys translate_off
defparam \inst3|Add4~0 .lut_mask = 16'h55AA;
defparam \inst3|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneive_lcell_comb \inst3|Selector40~5 (
// Equation(s):
// \inst3|Selector40~5_combout  = (\inst3|Selector40~4_combout  & ((\inst3|Add3~2_combout ) # ((!\inst3|always0~5_combout )))) # (!\inst3|Selector40~4_combout  & (((\inst3|Add4~0_combout  & \inst3|always0~5_combout ))))

	.dataa(\inst3|Selector40~4_combout ),
	.datab(\inst3|Add3~2_combout ),
	.datac(\inst3|Add4~0_combout ),
	.datad(\inst3|always0~5_combout ),
	.cin(gnd),
	.combout(\inst3|Selector40~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector40~5 .lut_mask = 16'hD8AA;
defparam \inst3|Selector40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneive_lcell_comb \inst3|row~10 (
// Equation(s):
// \inst3|row~10_combout  = (\inst3|row [1] & ((\inst3|RAM_addr~4_combout ) # ((\inst3|Selector40~5_combout  & \inst3|Selector40~3_combout )))) # (!\inst3|row [1] & (\inst3|Selector40~5_combout  & ((\inst3|Selector40~3_combout ))))

	.dataa(\inst3|row [1]),
	.datab(\inst3|Selector40~5_combout ),
	.datac(\inst3|RAM_addr~4_combout ),
	.datad(\inst3|Selector40~3_combout ),
	.cin(gnd),
	.combout(\inst3|row~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~10 .lut_mask = 16'hECA0;
defparam \inst3|row~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneive_lcell_comb \inst3|row~21 (
// Equation(s):
// \inst3|row~21_combout  = (\inst3|row~10_combout  & \SW[2]~input_o )

	.dataa(\inst3|row~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\inst3|row~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~21 .lut_mask = 16'hAA00;
defparam \inst3|row~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N7
dffeas \inst3|row[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|row~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|row [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|row[1] .is_wysiwyg = "true";
defparam \inst3|row[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneive_lcell_comb \inst3|Add3~4 (
// Equation(s):
// \inst3|Add3~4_combout  = (\inst3|row [2] & ((GND) # (!\inst3|Add3~3 ))) # (!\inst3|row [2] & (\inst3|Add3~3  $ (GND)))
// \inst3|Add3~5  = CARRY((\inst3|row [2]) # (!\inst3|Add3~3 ))

	.dataa(gnd),
	.datab(\inst3|row [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add3~3 ),
	.combout(\inst3|Add3~4_combout ),
	.cout(\inst3|Add3~5 ));
// synopsys translate_off
defparam \inst3|Add3~4 .lut_mask = 16'h3CCF;
defparam \inst3|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \inst3|Add9~4 (
// Equation(s):
// \inst3|Add9~4_combout  = (\inst3|row [2] & (\inst3|Add9~3  $ (GND))) # (!\inst3|row [2] & (!\inst3|Add9~3  & VCC))
// \inst3|Add9~5  = CARRY((\inst3|row [2] & !\inst3|Add9~3 ))

	.dataa(\inst3|row [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add9~3 ),
	.combout(\inst3|Add9~4_combout ),
	.cout(\inst3|Add9~5 ));
// synopsys translate_off
defparam \inst3|Add9~4 .lut_mask = 16'hA50A;
defparam \inst3|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneive_lcell_comb \inst3|Add4~2 (
// Equation(s):
// \inst3|Add4~2_combout  = (\inst3|row [2] & (\inst3|Add4~1  & VCC)) # (!\inst3|row [2] & (!\inst3|Add4~1 ))
// \inst3|Add4~3  = CARRY((!\inst3|row [2] & !\inst3|Add4~1 ))

	.dataa(gnd),
	.datab(\inst3|row [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~1 ),
	.combout(\inst3|Add4~2_combout ),
	.cout(\inst3|Add4~3 ));
// synopsys translate_off
defparam \inst3|Add4~2 .lut_mask = 16'hC303;
defparam \inst3|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N10
cycloneive_lcell_comb \inst3|Add7~2 (
// Equation(s):
// \inst3|Add7~2_combout  = (\inst3|row [2] & (!\inst3|Add7~1 )) # (!\inst3|row [2] & ((\inst3|Add7~1 ) # (GND)))
// \inst3|Add7~3  = CARRY((!\inst3|Add7~1 ) # (!\inst3|row [2]))

	.dataa(gnd),
	.datab(\inst3|row [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add7~1 ),
	.combout(\inst3|Add7~2_combout ),
	.cout(\inst3|Add7~3 ));
// synopsys translate_off
defparam \inst3|Add7~2 .lut_mask = 16'h3C3F;
defparam \inst3|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneive_lcell_comb \inst3|Selector39~0 (
// Equation(s):
// \inst3|Selector39~0_combout  = (\inst3|Selector40~1_combout  & (((\inst3|always0~5_combout )))) # (!\inst3|Selector40~1_combout  & ((\inst3|always0~5_combout  & (\inst3|Add4~2_combout )) # (!\inst3|always0~5_combout  & ((\inst3|Add7~2_combout )))))

	.dataa(\inst3|Selector40~1_combout ),
	.datab(\inst3|Add4~2_combout ),
	.datac(\inst3|Add7~2_combout ),
	.datad(\inst3|always0~5_combout ),
	.cin(gnd),
	.combout(\inst3|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector39~0 .lut_mask = 16'hEE50;
defparam \inst3|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneive_lcell_comb \inst3|Selector39~1 (
// Equation(s):
// \inst3|Selector39~1_combout  = (\inst3|Selector40~1_combout  & ((\inst3|Selector39~0_combout  & (\inst3|Add3~4_combout )) # (!\inst3|Selector39~0_combout  & ((\inst3|Add9~4_combout ))))) # (!\inst3|Selector40~1_combout  & (((\inst3|Selector39~0_combout 
// ))))

	.dataa(\inst3|Add3~4_combout ),
	.datab(\inst3|Selector40~1_combout ),
	.datac(\inst3|Add9~4_combout ),
	.datad(\inst3|Selector39~0_combout ),
	.cin(gnd),
	.combout(\inst3|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector39~1 .lut_mask = 16'hBBC0;
defparam \inst3|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneive_lcell_comb \inst3|row~9 (
// Equation(s):
// \inst3|row~9_combout  = (\inst3|Selector40~3_combout  & ((\inst3|Selector39~1_combout ) # ((\inst3|row [2] & \inst3|RAM_addr~4_combout )))) # (!\inst3|Selector40~3_combout  & (\inst3|row [2] & (\inst3|RAM_addr~4_combout )))

	.dataa(\inst3|Selector40~3_combout ),
	.datab(\inst3|row [2]),
	.datac(\inst3|RAM_addr~4_combout ),
	.datad(\inst3|Selector39~1_combout ),
	.cin(gnd),
	.combout(\inst3|row~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~9 .lut_mask = 16'hEAC0;
defparam \inst3|row~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \inst3|row~20 (
// Equation(s):
// \inst3|row~20_combout  = (\SW[2]~input_o  & \inst3|row~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(\inst3|row~9_combout ),
	.cin(gnd),
	.combout(\inst3|row~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~20 .lut_mask = 16'hF000;
defparam \inst3|row~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N15
dffeas \inst3|row[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|row~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|row [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|row[2] .is_wysiwyg = "true";
defparam \inst3|row[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneive_lcell_comb \inst3|Add3~6 (
// Equation(s):
// \inst3|Add3~6_combout  = (\inst3|row [3] & (!\inst3|Add3~5 )) # (!\inst3|row [3] & ((\inst3|Add3~5 ) # (GND)))
// \inst3|Add3~7  = CARRY((!\inst3|Add3~5 ) # (!\inst3|row [3]))

	.dataa(\inst3|row [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add3~5 ),
	.combout(\inst3|Add3~6_combout ),
	.cout(\inst3|Add3~7 ));
// synopsys translate_off
defparam \inst3|Add3~6 .lut_mask = 16'h5A5F;
defparam \inst3|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \inst3|Add9~6 (
// Equation(s):
// \inst3|Add9~6_combout  = (\inst3|row [3] & (!\inst3|Add9~5 )) # (!\inst3|row [3] & ((\inst3|Add9~5 ) # (GND)))
// \inst3|Add9~7  = CARRY((!\inst3|Add9~5 ) # (!\inst3|row [3]))

	.dataa(\inst3|row [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add9~5 ),
	.combout(\inst3|Add9~6_combout ),
	.cout(\inst3|Add9~7 ));
// synopsys translate_off
defparam \inst3|Add9~6 .lut_mask = 16'h5A5F;
defparam \inst3|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N12
cycloneive_lcell_comb \inst3|Add7~4 (
// Equation(s):
// \inst3|Add7~4_combout  = (\inst3|row [3] & (\inst3|Add7~3  $ (GND))) # (!\inst3|row [3] & (!\inst3|Add7~3  & VCC))
// \inst3|Add7~5  = CARRY((\inst3|row [3] & !\inst3|Add7~3 ))

	.dataa(\inst3|row [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add7~3 ),
	.combout(\inst3|Add7~4_combout ),
	.cout(\inst3|Add7~5 ));
// synopsys translate_off
defparam \inst3|Add7~4 .lut_mask = 16'hA50A;
defparam \inst3|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \inst3|Selector38~0 (
// Equation(s):
// \inst3|Selector38~0_combout  = (\inst3|always0~5_combout  & (\inst3|Selector40~1_combout )) # (!\inst3|always0~5_combout  & ((\inst3|Selector40~1_combout  & (\inst3|Add9~6_combout )) # (!\inst3|Selector40~1_combout  & ((\inst3|Add7~4_combout )))))

	.dataa(\inst3|always0~5_combout ),
	.datab(\inst3|Selector40~1_combout ),
	.datac(\inst3|Add9~6_combout ),
	.datad(\inst3|Add7~4_combout ),
	.cin(gnd),
	.combout(\inst3|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector38~0 .lut_mask = 16'hD9C8;
defparam \inst3|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneive_lcell_comb \inst3|Add4~4 (
// Equation(s):
// \inst3|Add4~4_combout  = (\inst3|row [3] & (\inst3|Add4~3  $ (GND))) # (!\inst3|row [3] & (!\inst3|Add4~3  & VCC))
// \inst3|Add4~5  = CARRY((\inst3|row [3] & !\inst3|Add4~3 ))

	.dataa(\inst3|row [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~3 ),
	.combout(\inst3|Add4~4_combout ),
	.cout(\inst3|Add4~5 ));
// synopsys translate_off
defparam \inst3|Add4~4 .lut_mask = 16'hA50A;
defparam \inst3|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \inst3|Selector38~1 (
// Equation(s):
// \inst3|Selector38~1_combout  = (\inst3|always0~5_combout  & ((\inst3|Selector38~0_combout  & (\inst3|Add3~6_combout )) # (!\inst3|Selector38~0_combout  & ((\inst3|Add4~4_combout ))))) # (!\inst3|always0~5_combout  & (((\inst3|Selector38~0_combout ))))

	.dataa(\inst3|always0~5_combout ),
	.datab(\inst3|Add3~6_combout ),
	.datac(\inst3|Selector38~0_combout ),
	.datad(\inst3|Add4~4_combout ),
	.cin(gnd),
	.combout(\inst3|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector38~1 .lut_mask = 16'hDAD0;
defparam \inst3|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneive_lcell_comb \inst3|row~8 (
// Equation(s):
// \inst3|row~8_combout  = (\inst3|Selector40~3_combout  & ((\inst3|Selector38~1_combout ) # ((\inst3|RAM_addr~4_combout  & \inst3|row [3])))) # (!\inst3|Selector40~3_combout  & (\inst3|RAM_addr~4_combout  & (\inst3|row [3])))

	.dataa(\inst3|Selector40~3_combout ),
	.datab(\inst3|RAM_addr~4_combout ),
	.datac(\inst3|row [3]),
	.datad(\inst3|Selector38~1_combout ),
	.cin(gnd),
	.combout(\inst3|row~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~8 .lut_mask = 16'hEAC0;
defparam \inst3|row~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneive_lcell_comb \inst3|row~19 (
// Equation(s):
// \inst3|row~19_combout  = (\SW[2]~input_o  & \inst3|row~8_combout )

	.dataa(\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|row~8_combout ),
	.cin(gnd),
	.combout(\inst3|row~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~19 .lut_mask = 16'hAA00;
defparam \inst3|row~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N5
dffeas \inst3|row[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|row~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|row [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|row[3] .is_wysiwyg = "true";
defparam \inst3|row[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneive_lcell_comb \inst3|Add3~8 (
// Equation(s):
// \inst3|Add3~8_combout  = (\inst3|row [4] & (\inst3|Add3~7  $ (GND))) # (!\inst3|row [4] & (!\inst3|Add3~7  & VCC))
// \inst3|Add3~9  = CARRY((\inst3|row [4] & !\inst3|Add3~7 ))

	.dataa(\inst3|row [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add3~7 ),
	.combout(\inst3|Add3~8_combout ),
	.cout(\inst3|Add3~9 ));
// synopsys translate_off
defparam \inst3|Add3~8 .lut_mask = 16'hA50A;
defparam \inst3|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \inst3|Add9~8 (
// Equation(s):
// \inst3|Add9~8_combout  = (\inst3|row [4] & (\inst3|Add9~7  $ (GND))) # (!\inst3|row [4] & (!\inst3|Add9~7  & VCC))
// \inst3|Add9~9  = CARRY((\inst3|row [4] & !\inst3|Add9~7 ))

	.dataa(gnd),
	.datab(\inst3|row [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add9~7 ),
	.combout(\inst3|Add9~8_combout ),
	.cout(\inst3|Add9~9 ));
// synopsys translate_off
defparam \inst3|Add9~8 .lut_mask = 16'hC30C;
defparam \inst3|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N14
cycloneive_lcell_comb \inst3|Add7~6 (
// Equation(s):
// \inst3|Add7~6_combout  = (\inst3|row [4] & (!\inst3|Add7~5 )) # (!\inst3|row [4] & ((\inst3|Add7~5 ) # (GND)))
// \inst3|Add7~7  = CARRY((!\inst3|Add7~5 ) # (!\inst3|row [4]))

	.dataa(gnd),
	.datab(\inst3|row [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add7~5 ),
	.combout(\inst3|Add7~6_combout ),
	.cout(\inst3|Add7~7 ));
// synopsys translate_off
defparam \inst3|Add7~6 .lut_mask = 16'h3C3F;
defparam \inst3|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneive_lcell_comb \inst3|Add4~6 (
// Equation(s):
// \inst3|Add4~6_combout  = (\inst3|row [4] & (!\inst3|Add4~5 )) # (!\inst3|row [4] & ((\inst3|Add4~5 ) # (GND)))
// \inst3|Add4~7  = CARRY((!\inst3|Add4~5 ) # (!\inst3|row [4]))

	.dataa(gnd),
	.datab(\inst3|row [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~5 ),
	.combout(\inst3|Add4~6_combout ),
	.cout(\inst3|Add4~7 ));
// synopsys translate_off
defparam \inst3|Add4~6 .lut_mask = 16'h3C3F;
defparam \inst3|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N6
cycloneive_lcell_comb \inst3|Selector37~0 (
// Equation(s):
// \inst3|Selector37~0_combout  = (\inst3|Selector40~1_combout  & (\inst3|always0~5_combout )) # (!\inst3|Selector40~1_combout  & ((\inst3|always0~5_combout  & ((\inst3|Add4~6_combout ))) # (!\inst3|always0~5_combout  & (\inst3|Add7~6_combout ))))

	.dataa(\inst3|Selector40~1_combout ),
	.datab(\inst3|always0~5_combout ),
	.datac(\inst3|Add7~6_combout ),
	.datad(\inst3|Add4~6_combout ),
	.cin(gnd),
	.combout(\inst3|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector37~0 .lut_mask = 16'hDC98;
defparam \inst3|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \inst3|Selector37~1 (
// Equation(s):
// \inst3|Selector37~1_combout  = (\inst3|Selector40~1_combout  & ((\inst3|Selector37~0_combout  & (\inst3|Add3~8_combout )) # (!\inst3|Selector37~0_combout  & ((\inst3|Add9~8_combout ))))) # (!\inst3|Selector40~1_combout  & (((\inst3|Selector37~0_combout 
// ))))

	.dataa(\inst3|Selector40~1_combout ),
	.datab(\inst3|Add3~8_combout ),
	.datac(\inst3|Add9~8_combout ),
	.datad(\inst3|Selector37~0_combout ),
	.cin(gnd),
	.combout(\inst3|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector37~1 .lut_mask = 16'hDDA0;
defparam \inst3|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \inst3|row~7 (
// Equation(s):
// \inst3|row~7_combout  = (\inst3|RAM_addr~4_combout  & ((\inst3|row [4]) # ((\inst3|Selector40~3_combout  & \inst3|Selector37~1_combout )))) # (!\inst3|RAM_addr~4_combout  & (((\inst3|Selector40~3_combout  & \inst3|Selector37~1_combout ))))

	.dataa(\inst3|RAM_addr~4_combout ),
	.datab(\inst3|row [4]),
	.datac(\inst3|Selector40~3_combout ),
	.datad(\inst3|Selector37~1_combout ),
	.cin(gnd),
	.combout(\inst3|row~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~7 .lut_mask = 16'hF888;
defparam \inst3|row~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \inst3|row~18 (
// Equation(s):
// \inst3|row~18_combout  = (\SW[2]~input_o  & \inst3|row~7_combout )

	.dataa(\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|row~7_combout ),
	.cin(gnd),
	.combout(\inst3|row~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~18 .lut_mask = 16'hAA00;
defparam \inst3|row~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \inst3|row[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|row~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|row [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|row[4] .is_wysiwyg = "true";
defparam \inst3|row[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneive_lcell_comb \inst3|Add3~10 (
// Equation(s):
// \inst3|Add3~10_combout  = (\inst3|row [5] & (!\inst3|Add3~9 )) # (!\inst3|row [5] & ((\inst3|Add3~9 ) # (GND)))
// \inst3|Add3~11  = CARRY((!\inst3|Add3~9 ) # (!\inst3|row [5]))

	.dataa(gnd),
	.datab(\inst3|row [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add3~9 ),
	.combout(\inst3|Add3~10_combout ),
	.cout(\inst3|Add3~11 ));
// synopsys translate_off
defparam \inst3|Add3~10 .lut_mask = 16'h3C3F;
defparam \inst3|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N16
cycloneive_lcell_comb \inst3|Add7~8 (
// Equation(s):
// \inst3|Add7~8_combout  = (\inst3|row [5] & (\inst3|Add7~7  $ (GND))) # (!\inst3|row [5] & (!\inst3|Add7~7  & VCC))
// \inst3|Add7~9  = CARRY((\inst3|row [5] & !\inst3|Add7~7 ))

	.dataa(\inst3|row [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add7~7 ),
	.combout(\inst3|Add7~8_combout ),
	.cout(\inst3|Add7~9 ));
// synopsys translate_off
defparam \inst3|Add7~8 .lut_mask = 16'hA50A;
defparam \inst3|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneive_lcell_comb \inst3|Add9~10 (
// Equation(s):
// \inst3|Add9~10_combout  = (\inst3|row [5] & (!\inst3|Add9~9 )) # (!\inst3|row [5] & ((\inst3|Add9~9 ) # (GND)))
// \inst3|Add9~11  = CARRY((!\inst3|Add9~9 ) # (!\inst3|row [5]))

	.dataa(\inst3|row [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add9~9 ),
	.combout(\inst3|Add9~10_combout ),
	.cout(\inst3|Add9~11 ));
// synopsys translate_off
defparam \inst3|Add9~10 .lut_mask = 16'h5A5F;
defparam \inst3|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneive_lcell_comb \inst3|Selector36~0 (
// Equation(s):
// \inst3|Selector36~0_combout  = (\inst3|always0~5_combout  & (((\inst3|Selector40~1_combout )))) # (!\inst3|always0~5_combout  & ((\inst3|Selector40~1_combout  & ((\inst3|Add9~10_combout ))) # (!\inst3|Selector40~1_combout  & (\inst3|Add7~8_combout ))))

	.dataa(\inst3|always0~5_combout ),
	.datab(\inst3|Add7~8_combout ),
	.datac(\inst3|Selector40~1_combout ),
	.datad(\inst3|Add9~10_combout ),
	.cin(gnd),
	.combout(\inst3|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector36~0 .lut_mask = 16'hF4A4;
defparam \inst3|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneive_lcell_comb \inst3|Add4~8 (
// Equation(s):
// \inst3|Add4~8_combout  = (\inst3|row [5] & (\inst3|Add4~7  $ (GND))) # (!\inst3|row [5] & (!\inst3|Add4~7  & VCC))
// \inst3|Add4~9  = CARRY((\inst3|row [5] & !\inst3|Add4~7 ))

	.dataa(\inst3|row [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~7 ),
	.combout(\inst3|Add4~8_combout ),
	.cout(\inst3|Add4~9 ));
// synopsys translate_off
defparam \inst3|Add4~8 .lut_mask = 16'hA50A;
defparam \inst3|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \inst3|Selector36~1 (
// Equation(s):
// \inst3|Selector36~1_combout  = (\inst3|always0~5_combout  & ((\inst3|Selector36~0_combout  & (\inst3|Add3~10_combout )) # (!\inst3|Selector36~0_combout  & ((\inst3|Add4~8_combout ))))) # (!\inst3|always0~5_combout  & (((\inst3|Selector36~0_combout ))))

	.dataa(\inst3|always0~5_combout ),
	.datab(\inst3|Add3~10_combout ),
	.datac(\inst3|Selector36~0_combout ),
	.datad(\inst3|Add4~8_combout ),
	.cin(gnd),
	.combout(\inst3|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector36~1 .lut_mask = 16'hDAD0;
defparam \inst3|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneive_lcell_comb \inst3|row~6 (
// Equation(s):
// \inst3|row~6_combout  = (\inst3|Selector36~1_combout  & ((\inst3|Selector40~3_combout ) # ((\inst3|row [5] & \inst3|RAM_addr~4_combout )))) # (!\inst3|Selector36~1_combout  & (\inst3|row [5] & (\inst3|RAM_addr~4_combout )))

	.dataa(\inst3|Selector36~1_combout ),
	.datab(\inst3|row [5]),
	.datac(\inst3|RAM_addr~4_combout ),
	.datad(\inst3|Selector40~3_combout ),
	.cin(gnd),
	.combout(\inst3|row~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~6 .lut_mask = 16'hEAC0;
defparam \inst3|row~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneive_lcell_comb \inst3|row~17 (
// Equation(s):
// \inst3|row~17_combout  = (\inst3|row~6_combout  & \SW[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|row~6_combout ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\inst3|row~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~17 .lut_mask = 16'hF000;
defparam \inst3|row~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N19
dffeas \inst3|row[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|row~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|row [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|row[5] .is_wysiwyg = "true";
defparam \inst3|row[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \inst3|Add9~12 (
// Equation(s):
// \inst3|Add9~12_combout  = (\inst3|row [6] & (\inst3|Add9~11  $ (GND))) # (!\inst3|row [6] & (!\inst3|Add9~11  & VCC))
// \inst3|Add9~13  = CARRY((\inst3|row [6] & !\inst3|Add9~11 ))

	.dataa(\inst3|row [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add9~11 ),
	.combout(\inst3|Add9~12_combout ),
	.cout(\inst3|Add9~13 ));
// synopsys translate_off
defparam \inst3|Add9~12 .lut_mask = 16'hA50A;
defparam \inst3|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneive_lcell_comb \inst3|Add3~12 (
// Equation(s):
// \inst3|Add3~12_combout  = (\inst3|row [6] & (\inst3|Add3~11  $ (GND))) # (!\inst3|row [6] & (!\inst3|Add3~11  & VCC))
// \inst3|Add3~13  = CARRY((\inst3|row [6] & !\inst3|Add3~11 ))

	.dataa(\inst3|row [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add3~11 ),
	.combout(\inst3|Add3~12_combout ),
	.cout(\inst3|Add3~13 ));
// synopsys translate_off
defparam \inst3|Add3~12 .lut_mask = 16'hA50A;
defparam \inst3|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N18
cycloneive_lcell_comb \inst3|Add7~10 (
// Equation(s):
// \inst3|Add7~10_combout  = (\inst3|row [6] & (!\inst3|Add7~9 )) # (!\inst3|row [6] & ((\inst3|Add7~9 ) # (GND)))
// \inst3|Add7~11  = CARRY((!\inst3|Add7~9 ) # (!\inst3|row [6]))

	.dataa(\inst3|row [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add7~9 ),
	.combout(\inst3|Add7~10_combout ),
	.cout(\inst3|Add7~11 ));
// synopsys translate_off
defparam \inst3|Add7~10 .lut_mask = 16'h5A5F;
defparam \inst3|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneive_lcell_comb \inst3|Add4~10 (
// Equation(s):
// \inst3|Add4~10_combout  = (\inst3|row [6] & (!\inst3|Add4~9 )) # (!\inst3|row [6] & ((\inst3|Add4~9 ) # (GND)))
// \inst3|Add4~11  = CARRY((!\inst3|Add4~9 ) # (!\inst3|row [6]))

	.dataa(\inst3|row [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~9 ),
	.combout(\inst3|Add4~10_combout ),
	.cout(\inst3|Add4~11 ));
// synopsys translate_off
defparam \inst3|Add4~10 .lut_mask = 16'h5A5F;
defparam \inst3|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N30
cycloneive_lcell_comb \inst3|Selector35~0 (
// Equation(s):
// \inst3|Selector35~0_combout  = (\inst3|Selector40~1_combout  & (((\inst3|always0~5_combout )))) # (!\inst3|Selector40~1_combout  & ((\inst3|always0~5_combout  & ((\inst3|Add4~10_combout ))) # (!\inst3|always0~5_combout  & (\inst3|Add7~10_combout ))))

	.dataa(\inst3|Selector40~1_combout ),
	.datab(\inst3|Add7~10_combout ),
	.datac(\inst3|always0~5_combout ),
	.datad(\inst3|Add4~10_combout ),
	.cin(gnd),
	.combout(\inst3|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector35~0 .lut_mask = 16'hF4A4;
defparam \inst3|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \inst3|Selector35~1 (
// Equation(s):
// \inst3|Selector35~1_combout  = (\inst3|Selector40~1_combout  & ((\inst3|Selector35~0_combout  & ((\inst3|Add3~12_combout ))) # (!\inst3|Selector35~0_combout  & (\inst3|Add9~12_combout )))) # (!\inst3|Selector40~1_combout  & (((\inst3|Selector35~0_combout 
// ))))

	.dataa(\inst3|Selector40~1_combout ),
	.datab(\inst3|Add9~12_combout ),
	.datac(\inst3|Add3~12_combout ),
	.datad(\inst3|Selector35~0_combout ),
	.cin(gnd),
	.combout(\inst3|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector35~1 .lut_mask = 16'hF588;
defparam \inst3|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \inst3|row~5 (
// Equation(s):
// \inst3|row~5_combout  = (\inst3|Selector35~1_combout  & ((\inst3|Selector40~3_combout ) # ((\inst3|row [6] & \inst3|RAM_addr~4_combout )))) # (!\inst3|Selector35~1_combout  & (\inst3|row [6] & ((\inst3|RAM_addr~4_combout ))))

	.dataa(\inst3|Selector35~1_combout ),
	.datab(\inst3|row [6]),
	.datac(\inst3|Selector40~3_combout ),
	.datad(\inst3|RAM_addr~4_combout ),
	.cin(gnd),
	.combout(\inst3|row~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~5 .lut_mask = 16'hECA0;
defparam \inst3|row~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \inst3|row~16 (
// Equation(s):
// \inst3|row~16_combout  = (\SW[2]~input_o  & \inst3|row~5_combout )

	.dataa(\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|row~5_combout ),
	.cin(gnd),
	.combout(\inst3|row~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~16 .lut_mask = 16'hAA00;
defparam \inst3|row~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N3
dffeas \inst3|row[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|row~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|row [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|row[6] .is_wysiwyg = "true";
defparam \inst3|row[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneive_lcell_comb \inst3|Add4~12 (
// Equation(s):
// \inst3|Add4~12_combout  = (\inst3|row [7] & (\inst3|Add4~11  $ (GND))) # (!\inst3|row [7] & (!\inst3|Add4~11  & VCC))
// \inst3|Add4~13  = CARRY((\inst3|row [7] & !\inst3|Add4~11 ))

	.dataa(gnd),
	.datab(\inst3|row [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~11 ),
	.combout(\inst3|Add4~12_combout ),
	.cout(\inst3|Add4~13 ));
// synopsys translate_off
defparam \inst3|Add4~12 .lut_mask = 16'hC30C;
defparam \inst3|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneive_lcell_comb \inst3|Add3~14 (
// Equation(s):
// \inst3|Add3~14_combout  = (\inst3|row [7] & (!\inst3|Add3~13 )) # (!\inst3|row [7] & ((\inst3|Add3~13 ) # (GND)))
// \inst3|Add3~15  = CARRY((!\inst3|Add3~13 ) # (!\inst3|row [7]))

	.dataa(gnd),
	.datab(\inst3|row [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add3~13 ),
	.combout(\inst3|Add3~14_combout ),
	.cout(\inst3|Add3~15 ));
// synopsys translate_off
defparam \inst3|Add3~14 .lut_mask = 16'h3C3F;
defparam \inst3|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \inst3|Add9~14 (
// Equation(s):
// \inst3|Add9~14_combout  = (\inst3|row [7] & (!\inst3|Add9~13 )) # (!\inst3|row [7] & ((\inst3|Add9~13 ) # (GND)))
// \inst3|Add9~15  = CARRY((!\inst3|Add9~13 ) # (!\inst3|row [7]))

	.dataa(gnd),
	.datab(\inst3|row [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add9~13 ),
	.combout(\inst3|Add9~14_combout ),
	.cout(\inst3|Add9~15 ));
// synopsys translate_off
defparam \inst3|Add9~14 .lut_mask = 16'h3C3F;
defparam \inst3|Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N20
cycloneive_lcell_comb \inst3|Add7~12 (
// Equation(s):
// \inst3|Add7~12_combout  = (\inst3|row [7] & (\inst3|Add7~11  $ (GND))) # (!\inst3|row [7] & (!\inst3|Add7~11  & VCC))
// \inst3|Add7~13  = CARRY((\inst3|row [7] & !\inst3|Add7~11 ))

	.dataa(\inst3|row [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add7~11 ),
	.combout(\inst3|Add7~12_combout ),
	.cout(\inst3|Add7~13 ));
// synopsys translate_off
defparam \inst3|Add7~12 .lut_mask = 16'hA50A;
defparam \inst3|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N0
cycloneive_lcell_comb \inst3|Selector34~0 (
// Equation(s):
// \inst3|Selector34~0_combout  = (\inst3|Selector40~1_combout  & ((\inst3|Add9~14_combout ) # ((\inst3|always0~5_combout )))) # (!\inst3|Selector40~1_combout  & (((!\inst3|always0~5_combout  & \inst3|Add7~12_combout ))))

	.dataa(\inst3|Selector40~1_combout ),
	.datab(\inst3|Add9~14_combout ),
	.datac(\inst3|always0~5_combout ),
	.datad(\inst3|Add7~12_combout ),
	.cin(gnd),
	.combout(\inst3|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector34~0 .lut_mask = 16'hADA8;
defparam \inst3|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N2
cycloneive_lcell_comb \inst3|Selector34~1 (
// Equation(s):
// \inst3|Selector34~1_combout  = (\inst3|always0~5_combout  & ((\inst3|Selector34~0_combout  & ((\inst3|Add3~14_combout ))) # (!\inst3|Selector34~0_combout  & (\inst3|Add4~12_combout )))) # (!\inst3|always0~5_combout  & (((\inst3|Selector34~0_combout ))))

	.dataa(\inst3|Add4~12_combout ),
	.datab(\inst3|Add3~14_combout ),
	.datac(\inst3|always0~5_combout ),
	.datad(\inst3|Selector34~0_combout ),
	.cin(gnd),
	.combout(\inst3|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector34~1 .lut_mask = 16'hCFA0;
defparam \inst3|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N4
cycloneive_lcell_comb \inst3|row~4 (
// Equation(s):
// \inst3|row~4_combout  = (\inst3|row [7] & ((\inst3|RAM_addr~4_combout ) # ((\inst3|Selector40~3_combout  & \inst3|Selector34~1_combout )))) # (!\inst3|row [7] & (\inst3|Selector40~3_combout  & ((\inst3|Selector34~1_combout ))))

	.dataa(\inst3|row [7]),
	.datab(\inst3|Selector40~3_combout ),
	.datac(\inst3|RAM_addr~4_combout ),
	.datad(\inst3|Selector34~1_combout ),
	.cin(gnd),
	.combout(\inst3|row~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~4 .lut_mask = 16'hECA0;
defparam \inst3|row~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \inst3|row~15 (
// Equation(s):
// \inst3|row~15_combout  = (\SW[2]~input_o  & \inst3|row~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(\inst3|row~4_combout ),
	.cin(gnd),
	.combout(\inst3|row~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~15 .lut_mask = 16'hF000;
defparam \inst3|row~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N5
dffeas \inst3|row[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|row~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|row [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|row[7] .is_wysiwyg = "true";
defparam \inst3|row[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \inst3|Add9~16 (
// Equation(s):
// \inst3|Add9~16_combout  = (\inst3|row [8] & (\inst3|Add9~15  $ (GND))) # (!\inst3|row [8] & (!\inst3|Add9~15  & VCC))
// \inst3|Add9~17  = CARRY((\inst3|row [8] & !\inst3|Add9~15 ))

	.dataa(gnd),
	.datab(\inst3|row [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add9~15 ),
	.combout(\inst3|Add9~16_combout ),
	.cout(\inst3|Add9~17 ));
// synopsys translate_off
defparam \inst3|Add9~16 .lut_mask = 16'hC30C;
defparam \inst3|Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneive_lcell_comb \inst3|Add3~16 (
// Equation(s):
// \inst3|Add3~16_combout  = (\inst3|row [8] & (\inst3|Add3~15  $ (GND))) # (!\inst3|row [8] & (!\inst3|Add3~15  & VCC))
// \inst3|Add3~17  = CARRY((\inst3|row [8] & !\inst3|Add3~15 ))

	.dataa(\inst3|row [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add3~15 ),
	.combout(\inst3|Add3~16_combout ),
	.cout(\inst3|Add3~17 ));
// synopsys translate_off
defparam \inst3|Add3~16 .lut_mask = 16'hA50A;
defparam \inst3|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneive_lcell_comb \inst3|Add4~14 (
// Equation(s):
// \inst3|Add4~14_combout  = (\inst3|row [8] & (!\inst3|Add4~13 )) # (!\inst3|row [8] & ((\inst3|Add4~13 ) # (GND)))
// \inst3|Add4~15  = CARRY((!\inst3|Add4~13 ) # (!\inst3|row [8]))

	.dataa(\inst3|row [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~13 ),
	.combout(\inst3|Add4~14_combout ),
	.cout(\inst3|Add4~15 ));
// synopsys translate_off
defparam \inst3|Add4~14 .lut_mask = 16'h5A5F;
defparam \inst3|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N22
cycloneive_lcell_comb \inst3|Add7~14 (
// Equation(s):
// \inst3|Add7~14_combout  = (\inst3|row [8] & (!\inst3|Add7~13 )) # (!\inst3|row [8] & ((\inst3|Add7~13 ) # (GND)))
// \inst3|Add7~15  = CARRY((!\inst3|Add7~13 ) # (!\inst3|row [8]))

	.dataa(\inst3|row [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add7~13 ),
	.combout(\inst3|Add7~14_combout ),
	.cout(\inst3|Add7~15 ));
// synopsys translate_off
defparam \inst3|Add7~14 .lut_mask = 16'h5A5F;
defparam \inst3|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneive_lcell_comb \inst3|Selector33~0 (
// Equation(s):
// \inst3|Selector33~0_combout  = (\inst3|always0~5_combout  & ((\inst3|Add4~14_combout ) # ((\inst3|Selector40~1_combout )))) # (!\inst3|always0~5_combout  & (((!\inst3|Selector40~1_combout  & \inst3|Add7~14_combout ))))

	.dataa(\inst3|always0~5_combout ),
	.datab(\inst3|Add4~14_combout ),
	.datac(\inst3|Selector40~1_combout ),
	.datad(\inst3|Add7~14_combout ),
	.cin(gnd),
	.combout(\inst3|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector33~0 .lut_mask = 16'hADA8;
defparam \inst3|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \inst3|Selector33~1 (
// Equation(s):
// \inst3|Selector33~1_combout  = (\inst3|Selector40~1_combout  & ((\inst3|Selector33~0_combout  & ((\inst3|Add3~16_combout ))) # (!\inst3|Selector33~0_combout  & (\inst3|Add9~16_combout )))) # (!\inst3|Selector40~1_combout  & (((\inst3|Selector33~0_combout 
// ))))

	.dataa(\inst3|Selector40~1_combout ),
	.datab(\inst3|Add9~16_combout ),
	.datac(\inst3|Add3~16_combout ),
	.datad(\inst3|Selector33~0_combout ),
	.cin(gnd),
	.combout(\inst3|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector33~1 .lut_mask = 16'hF588;
defparam \inst3|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \inst3|row~3 (
// Equation(s):
// \inst3|row~3_combout  = (\inst3|RAM_addr~4_combout  & ((\inst3|row [8]) # ((\inst3|Selector33~1_combout  & \inst3|Selector40~3_combout )))) # (!\inst3|RAM_addr~4_combout  & (\inst3|Selector33~1_combout  & (\inst3|Selector40~3_combout )))

	.dataa(\inst3|RAM_addr~4_combout ),
	.datab(\inst3|Selector33~1_combout ),
	.datac(\inst3|Selector40~3_combout ),
	.datad(\inst3|row [8]),
	.cin(gnd),
	.combout(\inst3|row~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~3 .lut_mask = 16'hEAC0;
defparam \inst3|row~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \inst3|row~14 (
// Equation(s):
// \inst3|row~14_combout  = (\SW[2]~input_o  & \inst3|row~3_combout )

	.dataa(\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|row~3_combout ),
	.cin(gnd),
	.combout(\inst3|row~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~14 .lut_mask = 16'hAA00;
defparam \inst3|row~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \inst3|row[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|row~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|row [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|row[8] .is_wysiwyg = "true";
defparam \inst3|row[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneive_lcell_comb \inst3|Add3~18 (
// Equation(s):
// \inst3|Add3~18_combout  = (\inst3|row [9] & (!\inst3|Add3~17 )) # (!\inst3|row [9] & ((\inst3|Add3~17 ) # (GND)))
// \inst3|Add3~19  = CARRY((!\inst3|Add3~17 ) # (!\inst3|row [9]))

	.dataa(gnd),
	.datab(\inst3|row [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add3~17 ),
	.combout(\inst3|Add3~18_combout ),
	.cout(\inst3|Add3~19 ));
// synopsys translate_off
defparam \inst3|Add3~18 .lut_mask = 16'h3C3F;
defparam \inst3|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \inst3|Add9~18 (
// Equation(s):
// \inst3|Add9~18_combout  = (\inst3|row [9] & (!\inst3|Add9~17 )) # (!\inst3|row [9] & ((\inst3|Add9~17 ) # (GND)))
// \inst3|Add9~19  = CARRY((!\inst3|Add9~17 ) # (!\inst3|row [9]))

	.dataa(gnd),
	.datab(\inst3|row [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add9~17 ),
	.combout(\inst3|Add9~18_combout ),
	.cout(\inst3|Add9~19 ));
// synopsys translate_off
defparam \inst3|Add9~18 .lut_mask = 16'h3C3F;
defparam \inst3|Add9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneive_lcell_comb \inst3|Add4~16 (
// Equation(s):
// \inst3|Add4~16_combout  = (\inst3|row [9] & (\inst3|Add4~15  $ (GND))) # (!\inst3|row [9] & (!\inst3|Add4~15  & VCC))
// \inst3|Add4~17  = CARRY((\inst3|row [9] & !\inst3|Add4~15 ))

	.dataa(\inst3|row [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~15 ),
	.combout(\inst3|Add4~16_combout ),
	.cout(\inst3|Add4~17 ));
// synopsys translate_off
defparam \inst3|Add4~16 .lut_mask = 16'hA50A;
defparam \inst3|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N24
cycloneive_lcell_comb \inst3|Add7~16 (
// Equation(s):
// \inst3|Add7~16_combout  = (\inst3|row [9] & (\inst3|Add7~15  $ (GND))) # (!\inst3|row [9] & (!\inst3|Add7~15  & VCC))
// \inst3|Add7~17  = CARRY((\inst3|row [9] & !\inst3|Add7~15 ))

	.dataa(\inst3|row [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add7~15 ),
	.combout(\inst3|Add7~16_combout ),
	.cout(\inst3|Add7~17 ));
// synopsys translate_off
defparam \inst3|Add7~16 .lut_mask = 16'hA50A;
defparam \inst3|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneive_lcell_comb \inst3|Selector32~0 (
// Equation(s):
// \inst3|Selector32~0_combout  = (\inst3|always0~5_combout  & ((\inst3|Add4~16_combout ) # ((\inst3|Selector40~1_combout )))) # (!\inst3|always0~5_combout  & (((!\inst3|Selector40~1_combout  & \inst3|Add7~16_combout ))))

	.dataa(\inst3|always0~5_combout ),
	.datab(\inst3|Add4~16_combout ),
	.datac(\inst3|Selector40~1_combout ),
	.datad(\inst3|Add7~16_combout ),
	.cin(gnd),
	.combout(\inst3|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector32~0 .lut_mask = 16'hADA8;
defparam \inst3|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneive_lcell_comb \inst3|Selector32~1 (
// Equation(s):
// \inst3|Selector32~1_combout  = (\inst3|Selector40~1_combout  & ((\inst3|Selector32~0_combout  & (\inst3|Add3~18_combout )) # (!\inst3|Selector32~0_combout  & ((\inst3|Add9~18_combout ))))) # (!\inst3|Selector40~1_combout  & (((\inst3|Selector32~0_combout 
// ))))

	.dataa(\inst3|Add3~18_combout ),
	.datab(\inst3|Add9~18_combout ),
	.datac(\inst3|Selector40~1_combout ),
	.datad(\inst3|Selector32~0_combout ),
	.cin(gnd),
	.combout(\inst3|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector32~1 .lut_mask = 16'hAFC0;
defparam \inst3|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneive_lcell_comb \inst3|row~2 (
// Equation(s):
// \inst3|row~2_combout  = (\inst3|Selector40~3_combout  & ((\inst3|Selector32~1_combout ) # ((\inst3|row [9] & \inst3|RAM_addr~4_combout )))) # (!\inst3|Selector40~3_combout  & (\inst3|row [9] & (\inst3|RAM_addr~4_combout )))

	.dataa(\inst3|Selector40~3_combout ),
	.datab(\inst3|row [9]),
	.datac(\inst3|RAM_addr~4_combout ),
	.datad(\inst3|Selector32~1_combout ),
	.cin(gnd),
	.combout(\inst3|row~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~2 .lut_mask = 16'hEAC0;
defparam \inst3|row~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneive_lcell_comb \inst3|row~13 (
// Equation(s):
// \inst3|row~13_combout  = (\SW[2]~input_o  & \inst3|row~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(\inst3|row~2_combout ),
	.cin(gnd),
	.combout(\inst3|row~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~13 .lut_mask = 16'hF000;
defparam \inst3|row~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N25
dffeas \inst3|row[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|row~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|row [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|row[9] .is_wysiwyg = "true";
defparam \inst3|row[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \inst3|Add9~20 (
// Equation(s):
// \inst3|Add9~20_combout  = (\inst3|row [10] & (\inst3|Add9~19  $ (GND))) # (!\inst3|row [10] & (!\inst3|Add9~19  & VCC))
// \inst3|Add9~21  = CARRY((\inst3|row [10] & !\inst3|Add9~19 ))

	.dataa(\inst3|row [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add9~19 ),
	.combout(\inst3|Add9~20_combout ),
	.cout(\inst3|Add9~21 ));
// synopsys translate_off
defparam \inst3|Add9~20 .lut_mask = 16'hA50A;
defparam \inst3|Add9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneive_lcell_comb \inst3|Add4~18 (
// Equation(s):
// \inst3|Add4~18_combout  = (\inst3|row [10] & (!\inst3|Add4~17 )) # (!\inst3|row [10] & ((\inst3|Add4~17 ) # (GND)))
// \inst3|Add4~19  = CARRY((!\inst3|Add4~17 ) # (!\inst3|row [10]))

	.dataa(\inst3|row [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~17 ),
	.combout(\inst3|Add4~18_combout ),
	.cout(\inst3|Add4~19 ));
// synopsys translate_off
defparam \inst3|Add4~18 .lut_mask = 16'h5A5F;
defparam \inst3|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N26
cycloneive_lcell_comb \inst3|Add7~18 (
// Equation(s):
// \inst3|Add7~18_combout  = (\inst3|row [10] & (!\inst3|Add7~17 )) # (!\inst3|row [10] & ((\inst3|Add7~17 ) # (GND)))
// \inst3|Add7~19  = CARRY((!\inst3|Add7~17 ) # (!\inst3|row [10]))

	.dataa(gnd),
	.datab(\inst3|row [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add7~17 ),
	.combout(\inst3|Add7~18_combout ),
	.cout(\inst3|Add7~19 ));
// synopsys translate_off
defparam \inst3|Add7~18 .lut_mask = 16'h3C3F;
defparam \inst3|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneive_lcell_comb \inst3|Selector31~0 (
// Equation(s):
// \inst3|Selector31~0_combout  = (\inst3|always0~5_combout  & ((\inst3|Add4~18_combout ) # ((\inst3|Selector40~1_combout )))) # (!\inst3|always0~5_combout  & (((!\inst3|Selector40~1_combout  & \inst3|Add7~18_combout ))))

	.dataa(\inst3|always0~5_combout ),
	.datab(\inst3|Add4~18_combout ),
	.datac(\inst3|Selector40~1_combout ),
	.datad(\inst3|Add7~18_combout ),
	.cin(gnd),
	.combout(\inst3|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector31~0 .lut_mask = 16'hADA8;
defparam \inst3|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneive_lcell_comb \inst3|Add3~20 (
// Equation(s):
// \inst3|Add3~20_combout  = (\inst3|row [10] & (\inst3|Add3~19  $ (GND))) # (!\inst3|row [10] & (!\inst3|Add3~19  & VCC))
// \inst3|Add3~21  = CARRY((\inst3|row [10] & !\inst3|Add3~19 ))

	.dataa(\inst3|row [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add3~19 ),
	.combout(\inst3|Add3~20_combout ),
	.cout(\inst3|Add3~21 ));
// synopsys translate_off
defparam \inst3|Add3~20 .lut_mask = 16'hA50A;
defparam \inst3|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \inst3|Selector31~1 (
// Equation(s):
// \inst3|Selector31~1_combout  = (\inst3|Selector40~1_combout  & ((\inst3|Selector31~0_combout  & ((\inst3|Add3~20_combout ))) # (!\inst3|Selector31~0_combout  & (\inst3|Add9~20_combout )))) # (!\inst3|Selector40~1_combout  & (((\inst3|Selector31~0_combout 
// ))))

	.dataa(\inst3|Add9~20_combout ),
	.datab(\inst3|Selector40~1_combout ),
	.datac(\inst3|Selector31~0_combout ),
	.datad(\inst3|Add3~20_combout ),
	.cin(gnd),
	.combout(\inst3|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector31~1 .lut_mask = 16'hF838;
defparam \inst3|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \inst3|row~1 (
// Equation(s):
// \inst3|row~1_combout  = (\inst3|Selector40~3_combout  & ((\inst3|Selector31~1_combout ) # ((\inst3|row [10] & \inst3|RAM_addr~4_combout )))) # (!\inst3|Selector40~3_combout  & (\inst3|row [10] & (\inst3|RAM_addr~4_combout )))

	.dataa(\inst3|Selector40~3_combout ),
	.datab(\inst3|row [10]),
	.datac(\inst3|RAM_addr~4_combout ),
	.datad(\inst3|Selector31~1_combout ),
	.cin(gnd),
	.combout(\inst3|row~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~1 .lut_mask = 16'hEAC0;
defparam \inst3|row~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneive_lcell_comb \inst3|row~12 (
// Equation(s):
// \inst3|row~12_combout  = (\SW[2]~input_o  & \inst3|row~1_combout )

	.dataa(\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|row~1_combout ),
	.cin(gnd),
	.combout(\inst3|row~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~12 .lut_mask = 16'hAA00;
defparam \inst3|row~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N25
dffeas \inst3|row[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|row~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|row [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|row[10] .is_wysiwyg = "true";
defparam \inst3|row[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \inst3|Add9~22 (
// Equation(s):
// \inst3|Add9~22_combout  = \inst3|Add9~21  $ (\inst3|row [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|row [11]),
	.cin(\inst3|Add9~21 ),
	.combout(\inst3|Add9~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add9~22 .lut_mask = 16'h0FF0;
defparam \inst3|Add9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneive_lcell_comb \inst3|Add3~22 (
// Equation(s):
// \inst3|Add3~22_combout  = \inst3|row [11] $ (\inst3|Add3~21 )

	.dataa(\inst3|row [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|Add3~21 ),
	.combout(\inst3|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add3~22 .lut_mask = 16'h5A5A;
defparam \inst3|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneive_lcell_comb \inst3|Add4~20 (
// Equation(s):
// \inst3|Add4~20_combout  = \inst3|Add4~19  $ (!\inst3|row [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|row [11]),
	.cin(\inst3|Add4~19 ),
	.combout(\inst3|Add4~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add4~20 .lut_mask = 16'hF00F;
defparam \inst3|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N28
cycloneive_lcell_comb \inst3|Add7~20 (
// Equation(s):
// \inst3|Add7~20_combout  = \inst3|Add7~19  $ (!\inst3|row [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|row [11]),
	.cin(\inst3|Add7~19 ),
	.combout(\inst3|Add7~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add7~20 .lut_mask = 16'hF00F;
defparam \inst3|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneive_lcell_comb \inst3|Selector30~0 (
// Equation(s):
// \inst3|Selector30~0_combout  = (\inst3|always0~5_combout  & ((\inst3|Selector40~1_combout ) # ((\inst3|Add4~20_combout )))) # (!\inst3|always0~5_combout  & (!\inst3|Selector40~1_combout  & ((\inst3|Add7~20_combout ))))

	.dataa(\inst3|always0~5_combout ),
	.datab(\inst3|Selector40~1_combout ),
	.datac(\inst3|Add4~20_combout ),
	.datad(\inst3|Add7~20_combout ),
	.cin(gnd),
	.combout(\inst3|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector30~0 .lut_mask = 16'hB9A8;
defparam \inst3|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \inst3|Selector30~1 (
// Equation(s):
// \inst3|Selector30~1_combout  = (\inst3|Selector40~1_combout  & ((\inst3|Selector30~0_combout  & ((\inst3|Add3~22_combout ))) # (!\inst3|Selector30~0_combout  & (\inst3|Add9~22_combout )))) # (!\inst3|Selector40~1_combout  & (((\inst3|Selector30~0_combout 
// ))))

	.dataa(\inst3|Add9~22_combout ),
	.datab(\inst3|Add3~22_combout ),
	.datac(\inst3|Selector40~1_combout ),
	.datad(\inst3|Selector30~0_combout ),
	.cin(gnd),
	.combout(\inst3|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector30~1 .lut_mask = 16'hCFA0;
defparam \inst3|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneive_lcell_comb \inst3|row~0 (
// Equation(s):
// \inst3|row~0_combout  = (\inst3|row [11] & ((\inst3|RAM_addr~4_combout ) # ((\inst3|Selector30~1_combout  & \inst3|Selector40~3_combout )))) # (!\inst3|row [11] & (\inst3|Selector30~1_combout  & ((\inst3|Selector40~3_combout ))))

	.dataa(\inst3|row [11]),
	.datab(\inst3|Selector30~1_combout ),
	.datac(\inst3|RAM_addr~4_combout ),
	.datad(\inst3|Selector40~3_combout ),
	.cin(gnd),
	.combout(\inst3|row~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|row~0 .lut_mask = 16'hECA0;
defparam \inst3|row~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneive_lcell_comb \inst3|RAM_addr~5 (
// Equation(s):
// \inst3|RAM_addr~5_combout  = (\SW[2]~input_o  & (\inst3|row~0_combout  & \inst3|Selector3~2_combout ))

	.dataa(\SW[2]~input_o ),
	.datab(gnd),
	.datac(\inst3|row~0_combout ),
	.datad(\inst3|Selector3~2_combout ),
	.cin(gnd),
	.combout(\inst3|RAM_addr~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|RAM_addr~5 .lut_mask = 16'hA000;
defparam \inst3|RAM_addr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N27
dffeas \inst3|RAM_addr[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|RAM_addr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|RAM_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|RAM_addr[11] .is_wysiwyg = "true";
defparam \inst3|RAM_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
cycloneive_lcell_comb \inst4|row_data[0]~12 (
// Equation(s):
// \inst4|row_data[0]~12_combout  = \inst4|row_data [0] $ (VCC)
// \inst4|row_data[0]~13  = CARRY(\inst4|row_data [0])

	.dataa(\inst4|row_data [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|row_data[0]~12_combout ),
	.cout(\inst4|row_data[0]~13 ));
// synopsys translate_off
defparam \inst4|row_data[0]~12 .lut_mask = 16'h55AA;
defparam \inst4|row_data[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \inst4|column_data[0]~10 (
// Equation(s):
// \inst4|column_data[0]~10_combout  = \inst4|column_data [0] $ (VCC)
// \inst4|column_data[0]~11  = CARRY(\inst4|column_data [0])

	.dataa(\inst4|column_data [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|column_data[0]~10_combout ),
	.cout(\inst4|column_data[0]~11 ));
// synopsys translate_off
defparam \inst4|column_data[0]~10 .lut_mask = 16'h55AA;
defparam \inst4|column_data[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \inst4|column_data[2]~30 (
// Equation(s):
// \inst4|column_data[2]~30_combout  = (\inst3|RAM_reset_n~q ) # (!\inst4|Equal5~2_combout )

	.dataa(gnd),
	.datab(\inst4|Equal5~2_combout ),
	.datac(gnd),
	.datad(\inst3|RAM_reset_n~q ),
	.cin(gnd),
	.combout(\inst4|column_data[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|column_data[2]~30 .lut_mask = 16'hFF33;
defparam \inst4|column_data[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \inst4|column_data[2]~31 (
// Equation(s):
// \inst4|column_data[2]~31_combout  = (\inst3|RAM_reset_n~q ) # (\inst4|state.Writing_PRE~q )

	.dataa(gnd),
	.datab(\inst3|RAM_reset_n~q ),
	.datac(gnd),
	.datad(\inst4|state.Writing_PRE~q ),
	.cin(gnd),
	.combout(\inst4|column_data[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|column_data[2]~31 .lut_mask = 16'hFFCC;
defparam \inst4|column_data[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N11
dffeas \inst4|column_data[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|column_data[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|column_data[2]~30_combout ),
	.sload(gnd),
	.ena(\inst4|column_data[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|column_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|column_data[0] .is_wysiwyg = "true";
defparam \inst4|column_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \inst4|column_data[1]~12 (
// Equation(s):
// \inst4|column_data[1]~12_combout  = (\inst4|column_data [1] & (!\inst4|column_data[0]~11 )) # (!\inst4|column_data [1] & ((\inst4|column_data[0]~11 ) # (GND)))
// \inst4|column_data[1]~13  = CARRY((!\inst4|column_data[0]~11 ) # (!\inst4|column_data [1]))

	.dataa(\inst4|column_data [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|column_data[0]~11 ),
	.combout(\inst4|column_data[1]~12_combout ),
	.cout(\inst4|column_data[1]~13 ));
// synopsys translate_off
defparam \inst4|column_data[1]~12 .lut_mask = 16'h5A5F;
defparam \inst4|column_data[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \inst4|column_data[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|column_data[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|column_data[2]~30_combout ),
	.sload(gnd),
	.ena(\inst4|column_data[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|column_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|column_data[1] .is_wysiwyg = "true";
defparam \inst4|column_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \inst4|column_data[2]~14 (
// Equation(s):
// \inst4|column_data[2]~14_combout  = (\inst4|column_data [2] & (\inst4|column_data[1]~13  $ (GND))) # (!\inst4|column_data [2] & (!\inst4|column_data[1]~13  & VCC))
// \inst4|column_data[2]~15  = CARRY((\inst4|column_data [2] & !\inst4|column_data[1]~13 ))

	.dataa(gnd),
	.datab(\inst4|column_data [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|column_data[1]~13 ),
	.combout(\inst4|column_data[2]~14_combout ),
	.cout(\inst4|column_data[2]~15 ));
// synopsys translate_off
defparam \inst4|column_data[2]~14 .lut_mask = 16'hC30C;
defparam \inst4|column_data[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N15
dffeas \inst4|column_data[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|column_data[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|column_data[2]~30_combout ),
	.sload(gnd),
	.ena(\inst4|column_data[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|column_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|column_data[2] .is_wysiwyg = "true";
defparam \inst4|column_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \inst4|column_data[3]~16 (
// Equation(s):
// \inst4|column_data[3]~16_combout  = (\inst4|column_data [3] & (!\inst4|column_data[2]~15 )) # (!\inst4|column_data [3] & ((\inst4|column_data[2]~15 ) # (GND)))
// \inst4|column_data[3]~17  = CARRY((!\inst4|column_data[2]~15 ) # (!\inst4|column_data [3]))

	.dataa(gnd),
	.datab(\inst4|column_data [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|column_data[2]~15 ),
	.combout(\inst4|column_data[3]~16_combout ),
	.cout(\inst4|column_data[3]~17 ));
// synopsys translate_off
defparam \inst4|column_data[3]~16 .lut_mask = 16'h3C3F;
defparam \inst4|column_data[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \inst4|column_data[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|column_data[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|column_data[2]~30_combout ),
	.sload(gnd),
	.ena(\inst4|column_data[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|column_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|column_data[3] .is_wysiwyg = "true";
defparam \inst4|column_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \inst4|column_data[4]~18 (
// Equation(s):
// \inst4|column_data[4]~18_combout  = (\inst4|column_data [4] & (\inst4|column_data[3]~17  $ (GND))) # (!\inst4|column_data [4] & (!\inst4|column_data[3]~17  & VCC))
// \inst4|column_data[4]~19  = CARRY((\inst4|column_data [4] & !\inst4|column_data[3]~17 ))

	.dataa(gnd),
	.datab(\inst4|column_data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|column_data[3]~17 ),
	.combout(\inst4|column_data[4]~18_combout ),
	.cout(\inst4|column_data[4]~19 ));
// synopsys translate_off
defparam \inst4|column_data[4]~18 .lut_mask = 16'hC30C;
defparam \inst4|column_data[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N19
dffeas \inst4|column_data[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|column_data[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|column_data[2]~30_combout ),
	.sload(gnd),
	.ena(\inst4|column_data[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|column_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|column_data[4] .is_wysiwyg = "true";
defparam \inst4|column_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \inst4|column_data[5]~20 (
// Equation(s):
// \inst4|column_data[5]~20_combout  = (\inst4|column_data [5] & (!\inst4|column_data[4]~19 )) # (!\inst4|column_data [5] & ((\inst4|column_data[4]~19 ) # (GND)))
// \inst4|column_data[5]~21  = CARRY((!\inst4|column_data[4]~19 ) # (!\inst4|column_data [5]))

	.dataa(gnd),
	.datab(\inst4|column_data [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|column_data[4]~19 ),
	.combout(\inst4|column_data[5]~20_combout ),
	.cout(\inst4|column_data[5]~21 ));
// synopsys translate_off
defparam \inst4|column_data[5]~20 .lut_mask = 16'h3C3F;
defparam \inst4|column_data[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas \inst4|column_data[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|column_data[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|column_data[2]~30_combout ),
	.sload(gnd),
	.ena(\inst4|column_data[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|column_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|column_data[5] .is_wysiwyg = "true";
defparam \inst4|column_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \inst4|Equal5~1 (
// Equation(s):
// \inst4|Equal5~1_combout  = (((!\inst4|column_data [3]) # (!\inst4|column_data [2])) # (!\inst4|column_data [4])) # (!\inst4|column_data [5])

	.dataa(\inst4|column_data [5]),
	.datab(\inst4|column_data [4]),
	.datac(\inst4|column_data [2]),
	.datad(\inst4|column_data [3]),
	.cin(gnd),
	.combout(\inst4|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal5~1 .lut_mask = 16'h7FFF;
defparam \inst4|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \inst4|column_data[6]~22 (
// Equation(s):
// \inst4|column_data[6]~22_combout  = (\inst4|column_data [6] & (\inst4|column_data[5]~21  $ (GND))) # (!\inst4|column_data [6] & (!\inst4|column_data[5]~21  & VCC))
// \inst4|column_data[6]~23  = CARRY((\inst4|column_data [6] & !\inst4|column_data[5]~21 ))

	.dataa(\inst4|column_data [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|column_data[5]~21 ),
	.combout(\inst4|column_data[6]~22_combout ),
	.cout(\inst4|column_data[6]~23 ));
// synopsys translate_off
defparam \inst4|column_data[6]~22 .lut_mask = 16'hA50A;
defparam \inst4|column_data[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \inst4|column_data[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|column_data[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|column_data[2]~30_combout ),
	.sload(gnd),
	.ena(\inst4|column_data[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|column_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|column_data[6] .is_wysiwyg = "true";
defparam \inst4|column_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \inst4|column_data[7]~24 (
// Equation(s):
// \inst4|column_data[7]~24_combout  = (\inst4|column_data [7] & (!\inst4|column_data[6]~23 )) # (!\inst4|column_data [7] & ((\inst4|column_data[6]~23 ) # (GND)))
// \inst4|column_data[7]~25  = CARRY((!\inst4|column_data[6]~23 ) # (!\inst4|column_data [7]))

	.dataa(gnd),
	.datab(\inst4|column_data [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|column_data[6]~23 ),
	.combout(\inst4|column_data[7]~24_combout ),
	.cout(\inst4|column_data[7]~25 ));
// synopsys translate_off
defparam \inst4|column_data[7]~24 .lut_mask = 16'h3C3F;
defparam \inst4|column_data[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \inst4|column_data[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|column_data[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|column_data[2]~30_combout ),
	.sload(gnd),
	.ena(\inst4|column_data[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|column_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|column_data[7] .is_wysiwyg = "true";
defparam \inst4|column_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \inst4|column_data[8]~26 (
// Equation(s):
// \inst4|column_data[8]~26_combout  = (\inst4|column_data [8] & (\inst4|column_data[7]~25  $ (GND))) # (!\inst4|column_data [8] & (!\inst4|column_data[7]~25  & VCC))
// \inst4|column_data[8]~27  = CARRY((\inst4|column_data [8] & !\inst4|column_data[7]~25 ))

	.dataa(\inst4|column_data [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|column_data[7]~25 ),
	.combout(\inst4|column_data[8]~26_combout ),
	.cout(\inst4|column_data[8]~27 ));
// synopsys translate_off
defparam \inst4|column_data[8]~26 .lut_mask = 16'hA50A;
defparam \inst4|column_data[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N27
dffeas \inst4|column_data[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|column_data[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|column_data[2]~30_combout ),
	.sload(gnd),
	.ena(\inst4|column_data[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|column_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|column_data[8] .is_wysiwyg = "true";
defparam \inst4|column_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \inst4|column_data[9]~28 (
// Equation(s):
// \inst4|column_data[9]~28_combout  = \inst4|column_data[8]~27  $ (\inst4|column_data [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|column_data [9]),
	.cin(\inst4|column_data[8]~27 ),
	.combout(\inst4|column_data[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|column_data[9]~28 .lut_mask = 16'h0FF0;
defparam \inst4|column_data[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \inst4|column_data[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|column_data[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|column_data[2]~30_combout ),
	.sload(gnd),
	.ena(\inst4|column_data[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|column_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|column_data[9] .is_wysiwyg = "true";
defparam \inst4|column_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \inst4|Equal5~0 (
// Equation(s):
// \inst4|Equal5~0_combout  = (((!\inst4|column_data [7]) # (!\inst4|column_data [6])) # (!\inst4|column_data [9])) # (!\inst4|column_data [8])

	.dataa(\inst4|column_data [8]),
	.datab(\inst4|column_data [9]),
	.datac(\inst4|column_data [6]),
	.datad(\inst4|column_data [7]),
	.cin(gnd),
	.combout(\inst4|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal5~0 .lut_mask = 16'h7FFF;
defparam \inst4|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \inst4|Equal5~2 (
// Equation(s):
// \inst4|Equal5~2_combout  = ((\inst4|Equal5~1_combout ) # ((\inst4|Equal5~0_combout ) # (!\inst4|column_data [1]))) # (!\inst4|column_data [0])

	.dataa(\inst4|column_data [0]),
	.datab(\inst4|Equal5~1_combout ),
	.datac(\inst4|Equal5~0_combout ),
	.datad(\inst4|column_data [1]),
	.cin(gnd),
	.combout(\inst4|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal5~2 .lut_mask = 16'hFDFF;
defparam \inst4|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N2
cycloneive_lcell_comb \inst4|row_data[11]~36 (
// Equation(s):
// \inst4|row_data[11]~36_combout  = (\inst3|RAM_reset_n~q ) # ((\inst4|state.Writing_PRE~q  & !\inst4|Equal5~2_combout ))

	.dataa(gnd),
	.datab(\inst4|state.Writing_PRE~q ),
	.datac(\inst4|Equal5~2_combout ),
	.datad(\inst3|RAM_reset_n~q ),
	.cin(gnd),
	.combout(\inst4|row_data[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|row_data[11]~36 .lut_mask = 16'hFF0C;
defparam \inst4|row_data[11]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N7
dffeas \inst4|row_data[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|row_data[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(\inst4|row_data[11]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|row_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|row_data[0] .is_wysiwyg = "true";
defparam \inst4|row_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cycloneive_lcell_comb \inst4|row_data[1]~14 (
// Equation(s):
// \inst4|row_data[1]~14_combout  = (\inst4|row_data [1] & (!\inst4|row_data[0]~13 )) # (!\inst4|row_data [1] & ((\inst4|row_data[0]~13 ) # (GND)))
// \inst4|row_data[1]~15  = CARRY((!\inst4|row_data[0]~13 ) # (!\inst4|row_data [1]))

	.dataa(gnd),
	.datab(\inst4|row_data [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|row_data[0]~13 ),
	.combout(\inst4|row_data[1]~14_combout ),
	.cout(\inst4|row_data[1]~15 ));
// synopsys translate_off
defparam \inst4|row_data[1]~14 .lut_mask = 16'h3C3F;
defparam \inst4|row_data[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N9
dffeas \inst4|row_data[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|row_data[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(\inst4|row_data[11]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|row_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|row_data[1] .is_wysiwyg = "true";
defparam \inst4|row_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cycloneive_lcell_comb \inst4|row_data[2]~16 (
// Equation(s):
// \inst4|row_data[2]~16_combout  = (\inst4|row_data [2] & (\inst4|row_data[1]~15  $ (GND))) # (!\inst4|row_data [2] & (!\inst4|row_data[1]~15  & VCC))
// \inst4|row_data[2]~17  = CARRY((\inst4|row_data [2] & !\inst4|row_data[1]~15 ))

	.dataa(\inst4|row_data [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|row_data[1]~15 ),
	.combout(\inst4|row_data[2]~16_combout ),
	.cout(\inst4|row_data[2]~17 ));
// synopsys translate_off
defparam \inst4|row_data[2]~16 .lut_mask = 16'hA50A;
defparam \inst4|row_data[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N11
dffeas \inst4|row_data[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|row_data[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(\inst4|row_data[11]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|row_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|row_data[2] .is_wysiwyg = "true";
defparam \inst4|row_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
cycloneive_lcell_comb \inst4|row_data[3]~18 (
// Equation(s):
// \inst4|row_data[3]~18_combout  = (\inst4|row_data [3] & (!\inst4|row_data[2]~17 )) # (!\inst4|row_data [3] & ((\inst4|row_data[2]~17 ) # (GND)))
// \inst4|row_data[3]~19  = CARRY((!\inst4|row_data[2]~17 ) # (!\inst4|row_data [3]))

	.dataa(\inst4|row_data [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|row_data[2]~17 ),
	.combout(\inst4|row_data[3]~18_combout ),
	.cout(\inst4|row_data[3]~19 ));
// synopsys translate_off
defparam \inst4|row_data[3]~18 .lut_mask = 16'h5A5F;
defparam \inst4|row_data[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N13
dffeas \inst4|row_data[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|row_data[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(\inst4|row_data[11]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|row_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|row_data[3] .is_wysiwyg = "true";
defparam \inst4|row_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cycloneive_lcell_comb \inst4|row_data[4]~20 (
// Equation(s):
// \inst4|row_data[4]~20_combout  = (\inst4|row_data [4] & (\inst4|row_data[3]~19  $ (GND))) # (!\inst4|row_data [4] & (!\inst4|row_data[3]~19  & VCC))
// \inst4|row_data[4]~21  = CARRY((\inst4|row_data [4] & !\inst4|row_data[3]~19 ))

	.dataa(gnd),
	.datab(\inst4|row_data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|row_data[3]~19 ),
	.combout(\inst4|row_data[4]~20_combout ),
	.cout(\inst4|row_data[4]~21 ));
// synopsys translate_off
defparam \inst4|row_data[4]~20 .lut_mask = 16'hC30C;
defparam \inst4|row_data[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N15
dffeas \inst4|row_data[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|row_data[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(\inst4|row_data[11]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|row_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|row_data[4] .is_wysiwyg = "true";
defparam \inst4|row_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneive_lcell_comb \inst4|row_data[5]~22 (
// Equation(s):
// \inst4|row_data[5]~22_combout  = (\inst4|row_data [5] & (!\inst4|row_data[4]~21 )) # (!\inst4|row_data [5] & ((\inst4|row_data[4]~21 ) # (GND)))
// \inst4|row_data[5]~23  = CARRY((!\inst4|row_data[4]~21 ) # (!\inst4|row_data [5]))

	.dataa(gnd),
	.datab(\inst4|row_data [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|row_data[4]~21 ),
	.combout(\inst4|row_data[5]~22_combout ),
	.cout(\inst4|row_data[5]~23 ));
// synopsys translate_off
defparam \inst4|row_data[5]~22 .lut_mask = 16'h3C3F;
defparam \inst4|row_data[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N17
dffeas \inst4|row_data[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|row_data[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(\inst4|row_data[11]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|row_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|row_data[5] .is_wysiwyg = "true";
defparam \inst4|row_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
cycloneive_lcell_comb \inst4|row_data[6]~24 (
// Equation(s):
// \inst4|row_data[6]~24_combout  = (\inst4|row_data [6] & (\inst4|row_data[5]~23  $ (GND))) # (!\inst4|row_data [6] & (!\inst4|row_data[5]~23  & VCC))
// \inst4|row_data[6]~25  = CARRY((\inst4|row_data [6] & !\inst4|row_data[5]~23 ))

	.dataa(gnd),
	.datab(\inst4|row_data [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|row_data[5]~23 ),
	.combout(\inst4|row_data[6]~24_combout ),
	.cout(\inst4|row_data[6]~25 ));
// synopsys translate_off
defparam \inst4|row_data[6]~24 .lut_mask = 16'hC30C;
defparam \inst4|row_data[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N19
dffeas \inst4|row_data[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|row_data[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(\inst4|row_data[11]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|row_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|row_data[6] .is_wysiwyg = "true";
defparam \inst4|row_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cycloneive_lcell_comb \inst4|row_data[7]~26 (
// Equation(s):
// \inst4|row_data[7]~26_combout  = (\inst4|row_data [7] & (!\inst4|row_data[6]~25 )) # (!\inst4|row_data [7] & ((\inst4|row_data[6]~25 ) # (GND)))
// \inst4|row_data[7]~27  = CARRY((!\inst4|row_data[6]~25 ) # (!\inst4|row_data [7]))

	.dataa(gnd),
	.datab(\inst4|row_data [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|row_data[6]~25 ),
	.combout(\inst4|row_data[7]~26_combout ),
	.cout(\inst4|row_data[7]~27 ));
// synopsys translate_off
defparam \inst4|row_data[7]~26 .lut_mask = 16'h3C3F;
defparam \inst4|row_data[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N21
dffeas \inst4|row_data[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|row_data[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(\inst4|row_data[11]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|row_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|row_data[7] .is_wysiwyg = "true";
defparam \inst4|row_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
cycloneive_lcell_comb \inst4|row_data[8]~28 (
// Equation(s):
// \inst4|row_data[8]~28_combout  = (\inst4|row_data [8] & (\inst4|row_data[7]~27  $ (GND))) # (!\inst4|row_data [8] & (!\inst4|row_data[7]~27  & VCC))
// \inst4|row_data[8]~29  = CARRY((\inst4|row_data [8] & !\inst4|row_data[7]~27 ))

	.dataa(\inst4|row_data [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|row_data[7]~27 ),
	.combout(\inst4|row_data[8]~28_combout ),
	.cout(\inst4|row_data[8]~29 ));
// synopsys translate_off
defparam \inst4|row_data[8]~28 .lut_mask = 16'hA50A;
defparam \inst4|row_data[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N23
dffeas \inst4|row_data[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|row_data[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(\inst4|row_data[11]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|row_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|row_data[8] .is_wysiwyg = "true";
defparam \inst4|row_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
cycloneive_lcell_comb \inst4|row_data[9]~30 (
// Equation(s):
// \inst4|row_data[9]~30_combout  = (\inst4|row_data [9] & (!\inst4|row_data[8]~29 )) # (!\inst4|row_data [9] & ((\inst4|row_data[8]~29 ) # (GND)))
// \inst4|row_data[9]~31  = CARRY((!\inst4|row_data[8]~29 ) # (!\inst4|row_data [9]))

	.dataa(gnd),
	.datab(\inst4|row_data [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|row_data[8]~29 ),
	.combout(\inst4|row_data[9]~30_combout ),
	.cout(\inst4|row_data[9]~31 ));
// synopsys translate_off
defparam \inst4|row_data[9]~30 .lut_mask = 16'h3C3F;
defparam \inst4|row_data[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N25
dffeas \inst4|row_data[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|row_data[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(\inst4|row_data[11]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|row_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|row_data[9] .is_wysiwyg = "true";
defparam \inst4|row_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cycloneive_lcell_comb \inst4|row_data[10]~32 (
// Equation(s):
// \inst4|row_data[10]~32_combout  = (\inst4|row_data [10] & (\inst4|row_data[9]~31  $ (GND))) # (!\inst4|row_data [10] & (!\inst4|row_data[9]~31  & VCC))
// \inst4|row_data[10]~33  = CARRY((\inst4|row_data [10] & !\inst4|row_data[9]~31 ))

	.dataa(\inst4|row_data [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|row_data[9]~31 ),
	.combout(\inst4|row_data[10]~32_combout ),
	.cout(\inst4|row_data[10]~33 ));
// synopsys translate_off
defparam \inst4|row_data[10]~32 .lut_mask = 16'hA50A;
defparam \inst4|row_data[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N27
dffeas \inst4|row_data[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|row_data[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(\inst4|row_data[11]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|row_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|row_data[10] .is_wysiwyg = "true";
defparam \inst4|row_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cycloneive_lcell_comb \inst4|row_data[11]~34 (
// Equation(s):
// \inst4|row_data[11]~34_combout  = \inst4|row_data[10]~33  $ (\inst4|row_data [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|row_data [11]),
	.cin(\inst4|row_data[10]~33 ),
	.combout(\inst4|row_data[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|row_data[11]~34 .lut_mask = 16'h0FF0;
defparam \inst4|row_data[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N29
dffeas \inst4|row_data[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|row_data[11]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(\inst4|row_data[11]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|row_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|row_data[11] .is_wysiwyg = "true";
defparam \inst4|row_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneive_lcell_comb \inst4|Selector32~0 (
// Equation(s):
// \inst4|Selector32~0_combout  = (\inst4|Selector0~1_combout  & ((\inst3|RAM_addr [11]) # ((!\inst4|nextstate.Activating~0_combout  & \inst4|row_data [11])))) # (!\inst4|Selector0~1_combout  & (!\inst4|nextstate.Activating~0_combout  & ((\inst4|row_data 
// [11]))))

	.dataa(\inst4|Selector0~1_combout ),
	.datab(\inst4|nextstate.Activating~0_combout ),
	.datac(\inst3|RAM_addr [11]),
	.datad(\inst4|row_data [11]),
	.cin(gnd),
	.combout(\inst4|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector32~0 .lut_mask = 16'hB3A0;
defparam \inst4|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \inst4|DRAM_ADDR[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|DRAM_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|DRAM_ADDR[11] .is_wysiwyg = "true";
defparam \inst4|DRAM_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneive_lcell_comb \inst3|RAM_addr~6 (
// Equation(s):
// \inst3|RAM_addr~6_combout  = (\SW[2]~input_o  & (\inst3|row~1_combout  & \inst3|Selector3~2_combout ))

	.dataa(\SW[2]~input_o ),
	.datab(\inst3|row~1_combout ),
	.datac(gnd),
	.datad(\inst3|Selector3~2_combout ),
	.cin(gnd),
	.combout(\inst3|RAM_addr~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|RAM_addr~6 .lut_mask = 16'h8800;
defparam \inst3|RAM_addr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N21
dffeas \inst3|RAM_addr[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|RAM_addr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|RAM_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|RAM_addr[10] .is_wysiwyg = "true";
defparam \inst3|RAM_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N6
cycloneive_lcell_comb \inst4|Selector33~0 (
// Equation(s):
// \inst4|Selector33~0_combout  = (\inst4|nextstate.Writing_PRE~0_combout ) # ((\inst4|Selector4~1_combout ) # ((\inst4|Selector0~1_combout  & \inst3|RAM_addr [10])))

	.dataa(\inst4|nextstate.Writing_PRE~0_combout ),
	.datab(\inst4|Selector0~1_combout ),
	.datac(\inst3|RAM_addr [10]),
	.datad(\inst4|Selector4~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector33~0 .lut_mask = 16'hFFEA;
defparam \inst4|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N0
cycloneive_lcell_comb \inst4|Selector33~1 (
// Equation(s):
// \inst4|Selector33~1_combout  = (\inst4|Selector33~0_combout ) # ((\inst4|row_data [10] & !\inst4|nextstate.Activating~0_combout ))

	.dataa(\inst4|Selector33~0_combout ),
	.datab(\inst4|row_data [10]),
	.datac(gnd),
	.datad(\inst4|nextstate.Activating~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector33~1 .lut_mask = 16'hAAEE;
defparam \inst4|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N1
dffeas \inst4|DRAM_ADDR[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|Selector33~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|DRAM_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|DRAM_ADDR[10] .is_wysiwyg = "true";
defparam \inst4|DRAM_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneive_lcell_comb \inst4|WideOr30 (
// Equation(s):
// \inst4|WideOr30~combout  = (\inst4|Selector18~1_combout ) # ((\inst4|Selector0~1_combout ) # (\inst4|Selector14~0_combout ))

	.dataa(\inst4|Selector18~1_combout ),
	.datab(gnd),
	.datac(\inst4|Selector0~1_combout ),
	.datad(\inst4|Selector14~0_combout ),
	.cin(gnd),
	.combout(\inst4|WideOr30~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr30 .lut_mask = 16'hFFFA;
defparam \inst4|WideOr30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \inst3|Selector70~0 (
// Equation(s):
// \inst3|Selector70~0_combout  = (!\inst3|support_count[1]~6_combout  & ((\inst3|Selector51~9_combout ) # (!\inst3|always0~4_combout )))

	.dataa(\inst3|support_count[1]~6_combout ),
	.datab(\inst3|Selector51~9_combout ),
	.datac(\inst3|always0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector70~0 .lut_mask = 16'h4545;
defparam \inst3|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \inst3|Selector61~0 (
// Equation(s):
// \inst3|Selector61~0_combout  = (\inst3|Selector51~8_combout  & ((\inst3|Selector70~0_combout ) # ((\inst3|Selector3~2_combout  & \inst3|row~2_combout )))) # (!\inst3|Selector51~8_combout  & (((\inst3|Selector3~2_combout  & \inst3|row~2_combout ))))

	.dataa(\inst3|Selector51~8_combout ),
	.datab(\inst3|Selector70~0_combout ),
	.datac(\inst3|Selector3~2_combout ),
	.datad(\inst3|row~2_combout ),
	.cin(gnd),
	.combout(\inst3|Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector61~0 .lut_mask = 16'hF888;
defparam \inst3|Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \inst3|RAM_addr[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|RAM_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|RAM_addr[9] .is_wysiwyg = "true";
defparam \inst3|RAM_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N24
cycloneive_lcell_comb \inst4|DRAM_ADDR~8 (
// Equation(s):
// \inst4|DRAM_ADDR~8_combout  = (\inst4|WideOr30~combout  & (\inst3|RAM_addr [9])) # (!\inst4|WideOr30~combout  & (((\inst4|row_data [9] & !\inst4|nextstate.Activating~0_combout ))))

	.dataa(\inst4|WideOr30~combout ),
	.datab(\inst3|RAM_addr [9]),
	.datac(\inst4|row_data [9]),
	.datad(\inst4|nextstate.Activating~0_combout ),
	.cin(gnd),
	.combout(\inst4|DRAM_ADDR~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_ADDR~8 .lut_mask = 16'h88D8;
defparam \inst4|DRAM_ADDR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N10
cycloneive_lcell_comb \inst4|DRAM_ADDR~9 (
// Equation(s):
// \inst4|DRAM_ADDR~9_combout  = (\inst4|nextstate.Writing_PRE~0_combout  & (((\inst4|column_data [9])))) # (!\inst4|nextstate.Writing_PRE~0_combout  & ((\inst4|DRAM_ADDR~8_combout ) # ((\inst4|Selector29~2_combout ))))

	.dataa(\inst4|nextstate.Writing_PRE~0_combout ),
	.datab(\inst4|DRAM_ADDR~8_combout ),
	.datac(\inst4|column_data [9]),
	.datad(\inst4|Selector29~2_combout ),
	.cin(gnd),
	.combout(\inst4|DRAM_ADDR~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_ADDR~9 .lut_mask = 16'hF5E4;
defparam \inst4|DRAM_ADDR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N11
dffeas \inst4|DRAM_ADDR[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|DRAM_ADDR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|DRAM_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|DRAM_ADDR[9] .is_wysiwyg = "true";
defparam \inst4|DRAM_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \inst3|Selector62~0 (
// Equation(s):
// \inst3|Selector62~0_combout  = (\inst3|Selector3~2_combout  & ((\inst3|row~3_combout ) # ((\inst3|Selector70~0_combout  & \inst3|Selector52~1_combout )))) # (!\inst3|Selector3~2_combout  & (((\inst3|Selector70~0_combout  & \inst3|Selector52~1_combout ))))

	.dataa(\inst3|Selector3~2_combout ),
	.datab(\inst3|row~3_combout ),
	.datac(\inst3|Selector70~0_combout ),
	.datad(\inst3|Selector52~1_combout ),
	.cin(gnd),
	.combout(\inst3|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector62~0 .lut_mask = 16'hF888;
defparam \inst3|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N19
dffeas \inst3|RAM_addr[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|RAM_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|RAM_addr[8] .is_wysiwyg = "true";
defparam \inst3|RAM_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneive_lcell_comb \inst4|DRAM_ADDR[8]~0 (
// Equation(s):
// \inst4|DRAM_ADDR[8]~0_combout  = (\inst4|WideOr30~combout  & (\inst3|RAM_addr [8])) # (!\inst4|WideOr30~combout  & ((\inst4|row_data [8])))

	.dataa(\inst4|WideOr30~combout ),
	.datab(\inst3|RAM_addr [8]),
	.datac(gnd),
	.datad(\inst4|row_data [8]),
	.cin(gnd),
	.combout(\inst4|DRAM_ADDR[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_ADDR[8]~0 .lut_mask = 16'hDD88;
defparam \inst4|DRAM_ADDR[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneive_lcell_comb \inst4|DRAM_ADDR[1]~10 (
// Equation(s):
// \inst4|DRAM_ADDR[1]~10_combout  = (\inst3|RAM_reset_n~q ) # ((\inst4|nextstate.Activating~0_combout  & (!\inst4|WideOr30~combout  & !\inst4|nextstate.Writing_PRE~0_combout )))

	.dataa(\inst3|RAM_reset_n~q ),
	.datab(\inst4|nextstate.Activating~0_combout ),
	.datac(\inst4|WideOr30~combout ),
	.datad(\inst4|nextstate.Writing_PRE~0_combout ),
	.cin(gnd),
	.combout(\inst4|DRAM_ADDR[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_ADDR[1]~10 .lut_mask = 16'hAAAE;
defparam \inst4|DRAM_ADDR[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N9
dffeas \inst4|DRAM_ADDR[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|DRAM_ADDR[8]~0_combout ),
	.asdata(\inst4|column_data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|DRAM_ADDR[1]~10_combout ),
	.sload(\inst4|nextstate.Writing_PRE~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|DRAM_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|DRAM_ADDR[8] .is_wysiwyg = "true";
defparam \inst4|DRAM_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \inst3|Selector63~0 (
// Equation(s):
// \inst3|Selector63~0_combout  = (\inst3|Selector3~2_combout  & ((\inst3|row~4_combout ) # ((\inst3|Selector70~0_combout  & \inst3|Selector53~1_combout )))) # (!\inst3|Selector3~2_combout  & (((\inst3|Selector70~0_combout  & \inst3|Selector53~1_combout ))))

	.dataa(\inst3|Selector3~2_combout ),
	.datab(\inst3|row~4_combout ),
	.datac(\inst3|Selector70~0_combout ),
	.datad(\inst3|Selector53~1_combout ),
	.cin(gnd),
	.combout(\inst3|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector63~0 .lut_mask = 16'hF888;
defparam \inst3|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N5
dffeas \inst3|RAM_addr[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Selector63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|RAM_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|RAM_addr[7] .is_wysiwyg = "true";
defparam \inst3|RAM_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cycloneive_lcell_comb \inst4|DRAM_ADDR[7]~1 (
// Equation(s):
// \inst4|DRAM_ADDR[7]~1_combout  = (\inst4|WideOr30~combout  & ((\inst3|RAM_addr [7]))) # (!\inst4|WideOr30~combout  & (\inst4|row_data [7]))

	.dataa(\inst4|WideOr30~combout ),
	.datab(\inst4|row_data [7]),
	.datac(gnd),
	.datad(\inst3|RAM_addr [7]),
	.cin(gnd),
	.combout(\inst4|DRAM_ADDR[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_ADDR[7]~1 .lut_mask = 16'hEE44;
defparam \inst4|DRAM_ADDR[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N11
dffeas \inst4|DRAM_ADDR[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|DRAM_ADDR[7]~1_combout ),
	.asdata(\inst4|column_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|DRAM_ADDR[1]~10_combout ),
	.sload(\inst4|nextstate.Writing_PRE~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|DRAM_ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|DRAM_ADDR[7] .is_wysiwyg = "true";
defparam \inst4|DRAM_ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \inst3|Selector64~0 (
// Equation(s):
// \inst3|Selector64~0_combout  = (\inst3|Selector3~2_combout  & ((\inst3|row~5_combout ) # ((\inst3|Selector70~0_combout  & \inst3|Selector54~1_combout )))) # (!\inst3|Selector3~2_combout  & (((\inst3|Selector70~0_combout  & \inst3|Selector54~1_combout ))))

	.dataa(\inst3|Selector3~2_combout ),
	.datab(\inst3|row~5_combout ),
	.datac(\inst3|Selector70~0_combout ),
	.datad(\inst3|Selector54~1_combout ),
	.cin(gnd),
	.combout(\inst3|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector64~0 .lut_mask = 16'hF888;
defparam \inst3|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N17
dffeas \inst3|RAM_addr[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|RAM_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|RAM_addr[6] .is_wysiwyg = "true";
defparam \inst3|RAM_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cycloneive_lcell_comb \inst4|DRAM_ADDR[6]~2 (
// Equation(s):
// \inst4|DRAM_ADDR[6]~2_combout  = (\inst4|WideOr30~combout  & (\inst3|RAM_addr [6])) # (!\inst4|WideOr30~combout  & ((\inst4|row_data [6])))

	.dataa(\inst4|WideOr30~combout ),
	.datab(\inst3|RAM_addr [6]),
	.datac(gnd),
	.datad(\inst4|row_data [6]),
	.cin(gnd),
	.combout(\inst4|DRAM_ADDR[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_ADDR[6]~2 .lut_mask = 16'hDD88;
defparam \inst4|DRAM_ADDR[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N13
dffeas \inst4|DRAM_ADDR[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|DRAM_ADDR[6]~2_combout ),
	.asdata(\inst4|column_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|DRAM_ADDR[1]~10_combout ),
	.sload(\inst4|nextstate.Writing_PRE~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|DRAM_ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|DRAM_ADDR[6] .is_wysiwyg = "true";
defparam \inst4|DRAM_ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneive_lcell_comb \inst3|Selector65~0 (
// Equation(s):
// \inst3|Selector65~0_combout  = (\inst3|Selector55~1_combout  & ((\inst3|Selector70~0_combout ) # ((\inst3|row~6_combout  & \inst3|Selector3~2_combout )))) # (!\inst3|Selector55~1_combout  & (((\inst3|row~6_combout  & \inst3|Selector3~2_combout ))))

	.dataa(\inst3|Selector55~1_combout ),
	.datab(\inst3|Selector70~0_combout ),
	.datac(\inst3|row~6_combout ),
	.datad(\inst3|Selector3~2_combout ),
	.cin(gnd),
	.combout(\inst3|Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector65~0 .lut_mask = 16'hF888;
defparam \inst3|Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N1
dffeas \inst3|RAM_addr[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Selector65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|RAM_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|RAM_addr[5] .is_wysiwyg = "true";
defparam \inst3|RAM_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N26
cycloneive_lcell_comb \inst4|DRAM_ADDR~11 (
// Equation(s):
// \inst4|DRAM_ADDR~11_combout  = (\inst4|WideOr30~combout  & (((\inst3|RAM_addr [5])))) # (!\inst4|WideOr30~combout  & (\inst4|row_data [5] & ((!\inst4|nextstate.Activating~0_combout ))))

	.dataa(\inst4|WideOr30~combout ),
	.datab(\inst4|row_data [5]),
	.datac(\inst3|RAM_addr [5]),
	.datad(\inst4|nextstate.Activating~0_combout ),
	.cin(gnd),
	.combout(\inst4|DRAM_ADDR~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_ADDR~11 .lut_mask = 16'hA0E4;
defparam \inst4|DRAM_ADDR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N4
cycloneive_lcell_comb \inst4|DRAM_ADDR~12 (
// Equation(s):
// \inst4|DRAM_ADDR~12_combout  = (\inst4|nextstate.Writing_PRE~0_combout  & (\inst4|column_data [5])) # (!\inst4|nextstate.Writing_PRE~0_combout  & (((\inst4|DRAM_ADDR~11_combout ) # (\inst4|Selector29~2_combout ))))

	.dataa(\inst4|nextstate.Writing_PRE~0_combout ),
	.datab(\inst4|column_data [5]),
	.datac(\inst4|DRAM_ADDR~11_combout ),
	.datad(\inst4|Selector29~2_combout ),
	.cin(gnd),
	.combout(\inst4|DRAM_ADDR~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_ADDR~12 .lut_mask = 16'hDDD8;
defparam \inst4|DRAM_ADDR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N5
dffeas \inst4|DRAM_ADDR[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|DRAM_ADDR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst3|RAM_reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|DRAM_ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|DRAM_ADDR[5] .is_wysiwyg = "true";
defparam \inst4|DRAM_ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \inst3|Selector66~0 (
// Equation(s):
// \inst3|Selector66~0_combout  = (\inst3|Selector3~2_combout  & ((\inst3|row~7_combout ) # ((\inst3|Selector70~0_combout  & \inst3|Selector56~1_combout )))) # (!\inst3|Selector3~2_combout  & (\inst3|Selector70~0_combout  & (\inst3|Selector56~1_combout )))

	.dataa(\inst3|Selector3~2_combout ),
	.datab(\inst3|Selector70~0_combout ),
	.datac(\inst3|Selector56~1_combout ),
	.datad(\inst3|row~7_combout ),
	.cin(gnd),
	.combout(\inst3|Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector66~0 .lut_mask = 16'hEAC0;
defparam \inst3|Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N19
dffeas \inst3|RAM_addr[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Selector66~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|RAM_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|RAM_addr[4] .is_wysiwyg = "true";
defparam \inst3|RAM_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneive_lcell_comb \inst4|DRAM_ADDR[4]~3 (
// Equation(s):
// \inst4|DRAM_ADDR[4]~3_combout  = (\inst4|WideOr30~combout  & ((\inst3|RAM_addr [4]))) # (!\inst4|WideOr30~combout  & (\inst4|row_data [4]))

	.dataa(\inst4|WideOr30~combout ),
	.datab(\inst4|row_data [4]),
	.datac(gnd),
	.datad(\inst3|RAM_addr [4]),
	.cin(gnd),
	.combout(\inst4|DRAM_ADDR[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_ADDR[4]~3 .lut_mask = 16'hEE44;
defparam \inst4|DRAM_ADDR[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N31
dffeas \inst4|DRAM_ADDR[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|DRAM_ADDR[4]~3_combout ),
	.asdata(\inst4|column_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|DRAM_ADDR[1]~10_combout ),
	.sload(\inst4|nextstate.Writing_PRE~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|DRAM_ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|DRAM_ADDR[4] .is_wysiwyg = "true";
defparam \inst4|DRAM_ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \inst3|Selector67~0 (
// Equation(s):
// \inst3|Selector67~0_combout  = (\inst3|Selector3~2_combout  & ((\inst3|row~8_combout ) # ((\inst3|Selector70~0_combout  & \inst3|Selector57~1_combout )))) # (!\inst3|Selector3~2_combout  & (\inst3|Selector70~0_combout  & ((\inst3|Selector57~1_combout ))))

	.dataa(\inst3|Selector3~2_combout ),
	.datab(\inst3|Selector70~0_combout ),
	.datac(\inst3|row~8_combout ),
	.datad(\inst3|Selector57~1_combout ),
	.cin(gnd),
	.combout(\inst3|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector67~0 .lut_mask = 16'hECA0;
defparam \inst3|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N23
dffeas \inst3|RAM_addr[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|RAM_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|RAM_addr[3] .is_wysiwyg = "true";
defparam \inst3|RAM_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneive_lcell_comb \inst4|DRAM_ADDR[3]~4 (
// Equation(s):
// \inst4|DRAM_ADDR[3]~4_combout  = (\inst4|WideOr30~combout  & ((\inst3|RAM_addr [3]))) # (!\inst4|WideOr30~combout  & (\inst4|row_data [3]))

	.dataa(\inst4|WideOr30~combout ),
	.datab(\inst4|row_data [3]),
	.datac(gnd),
	.datad(\inst3|RAM_addr [3]),
	.cin(gnd),
	.combout(\inst4|DRAM_ADDR[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_ADDR[3]~4 .lut_mask = 16'hEE44;
defparam \inst4|DRAM_ADDR[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N1
dffeas \inst4|DRAM_ADDR[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|DRAM_ADDR[3]~4_combout ),
	.asdata(\inst4|column_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|DRAM_ADDR[1]~10_combout ),
	.sload(\inst4|nextstate.Writing_PRE~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|DRAM_ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|DRAM_ADDR[3] .is_wysiwyg = "true";
defparam \inst4|DRAM_ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneive_lcell_comb \inst3|Selector68~0 (
// Equation(s):
// \inst3|Selector68~0_combout  = (\inst3|Selector3~2_combout  & ((\inst3|row~9_combout ) # ((\inst3|Selector58~1_combout  & \inst3|Selector70~0_combout )))) # (!\inst3|Selector3~2_combout  & (\inst3|Selector58~1_combout  & (\inst3|Selector70~0_combout )))

	.dataa(\inst3|Selector3~2_combout ),
	.datab(\inst3|Selector58~1_combout ),
	.datac(\inst3|Selector70~0_combout ),
	.datad(\inst3|row~9_combout ),
	.cin(gnd),
	.combout(\inst3|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector68~0 .lut_mask = 16'hEAC0;
defparam \inst3|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N9
dffeas \inst3|RAM_addr[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|RAM_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|RAM_addr[2] .is_wysiwyg = "true";
defparam \inst3|RAM_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneive_lcell_comb \inst4|DRAM_ADDR[2]~5 (
// Equation(s):
// \inst4|DRAM_ADDR[2]~5_combout  = (\inst4|WideOr30~combout  & ((\inst3|RAM_addr [2]))) # (!\inst4|WideOr30~combout  & (\inst4|row_data [2]))

	.dataa(\inst4|WideOr30~combout ),
	.datab(\inst4|row_data [2]),
	.datac(gnd),
	.datad(\inst3|RAM_addr [2]),
	.cin(gnd),
	.combout(\inst4|DRAM_ADDR[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_ADDR[2]~5 .lut_mask = 16'hEE44;
defparam \inst4|DRAM_ADDR[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N19
dffeas \inst4|DRAM_ADDR[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|DRAM_ADDR[2]~5_combout ),
	.asdata(\inst4|column_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|DRAM_ADDR[1]~10_combout ),
	.sload(\inst4|nextstate.Writing_PRE~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|DRAM_ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|DRAM_ADDR[2] .is_wysiwyg = "true";
defparam \inst4|DRAM_ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneive_lcell_comb \inst3|Selector69~0 (
// Equation(s):
// \inst3|Selector69~0_combout  = (\inst3|row~10_combout  & ((\inst3|Selector3~2_combout ) # ((\inst3|Selector70~0_combout  & \inst3|Selector59~1_combout )))) # (!\inst3|row~10_combout  & (\inst3|Selector70~0_combout  & ((\inst3|Selector59~1_combout ))))

	.dataa(\inst3|row~10_combout ),
	.datab(\inst3|Selector70~0_combout ),
	.datac(\inst3|Selector3~2_combout ),
	.datad(\inst3|Selector59~1_combout ),
	.cin(gnd),
	.combout(\inst3|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector69~0 .lut_mask = 16'hECA0;
defparam \inst3|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N27
dffeas \inst3|RAM_addr[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|RAM_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|RAM_addr[1] .is_wysiwyg = "true";
defparam \inst3|RAM_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneive_lcell_comb \inst4|DRAM_ADDR[1]~6 (
// Equation(s):
// \inst4|DRAM_ADDR[1]~6_combout  = (\inst4|WideOr30~combout  & (\inst3|RAM_addr [1])) # (!\inst4|WideOr30~combout  & ((\inst4|row_data [1])))

	.dataa(\inst4|WideOr30~combout ),
	.datab(\inst3|RAM_addr [1]),
	.datac(gnd),
	.datad(\inst4|row_data [1]),
	.cin(gnd),
	.combout(\inst4|DRAM_ADDR[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_ADDR[1]~6 .lut_mask = 16'hDD88;
defparam \inst4|DRAM_ADDR[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N5
dffeas \inst4|DRAM_ADDR[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|DRAM_ADDR[1]~6_combout ),
	.asdata(\inst4|column_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|DRAM_ADDR[1]~10_combout ),
	.sload(\inst4|nextstate.Writing_PRE~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|DRAM_ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|DRAM_ADDR[1] .is_wysiwyg = "true";
defparam \inst4|DRAM_ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \inst3|Selector41~2 (
// Equation(s):
// \inst3|Selector41~2_combout  = (\inst3|Selector41~1_combout  & (\inst3|Selector41~0_combout )) # (!\inst3|Selector41~1_combout  & ((\inst3|row [0])))

	.dataa(gnd),
	.datab(\inst3|Selector41~1_combout ),
	.datac(\inst3|Selector41~0_combout ),
	.datad(\inst3|row [0]),
	.cin(gnd),
	.combout(\inst3|Selector41~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector41~2 .lut_mask = 16'hF3C0;
defparam \inst3|Selector41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \inst3|Selector70~1 (
// Equation(s):
// \inst3|Selector70~1_combout  = (\inst3|Selector41~2_combout  & ((\inst3|Selector3~2_combout ) # ((\inst3|Selector70~0_combout  & \inst3|Selector60~1_combout )))) # (!\inst3|Selector41~2_combout  & (\inst3|Selector70~0_combout  & 
// ((\inst3|Selector60~1_combout ))))

	.dataa(\inst3|Selector41~2_combout ),
	.datab(\inst3|Selector70~0_combout ),
	.datac(\inst3|Selector3~2_combout ),
	.datad(\inst3|Selector60~1_combout ),
	.cin(gnd),
	.combout(\inst3|Selector70~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector70~1 .lut_mask = 16'hECA0;
defparam \inst3|Selector70~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N21
dffeas \inst3|RAM_addr[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Selector70~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|RAM_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|RAM_addr[0] .is_wysiwyg = "true";
defparam \inst3|RAM_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cycloneive_lcell_comb \inst4|DRAM_ADDR[0]~7 (
// Equation(s):
// \inst4|DRAM_ADDR[0]~7_combout  = (\inst4|WideOr30~combout  & (\inst3|RAM_addr [0])) # (!\inst4|WideOr30~combout  & ((\inst4|row_data [0])))

	.dataa(\inst4|WideOr30~combout ),
	.datab(\inst3|RAM_addr [0]),
	.datac(gnd),
	.datad(\inst4|row_data [0]),
	.cin(gnd),
	.combout(\inst4|DRAM_ADDR[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_ADDR[0]~7 .lut_mask = 16'hDD88;
defparam \inst4|DRAM_ADDR[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N15
dffeas \inst4|DRAM_ADDR[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|DRAM_ADDR[0]~7_combout ),
	.asdata(\inst4|column_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|DRAM_ADDR[1]~10_combout ),
	.sload(\inst4|nextstate.Writing_PRE~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|DRAM_ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|DRAM_ADDR[0] .is_wysiwyg = "true";
defparam \inst4|DRAM_ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N6
cycloneive_lcell_comb \inst4|DRAM_DQM0~0 (
// Equation(s):
// \inst4|DRAM_DQM0~0_combout  = (\inst3|RAM_reset_n~q ) # ((!\inst4|nextstate.Writing_PRE~0_combout  & (!\inst4|Selector18~1_combout  & !\inst4|Selector14~0_combout )))

	.dataa(\inst3|RAM_reset_n~q ),
	.datab(\inst4|nextstate.Writing_PRE~0_combout ),
	.datac(\inst4|Selector18~1_combout ),
	.datad(\inst4|Selector14~0_combout ),
	.cin(gnd),
	.combout(\inst4|DRAM_DQM0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_DQM0~0 .lut_mask = 16'hAAAB;
defparam \inst4|DRAM_DQM0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N0
cycloneive_lcell_comb \inst4|DRAM_DQM3~feeder (
// Equation(s):
// \inst4|DRAM_DQM3~feeder_combout  = \inst4|DRAM_DQM0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|DRAM_DQM0~0_combout ),
	.cin(gnd),
	.combout(\inst4|DRAM_DQM3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_DQM3~feeder .lut_mask = 16'hFF00;
defparam \inst4|DRAM_DQM3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N1
dffeas \inst4|DRAM_DQM3 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|DRAM_DQM3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|DRAM_DQM3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|DRAM_DQM3 .is_wysiwyg = "true";
defparam \inst4|DRAM_DQM3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N18
cycloneive_lcell_comb \inst4|DRAM_DQM2~feeder (
// Equation(s):
// \inst4|DRAM_DQM2~feeder_combout  = \inst4|DRAM_DQM0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|DRAM_DQM0~0_combout ),
	.cin(gnd),
	.combout(\inst4|DRAM_DQM2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_DQM2~feeder .lut_mask = 16'hFF00;
defparam \inst4|DRAM_DQM2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N19
dffeas \inst4|DRAM_DQM2 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|DRAM_DQM2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|DRAM_DQM2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|DRAM_DQM2 .is_wysiwyg = "true";
defparam \inst4|DRAM_DQM2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N4
cycloneive_lcell_comb \inst4|DRAM_DQM1~feeder (
// Equation(s):
// \inst4|DRAM_DQM1~feeder_combout  = \inst4|DRAM_DQM0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|DRAM_DQM0~0_combout ),
	.cin(gnd),
	.combout(\inst4|DRAM_DQM1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|DRAM_DQM1~feeder .lut_mask = 16'hFF00;
defparam \inst4|DRAM_DQM1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N5
dffeas \inst4|DRAM_DQM1 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|DRAM_DQM1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|DRAM_DQM1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|DRAM_DQM1 .is_wysiwyg = "true";
defparam \inst4|DRAM_DQM1 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y22_N7
dffeas \inst4|DRAM_DQM0 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|DRAM_DQM0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|DRAM_DQM0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|DRAM_DQM0 .is_wysiwyg = "true";
defparam \inst4|DRAM_DQM0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y68_N24
cycloneive_lcell_comb \inst1|dac_interface|row[8]~0 (
// Equation(s):
// \inst1|dac_interface|row[8]~0_combout  = (!\inst1|dac_interface|LessThan1~3_combout  & \inst1|dac_interface|vcount [8])

	.dataa(gnd),
	.datab(\inst1|dac_interface|LessThan1~3_combout ),
	.datac(\inst1|dac_interface|vcount [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|dac_interface|row[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|row[8]~0 .lut_mask = 16'h3030;
defparam \inst1|dac_interface|row[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N4
cycloneive_lcell_comb \inst1|dac_interface|row[7]~1 (
// Equation(s):
// \inst1|dac_interface|row[7]~1_combout  = (\inst1|dac_interface|vcount [7] & !\inst1|dac_interface|LessThan1~3_combout )

	.dataa(\inst1|dac_interface|vcount [7]),
	.datab(gnd),
	.datac(\inst1|dac_interface|LessThan1~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|dac_interface|row[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|row[7]~1 .lut_mask = 16'h0A0A;
defparam \inst1|dac_interface|row[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N30
cycloneive_lcell_comb \inst1|dac_interface|row[6]~2 (
// Equation(s):
// \inst1|dac_interface|row[6]~2_combout  = (!\inst1|dac_interface|LessThan1~3_combout  & \inst1|dac_interface|vcount [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|dac_interface|LessThan1~3_combout ),
	.datad(\inst1|dac_interface|vcount [6]),
	.cin(gnd),
	.combout(\inst1|dac_interface|row[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|row[6]~2 .lut_mask = 16'h0F00;
defparam \inst1|dac_interface|row[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N16
cycloneive_lcell_comb \inst1|dac_interface|row[5]~3 (
// Equation(s):
// \inst1|dac_interface|row[5]~3_combout  = (!\inst1|dac_interface|LessThan1~0_combout  & (!\inst1|dac_interface|vcount [9] & \inst1|dac_interface|vcount [5]))

	.dataa(gnd),
	.datab(\inst1|dac_interface|LessThan1~0_combout ),
	.datac(\inst1|dac_interface|vcount [9]),
	.datad(\inst1|dac_interface|vcount [5]),
	.cin(gnd),
	.combout(\inst1|dac_interface|row[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|row[5]~3 .lut_mask = 16'h0300;
defparam \inst1|dac_interface|row[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N10
cycloneive_lcell_comb \inst1|dac_interface|row[4]~4 (
// Equation(s):
// \inst1|dac_interface|row[4]~4_combout  = (!\inst1|dac_interface|LessThan1~3_combout  & \inst1|dac_interface|vcount [4])

	.dataa(\inst1|dac_interface|LessThan1~3_combout ),
	.datab(gnd),
	.datac(\inst1|dac_interface|vcount [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|dac_interface|row[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|row[4]~4 .lut_mask = 16'h5050;
defparam \inst1|dac_interface|row[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N20
cycloneive_lcell_comb \inst1|dac_interface|row[3]~5 (
// Equation(s):
// \inst1|dac_interface|row[3]~5_combout  = (!\inst1|dac_interface|LessThan1~3_combout  & \inst1|dac_interface|vcount [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|dac_interface|LessThan1~3_combout ),
	.datad(\inst1|dac_interface|vcount [3]),
	.cin(gnd),
	.combout(\inst1|dac_interface|row[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|row[3]~5 .lut_mask = 16'h0F00;
defparam \inst1|dac_interface|row[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N22
cycloneive_lcell_comb \inst1|dac_interface|row[2]~6 (
// Equation(s):
// \inst1|dac_interface|row[2]~6_combout  = (!\inst1|dac_interface|LessThan1~3_combout  & \inst1|dac_interface|vcount [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|dac_interface|LessThan1~3_combout ),
	.datad(\inst1|dac_interface|vcount [2]),
	.cin(gnd),
	.combout(\inst1|dac_interface|row[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|row[2]~6 .lut_mask = 16'h0F00;
defparam \inst1|dac_interface|row[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N24
cycloneive_lcell_comb \inst1|dac_interface|row[1]~7 (
// Equation(s):
// \inst1|dac_interface|row[1]~7_combout  = (!\inst1|dac_interface|LessThan1~3_combout  & \inst1|dac_interface|vcount [1])

	.dataa(\inst1|dac_interface|LessThan1~3_combout ),
	.datab(gnd),
	.datac(\inst1|dac_interface|vcount [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|dac_interface|row[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|row[1]~7 .lut_mask = 16'h5050;
defparam \inst1|dac_interface|row[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N18
cycloneive_lcell_comb \inst1|dac_interface|row[0]~8 (
// Equation(s):
// \inst1|dac_interface|row[0]~8_combout  = (!\inst1|dac_interface|LessThan1~3_combout  & \inst1|dac_interface|vcount [0])

	.dataa(\inst1|dac_interface|LessThan1~3_combout ),
	.datab(gnd),
	.datac(\inst1|dac_interface|vcount [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|dac_interface|row[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|row[0]~8 .lut_mask = 16'h5050;
defparam \inst1|dac_interface|row[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N15
cycloneive_io_ibuf \DRAM_DQ[16]~input (
	.i(DRAM_DQ[16]),
	.ibar(gnd),
	.o(\DRAM_DQ[16]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[16]~input .bus_hold = "false";
defparam \DRAM_DQ[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h00FF;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cycloneive_lcell_comb \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )

	.dataa(gnd),
	.datab(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(gnd),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h33CC;
defparam \inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
cycloneive_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N8
cycloneive_io_ibuf \DRAM_DQ[17]~input (
	.i(DRAM_DQ[17]),
	.ibar(gnd),
	.o(\DRAM_DQ[17]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[17]~input .bus_hold = "false";
defparam \DRAM_DQ[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y43_N15
cycloneive_io_ibuf \DRAM_DQ[18]~input (
	.i(DRAM_DQ[18]),
	.ibar(gnd),
	.o(\DRAM_DQ[18]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[18]~input .bus_hold = "false";
defparam \DRAM_DQ[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N22
cycloneive_io_ibuf \DRAM_DQ[19]~input (
	.i(DRAM_DQ[19]),
	.ibar(gnd),
	.o(\DRAM_DQ[19]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[19]~input .bus_hold = "false";
defparam \DRAM_DQ[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N15
cycloneive_io_ibuf \DRAM_DQ[20]~input (
	.i(DRAM_DQ[20]),
	.ibar(gnd),
	.o(\DRAM_DQ[20]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[20]~input .bus_hold = "false";
defparam \DRAM_DQ[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N22
cycloneive_io_ibuf \DRAM_DQ[21]~input (
	.i(DRAM_DQ[21]),
	.ibar(gnd),
	.o(\DRAM_DQ[21]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[21]~input .bus_hold = "false";
defparam \DRAM_DQ[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N22
cycloneive_io_ibuf \DRAM_DQ[22]~input (
	.i(DRAM_DQ[22]),
	.ibar(gnd),
	.o(\DRAM_DQ[22]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[22]~input .bus_hold = "false";
defparam \DRAM_DQ[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N15
cycloneive_io_ibuf \DRAM_DQ[23]~input (
	.i(DRAM_DQ[23]),
	.ibar(gnd),
	.o(\DRAM_DQ[23]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[23]~input .bus_hold = "false";
defparam \DRAM_DQ[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N8
cycloneive_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N8
cycloneive_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneive_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
cycloneive_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.clk0(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.ena0(\inst1|buffer|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\SW[2]~input_o ),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\DRAM_DQ[7]~input_o ,\DRAM_DQ[6]~input_o ,\DRAM_DQ[5]~input_o ,\DRAM_DQ[4]~input_o ,\DRAM_DQ[3]~input_o ,\DRAM_DQ[2]~input_o ,\DRAM_DQ[1]~input_o ,\DRAM_DQ[0]~input_o ,\DRAM_DQ[15]~input_o ,\DRAM_DQ[14]~input_o ,
\DRAM_DQ[13]~input_o ,\DRAM_DQ[12]~input_o ,\DRAM_DQ[11]~input_o ,\DRAM_DQ[10]~input_o ,\DRAM_DQ[9]~input_o ,\DRAM_DQ[8]~input_o ,\DRAM_DQ[23]~input_o ,\DRAM_DQ[22]~input_o ,\DRAM_DQ[21]~input_o ,\DRAM_DQ[20]~input_o ,\DRAM_DQ[19]~input_o ,\DRAM_DQ[18]~input_o ,
\DRAM_DQ[17]~input_o ,\DRAM_DQ[16]~input_o }),
	.portaaddr({\inst1|buffer|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ,\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [4],\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [3],\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [2],
\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [1],\inst1|buffer|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ,\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inst1|buffer|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ALTSYNCRAM";
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 6;
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 36;
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 63;
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 64;
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 24;
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 6;
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 36;
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 63;
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 64;
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 24;
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N0
cycloneive_lcell_comb \inst1|dac_interface|b[7]~0 (
// Equation(s):
// \inst1|dac_interface|b[7]~0_combout  = (!\inst1|controller|rstVGA~q  & (!\inst1|dac_interface|LessThan1~3_combout  & (!\inst1|dac_interface|LessThan0~0_combout  & \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [7])))

	.dataa(\inst1|controller|rstVGA~q ),
	.datab(\inst1|dac_interface|LessThan1~3_combout ),
	.datac(\inst1|dac_interface|LessThan0~0_combout ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\inst1|dac_interface|b[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|b[7]~0 .lut_mask = 16'h0100;
defparam \inst1|dac_interface|b[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N10
cycloneive_lcell_comb \inst1|dac_interface|b[6]~1 (
// Equation(s):
// \inst1|dac_interface|b[6]~1_combout  = (!\inst1|controller|rstVGA~q  & (!\inst1|dac_interface|LessThan1~3_combout  & (!\inst1|dac_interface|LessThan0~0_combout  & \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [6])))

	.dataa(\inst1|controller|rstVGA~q ),
	.datab(\inst1|dac_interface|LessThan1~3_combout ),
	.datac(\inst1|dac_interface|LessThan0~0_combout ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\inst1|dac_interface|b[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|b[6]~1 .lut_mask = 16'h0100;
defparam \inst1|dac_interface|b[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N4
cycloneive_lcell_comb \inst1|dac_interface|b[5]~2 (
// Equation(s):
// \inst1|dac_interface|b[5]~2_combout  = (\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [5] & (!\inst1|dac_interface|LessThan0~0_combout  & (!\inst1|controller|rstVGA~q  & !\inst1|dac_interface|LessThan1~3_combout )))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datab(\inst1|dac_interface|LessThan0~0_combout ),
	.datac(\inst1|controller|rstVGA~q ),
	.datad(\inst1|dac_interface|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\inst1|dac_interface|b[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|b[5]~2 .lut_mask = 16'h0002;
defparam \inst1|dac_interface|b[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N22
cycloneive_lcell_comb \inst1|dac_interface|b[4]~3 (
// Equation(s):
// \inst1|dac_interface|b[4]~3_combout  = (!\inst1|controller|rstVGA~q  & (!\inst1|dac_interface|LessThan1~3_combout  & (!\inst1|dac_interface|LessThan0~0_combout  & \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [4])))

	.dataa(\inst1|controller|rstVGA~q ),
	.datab(\inst1|dac_interface|LessThan1~3_combout ),
	.datac(\inst1|dac_interface|LessThan0~0_combout ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\inst1|dac_interface|b[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|b[4]~3 .lut_mask = 16'h0100;
defparam \inst1|dac_interface|b[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N24
cycloneive_lcell_comb \inst1|dac_interface|b[3]~4 (
// Equation(s):
// \inst1|dac_interface|b[3]~4_combout  = (!\inst1|controller|rstVGA~q  & (!\inst1|dac_interface|LessThan1~3_combout  & (!\inst1|dac_interface|LessThan0~0_combout  & \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [3])))

	.dataa(\inst1|controller|rstVGA~q ),
	.datab(\inst1|dac_interface|LessThan1~3_combout ),
	.datac(\inst1|dac_interface|LessThan0~0_combout ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.cin(gnd),
	.combout(\inst1|dac_interface|b[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|b[3]~4 .lut_mask = 16'h0100;
defparam \inst1|dac_interface|b[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y68_N2
cycloneive_lcell_comb \inst1|dac_interface|b[2]~5 (
// Equation(s):
// \inst1|dac_interface|b[2]~5_combout  = (!\inst1|controller|rstVGA~q  & (!\inst1|dac_interface|LessThan1~3_combout  & (\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [2] & !\inst1|dac_interface|LessThan0~0_combout )))

	.dataa(\inst1|controller|rstVGA~q ),
	.datab(\inst1|dac_interface|LessThan1~3_combout ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datad(\inst1|dac_interface|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst1|dac_interface|b[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|b[2]~5 .lut_mask = 16'h0010;
defparam \inst1|dac_interface|b[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N2
cycloneive_lcell_comb \inst1|dac_interface|b[1]~6 (
// Equation(s):
// \inst1|dac_interface|b[1]~6_combout  = (!\inst1|controller|rstVGA~q  & (!\inst1|dac_interface|LessThan1~3_combout  & (!\inst1|dac_interface|LessThan0~0_combout  & \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [1])))

	.dataa(\inst1|controller|rstVGA~q ),
	.datab(\inst1|dac_interface|LessThan1~3_combout ),
	.datac(\inst1|dac_interface|LessThan0~0_combout ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\inst1|dac_interface|b[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|b[1]~6 .lut_mask = 16'h0100;
defparam \inst1|dac_interface|b[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N12
cycloneive_lcell_comb \inst1|dac_interface|b[0]~7 (
// Equation(s):
// \inst1|dac_interface|b[0]~7_combout  = (!\inst1|controller|rstVGA~q  & (!\inst1|dac_interface|LessThan1~3_combout  & (!\inst1|dac_interface|LessThan0~0_combout  & \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [0])))

	.dataa(\inst1|controller|rstVGA~q ),
	.datab(\inst1|dac_interface|LessThan1~3_combout ),
	.datac(\inst1|dac_interface|LessThan0~0_combout ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.cin(gnd),
	.combout(\inst1|dac_interface|b[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|b[0]~7 .lut_mask = 16'h0100;
defparam \inst1|dac_interface|b[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N30
cycloneive_lcell_comb \inst1|dac_interface|g[7]~0 (
// Equation(s):
// \inst1|dac_interface|g[7]~0_combout  = (!\inst1|controller|rstVGA~q  & (!\inst1|dac_interface|LessThan0~0_combout  & (\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [15] & !\inst1|dac_interface|LessThan1~3_combout )))

	.dataa(\inst1|controller|rstVGA~q ),
	.datab(\inst1|dac_interface|LessThan0~0_combout ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datad(\inst1|dac_interface|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\inst1|dac_interface|g[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|g[7]~0 .lut_mask = 16'h0010;
defparam \inst1|dac_interface|g[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y68_N12
cycloneive_lcell_comb \inst1|dac_interface|g[6]~1 (
// Equation(s):
// \inst1|dac_interface|g[6]~1_combout  = (\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [14] & (!\inst1|dac_interface|LessThan1~3_combout  & (!\inst1|dac_interface|LessThan0~0_combout  & !\inst1|controller|rstVGA~q )))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datab(\inst1|dac_interface|LessThan1~3_combout ),
	.datac(\inst1|dac_interface|LessThan0~0_combout ),
	.datad(\inst1|controller|rstVGA~q ),
	.cin(gnd),
	.combout(\inst1|dac_interface|g[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|g[6]~1 .lut_mask = 16'h0002;
defparam \inst1|dac_interface|g[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y68_N22
cycloneive_lcell_comb \inst1|dac_interface|g[5]~2 (
// Equation(s):
// \inst1|dac_interface|g[5]~2_combout  = (!\inst1|controller|rstVGA~q  & (!\inst1|dac_interface|LessThan0~0_combout  & (\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [13] & !\inst1|dac_interface|LessThan1~3_combout )))

	.dataa(\inst1|controller|rstVGA~q ),
	.datab(\inst1|dac_interface|LessThan0~0_combout ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datad(\inst1|dac_interface|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\inst1|dac_interface|g[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|g[5]~2 .lut_mask = 16'h0010;
defparam \inst1|dac_interface|g[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N16
cycloneive_lcell_comb \inst1|dac_interface|g[4]~3 (
// Equation(s):
// \inst1|dac_interface|g[4]~3_combout  = (!\inst1|controller|rstVGA~q  & (!\inst1|dac_interface|LessThan1~3_combout  & (!\inst1|dac_interface|LessThan0~0_combout  & \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [12])))

	.dataa(\inst1|controller|rstVGA~q ),
	.datab(\inst1|dac_interface|LessThan1~3_combout ),
	.datac(\inst1|dac_interface|LessThan0~0_combout ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.cin(gnd),
	.combout(\inst1|dac_interface|g[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|g[4]~3 .lut_mask = 16'h0100;
defparam \inst1|dac_interface|g[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y68_N16
cycloneive_lcell_comb \inst1|dac_interface|g[3]~4 (
// Equation(s):
// \inst1|dac_interface|g[3]~4_combout  = (!\inst1|controller|rstVGA~q  & (!\inst1|dac_interface|LessThan0~0_combout  & (\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [11] & !\inst1|dac_interface|LessThan1~3_combout )))

	.dataa(\inst1|controller|rstVGA~q ),
	.datab(\inst1|dac_interface|LessThan0~0_combout ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datad(\inst1|dac_interface|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\inst1|dac_interface|g[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|g[3]~4 .lut_mask = 16'h0010;
defparam \inst1|dac_interface|g[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N26
cycloneive_lcell_comb \inst1|dac_interface|g[2]~5 (
// Equation(s):
// \inst1|dac_interface|g[2]~5_combout  = (!\inst1|controller|rstVGA~q  & (!\inst1|dac_interface|LessThan0~0_combout  & (\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [10] & !\inst1|dac_interface|LessThan1~3_combout )))

	.dataa(\inst1|controller|rstVGA~q ),
	.datab(\inst1|dac_interface|LessThan0~0_combout ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datad(\inst1|dac_interface|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\inst1|dac_interface|g[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|g[2]~5 .lut_mask = 16'h0010;
defparam \inst1|dac_interface|g[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y68_N26
cycloneive_lcell_comb \inst1|dac_interface|g[1]~6 (
// Equation(s):
// \inst1|dac_interface|g[1]~6_combout  = (!\inst1|controller|rstVGA~q  & (!\inst1|dac_interface|LessThan0~0_combout  & (\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [9] & !\inst1|dac_interface|LessThan1~3_combout )))

	.dataa(\inst1|controller|rstVGA~q ),
	.datab(\inst1|dac_interface|LessThan0~0_combout ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(\inst1|dac_interface|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\inst1|dac_interface|g[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|g[1]~6 .lut_mask = 16'h0010;
defparam \inst1|dac_interface|g[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y68_N28
cycloneive_lcell_comb \inst1|dac_interface|g[0]~7 (
// Equation(s):
// \inst1|dac_interface|g[0]~7_combout  = (!\inst1|controller|rstVGA~q  & (!\inst1|dac_interface|LessThan1~3_combout  & (\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [8] & !\inst1|dac_interface|LessThan0~0_combout )))

	.dataa(\inst1|controller|rstVGA~q ),
	.datab(\inst1|dac_interface|LessThan1~3_combout ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datad(\inst1|dac_interface|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst1|dac_interface|g[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|g[0]~7 .lut_mask = 16'h0010;
defparam \inst1|dac_interface|g[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N28
cycloneive_lcell_comb \inst1|dac_interface|r[7]~0 (
// Equation(s):
// \inst1|dac_interface|r[7]~0_combout  = (!\inst1|controller|rstVGA~q  & (!\inst1|dac_interface|LessThan1~3_combout  & (!\inst1|dac_interface|LessThan0~0_combout  & \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [23])))

	.dataa(\inst1|controller|rstVGA~q ),
	.datab(\inst1|dac_interface|LessThan1~3_combout ),
	.datac(\inst1|dac_interface|LessThan0~0_combout ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.cin(gnd),
	.combout(\inst1|dac_interface|r[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|r[7]~0 .lut_mask = 16'h0100;
defparam \inst1|dac_interface|r[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N6
cycloneive_lcell_comb \inst1|dac_interface|r[6]~1 (
// Equation(s):
// \inst1|dac_interface|r[6]~1_combout  = (!\inst1|controller|rstVGA~q  & (!\inst1|dac_interface|LessThan1~3_combout  & (!\inst1|dac_interface|LessThan0~0_combout  & \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [22])))

	.dataa(\inst1|controller|rstVGA~q ),
	.datab(\inst1|dac_interface|LessThan1~3_combout ),
	.datac(\inst1|dac_interface|LessThan0~0_combout ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.cin(gnd),
	.combout(\inst1|dac_interface|r[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|r[6]~1 .lut_mask = 16'h0100;
defparam \inst1|dac_interface|r[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y68_N6
cycloneive_lcell_comb \inst1|dac_interface|r[5]~2 (
// Equation(s):
// \inst1|dac_interface|r[5]~2_combout  = (!\inst1|controller|rstVGA~q  & (!\inst1|dac_interface|LessThan0~0_combout  & (\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [21] & !\inst1|dac_interface|LessThan1~3_combout )))

	.dataa(\inst1|controller|rstVGA~q ),
	.datab(\inst1|dac_interface|LessThan0~0_combout ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.datad(\inst1|dac_interface|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\inst1|dac_interface|r[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|r[5]~2 .lut_mask = 16'h0010;
defparam \inst1|dac_interface|r[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N8
cycloneive_lcell_comb \inst1|dac_interface|r[4]~3 (
// Equation(s):
// \inst1|dac_interface|r[4]~3_combout  = (!\inst1|controller|rstVGA~q  & (!\inst1|dac_interface|LessThan0~0_combout  & (\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [20] & !\inst1|dac_interface|LessThan1~3_combout )))

	.dataa(\inst1|controller|rstVGA~q ),
	.datab(\inst1|dac_interface|LessThan0~0_combout ),
	.datac(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [20]),
	.datad(\inst1|dac_interface|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\inst1|dac_interface|r[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|r[4]~3 .lut_mask = 16'h0010;
defparam \inst1|dac_interface|r[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N18
cycloneive_lcell_comb \inst1|dac_interface|r[3]~4 (
// Equation(s):
// \inst1|dac_interface|r[3]~4_combout  = (!\inst1|controller|rstVGA~q  & (!\inst1|dac_interface|LessThan1~3_combout  & (!\inst1|dac_interface|LessThan0~0_combout  & \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [19])))

	.dataa(\inst1|controller|rstVGA~q ),
	.datab(\inst1|dac_interface|LessThan1~3_combout ),
	.datac(\inst1|dac_interface|LessThan0~0_combout ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.cin(gnd),
	.combout(\inst1|dac_interface|r[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|r[3]~4 .lut_mask = 16'h0100;
defparam \inst1|dac_interface|r[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N20
cycloneive_lcell_comb \inst1|dac_interface|r[2]~5 (
// Equation(s):
// \inst1|dac_interface|r[2]~5_combout  = (!\inst1|controller|rstVGA~q  & (!\inst1|dac_interface|LessThan1~3_combout  & (!\inst1|dac_interface|LessThan0~0_combout  & \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [18])))

	.dataa(\inst1|controller|rstVGA~q ),
	.datab(\inst1|dac_interface|LessThan1~3_combout ),
	.datac(\inst1|dac_interface|LessThan0~0_combout ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.cin(gnd),
	.combout(\inst1|dac_interface|r[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|r[2]~5 .lut_mask = 16'h0100;
defparam \inst1|dac_interface|r[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N14
cycloneive_lcell_comb \inst1|dac_interface|r[1]~6 (
// Equation(s):
// \inst1|dac_interface|r[1]~6_combout  = (\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [17] & (!\inst1|dac_interface|LessThan0~0_combout  & (!\inst1|controller|rstVGA~q  & !\inst1|dac_interface|LessThan1~3_combout )))

	.dataa(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.datab(\inst1|dac_interface|LessThan0~0_combout ),
	.datac(\inst1|controller|rstVGA~q ),
	.datad(\inst1|dac_interface|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\inst1|dac_interface|r[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|r[1]~6 .lut_mask = 16'h0002;
defparam \inst1|dac_interface|r[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y68_N0
cycloneive_lcell_comb \inst1|dac_interface|r[0]~7 (
// Equation(s):
// \inst1|dac_interface|r[0]~7_combout  = (!\inst1|controller|rstVGA~q  & (!\inst1|dac_interface|LessThan0~0_combout  & (!\inst1|dac_interface|LessThan1~3_combout  & \inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [16])))

	.dataa(\inst1|controller|rstVGA~q ),
	.datab(\inst1|dac_interface|LessThan0~0_combout ),
	.datac(\inst1|dac_interface|LessThan1~3_combout ),
	.datad(\inst1|buffer|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.cin(gnd),
	.combout(\inst1|dac_interface|r[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|dac_interface|r[0]~7 .lut_mask = 16'h0100;
defparam \inst1|dac_interface|r[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
