<!-- v2html Signals index  -->
<html><head>
<title>Signals index page 3</title>
<link rel="Stylesheet" title="v2html stylesheet" media="Screen" href="v2html.css">
</head>
<script language="JavaScript" type="text/javascript"><!--
var agt=navigator.userAgent.toLowerCase(); 
var is_nav  = ((agt.indexOf('mozilla')!=-1) &&
(agt.indexOf('spoofer')==-1) &&
(agt.indexOf('compatible') == -1) &&
(agt.indexOf('opera')==-1) &&
(agt.indexOf('webtv')==-1)); 
var is_major = parseInt(navigator.appVersion); 
var is_nav4up = (is_nav && (is_major >= 4)); 
var is_ie     = (agt.indexOf("msie") != -1); 
var is_ie4up  = (is_ie  && (is_major >= 4)); 
var is_nav5up = (is_nav && (is_major >= 5));
var dirSep = (window.location.pathname.indexOf('\\') != -1) ? '\\' : '/' ;
function setbuttons (wndw) {
var i;
var sl=wndw.loc[ wndw.document.forms[0].elements[0].selectedIndex ];
for (i=0;i<sl.length;i++) {
if(sl[i]) wndw.document.images[i].src='v2html-b1.gif';
else      wndw.document.images[i].src='v2html-b2.gif';
}
if ( wndw.document.forms[0].elements[0].options[ 
wndw.document.forms[0].elements[0].selectedIndex ].text != '-') {
wndw.document.images[i  ].src='v2html-b1.gif';
wndw.document.images[i+1].src='v2html-b1.gif';
}
else {
wndw.document.images[i  ].src='v2html-b2.gif';
wndw.document.images[i+1].src='v2html-b2.gif';
}
}
function search ()     { return false; }
// -->
</script>
<body>
<a name="top_of_page"></a>
<center><table class=NB cols=8 ><tr><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p2.html#bottom_of_page';"><a target="_top" href="hierarchy-s.p2.html#bottom_of_page">Prev Page</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy.html';"><a target="_top" href="hierarchy.html">Hierarchy</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-f.html';"><a target="_top" href="hierarchy-f.html">Files</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-m.html';"><a target="_top" href="hierarchy-m.html">Modules</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';" ><font color="#808080">Signals</font></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-t.html';"><a target="_top" href="hierarchy-t.html">Tasks</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-fn.html';"><a target="_top" href="hierarchy-fn.html">Functions</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='http://www.burbleland.com/v2html/help_7_30.html?';"><a target="_top" href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></td></tr></table></center>
<center><table class=NB cols=21 ><tr><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html#index--A';"><a target="_top" href="hierarchy-s.html#index--A">A</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html#index--B';"><a target="_top" href="hierarchy-s.html#index--B">B</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p2.html#index--C';"><a target="_top" href="hierarchy-s.p2.html#index--C">C</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p3.html#index--D';"><a target="_top" href="hierarchy-s.p3.html#index--D">D</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--E';"><a target="_top" href="hierarchy-s.p4.html#index--E">E</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--F';"><a target="_top" href="hierarchy-s.p4.html#index--F">F</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--G';"><a target="_top" href="hierarchy-s.p4.html#index--G">G</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--I';"><a target="_top" href="hierarchy-s.p4.html#index--I">I</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--K';"><a target="_top" href="hierarchy-s.p5.html#index--K">K</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--L';"><a target="_top" href="hierarchy-s.p5.html#index--L">L</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--M';"><a target="_top" href="hierarchy-s.p5.html#index--M">M</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p6.html#index--N';"><a target="_top" href="hierarchy-s.p6.html#index--N">N</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p6.html#index--O';"><a target="_top" href="hierarchy-s.p6.html#index--O">O</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p7.html#index--P';"><a target="_top" href="hierarchy-s.p7.html#index--P">P</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p7.html#index--Q';"><a target="_top" href="hierarchy-s.p7.html#index--Q">Q</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p7.html#index--R';"><a target="_top" href="hierarchy-s.p7.html#index--R">R</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p8.html#index--S';"><a target="_top" href="hierarchy-s.p8.html#index--S">S</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p9.html#index--T';"><a target="_top" href="hierarchy-s.p9.html#index--T">T</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p10.html#index--V';"><a target="_top" href="hierarchy-s.p10.html#index--V">V</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p10.html#index--W';"><a target="_top" href="hierarchy-s.p10.html#index--W">W</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p11.html#index--Z';"><a target="_top" href="hierarchy-s.p11.html#index--Z">Z</a></td></tr></table></center>
<center><h3>Signals index</h3></center>
<a name="index--D"></a>
<center><table class=NB cols=1 ><tr><td align="center" width="100%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='#top_of_page';"><a target="_top" href="#top_of_page">D</a></td></tr></table></center>
&nbsp;<b><a name="da___MemoryController"></a><a  href="memory_controller.v.html#51">da : MemoryController</a></b> : reg
<br>
&nbsp;<b><a name="data___AsyncFIFO"></a><a  href="memory.v.html#688">data : AsyncFIFO</a></b> : wire
<br>
&nbsp;<b><a name="DATA___PLOADER"></a><a  href="loader.v.html#25">DATA : PLOADER</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p10.html#w_pl_init_data___m_maintn">m_maintn:ploader:w_pl_init_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="DATA___sd_loader"></a><a  href="sd_loader.v.html#22">DATA : sd_loader</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p10.html#w_sd_init_data___m_maintn">m_maintn:sd_loader:w_sd_init_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="DATA___serialc"></a><a  href="loader.v.html#119">DATA : serialc</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p8.html#SER_DATA___PLOADER">PLOADER:serc:SER_DATA</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="DATA___UartTx"></a><a  href="loader.v.html#69">DATA : UartTx</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_uart_data___m_maintn">m_maintn:UartTx0:r_uart_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="data_mask___DRAMController"></a><a  href="dram.v.html#450">data_mask : DRAMController</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">mig_7series_0:mig:app_wdf_mask&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="data_mask___DRAM_con_witout_cache"></a><a  href="dram.v.html#123">data_mask : DRAM_con_witout_cache</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p4.html#i_mask___DRAMController">DRAMController:dc:i_mask</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="data_out___max7219"></a><a  href="max7219.v.html#10">data_out : max7219</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p5.html#MAX7219_DATA___m_maintn">m_maintn:max7219:MAX7219_DATA</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="data_ready___sdram"></a><a  href="sdram.v.html#75">data_ready : sdram</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p5.html#MemDataReady___MemoryController">MemoryController:u_sdram:MemDataReady</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="data_vector___max7219"></a><a  href="max7219.v.html#9">data_vector : max7219</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#data_vector___m_maintn">m_maintn:max7219:data_vector</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="data_vector___m_maintn"></a><a  href="maintn.v.html#823">data_vector : m_maintn</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#data_vector___max7219">max7219:max7219:data_vector</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="db___MemoryController"></a><a  href="memory_controller.v.html#51">db : MemoryController</a></b> : reg
<br>
&nbsp;<b><a name="ddr2_addr___cache_ctrl"></a><a  href="memory.v.html#446">ddr2_addr : cache_ctrl</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_addr___DRAM_con_witout_cache">DRAM_con_witout_cache:dram_con_witout_cache:ddr2_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_addr___DRAMController"></a><a  href="dram.v.html#376">ddr2_addr : DRAMController</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">mig_7series_0:mig:ddr2_addr&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_addr___DRAM_con_witout_cache">DRAM_con_witout_cache:dc:ddr2_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_addr___DRAM_con_witout_cache"></a><a  href="dram.v.html#42">ddr2_addr : DRAM_con_witout_cache</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_addr___DRAMController">DRAMController:dc:ddr2_addr</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_addr___cache_ctrl">cache_ctrl:dram_con_witout_cache:ddr2_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_addr___m_main"></a><a  href="main.v.html#42">ddr2_addr : m_main</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_addr___m_mmu">m_mmu:c:ddr2_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_ba___cache_ctrl"></a><a  href="memory.v.html#447">ddr2_ba : cache_ctrl</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_ba___DRAM_con_witout_cache">DRAM_con_witout_cache:dram_con_witout_cache:ddr2_ba</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_ba___DRAMController"></a><a  href="dram.v.html#377">ddr2_ba : DRAMController</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">mig_7series_0:mig:ddr2_ba&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_ba___DRAM_con_witout_cache">DRAM_con_witout_cache:dc:ddr2_ba</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_ba___DRAM_con_witout_cache"></a><a  href="dram.v.html#43">ddr2_ba : DRAM_con_witout_cache</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_ba___DRAMController">DRAMController:dc:ddr2_ba</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_ba___cache_ctrl">cache_ctrl:dram_con_witout_cache:ddr2_ba</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_ba___m_main"></a><a  href="main.v.html#43">ddr2_ba : m_main</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_ba___m_mmu">m_mmu:c:ddr2_ba</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_cas_n___cache_ctrl"></a><a  href="memory.v.html#449">ddr2_cas_n : cache_ctrl</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_cas_n___DRAM_con_witout_cache">DRAM_con_witout_cache:dram_con_witout_cache:ddr2_cas_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_cas_n___DRAMController"></a><a  href="dram.v.html#379">ddr2_cas_n : DRAMController</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">mig_7series_0:mig:ddr2_cas_n&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_cas_n___DRAM_con_witout_cache">DRAM_con_witout_cache:dc:ddr2_cas_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_cas_n___DRAM_con_witout_cache"></a><a  href="dram.v.html#45">ddr2_cas_n : DRAM_con_witout_cache</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_cas_n___DRAMController">DRAMController:dc:ddr2_cas_n</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_cas_n___cache_ctrl">cache_ctrl:dram_con_witout_cache:ddr2_cas_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_cas_n___m_main"></a><a  href="main.v.html#45">ddr2_cas_n : m_main</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_cas_n___m_mmu">m_mmu:c:ddr2_cas_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_cke___cache_ctrl"></a><a  href="memory.v.html#453">ddr2_cke : cache_ctrl</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_cke___DRAM_con_witout_cache">DRAM_con_witout_cache:dram_con_witout_cache:ddr2_cke</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_cke___DRAMController"></a><a  href="dram.v.html#383">ddr2_cke : DRAMController</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">mig_7series_0:mig:ddr2_cke&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_cke___DRAM_con_witout_cache">DRAM_con_witout_cache:dc:ddr2_cke</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_cke___DRAM_con_witout_cache"></a><a  href="dram.v.html#49">ddr2_cke : DRAM_con_witout_cache</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_cke___DRAMController">DRAMController:dc:ddr2_cke</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_cke___cache_ctrl">cache_ctrl:dram_con_witout_cache:ddr2_cke</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_cke___m_main"></a><a  href="main.v.html#49">ddr2_cke : m_main</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_cke___m_mmu">m_mmu:c:ddr2_cke</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_ck_n___cache_ctrl"></a><a  href="memory.v.html#452">ddr2_ck_n : cache_ctrl</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_ck_n___DRAM_con_witout_cache">DRAM_con_witout_cache:dram_con_witout_cache:ddr2_ck_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_ck_n___DRAMController"></a><a  href="dram.v.html#382">ddr2_ck_n : DRAMController</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">mig_7series_0:mig:ddr2_ck_n&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_ck_n___DRAM_con_witout_cache">DRAM_con_witout_cache:dc:ddr2_ck_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_ck_n___DRAM_con_witout_cache"></a><a  href="dram.v.html#48">ddr2_ck_n : DRAM_con_witout_cache</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_ck_n___DRAMController">DRAMController:dc:ddr2_ck_n</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_ck_n___cache_ctrl">cache_ctrl:dram_con_witout_cache:ddr2_ck_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_ck_n___m_main"></a><a  href="main.v.html#48">ddr2_ck_n : m_main</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_ck_n___m_mmu">m_mmu:c:ddr2_ck_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_ck_p___cache_ctrl"></a><a  href="memory.v.html#451">ddr2_ck_p : cache_ctrl</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_ck_p___DRAM_con_witout_cache">DRAM_con_witout_cache:dram_con_witout_cache:ddr2_ck_p</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_ck_p___DRAMController"></a><a  href="dram.v.html#381">ddr2_ck_p : DRAMController</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">mig_7series_0:mig:ddr2_ck_p&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_ck_p___DRAM_con_witout_cache">DRAM_con_witout_cache:dc:ddr2_ck_p</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_ck_p___DRAM_con_witout_cache"></a><a  href="dram.v.html#47">ddr2_ck_p : DRAM_con_witout_cache</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_ck_p___DRAMController">DRAMController:dc:ddr2_ck_p</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_ck_p___cache_ctrl">cache_ctrl:dram_con_witout_cache:ddr2_ck_p</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_ck_p___m_main"></a><a  href="main.v.html#47">ddr2_ck_p : m_main</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_ck_p___m_mmu">m_mmu:c:ddr2_ck_p</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_cs_n___cache_ctrl"></a><a  href="memory.v.html#454">ddr2_cs_n : cache_ctrl</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_cs_n___DRAM_con_witout_cache">DRAM_con_witout_cache:dram_con_witout_cache:ddr2_cs_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_cs_n___DRAMController"></a><a  href="dram.v.html#384">ddr2_cs_n : DRAMController</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">mig_7series_0:mig:ddr2_cs_n&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_cs_n___DRAM_con_witout_cache">DRAM_con_witout_cache:dc:ddr2_cs_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_cs_n___DRAM_con_witout_cache"></a><a  href="dram.v.html#50">ddr2_cs_n : DRAM_con_witout_cache</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_cs_n___DRAMController">DRAMController:dc:ddr2_cs_n</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_cs_n___cache_ctrl">cache_ctrl:dram_con_witout_cache:ddr2_cs_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_cs_n___m_main"></a><a  href="main.v.html#50">ddr2_cs_n : m_main</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_cs_n___m_mmu">m_mmu:c:ddr2_cs_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_dm___cache_ctrl"></a><a  href="memory.v.html#455">ddr2_dm : cache_ctrl</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_dm___DRAM_con_witout_cache">DRAM_con_witout_cache:dram_con_witout_cache:ddr2_dm</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_dm___DRAMController"></a><a  href="dram.v.html#385">ddr2_dm : DRAMController</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">mig_7series_0:mig:ddr2_dm&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_dm___DRAM_con_witout_cache">DRAM_con_witout_cache:dc:ddr2_dm</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_dm___DRAM_con_witout_cache"></a><a  href="dram.v.html#51">ddr2_dm : DRAM_con_witout_cache</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_dm___DRAMController">DRAMController:dc:ddr2_dm</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_dm___cache_ctrl">cache_ctrl:dram_con_witout_cache:ddr2_dm</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_dm___m_main"></a><a  href="main.v.html#51">ddr2_dm : m_main</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_dm___m_mmu">m_mmu:c:ddr2_dm</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_dq___cache_ctrl"></a><a  href="memory.v.html#443">ddr2_dq : cache_ctrl</a></b> : inout
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_dq___DRAM_con_witout_cache">DRAM_con_witout_cache:dram_con_witout_cache:ddr2_dq</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_dq___DRAMController"></a><a  href="dram.v.html#373">ddr2_dq : DRAMController</a></b> : inout
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">mig_7series_0:mig:ddr2_dq&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_dq___DRAM_con_witout_cache">DRAM_con_witout_cache:dc:ddr2_dq</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_dq___DRAM_con_witout_cache"></a><a  href="dram.v.html#39">ddr2_dq : DRAM_con_witout_cache</a></b> : inout
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_dq___DRAMController">DRAMController:dc:ddr2_dq</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_dq___cache_ctrl">cache_ctrl:dram_con_witout_cache:ddr2_dq</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_dq___m_main"></a><a  href="main.v.html#39">ddr2_dq : m_main</a></b> : inout
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_dq___m_mmu">m_mmu:c:ddr2_dq</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_dqs_n___cache_ctrl"></a><a  href="memory.v.html#444">ddr2_dqs_n : cache_ctrl</a></b> : inout
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_dqs_n___DRAM_con_witout_cache">DRAM_con_witout_cache:dram_con_witout_cache:ddr2_dqs_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_dqs_n___DRAMController"></a><a  href="dram.v.html#374">ddr2_dqs_n : DRAMController</a></b> : inout
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">mig_7series_0:mig:ddr2_dqs_n&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_dqs_n___DRAM_con_witout_cache">DRAM_con_witout_cache:dc:ddr2_dqs_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_dqs_n___DRAM_con_witout_cache"></a><a  href="dram.v.html#40">ddr2_dqs_n : DRAM_con_witout_cache</a></b> : inout
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_dqs_n___DRAMController">DRAMController:dc:ddr2_dqs_n</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_dqs_n___cache_ctrl">cache_ctrl:dram_con_witout_cache:ddr2_dqs_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_dqs_n___m_main"></a><a  href="main.v.html#40">ddr2_dqs_n : m_main</a></b> : inout
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_dqs_n___m_mmu">m_mmu:c:ddr2_dqs_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_dqs_p___cache_ctrl"></a><a  href="memory.v.html#445">ddr2_dqs_p : cache_ctrl</a></b> : inout
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_dqs_p___DRAM_con_witout_cache">DRAM_con_witout_cache:dram_con_witout_cache:ddr2_dqs_p</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_dqs_p___DRAMController"></a><a  href="dram.v.html#375">ddr2_dqs_p : DRAMController</a></b> : inout
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">mig_7series_0:mig:ddr2_dqs_p&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_dqs_p___DRAM_con_witout_cache">DRAM_con_witout_cache:dc:ddr2_dqs_p</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_dqs_p___DRAM_con_witout_cache"></a><a  href="dram.v.html#41">ddr2_dqs_p : DRAM_con_witout_cache</a></b> : inout
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_dqs_p___DRAMController">DRAMController:dc:ddr2_dqs_p</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_dqs_p___cache_ctrl">cache_ctrl:dram_con_witout_cache:ddr2_dqs_p</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_dqs_p___m_main"></a><a  href="main.v.html#41">ddr2_dqs_p : m_main</a></b> : inout
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_dqs_p___m_mmu">m_mmu:c:ddr2_dqs_p</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_odt___cache_ctrl"></a><a  href="memory.v.html#456">ddr2_odt : cache_ctrl</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_odt___DRAM_con_witout_cache">DRAM_con_witout_cache:dram_con_witout_cache:ddr2_odt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_odt___DRAMController"></a><a  href="dram.v.html#386">ddr2_odt : DRAMController</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">mig_7series_0:mig:ddr2_odt&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_odt___DRAM_con_witout_cache">DRAM_con_witout_cache:dc:ddr2_odt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_odt___DRAM_con_witout_cache"></a><a  href="dram.v.html#52">ddr2_odt : DRAM_con_witout_cache</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_odt___DRAMController">DRAMController:dc:ddr2_odt</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_odt___cache_ctrl">cache_ctrl:dram_con_witout_cache:ddr2_odt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_odt___m_main"></a><a  href="main.v.html#52">ddr2_odt : m_main</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_odt___m_mmu">m_mmu:c:ddr2_odt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_ras_n___cache_ctrl"></a><a  href="memory.v.html#448">ddr2_ras_n : cache_ctrl</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_ras_n___DRAM_con_witout_cache">DRAM_con_witout_cache:dram_con_witout_cache:ddr2_ras_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_ras_n___DRAMController"></a><a  href="dram.v.html#378">ddr2_ras_n : DRAMController</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">mig_7series_0:mig:ddr2_ras_n&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_ras_n___DRAM_con_witout_cache">DRAM_con_witout_cache:dc:ddr2_ras_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_ras_n___DRAM_con_witout_cache"></a><a  href="dram.v.html#44">ddr2_ras_n : DRAM_con_witout_cache</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_ras_n___DRAMController">DRAMController:dc:ddr2_ras_n</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_ras_n___cache_ctrl">cache_ctrl:dram_con_witout_cache:ddr2_ras_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_ras_n___m_main"></a><a  href="main.v.html#44">ddr2_ras_n : m_main</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_ras_n___m_mmu">m_mmu:c:ddr2_ras_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_we_n___cache_ctrl"></a><a  href="memory.v.html#450">ddr2_we_n : cache_ctrl</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_we_n___DRAM_con_witout_cache">DRAM_con_witout_cache:dram_con_witout_cache:ddr2_we_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_we_n___DRAMController"></a><a  href="dram.v.html#380">ddr2_we_n : DRAMController</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">mig_7series_0:mig:ddr2_we_n&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_we_n___DRAM_con_witout_cache">DRAM_con_witout_cache:dc:ddr2_we_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_we_n___DRAM_con_witout_cache"></a><a  href="dram.v.html#46">ddr2_we_n : DRAM_con_witout_cache</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_we_n___DRAMController">DRAMController:dc:ddr2_we_n</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_we_n___cache_ctrl">cache_ctrl:dram_con_witout_cache:ddr2_we_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ddr2_we_n___m_main"></a><a  href="main.v.html#46">ddr2_we_n : m_main</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#ddr2_we_n___m_mmu">m_mmu:c:ddr2_we_n</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="DeviceFeatures___m_console"></a><a  href="console.v.html#28">DeviceFeatures : m_console</a></b> : reg
<br>
&nbsp;<b><a name="DeviceFeatures___m_disk"></a><a  href="disk.v.html#27">DeviceFeatures : m_disk</a></b> : reg
<br>
&nbsp;<b><a name="DeviceFeaturesSel___m_console"></a><a  href="console.v.html#33">DeviceFeaturesSel : m_console</a></b> : reg
<br>
&nbsp;<b><a name="DeviceFeaturesSel___m_disk"></a><a  href="disk.v.html#32">DeviceFeaturesSel : m_disk</a></b> : reg
<br>
&nbsp;<b><a name="DeviceID___m_console"></a><a  href="console.v.html#26">DeviceID : m_console</a></b> : reg
<br>
&nbsp;<b><a name="DeviceID___m_disk"></a><a  href="disk.v.html#25">DeviceID : m_disk</a></b> : reg
<br>
&nbsp;<b><a name="diff_ck___ddr2_model"></a><a  href="ddr2_model.v.html#389">diff_ck : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="diff_ck___ddr3_model"></a><a  href="ddr3_model.sv.html#482">diff_ck : ddr3_model</a></b> : reg (used in @posedge) (used in @negedge)
<br>
&nbsp;<b><a name="digit_index___max7219"></a><a  href="max7219.v.html#43">digit_index : max7219</a></b> : reg
<br>
&nbsp;<b><a name="din___MemoryController"></a><a  href="memory_controller.v.html#19">din : MemoryController</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#din___sdram">sdram:u_sdram:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_wdata___DRAM_conRV">DRAM_conRV:memory:r_wdata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="din___sdram"></a><a  href="sdram.v.html#71">din : sdram</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p5.html#MemDin___MemoryController">MemoryController:u_sdram:MemDin</a>&nbsp;, <a href="hierarchy-s.html#busy___MemoryController">MemoryController:u_sdram:busy</a>&nbsp;, <a href="hierarchy-s.p3.html#din___MemoryController">MemoryController:u_sdram:din</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="din_afifo1___DRAM_con_witout_cache"></a><a  href="dram.v.html#103">din_afifo1 : DRAM_con_witout_cache</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p4.html#i_data___AsyncFIFO">AsyncFIFO:afifo1:i_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="din_afifo2___DRAM_con_witout_cache"></a><a  href="dram.v.html#113">din_afifo2 : DRAM_con_witout_cache</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p4.html#i_data___AsyncFIFO">AsyncFIFO:afifo2:i_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="dll_en___ddr2_model"></a><a  href="ddr2_model.v.html#206">dll_en : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dll_en___ddr3_model"></a><a  href="ddr3_model.sv.html#195">dll_en : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dll_locked___ddr2_model"></a><a  href="ddr2_model.v.html#205">dll_locked : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dll_locked___ddr3_model"></a><a  href="ddr3_model.sv.html#192">dll_locked : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dll_reset___ddr2_model"></a><a  href="ddr2_model.v.html#204">dll_reset : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dll_reset___ddr3_model"></a><a  href="ddr3_model.sv.html#191">dll_reset : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dm_in___ddr2_model"></a><a  href="ddr2_model.v.html#371">dm_in : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dm_in___ddr3_model"></a><a  href="ddr3_model.sv.html#463">dm_in : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dm_in_neg___ddr2_model"></a><a  href="ddr2_model.v.html#379">dm_in_neg : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dm_in_neg___ddr3_model"></a><a  href="ddr3_model.sv.html#471">dm_in_neg : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dm_in_pos___ddr2_model"></a><a  href="ddr2_model.v.html#378">dm_in_pos : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dm_in_pos___ddr3_model"></a><a  href="ddr3_model.sv.html#470">dm_in_pos : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dm_rdqs___ddr2_model"></a><a  href="ddr2_model.v.html#165">dm_rdqs : ddr2_model</a></b> : inout
<br>
&nbsp;<b><a name="dm_tdqs___ddr3_model"></a><a  href="ddr3_model.sv.html#147">dm_tdqs : ddr3_model</a></b> : inout
<br>
&nbsp;<b><a name="DONE___PLOADER"></a><a  href="loader.v.html#27">DONE : PLOADER</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p10.html#w_pl_init_done___m_maintn">m_maintn:ploader:w_pl_init_done</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="done___sdcmd_ctrl"></a><a  href="sdcmd_ctrl.v.html#28">done : sdcmd_ctrl</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#done___sd_reader">sd_reader:u_sdcmd_ctrl:done</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="DONE___sd_loader"></a><a  href="sd_loader.v.html#24">DONE : sd_loader</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p10.html#w_sd_init_done___m_maintn">m_maintn:sd_loader:w_sd_init_done</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="done___sd_reader"></a><a  href="sd_reader.v.html#58">done : sd_reader</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#done___sdcmd_ctrl">sdcmd_ctrl:u_sdcmd_ctrl:done</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="dout___sdram"></a><a  href="sdram.v.html#73">dout : sdram</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p5.html#MemDout___MemoryController">MemoryController:u_sdram:MemDout</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="dout32___sdram"></a><a  href="sdram.v.html#74">dout32 : sdram</a></b> : output
<br>
&nbsp;<b><a name="dout_a___MemoryController"></a><a  href="memory_controller.v.html#21">dout_a : MemoryController</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p10.html#w_dram_odata___DRAM_conRV">DRAM_conRV:memory:w_dram_odata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="dout_afifo1___DRAM_con_witout_cache"></a><a  href="dram.v.html#105">dout_afifo1 : DRAM_con_witout_cache</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p6.html#o_data___AsyncFIFO">AsyncFIFO:afifo1:o_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="dout_afifo1_addr___DRAM_con_witout_cache"></a><a  href="dram.v.html#109">dout_afifo1_addr : DRAM_con_witout_cache</a></b> : wire
<br>
&nbsp;<b><a name="dout_afifo1_data___DRAM_con_witout_cache"></a><a  href="dram.v.html#110">dout_afifo1_data : DRAM_con_witout_cache</a></b> : wire
<br>
&nbsp;<b><a name="dout_afifo1_wr_en___DRAM_con_witout_cache"></a><a  href="dram.v.html#108">dout_afifo1_wr_en : DRAM_con_witout_cache</a></b> : wire
<br>
&nbsp;<b><a name="dout_afifo2___DRAM_con_witout_cache"></a><a  href="dram.v.html#115">dout_afifo2 : DRAM_con_witout_cache</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p6.html#o_data___AsyncFIFO">AsyncFIFO:afifo2:o_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="dout_b___MemoryController"></a><a  href="memory_controller.v.html#22">dout_b : MemoryController</a></b> : output
<br>
&nbsp;<b><a name="dq___ddr2_model"></a><a  href="ddr2_model.v.html#168">dq : ddr2_model</a></b> : inout
<br>
&nbsp;<b><a name="dq___ddr3_model"></a><a  href="ddr3_model.sv.html#150">dq : ddr3_model</a></b> : inout
<br>
&nbsp;<b><a name="dqs___ddr2_model"></a><a  href="ddr2_model.v.html#169">dqs : ddr2_model</a></b> : inout
<br>
&nbsp;<b><a name="dqs___ddr3_model"></a><a  href="ddr3_model.sv.html#151">dqs : ddr3_model</a></b> : inout
<br>
&nbsp;<b><a name="dqsck___ddr2_model"></a><a  href="ddr2_model.v.html#192">dqsck : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="dqsck___ddr3_model"></a><a  href="ddr3_model.sv.html#177">dqsck : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="dqsck_max___ddr2_model"></a><a  href="ddr2_model.v.html#194">dqsck_max : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="dqsck_max___ddr3_model"></a><a  href="ddr3_model.sv.html#179">dqsck_max : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="dqsck_min___ddr2_model"></a><a  href="ddr2_model.v.html#193">dqsck_min : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="dqsck_min___ddr3_model"></a><a  href="ddr3_model.sv.html#178">dqsck_min : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="dqsq_max___ddr2_model"></a><a  href="ddr2_model.v.html#196">dqsq_max : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="dqsq_max___ddr3_model"></a><a  href="ddr3_model.sv.html#181">dqsq_max : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="dqsq_min___ddr2_model"></a><a  href="ddr2_model.v.html#195">dqsq_min : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="dqsq_min___ddr3_model"></a><a  href="ddr3_model.sv.html#180">dqsq_min : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="dqs_even___ddr2_model"></a><a  href="ddr2_model.v.html#408">dqs_even : ddr2_model</a></b> : wire (used in @posedge)
<br>
&nbsp;<b><a name="dqs_even___ddr3_model"></a><a  href="ddr3_model.sv.html#506">dqs_even : ddr3_model</a></b> : wire (used in @posedge)
<br>
&nbsp;<b><a name="dqs_in___ddr2_model"></a><a  href="ddr2_model.v.html#375">dqs_in : ddr2_model</a></b> : reg (used in @posedge) (used in @negedge)
<br>
&nbsp;<b><a name="dqs_in___ddr3_model"></a><a  href="ddr3_model.sv.html#467">dqs_in : ddr3_model</a></b> : reg (used in @posedge) (used in @negedge)
<br>
&nbsp;<b><a name="dqs_in_valid___ddr2_model"></a><a  href="ddr2_model.v.html#383">dqs_in_valid : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dqs_in_valid___ddr3_model"></a><a  href="ddr3_model.sv.html#475">dqs_in_valid : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dqs_n___ddr2_model"></a><a  href="ddr2_model.v.html#170">dqs_n : ddr2_model</a></b> : inout
<br>
&nbsp;<b><a name="dqs_n___ddr3_model"></a><a  href="ddr3_model.sv.html#152">dqs_n : ddr3_model</a></b> : inout
<br>
&nbsp;<b><a name="dqs_n_en___ddr2_model"></a><a  href="ddr2_model.v.html#212">dqs_n_en : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dqs_odd___ddr2_model"></a><a  href="ddr2_model.v.html#409">dqs_odd : ddr2_model</a></b> : wire (used in @posedge)
<br>
&nbsp;<b><a name="dqs_odd___ddr3_model"></a><a  href="ddr3_model.sv.html#507">dqs_odd : ddr3_model</a></b> : wire (used in @posedge)
<br>
&nbsp;<b><a name="dqs_out___ddr2_model"></a><a  href="ddr2_model.v.html#415">dqs_out : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dqs_out___ddr3_model"></a><a  href="ddr3_model.sv.html#517">dqs_out : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dqs_out_dly___ddr2_model"></a><a  href="ddr2_model.v.html#416">dqs_out_dly : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dqs_out_dly___ddr3_model"></a><a  href="ddr3_model.sv.html#518">dqs_out_dly : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dqs_out_en___ddr2_model"></a><a  href="ddr2_model.v.html#413">dqs_out_en : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dqs_out_en___ddr3_model"></a><a  href="ddr3_model.sv.html#515">dqs_out_en : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dqs_out_en_dly___ddr2_model"></a><a  href="ddr2_model.v.html#414">dqs_out_en_dly : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dqs_out_en_dly___ddr3_model"></a><a  href="ddr3_model.sv.html#516">dqs_out_en_dly : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dqs_string___ddr2_model"></a><a  href="ddr2_model.v.html#347">dqs_string : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dqs_string___ddr3_model"></a><a  href="ddr3_model.sv.html#389">dqs_string : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dq_in___ddr2_model"></a><a  href="ddr2_model.v.html#374">dq_in : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dq_in___ddr3_model"></a><a  href="ddr3_model.sv.html#466">dq_in : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dq_in___sdram"></a><a  href="sdram.v.html#83">dq_in : sdram</a></b> : wire
<br>
&nbsp;<b><a name="dq_in_neg___ddr2_model"></a><a  href="ddr2_model.v.html#381">dq_in_neg : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dq_in_neg___ddr3_model"></a><a  href="ddr3_model.sv.html#473">dq_in_neg : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dq_in_pos___ddr2_model"></a><a  href="ddr2_model.v.html#380">dq_in_pos : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dq_in_pos___ddr3_model"></a><a  href="ddr3_model.sv.html#472">dq_in_pos : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dq_in_valid___ddr2_model"></a><a  href="ddr2_model.v.html#382">dq_in_valid : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dq_in_valid___ddr3_model"></a><a  href="ddr3_model.sv.html#474">dq_in_valid : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dq_oen___sdram"></a><a  href="sdram.v.html#80">dq_oen : sdram</a></b> : reg
<br>
&nbsp;<b><a name="dq_out___ddr2_model"></a><a  href="ddr2_model.v.html#419">dq_out : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dq_out___ddr3_model"></a><a  href="ddr3_model.sv.html#521">dq_out : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dq_out___sdram"></a><a  href="sdram.v.html#81">dq_out : sdram</a></b> : reg
<br>
&nbsp;<b><a name="dq_out_dly___ddr2_model"></a><a  href="ddr2_model.v.html#420">dq_out_dly : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dq_out_dly___ddr3_model"></a><a  href="ddr3_model.sv.html#522">dq_out_dly : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dq_out_en___ddr2_model"></a><a  href="ddr2_model.v.html#417">dq_out_en : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dq_out_en___ddr3_model"></a><a  href="ddr3_model.sv.html#519">dq_out_en : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dq_out_en_dly___ddr2_model"></a><a  href="ddr2_model.v.html#418">dq_out_en_dly : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dq_out_en_dly___ddr3_model"></a><a  href="ddr3_model.sv.html#520">dq_out_en_dly : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dq_temp___ddr2_model"></a><a  href="ddr2_model.v.html#301">dq_temp : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="dq_temp___ddr3_model"></a><a  href="ddr3_model.sv.html#341">dq_temp : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dram_addr___DRAM_con_witout_cache"></a><a  href="dram.v.html#92">dram_addr : DRAM_con_witout_cache</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p4.html#i_addr___DRAMController">DRAMController:dc:i_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="dram_din___DRAM_con_witout_cache"></a><a  href="dram.v.html#96">dram_din : DRAM_con_witout_cache</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p4.html#i_data___DRAMController">DRAMController:dc:i_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="dram_dout___DRAM_con_witout_cache"></a><a  href="dram.v.html#97">dram_dout : DRAM_con_witout_cache</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p6.html#o_data___DRAMController">DRAMController:dc:o_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="dram_dout_valid___DRAM_con_witout_cache"></a><a  href="dram.v.html#98">dram_dout_valid : DRAM_con_witout_cache</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p6.html#o_data_valid___DRAMController">DRAMController:dc:o_data_valid</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="dram_init_calib_complete___DRAM_con_witout_cache"></a><a  href="dram.v.html#88">dram_init_calib_complete : DRAM_con_witout_cache</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p6.html#o_init_calib_complete___DRAMController">DRAMController:dc:o_init_calib_complete</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="dram_init_calib_complete_sync1___DRAM_con_witout_cache"></a><a  href="dram.v.html#118">dram_init_calib_complete_sync1 : DRAM_con_witout_cache</a></b> : reg
<br>
&nbsp;<b><a name="dram_init_calib_complete_sync2___DRAM_con_witout_cache"></a><a  href="dram.v.html#119">dram_init_calib_complete_sync2 : DRAM_con_witout_cache</a></b> : reg
<br>
&nbsp;<b><a name="dram_ready___DRAM_con_witout_cache"></a><a  href="dram.v.html#99">dram_ready : DRAM_con_witout_cache</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p6.html#o_ready___DRAMController">DRAMController:dc:o_ready</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="dram_ren___DRAM_con_witout_cache"></a><a  href="dram.v.html#89">dram_ren : DRAM_con_witout_cache</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p4.html#i_rd_en___DRAMController">DRAMController:dc:i_rd_en</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="dram_wdf_ready___DRAM_con_witout_cache"></a><a  href="dram.v.html#100">dram_wdf_ready : DRAM_con_witout_cache</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p6.html#o_wdf_ready___DRAMController">DRAMController:dc:o_wdf_ready</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="dram_wen___DRAM_con_witout_cache"></a><a  href="dram.v.html#90">dram_wen : DRAM_con_witout_cache</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p4.html#i_wr_en___DRAMController">DRAMController:dc:i_wr_en</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="DriverFeatures___m_console"></a><a  href="console.v.html#34">DriverFeatures : m_console</a></b> : reg
<br>
&nbsp;<b><a name="DriverFeatures___m_disk"></a><a  href="disk.v.html#33">DriverFeatures : m_disk</a></b> : reg
<br>
&nbsp;<b><a name="DriverFeaturesSel___m_console"></a><a  href="console.v.html#35">DriverFeaturesSel : m_console</a></b> : reg
<br>
&nbsp;<b><a name="DriverFeaturesSel___m_disk"></a><a  href="disk.v.html#34">DriverFeaturesSel : m_disk</a></b> : reg
<br>
&nbsp;<b><a name="driver_state___max7219"></a><a  href="max7219.v.html#39">driver_state : max7219</a></b> : reg
<br>
&nbsp;<b><a name="ds_cnt___max7219"></a><a  href="max7219.v.html#45">ds_cnt : max7219</a></b> : reg
<br>
&nbsp;<b><a name="duty_cycle___ddr3_model"></a><a  href="ddr3_model.sv.html#173">duty_cycle : ddr3_model</a></b> : integer
<br>
&nbsp;<b><a name="duty_cycle_corrector___ddr3_model"></a><a  href="ddr3_model.sv.html#203">duty_cycle_corrector : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dyn_odt_en___ddr3_model"></a><a  href="ddr3_model.sv.html#199">dyn_odt_en : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dyn_odt_pipeline___ddr3_model"></a><a  href="ddr3_model.sv.html#323">dyn_odt_pipeline : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dyn_odt_state___ddr3_model"></a><a  href="ddr3_model.sv.html#261">dyn_odt_state : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="dyn_odt_state_dly___ddr3_model"></a><a  href="ddr3_model.sv.html#262">dyn_odt_state_dly : ddr3_model</a></b> : reg
<br>
&nbsp;<b><a name="D_WIDTH___m_dram_cache"></a><a  href="memory.v.html#793">D_WIDTH : m_dram_cache</a></b> : wire (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CLK___m_bram">m_bram:mem:CLK</a>&nbsp;</td></tr>
</table></div>
<center><table class=NB cols=21 ><tr><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html#index--A';"><a target="_top" href="hierarchy-s.html#index--A">A</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html#index--B';"><a target="_top" href="hierarchy-s.html#index--B">B</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p2.html#index--C';"><a target="_top" href="hierarchy-s.p2.html#index--C">C</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p3.html#index--D';"><a target="_top" href="hierarchy-s.p3.html#index--D">D</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--E';"><a target="_top" href="hierarchy-s.p4.html#index--E">E</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--F';"><a target="_top" href="hierarchy-s.p4.html#index--F">F</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--G';"><a target="_top" href="hierarchy-s.p4.html#index--G">G</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--I';"><a target="_top" href="hierarchy-s.p4.html#index--I">I</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--K';"><a target="_top" href="hierarchy-s.p5.html#index--K">K</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--L';"><a target="_top" href="hierarchy-s.p5.html#index--L">L</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--M';"><a target="_top" href="hierarchy-s.p5.html#index--M">M</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p6.html#index--N';"><a target="_top" href="hierarchy-s.p6.html#index--N">N</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p6.html#index--O';"><a target="_top" href="hierarchy-s.p6.html#index--O">O</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p7.html#index--P';"><a target="_top" href="hierarchy-s.p7.html#index--P">P</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p7.html#index--Q';"><a target="_top" href="hierarchy-s.p7.html#index--Q">Q</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p7.html#index--R';"><a target="_top" href="hierarchy-s.p7.html#index--R">R</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p8.html#index--S';"><a target="_top" href="hierarchy-s.p8.html#index--S">S</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p9.html#index--T';"><a target="_top" href="hierarchy-s.p9.html#index--T">T</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p10.html#index--V';"><a target="_top" href="hierarchy-s.p10.html#index--V">V</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p10.html#index--W';"><a target="_top" href="hierarchy-s.p10.html#index--W">W</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p11.html#index--Z';"><a target="_top" href="hierarchy-s.p11.html#index--Z">Z</a></td></tr></table></center>
<center><table class=NB cols=8 ><tr><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html';"><a target="_top" href="hierarchy-s.p4.html">Next Page</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy.html';"><a target="_top" href="hierarchy.html">Hierarchy</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-f.html';"><a target="_top" href="hierarchy-f.html">Files</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-m.html';"><a target="_top" href="hierarchy-m.html">Modules</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';" ><font color="#808080">Signals</font></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-t.html';"><a target="_top" href="hierarchy-t.html">Tasks</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-fn.html';"><a target="_top" href="hierarchy-fn.html">Functions</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='http://www.burbleland.com/v2html/help_7_30.html?';"><a target="_top" href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></td></tr></table></center>
<hr>
<table>
 <tr><td><i>This page:</i></td>
  <td><i>Created:</i></td><td><i>Mon Oct 30 14:02:55 2023</i></td></tr>
</table>
<hr>
<table width="100%"><tr><td><i>Verilog converted to html by  <a target="_top" href="http://www.burbleland.com/v2html/v2html.html">  v2html 7.30.1.3</a> 
 (written by <a href="mailto:v2html730@burbleland.com">Costas Calamvokis</a>).</i></td><td align="right"><b><a href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></b></td></tr></table><table height="90%"><tr><td></td></tr></table>
</body>
</html>
