\hypertarget{union__hw__spi__rxfrn}{}\section{\+\_\+hw\+\_\+spi\+\_\+rxfrn Union Reference}
\label{union__hw__spi__rxfrn}\index{\+\_\+hw\+\_\+spi\+\_\+rxfrn@{\+\_\+hw\+\_\+spi\+\_\+rxfrn}}


H\+W\+\_\+\+S\+P\+I\+\_\+\+R\+X\+F\+Rn -\/ Receive F\+I\+FO Registers (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+spi.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__spi__rxfrn_1_1__hw__spi__rxfrn__bitfields}{\+\_\+hw\+\_\+spi\+\_\+rxfrn\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__spi__rxfrn_a17cd9f19b7abbd5893a3ce53633c6b1b}{}\label{union__hw__spi__rxfrn_a17cd9f19b7abbd5893a3ce53633c6b1b}

\item 
struct \hyperlink{struct__hw__spi__rxfrn_1_1__hw__spi__rxfrn__bitfields}{\+\_\+hw\+\_\+spi\+\_\+rxfrn\+::\+\_\+hw\+\_\+spi\+\_\+rxfrn\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__spi__rxfrn_a5afa7adf64c7072acbf52544fc833505}{}\label{union__hw__spi__rxfrn_a5afa7adf64c7072acbf52544fc833505}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+P\+I\+\_\+\+R\+X\+F\+Rn -\/ Receive F\+I\+FO Registers (RO) 

Reset value\+: 0x00000000U

R\+X\+F\+Rn provide visibility into the RX F\+I\+FO for debugging purposes. Each register is an entry in the RX F\+I\+FO. The R\+X\+FR registers are read-\/only. Reading the R\+X\+F\+Rx registers does not alter the state of the RX F\+I\+FO. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+spi.\+h\end{DoxyCompactItemize}
