Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat May 14 14:09:13 2022
| Host         : n-62-30-5 running 64-bit Scientific Linux release 7.7 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file MCU_TOP_timing_summary_routed.rpt -pb MCU_TOP_timing_summary_routed.pb -rpx MCU_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 42 register/latch pins with no clock driven by root clock pin: MCP/U2/State_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: MCP/U2/State_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: MCP/U2/State_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: MCP/U2/opcode_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: MCP/U2/opcode_reg[1]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: MCP/U2/opcode_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: MCP/U2/opcode_reg[3]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: MCP/U2/opcode_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: MCP/U2/opcode_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: MCP/U2/opcode_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PRM/U1/Clk1_D_reg/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: SClk/Clk1_D_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 461 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     45.415        0.000                      0                   91        0.195        0.000                      0                   91       24.500        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                45.415        0.000                      0                   91        0.195        0.000                      0                   91       24.500        0.000                       0                   150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       45.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.415ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MCP/U1/instruction_val_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 2.606ns (58.270%)  route 1.866ns (41.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 54.938 - 50.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.675     5.277    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X1Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.731 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[8]
                         net (fo=1, routed)           1.866     9.597    MCP/U2/DOADO[8]
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.152     9.749 r  MCP/U2/instruction_val[8]_i_1/O
                         net (fo=1, routed)           0.000     9.749    MCP/U1/ramb_bl.ramb18_sin_bl.ram18_bl_1[8]
    SLICE_X44Y93         FDCE                                         r  MCP/U1/instruction_val_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.515    54.938    MCP/U1/CLK
    SLICE_X44Y93         FDCE                                         r  MCP/U1/instruction_val_reg[8]/C
                         clock pessimism              0.187    55.125    
                         clock uncertainty           -0.035    55.089    
    SLICE_X44Y93         FDCE (Setup_fdce_C_D)        0.075    55.164    MCP/U1/instruction_val_reg[8]
  -------------------------------------------------------------------
                         required time                         55.164    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                 45.415    

Slack (MET) :             45.424ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MCP/U1/instruction_val_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 2.606ns (58.392%)  route 1.857ns (41.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 54.938 - 50.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.675     5.277    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X1Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.731 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[7]
                         net (fo=2, routed)           1.857     9.588    MCP/U2/DOADO[7]
    SLICE_X45Y93         LUT4 (Prop_lut4_I3_O)        0.152     9.740 r  MCP/U2/instruction_val[7]_i_1/O
                         net (fo=1, routed)           0.000     9.740    MCP/U1/ramb_bl.ramb18_sin_bl.ram18_bl_1[7]
    SLICE_X45Y93         FDCE                                         r  MCP/U1/instruction_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.515    54.938    MCP/U1/CLK
    SLICE_X45Y93         FDCE                                         r  MCP/U1/instruction_val_reg[7]/C
                         clock pessimism              0.187    55.125    
                         clock uncertainty           -0.035    55.089    
    SLICE_X45Y93         FDCE (Setup_fdce_C_D)        0.075    55.164    MCP/U1/instruction_val_reg[7]
  -------------------------------------------------------------------
                         required time                         55.164    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                 45.424    

Slack (MET) :             45.470ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MCP/U1/instruction_val_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 2.578ns (58.996%)  route 1.792ns (41.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 54.937 - 50.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.675     5.277    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X1Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     7.731 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[14]
                         net (fo=1, routed)           1.792     9.523    MCP/U2/DOADO[14]
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.124     9.647 r  MCP/U2/instruction_val[14]_i_1/O
                         net (fo=1, routed)           0.000     9.647    MCP/U1/ramb_bl.ramb18_sin_bl.ram18_bl_1[14]
    SLICE_X44Y92         FDCE                                         r  MCP/U1/instruction_val_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.514    54.937    MCP/U1/CLK
    SLICE_X44Y92         FDCE                                         r  MCP/U1/instruction_val_reg[14]/C
                         clock pessimism              0.187    55.124    
                         clock uncertainty           -0.035    55.088    
    SLICE_X44Y92         FDCE (Setup_fdce_C_D)        0.029    55.117    MCP/U1/instruction_val_reg[14]
  -------------------------------------------------------------------
                         required time                         55.117    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                 45.470    

Slack (MET) :             45.483ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MCP/U1/instruction_val_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 2.578ns (59.163%)  route 1.779ns (40.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 54.937 - 50.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.675     5.277    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X1Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.731 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[13]
                         net (fo=1, routed)           1.779     9.511    MCP/U2/DOADO[13]
    SLICE_X45Y92         LUT3 (Prop_lut3_I2_O)        0.124     9.635 r  MCP/U2/instruction_val[13]_i_1/O
                         net (fo=1, routed)           0.000     9.635    MCP/U1/ramb_bl.ramb18_sin_bl.ram18_bl_1[13]
    SLICE_X45Y92         FDCE                                         r  MCP/U1/instruction_val_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.514    54.937    MCP/U1/CLK
    SLICE_X45Y92         FDCE                                         r  MCP/U1/instruction_val_reg[13]/C
                         clock pessimism              0.187    55.124    
                         clock uncertainty           -0.035    55.088    
    SLICE_X45Y92         FDCE (Setup_fdce_C_D)        0.029    55.117    MCP/U1/instruction_val_reg[13]
  -------------------------------------------------------------------
                         required time                         55.117    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                 45.483    

Slack (MET) :             45.485ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MCP/U1/instruction_val_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 2.578ns (59.180%)  route 1.778ns (40.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 54.938 - 50.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.675     5.277    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X1Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.731 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[4]
                         net (fo=2, routed)           1.778     9.509    MCP/U2/DOADO[4]
    SLICE_X44Y93         LUT4 (Prop_lut4_I3_O)        0.124     9.633 r  MCP/U2/instruction_val[4]_i_1/O
                         net (fo=1, routed)           0.000     9.633    MCP/U1/ramb_bl.ramb18_sin_bl.ram18_bl_1[4]
    SLICE_X44Y93         FDCE                                         r  MCP/U1/instruction_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.515    54.938    MCP/U1/CLK
    SLICE_X44Y93         FDCE                                         r  MCP/U1/instruction_val_reg[4]/C
                         clock pessimism              0.187    55.125    
                         clock uncertainty           -0.035    55.089    
    SLICE_X44Y93         FDCE (Setup_fdce_C_D)        0.029    55.118    MCP/U1/instruction_val_reg[4]
  -------------------------------------------------------------------
                         required time                         55.118    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                 45.485    

Slack (MET) :             45.497ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MCP/U1/instruction_val_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 2.606ns (59.374%)  route 1.783ns (40.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 54.937 - 50.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.675     5.277    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X1Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.731 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[3]
                         net (fo=2, routed)           1.783     9.514    MCP/U2/DOADO[3]
    SLICE_X44Y92         LUT4 (Prop_lut4_I3_O)        0.152     9.666 r  MCP/U2/instruction_val[3]_i_1/O
                         net (fo=1, routed)           0.000     9.666    MCP/U1/ramb_bl.ramb18_sin_bl.ram18_bl_1[3]
    SLICE_X44Y92         FDCE                                         r  MCP/U1/instruction_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.514    54.937    MCP/U1/CLK
    SLICE_X44Y92         FDCE                                         r  MCP/U1/instruction_val_reg[3]/C
                         clock pessimism              0.187    55.124    
                         clock uncertainty           -0.035    55.088    
    SLICE_X44Y92         FDCE (Setup_fdce_C_D)        0.075    55.163    MCP/U1/instruction_val_reg[3]
  -------------------------------------------------------------------
                         required time                         55.163    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                 45.497    

Slack (MET) :             45.536ns  (required time - arrival time)
  Source:                 SClk/Cnt1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SClk/Cnt1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 2.024ns (45.371%)  route 2.437ns (54.629%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 54.927 - 50.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.228    SClk/CLK
    SLICE_X53Y93         FDCE                                         r  SClk/Cnt1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.419     5.647 f  SClk/Cnt1_reg[5]/Q
                         net (fo=2, routed)           1.123     6.770    SClk/Cnt1_reg_n_0_[5]
    SLICE_X53Y94         LUT3 (Prop_lut3_I0_O)        0.297     7.067 r  SClk/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.067    SClk/i__carry_i_3_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.617 r  SClk/Clk1_D0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.617    SClk/Clk1_D0_inferred__0/i__carry_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.731 r  SClk/Clk1_D0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.731    SClk/Clk1_D0_inferred__0/i__carry__0_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.002 f  SClk/Clk1_D0_inferred__0/i__carry__1/CO[0]
                         net (fo=26, routed)          1.314     9.316    SClk/Clk1_D0_inferred__0/i__carry__1_n_3
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.373     9.689 r  SClk/Cnt1[6]_i_1/O
                         net (fo=1, routed)           0.000     9.689    SClk/Cnt1[6]_i_1_n_0
    SLICE_X53Y93         FDCE                                         r  SClk/Cnt1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.504    54.927    SClk/CLK
    SLICE_X53Y93         FDCE                                         r  SClk/Cnt1_reg[6]/C
                         clock pessimism              0.301    55.228    
                         clock uncertainty           -0.035    55.192    
    SLICE_X53Y93         FDCE (Setup_fdce_C_D)        0.032    55.224    SClk/Cnt1_reg[6]
  -------------------------------------------------------------------
                         required time                         55.224    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                 45.536    

Slack (MET) :             45.540ns  (required time - arrival time)
  Source:                 SClk/Cnt1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SClk/Cnt1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 2.024ns (45.422%)  route 2.432ns (54.578%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 54.927 - 50.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.228    SClk/CLK
    SLICE_X53Y93         FDCE                                         r  SClk/Cnt1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.419     5.647 f  SClk/Cnt1_reg[5]/Q
                         net (fo=2, routed)           1.123     6.770    SClk/Cnt1_reg_n_0_[5]
    SLICE_X53Y94         LUT3 (Prop_lut3_I0_O)        0.297     7.067 r  SClk/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.067    SClk/i__carry_i_3_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.617 r  SClk/Clk1_D0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.617    SClk/Clk1_D0_inferred__0/i__carry_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.731 r  SClk/Clk1_D0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.731    SClk/Clk1_D0_inferred__0/i__carry__0_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.002 f  SClk/Clk1_D0_inferred__0/i__carry__1/CO[0]
                         net (fo=26, routed)          1.309     9.311    SClk/Clk1_D0_inferred__0/i__carry__1_n_3
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.373     9.684 r  SClk/Cnt1[4]_i_1/O
                         net (fo=1, routed)           0.000     9.684    SClk/Cnt1[4]_i_1_n_0
    SLICE_X53Y93         FDCE                                         r  SClk/Cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.504    54.927    SClk/CLK
    SLICE_X53Y93         FDCE                                         r  SClk/Cnt1_reg[4]/C
                         clock pessimism              0.301    55.228    
                         clock uncertainty           -0.035    55.192    
    SLICE_X53Y93         FDCE (Setup_fdce_C_D)        0.031    55.223    SClk/Cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         55.223    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 45.540    

Slack (MET) :             45.554ns  (required time - arrival time)
  Source:                 SClk/Cnt1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SClk/Cnt1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 2.054ns (45.787%)  route 2.432ns (54.213%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 54.927 - 50.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.228    SClk/CLK
    SLICE_X53Y93         FDCE                                         r  SClk/Cnt1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.419     5.647 f  SClk/Cnt1_reg[5]/Q
                         net (fo=2, routed)           1.123     6.770    SClk/Cnt1_reg_n_0_[5]
    SLICE_X53Y94         LUT3 (Prop_lut3_I0_O)        0.297     7.067 r  SClk/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.067    SClk/i__carry_i_3_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.617 r  SClk/Clk1_D0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.617    SClk/Clk1_D0_inferred__0/i__carry_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.731 r  SClk/Clk1_D0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.731    SClk/Clk1_D0_inferred__0/i__carry__0_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.002 f  SClk/Clk1_D0_inferred__0/i__carry__1/CO[0]
                         net (fo=26, routed)          1.309     9.311    SClk/Clk1_D0_inferred__0/i__carry__1_n_3
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.403     9.714 r  SClk/Cnt1[5]_i_1/O
                         net (fo=1, routed)           0.000     9.714    SClk/Cnt1[5]_i_1_n_0
    SLICE_X53Y93         FDCE                                         r  SClk/Cnt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.504    54.927    SClk/CLK
    SLICE_X53Y93         FDCE                                         r  SClk/Cnt1_reg[5]/C
                         clock pessimism              0.301    55.228    
                         clock uncertainty           -0.035    55.192    
    SLICE_X53Y93         FDCE (Setup_fdce_C_D)        0.075    55.267    SClk/Cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                         55.267    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                 45.554    

Slack (MET) :             45.554ns  (required time - arrival time)
  Source:                 SClk/Cnt1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SClk/Cnt1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 2.049ns (45.675%)  route 2.437ns (54.325%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 54.927 - 50.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.228    SClk/CLK
    SLICE_X53Y93         FDCE                                         r  SClk/Cnt1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.419     5.647 f  SClk/Cnt1_reg[5]/Q
                         net (fo=2, routed)           1.123     6.770    SClk/Cnt1_reg_n_0_[5]
    SLICE_X53Y94         LUT3 (Prop_lut3_I0_O)        0.297     7.067 r  SClk/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.067    SClk/i__carry_i_3_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.617 r  SClk/Clk1_D0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.617    SClk/Clk1_D0_inferred__0/i__carry_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.731 r  SClk/Clk1_D0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.731    SClk/Clk1_D0_inferred__0/i__carry__0_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.002 f  SClk/Clk1_D0_inferred__0/i__carry__1/CO[0]
                         net (fo=26, routed)          1.314     9.316    SClk/Clk1_D0_inferred__0/i__carry__1_n_3
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.398     9.714 r  SClk/Cnt1[7]_i_1/O
                         net (fo=1, routed)           0.000     9.714    SClk/Cnt1[7]_i_1_n_0
    SLICE_X53Y93         FDCE                                         r  SClk/Cnt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.504    54.927    SClk/CLK
    SLICE_X53Y93         FDCE                                         r  SClk/Cnt1_reg[7]/C
                         clock pessimism              0.301    55.228    
                         clock uncertainty           -0.035    55.192    
    SLICE_X53Y93         FDCE (Setup_fdce_C_D)        0.075    55.267    SClk/Cnt1_reg[7]
  -------------------------------------------------------------------
                         required time                         55.267    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                 45.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 PRM/MR6_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PRM/Data_outR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.248ns (67.940%)  route 0.117ns (32.060%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.569     1.488    PRM/CLK
    SLICE_X37Y90         FDCE                                         r  PRM/MR6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  PRM/MR6_reg[0]/Q
                         net (fo=1, routed)           0.117     1.746    PRM/MR6[0]
    SLICE_X38Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.791 r  PRM/Data_outR[0]_i_2/O
                         net (fo=1, routed)           0.000     1.791    PRM/Data_outR[0]_i_2_n_0
    SLICE_X38Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.853 r  PRM/Data_outR_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    PRM/Data_outR_reg[0]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  PRM/Data_outR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.839     2.004    PRM/CLK
    SLICE_X38Y90         FDRE                                         r  PRM/Data_outR_reg[0]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X38Y90         FDRE (Hold_fdre_C_D)         0.134     1.658    PRM/Data_outR_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 PRM/MR7_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PRM/Data_outR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.248ns (67.281%)  route 0.121ns (32.719%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.569     1.488    PRM/CLK
    SLICE_X36Y92         FDCE                                         r  PRM/MR7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  PRM/MR7_reg[1]/Q
                         net (fo=1, routed)           0.121     1.750    PRM/MR7[1]
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.795 r  PRM/Data_outR[1]_i_2/O
                         net (fo=1, routed)           0.000     1.795    PRM/Data_outR[1]_i_2_n_0
    SLICE_X38Y92         MUXF7 (Prop_muxf7_I0_O)      0.062     1.857 r  PRM/Data_outR_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.857    PRM/Data_outR_reg[1]_i_1_n_0
    SLICE_X38Y92         FDRE                                         r  PRM/Data_outR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.839     2.004    PRM/CLK
    SLICE_X38Y92         FDRE                                         r  PRM/Data_outR_reg[1]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.134     1.658    PRM/Data_outR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 PRM/MR7_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PRM/Data_outR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.259ns (69.528%)  route 0.114ns (30.472%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.568     1.487    PRM/CLK
    SLICE_X37Y89         FDCE                                         r  PRM/MR7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  PRM/MR7_reg[5]/Q
                         net (fo=1, routed)           0.114     1.742    PRM/MR7[5]
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.787 r  PRM/Data_outR[5]_i_2/O
                         net (fo=1, routed)           0.000     1.787    PRM/Data_outR[5]_i_2_n_0
    SLICE_X38Y90         MUXF7 (Prop_muxf7_I0_O)      0.073     1.860 r  PRM/Data_outR_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.860    PRM/Data_outR_reg[5]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  PRM/Data_outR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.839     2.004    PRM/CLK
    SLICE_X38Y90         FDRE                                         r  PRM/Data_outR_reg[5]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X38Y90         FDRE (Hold_fdre_C_D)         0.134     1.658    PRM/Data_outR_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 PRM/MR6_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PRM/Data_outR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.248ns (69.439%)  route 0.109ns (30.561%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.569     1.488    PRM/CLK
    SLICE_X37Y90         FDCE                                         r  PRM/MR6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  PRM/MR6_reg[3]/Q
                         net (fo=1, routed)           0.109     1.738    PRM/MR6[3]
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.783 r  PRM/Data_outR[3]_i_2/O
                         net (fo=1, routed)           0.000     1.783    PRM/Data_outR[3]_i_2_n_0
    SLICE_X39Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.845 r  PRM/Data_outR_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.845    PRM/Data_outR_reg[3]_i_1_n_0
    SLICE_X39Y90         FDRE                                         r  PRM/Data_outR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.839     2.004    PRM/CLK
    SLICE_X39Y90         FDRE                                         r  PRM/Data_outR_reg[3]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X39Y90         FDRE (Hold_fdre_C_D)         0.105     1.629    PRM/Data_outR_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 PRM/MR0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PRM/Data_outR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.251ns (70.104%)  route 0.107ns (29.896%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.567     1.486    PRM/CLK
    SLICE_X40Y91         FDCE                                         r  PRM/MR0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  PRM/MR0_reg[7]/Q
                         net (fo=2, routed)           0.107     1.734    PRM/Data[7]
    SLICE_X39Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.779 r  PRM/Data_outR[7]_i_4/O
                         net (fo=1, routed)           0.000     1.779    PRM/Data_outR[7]_i_4_n_0
    SLICE_X39Y91         MUXF7 (Prop_muxf7_I1_O)      0.065     1.844 r  PRM/Data_outR_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.844    PRM/Data_outR_reg[7]_i_2_n_0
    SLICE_X39Y91         FDRE                                         r  PRM/Data_outR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.839     2.004    PRM/CLK
    SLICE_X39Y91         FDRE                                         r  PRM/Data_outR_reg[7]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.105     1.607    PRM/Data_outR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 PRM/MR7_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PRM/Data_outR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.248ns (63.105%)  route 0.145ns (36.895%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.569     1.488    PRM/CLK
    SLICE_X36Y92         FDCE                                         r  PRM/MR7_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  PRM/MR7_reg[4]/Q
                         net (fo=1, routed)           0.145     1.774    PRM/MR7[4]
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  PRM/Data_outR[4]_i_2/O
                         net (fo=1, routed)           0.000     1.819    PRM/Data_outR[4]_i_2_n_0
    SLICE_X39Y92         MUXF7 (Prop_muxf7_I0_O)      0.062     1.881 r  PRM/Data_outR_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.881    PRM/Data_outR_reg[4]_i_1_n_0
    SLICE_X39Y92         FDRE                                         r  PRM/Data_outR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.839     2.004    PRM/CLK
    SLICE_X39Y92         FDRE                                         r  PRM/Data_outR_reg[4]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X39Y92         FDRE (Hold_fdre_C_D)         0.105     1.629    PRM/Data_outR_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 MCP/U1/instruction_val_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.227ns (26.436%)  route 0.632ns (73.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.567     1.486    MCP/U1/CLK
    SLICE_X45Y92         FDCE                                         r  MCP/U1/instruction_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDCE (Prop_fdce_C_Q)         0.128     1.614 r  MCP/U1/instruction_val_reg[1]/Q
                         net (fo=4, routed)           0.158     1.773    MCP/U2/instruction_val_reg[2][1]
    SLICE_X47Y92         LUT5 (Prop_lut5_I3_O)        0.099     1.872 r  MCP/U2/ramb_bl.ramb18_sin_bl.ram18_bl_i_42/O
                         net (fo=10, routed)          0.473     2.345    RAM/BRAM_SINGLE_MACRO_inst/D[1]
    RAMB18_X1Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.881     2.046    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X1Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.250     1.796    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.092    RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 PRM/Data_outR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MCP/U1/instruction_val_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.027%)  route 0.210ns (52.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.567     1.486    PRM/CLK
    SLICE_X39Y92         FDRE                                         r  PRM/Data_outR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  PRM/Data_outR_reg[4]/Q
                         net (fo=2, routed)           0.210     1.837    MCP/U2/Data_outR_reg[7]_0[4]
    SLICE_X44Y93         LUT4 (Prop_lut4_I2_O)        0.045     1.882 r  MCP/U2/instruction_val[4]_i_1/O
                         net (fo=1, routed)           0.000     1.882    MCP/U1/ramb_bl.ramb18_sin_bl.ram18_bl_1[4]
    SLICE_X44Y93         FDCE                                         r  MCP/U1/instruction_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.838     2.003    MCP/U1/CLK
    SLICE_X44Y93         FDCE                                         r  MCP/U1/instruction_val_reg[4]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X44Y93         FDCE (Hold_fdce_C_D)         0.091     1.614    MCP/U1/instruction_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 PRM/U1/Clk1_D_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PRM/U1/Clk1_D_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.568     1.487    PRM/U1/CLK_0
    SLICE_X36Y89         FDCE                                         r  PRM/U1/Clk1_D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  PRM/U1/Clk1_D_reg/Q
                         net (fo=3, routed)           0.185     1.813    PRM/U1/CLK
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.045     1.858 r  PRM/U1/Clk1_D_i_1/O
                         net (fo=1, routed)           0.000     1.858    PRM/U1/Clk1_D_i_1_n_0
    SLICE_X36Y89         FDCE                                         r  PRM/U1/Clk1_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.839     2.004    PRM/U1/CLK_0
    SLICE_X36Y89         FDCE                                         r  PRM/U1/Clk1_D_reg/C
                         clock pessimism             -0.516     1.487    
    SLICE_X36Y89         FDCE (Hold_fdce_C_D)         0.091     1.578    PRM/U1/Clk1_D_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 PRM/Data_outR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MCP/U1/instruction_val_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.190ns (43.038%)  route 0.251ns (56.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.567     1.486    PRM/CLK
    SLICE_X39Y91         FDRE                                         r  PRM/Data_outR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  PRM/Data_outR_reg[7]/Q
                         net (fo=2, routed)           0.251     1.879    MCP/U2/Data_outR_reg[7]_0[7]
    SLICE_X45Y93         LUT4 (Prop_lut4_I2_O)        0.049     1.928 r  MCP/U2/instruction_val[7]_i_1/O
                         net (fo=1, routed)           0.000     1.928    MCP/U1/ramb_bl.ramb18_sin_bl.ram18_bl_1[7]
    SLICE_X45Y93         FDCE                                         r  MCP/U1/instruction_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.838     2.003    MCP/U1/CLK
    SLICE_X45Y93         FDCE                                         r  MCP/U1/instruction_val_reg[7]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X45Y93         FDCE (Hold_fdce_C_D)         0.107     1.630    MCP/U1/instruction_val_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X1Y36    RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X44Y93    MCP/U1/instruction_val_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X45Y94    MCP/U1/instruction_val_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X45Y93    MCP/U1/instruction_val_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X44Y93    MCP/U1/instruction_val_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X44Y93    MCP/U1/instruction_val_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X39Y93    PRM/MR2_reg[0]_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X38Y93    PRM/MR2_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X38Y93    PRM/MR2_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X39Y93    PRM/MR2_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X38Y93    PRM/MR2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X38Y93    PRM/MR2_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X38Y93    PRM/MR2_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X38Y93    PRM/MR2_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X40Y90    PRM/MR2_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X40Y90    PRM/MR2_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X39Y89    PRM/MR2_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X41Y92    PRM/MR2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X38Y89    PRM/MR2_reg[4]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X41Y92    PRM/MR2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X41Y91    PRM/MR2_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X37Y89    PRM/MR7_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X37Y89    PRM/MR7_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X37Y89    PRM/MR7_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X36Y89    PRM/U1/Cnt1_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X35Y87    PRM/U1/Cnt1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X35Y93    PRM/U1/Cnt1_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X35Y93    PRM/U1/Cnt1_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X36Y89    PRM/U1/Cnt1_reg[9]/C



