-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pixel_pack is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    stream_in_24_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    stream_in_24_TVALID : IN STD_LOGIC;
    stream_in_24_TREADY : OUT STD_LOGIC;
    stream_in_24_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    stream_in_24_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    stream_in_24_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_in_24_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_out_32_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    stream_out_32_TVALID : OUT STD_LOGIC;
    stream_out_32_TREADY : IN STD_LOGIC;
    stream_out_32_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    stream_out_32_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    stream_out_32_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    stream_out_32_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of pixel_pack is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "pixel_pack_pixel_pack,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=7.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.566000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=829,HLS_SYN_LUT=1015,HLS_VERSION=2020_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000100";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000001000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000010000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000100000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000001000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000010000000";
    constant ap_ST_fsm_pp2_stage1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000100000000";
    constant ap_ST_fsm_pp2_stage2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001000000000";
    constant ap_ST_fsm_pp2_stage3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000010000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (18 downto 0) := "0000000100000000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000001000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (18 downto 0) := "0000010000000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000100000000000000";
    constant ap_ST_fsm_pp4_stage1 : STD_LOGIC_VECTOR (18 downto 0) := "0001000000000000000";
    constant ap_ST_fsm_pp4_stage2 : STD_LOGIC_VECTOR (18 downto 0) := "0010000000000000000";
    constant ap_ST_fsm_pp4_stage3 : STD_LOGIC_VECTOR (18 downto 0) := "0100000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";

    signal ap_rst_n_inv : STD_LOGIC;
    signal mode : STD_LOGIC_VECTOR (31 downto 0);
    signal mode_0_data_reg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal mode_0_vld_reg : STD_LOGIC := '0';
    signal mode_0_ack_out : STD_LOGIC;
    signal alpha : STD_LOGIC_VECTOR (7 downto 0);
    signal alpha_0_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal alpha_0_vld_reg : STD_LOGIC := '0';
    signal alpha_0_ack_out : STD_LOGIC;
    signal stream_in_24_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal ap_phi_mux_delayed_last_phi_fu_413_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_last_phi_fu_426_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage1 : signal is "none";
    signal ap_block_pp4_stage1 : BOOLEAN;
    signal delayed_last_reg_409 : STD_LOGIC_VECTOR (0 downto 0);
    signal last_2_0_reg_434 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage2 : signal is "none";
    signal ap_block_pp4_stage2 : BOOLEAN;
    signal last_2_1_reg_478 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage3 : signal is "none";
    signal ap_block_pp4_stage3 : BOOLEAN;
    signal last_2_2_reg_522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal ap_phi_mux_delayed_last_1_phi_fu_213_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_last_4_phi_fu_226_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage1 : signal is "none";
    signal ap_block_pp2_stage1 : BOOLEAN;
    signal delayed_last_1_reg_209 : STD_LOGIC_VECTOR (0 downto 0);
    signal last_6_0_reg_234 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage2 : signal is "none";
    signal ap_block_pp2_stage2 : BOOLEAN;
    signal last_6_1_reg_268 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage3 : signal is "none";
    signal ap_block_pp2_stage3 : BOOLEAN;
    signal last_6_2_reg_301 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal stream_out_32_TDATA_blk_n : STD_LOGIC;
    signal last_reg_421 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal last_reg_421_pp4_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal last_4_reg_221 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal data_V_8_3_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal last_6_3_reg_359 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op183_read_state19 : BOOLEAN;
    signal ap_block_state19_pp4_stage0_iter0 : BOOLEAN;
    signal ap_block_state23_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_state23_io : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal ap_predicate_op197_read_state20 : BOOLEAN;
    signal ap_block_state20_pp4_stage1_iter0 : BOOLEAN;
    signal ap_block_state24_pp4_stage1_iter1 : BOOLEAN;
    signal ap_block_state24_io : BOOLEAN;
    signal ap_block_pp4_stage1_11001 : BOOLEAN;
    signal has_user_V_3_3_reg_563 : STD_LOGIC_VECTOR (3 downto 0);
    signal has_last_V_3_3_reg_575 : STD_LOGIC_VECTOR (3 downto 0);
    signal buffer_V_3_3_reg_587 : STD_LOGIC_VECTOR (95 downto 0);
    signal last_2_3_reg_599 : STD_LOGIC_VECTOR (0 downto 0);
    signal alpha_read_reg_1073 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_read_fu_156_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_38_reg_1082_3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal grp_fu_615_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_40_reg_1087 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_625_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_5_reg_1092 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_fu_653_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_reg_1097 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_635_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state4_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal or_ln107_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_15_fu_721_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_36_reg_1117_3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state7_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal trunc_ln215_fu_733_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln215_reg_1122 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state8_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal or_ln90_fu_744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_36_1_fu_755_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op111_read_state10 : BOOLEAN;
    signal ap_block_state10_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state14_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state14_io : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal p_Result_11_fu_767_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln70_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op123_read_state11 : BOOLEAN;
    signal ap_block_state11_pp2_stage1_iter0 : BOOLEAN;
    signal ap_block_pp2_stage1_11001 : BOOLEAN;
    signal p_Result_34_1_fu_793_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln70_1_fu_809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op135_read_state12 : BOOLEAN;
    signal ap_block_state12_pp2_stage2_iter0 : BOOLEAN;
    signal ap_block_pp2_stage2_11001 : BOOLEAN;
    signal p_Result_34_2_fu_819_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state16_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state17_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal p_Result_14_fu_859_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_s_fu_867_p5 : STD_LOGIC_VECTOR (95 downto 0);
    signal tmp_fu_879_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_889_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_1_fu_899_p5 : STD_LOGIC_VECTOR (95 downto 0);
    signal tmp_2_fu_911_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_921_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_2_fu_931_p5 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_predicate_op210_read_state21 : BOOLEAN;
    signal ap_block_state21_pp4_stage2_iter0 : BOOLEAN;
    signal ap_block_state25_pp4_stage2_iter1 : BOOLEAN;
    signal ap_block_state25_io : BOOLEAN;
    signal ap_block_pp4_stage2_11001 : BOOLEAN;
    signal tmp_4_fu_943_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_953_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln674_6_fu_998_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op223_read_state22 : BOOLEAN;
    signal ap_predicate_op239_write_state22 : BOOLEAN;
    signal ap_block_state22_pp4_stage3_iter0 : BOOLEAN;
    signal ap_block_state22_io : BOOLEAN;
    signal ap_block_pp4_stage3_11001 : BOOLEAN;
    signal p_Result_28_1_reg_1247 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_29_1_reg_1252 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_30_1_reg_1257 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_28_2_reg_1262 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_29_2_reg_1267 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_30_2_reg_1272 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_condition_pp0_flush_enable : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal ap_condition_pp1_flush_enable : STD_LOGIC;
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state10 : STD_LOGIC;
    signal ap_predicate_op147_read_state13 : BOOLEAN;
    signal ap_predicate_op159_write_state13 : BOOLEAN;
    signal ap_block_state13_pp2_stage3_iter0 : BOOLEAN;
    signal ap_block_state13_io : BOOLEAN;
    signal ap_block_pp2_stage3_subdone : BOOLEAN;
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_flush_enable : STD_LOGIC;
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_condition_pp4_exit_iter0_state19 : STD_LOGIC;
    signal ap_block_pp4_stage3_subdone : BOOLEAN;
    signal ap_block_pp4_stage2_subdone : BOOLEAN;
    signal ap_phi_reg_pp2_iter0_last_6_0_reg_234 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp2_iter0_data_V_8_0_reg_245 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter0_user_6_0_reg_256 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp2_iter0_last_6_1_reg_268 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp2_iter0_data_V_8_1_reg_279 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter0_user_6_1_reg_290 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp2_iter0_last_6_2_reg_301 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp2_iter0_data_V_8_2_reg_312 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp2_stage3_11001 : BOOLEAN;
    signal ap_phi_reg_pp2_iter0_user_6_2_reg_322 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_data_V_8_3_phi_fu_337_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_34_3_fu_846_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter0_data_V_8_3_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_user_6_3_phi_fu_350_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln70_2_fu_835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp2_iter0_user_6_3_reg_346 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_last_6_3_phi_fu_364_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp2_iter0_last_6_3_reg_359 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp4_iter0_last_2_0_reg_434 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp4_iter0_has_user_V_3_0_reg_445 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_has_last_V_3_0_reg_456 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_buffer_V_3_0_reg_467 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_phi_reg_pp4_iter0_last_2_1_reg_478 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp4_iter0_has_user_V_3_1_reg_489 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_has_last_V_3_1_reg_500 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_buffer_V_3_1_reg_511 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_phi_reg_pp4_iter0_last_2_2_reg_522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp4_iter0_has_user_V_3_2_reg_533 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_has_last_V_3_2_reg_543 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_buffer_V_3_2_reg_553 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_phi_mux_has_user_V_3_3_phi_fu_567_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_976_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_has_user_V_3_3_reg_563 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_has_last_V_3_3_phi_fu_579_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_987_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_has_last_V_3_3_reg_575 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_buffer_V_3_3_phi_fu_591_p4 : STD_LOGIC_VECTOR (95 downto 0);
    signal p_Result_3_fu_963_p5 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_phi_reg_pp4_iter0_buffer_V_3_3_reg_587 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_phi_reg_pp4_iter0_last_2_3_reg_599 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp1_stage1_01001 : BOOLEAN;
    signal ap_block_pp2_stage3_01001 : BOOLEAN;
    signal ap_block_pp3_stage0_01001 : BOOLEAN;
    signal ap_block_pp4_stage3_01001 : BOOLEAN;
    signal ap_block_pp4_stage0_01001 : BOOLEAN;
    signal ap_block_pp4_stage1_01001 : BOOLEAN;
    signal zext_ln358_1_fu_674_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln358_fu_671_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln358_3_fu_687_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln358_2_fu_684_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal out_c1_V_fu_678_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal out_c2_V_fu_691_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_9_fu_711_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_1_fu_707_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_8_fu_697_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln215_1_fu_751_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln674_2_fu_763_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_3_fu_789_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_4_fu_815_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_5_fu_842_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal regslice_both_stream_out_32_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_block_pp2_stage1_subdone : BOOLEAN;
    signal ap_block_pp2_stage2_subdone : BOOLEAN;
    signal ap_block_pp4_stage1_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal regslice_both_stream_in_24_V_data_V_U_apdone_blk : STD_LOGIC;
    signal stream_in_24_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_in_24_TVALID_int_regslice : STD_LOGIC;
    signal stream_in_24_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_stream_in_24_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_stream_in_24_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal stream_in_24_TKEEP_int_regslice : STD_LOGIC_VECTOR (2 downto 0);
    signal regslice_both_stream_in_24_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_stream_in_24_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_stream_in_24_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal stream_in_24_TSTRB_int_regslice : STD_LOGIC_VECTOR (2 downto 0);
    signal regslice_both_stream_in_24_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_stream_in_24_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_stream_in_24_V_user_V_U_apdone_blk : STD_LOGIC;
    signal stream_in_24_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_stream_in_24_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_stream_in_24_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_stream_in_24_V_last_V_U_apdone_blk : STD_LOGIC;
    signal stream_in_24_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_stream_in_24_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_stream_in_24_V_last_V_U_ack_in : STD_LOGIC;
    signal stream_out_32_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal stream_out_32_TVALID_int_regslice : STD_LOGIC;
    signal stream_out_32_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_stream_out_32_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_stream_out_32_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_stream_out_32_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_stream_out_32_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_stream_out_32_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_stream_out_32_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_stream_out_32_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_stream_out_32_V_user_V_U_apdone_blk : STD_LOGIC;
    signal stream_out_32_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_stream_out_32_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_stream_out_32_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_stream_out_32_V_last_V_U_apdone_blk : STD_LOGIC;
    signal stream_out_32_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_stream_out_32_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_stream_out_32_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_condition_1536 : BOOLEAN;
    signal ap_condition_1540 : BOOLEAN;
    signal ap_condition_1545 : BOOLEAN;
    signal ap_condition_1549 : BOOLEAN;
    signal ap_condition_1553 : BOOLEAN;
    signal ap_condition_1558 : BOOLEAN;
    signal ap_condition_876 : BOOLEAN;
    signal ap_condition_820 : BOOLEAN;
    signal ap_condition_843 : BOOLEAN;
    signal ap_condition_850 : BOOLEAN;
    signal ap_condition_863 : BOOLEAN;
    signal ap_condition_567 : BOOLEAN;
    signal ap_condition_795 : BOOLEAN;
    signal ap_condition_806 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component pixel_pack_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        mode : OUT STD_LOGIC_VECTOR (31 downto 0);
        alpha : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component pixel_pack_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    control_s_axi_U : component pixel_pack_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        mode => mode,
        alpha => alpha);

    regslice_both_stream_in_24_V_data_V_U : component pixel_pack_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_in_24_TDATA,
        vld_in => stream_in_24_TVALID,
        ack_in => regslice_both_stream_in_24_V_data_V_U_ack_in,
        data_out => stream_in_24_TDATA_int_regslice,
        vld_out => stream_in_24_TVALID_int_regslice,
        ack_out => stream_in_24_TREADY_int_regslice,
        apdone_blk => regslice_both_stream_in_24_V_data_V_U_apdone_blk);

    regslice_both_stream_in_24_V_keep_V_U : component pixel_pack_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_in_24_TKEEP,
        vld_in => stream_in_24_TVALID,
        ack_in => regslice_both_stream_in_24_V_keep_V_U_ack_in,
        data_out => stream_in_24_TKEEP_int_regslice,
        vld_out => regslice_both_stream_in_24_V_keep_V_U_vld_out,
        ack_out => stream_in_24_TREADY_int_regslice,
        apdone_blk => regslice_both_stream_in_24_V_keep_V_U_apdone_blk);

    regslice_both_stream_in_24_V_strb_V_U : component pixel_pack_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_in_24_TSTRB,
        vld_in => stream_in_24_TVALID,
        ack_in => regslice_both_stream_in_24_V_strb_V_U_ack_in,
        data_out => stream_in_24_TSTRB_int_regslice,
        vld_out => regslice_both_stream_in_24_V_strb_V_U_vld_out,
        ack_out => stream_in_24_TREADY_int_regslice,
        apdone_blk => regslice_both_stream_in_24_V_strb_V_U_apdone_blk);

    regslice_both_stream_in_24_V_user_V_U : component pixel_pack_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_in_24_TUSER,
        vld_in => stream_in_24_TVALID,
        ack_in => regslice_both_stream_in_24_V_user_V_U_ack_in,
        data_out => stream_in_24_TUSER_int_regslice,
        vld_out => regslice_both_stream_in_24_V_user_V_U_vld_out,
        ack_out => stream_in_24_TREADY_int_regslice,
        apdone_blk => regslice_both_stream_in_24_V_user_V_U_apdone_blk);

    regslice_both_stream_in_24_V_last_V_U : component pixel_pack_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_in_24_TLAST,
        vld_in => stream_in_24_TVALID,
        ack_in => regslice_both_stream_in_24_V_last_V_U_ack_in,
        data_out => stream_in_24_TLAST_int_regslice,
        vld_out => regslice_both_stream_in_24_V_last_V_U_vld_out,
        ack_out => stream_in_24_TREADY_int_regslice,
        apdone_blk => regslice_both_stream_in_24_V_last_V_U_apdone_blk);

    regslice_both_stream_out_32_V_data_V_U : component pixel_pack_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_out_32_TDATA_int_regslice,
        vld_in => stream_out_32_TVALID_int_regslice,
        ack_in => stream_out_32_TREADY_int_regslice,
        data_out => stream_out_32_TDATA,
        vld_out => regslice_both_stream_out_32_V_data_V_U_vld_out,
        ack_out => stream_out_32_TREADY,
        apdone_blk => regslice_both_stream_out_32_V_data_V_U_apdone_blk);

    regslice_both_stream_out_32_V_keep_V_U : component pixel_pack_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv4_0,
        vld_in => stream_out_32_TVALID_int_regslice,
        ack_in => regslice_both_stream_out_32_V_keep_V_U_ack_in_dummy,
        data_out => stream_out_32_TKEEP,
        vld_out => regslice_both_stream_out_32_V_keep_V_U_vld_out,
        ack_out => stream_out_32_TREADY,
        apdone_blk => regslice_both_stream_out_32_V_keep_V_U_apdone_blk);

    regslice_both_stream_out_32_V_strb_V_U : component pixel_pack_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv4_0,
        vld_in => stream_out_32_TVALID_int_regslice,
        ack_in => regslice_both_stream_out_32_V_strb_V_U_ack_in_dummy,
        data_out => stream_out_32_TSTRB,
        vld_out => regslice_both_stream_out_32_V_strb_V_U_vld_out,
        ack_out => stream_out_32_TREADY,
        apdone_blk => regslice_both_stream_out_32_V_strb_V_U_apdone_blk);

    regslice_both_stream_out_32_V_user_V_U : component pixel_pack_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_out_32_TUSER_int_regslice,
        vld_in => stream_out_32_TVALID_int_regslice,
        ack_in => regslice_both_stream_out_32_V_user_V_U_ack_in_dummy,
        data_out => stream_out_32_TUSER,
        vld_out => regslice_both_stream_out_32_V_user_V_U_vld_out,
        ack_out => stream_out_32_TREADY,
        apdone_blk => regslice_both_stream_out_32_V_user_V_U_apdone_blk);

    regslice_both_stream_out_32_V_last_V_U : component pixel_pack_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_out_32_TLAST_int_regslice,
        vld_in => stream_out_32_TVALID_int_regslice,
        ack_in => regslice_both_stream_out_32_V_last_V_U_ack_in_dummy,
        data_out => stream_out_32_TLAST,
        vld_out => regslice_both_stream_out_32_V_last_V_U_vld_out,
        ack_out => stream_out_32_TREADY,
        apdone_blk => regslice_both_stream_out_32_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp0_flush_enable)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((grp_read_fu_156_p2 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((grp_read_fu_156_p2 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp1_flush_enable)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((grp_read_fu_156_p2 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone)))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif (((grp_read_fu_156_p2 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state10) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif (((grp_read_fu_156_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone)))) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                elsif (((grp_read_fu_156_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp3_flush_enable)) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((grp_read_fu_156_p2 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif (((grp_read_fu_156_p2 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state19) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif (((grp_read_fu_156_p2 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if ((((ap_enable_reg_pp4_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_subdone)))) then 
                    ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                elsif (((grp_read_fu_156_p2 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    alpha_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    ap_phi_reg_pp2_iter0_data_V_8_0_reg_245_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1536)) then
                if ((ap_phi_mux_last_4_phi_fu_226_p4 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp2_iter0_data_V_8_0_reg_245 <= data_V_8_3_reg_332;
                elsif ((ap_phi_mux_last_4_phi_fu_226_p4 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp2_iter0_data_V_8_0_reg_245 <= p_Result_11_fu_767_p5;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter0_data_V_8_1_reg_279_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1540)) then
                if ((last_6_0_reg_234 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp2_iter0_data_V_8_1_reg_279 <= ap_phi_reg_pp2_iter0_data_V_8_0_reg_245;
                elsif ((last_6_0_reg_234 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp2_iter0_data_V_8_1_reg_279 <= p_Result_34_1_fu_793_p5;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter0_data_V_8_2_reg_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1545)) then
                if ((last_6_1_reg_268 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp2_iter0_data_V_8_2_reg_312 <= ap_phi_reg_pp2_iter0_data_V_8_1_reg_279;
                elsif ((last_6_1_reg_268 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp2_iter0_data_V_8_2_reg_312 <= p_Result_34_2_fu_819_p5;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter0_user_6_0_reg_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1536)) then
                if ((ap_phi_mux_last_4_phi_fu_226_p4 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp2_iter0_user_6_0_reg_256 <= ap_const_lv1_0;
                elsif ((ap_phi_mux_last_4_phi_fu_226_p4 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp2_iter0_user_6_0_reg_256 <= stream_in_24_TUSER_int_regslice;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter0_user_6_1_reg_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1540)) then
                if ((last_6_0_reg_234 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp2_iter0_user_6_1_reg_290 <= ap_phi_reg_pp2_iter0_user_6_0_reg_256;
                elsif ((last_6_0_reg_234 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp2_iter0_user_6_1_reg_290 <= or_ln70_fu_783_p2;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter0_user_6_2_reg_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1545)) then
                if ((last_6_1_reg_268 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp2_iter0_user_6_2_reg_322 <= ap_phi_reg_pp2_iter0_user_6_1_reg_290;
                elsif ((last_6_1_reg_268 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp2_iter0_user_6_2_reg_322 <= or_ln70_1_fu_809_p2;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_buffer_V_3_0_reg_467_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1549)) then
                if ((ap_phi_mux_last_phi_fu_426_p4 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_buffer_V_3_0_reg_467 <= buffer_V_3_3_reg_587;
                elsif ((ap_phi_mux_last_phi_fu_426_p4 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_buffer_V_3_0_reg_467 <= p_Result_s_fu_867_p5;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_buffer_V_3_1_reg_511_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1553)) then
                if ((last_2_0_reg_434 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_buffer_V_3_1_reg_511 <= ap_phi_reg_pp4_iter0_buffer_V_3_0_reg_467;
                elsif ((last_2_0_reg_434 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_buffer_V_3_1_reg_511 <= p_Result_1_fu_899_p5;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_buffer_V_3_2_reg_553_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1558)) then
                if ((last_2_1_reg_478 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_buffer_V_3_2_reg_553 <= ap_phi_reg_pp4_iter0_buffer_V_3_1_reg_511;
                elsif ((last_2_1_reg_478 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_buffer_V_3_2_reg_553 <= p_Result_2_fu_931_p5;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_has_last_V_3_0_reg_456_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1549)) then
                if ((ap_phi_mux_last_phi_fu_426_p4 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_has_last_V_3_0_reg_456 <= has_last_V_3_3_reg_575;
                elsif ((ap_phi_mux_last_phi_fu_426_p4 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_has_last_V_3_0_reg_456 <= tmp_1_fu_889_p4;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_has_last_V_3_1_reg_500_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1553)) then
                if ((last_2_0_reg_434 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_has_last_V_3_1_reg_500 <= ap_phi_reg_pp4_iter0_has_last_V_3_0_reg_456;
                elsif ((last_2_0_reg_434 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_has_last_V_3_1_reg_500 <= tmp_3_fu_921_p4;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_has_last_V_3_2_reg_543_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1558)) then
                if ((last_2_1_reg_478 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_has_last_V_3_2_reg_543 <= ap_phi_reg_pp4_iter0_has_last_V_3_1_reg_500;
                elsif ((last_2_1_reg_478 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_has_last_V_3_2_reg_543 <= tmp_5_fu_953_p4;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_has_user_V_3_0_reg_445_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1549)) then
                if ((ap_phi_mux_last_phi_fu_426_p4 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_has_user_V_3_0_reg_445 <= has_user_V_3_3_reg_563;
                elsif ((ap_phi_mux_last_phi_fu_426_p4 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_has_user_V_3_0_reg_445 <= tmp_fu_879_p4;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_has_user_V_3_1_reg_489_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1553)) then
                if ((last_2_0_reg_434 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_has_user_V_3_1_reg_489 <= ap_phi_reg_pp4_iter0_has_user_V_3_0_reg_445;
                elsif ((last_2_0_reg_434 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_has_user_V_3_1_reg_489 <= tmp_2_fu_911_p4;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_has_user_V_3_2_reg_533_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1558)) then
                if ((last_2_1_reg_478 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_has_user_V_3_2_reg_533 <= ap_phi_reg_pp4_iter0_has_user_V_3_1_reg_489;
                elsif ((last_2_1_reg_478 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_has_user_V_3_2_reg_533 <= tmp_4_fu_943_p4;
                end if;
            end if; 
        end if;
    end process;

    buffer_V_3_3_reg_587_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_876)) then
                if (((last_2_2_reg_522 = ap_const_lv1_1) and (delayed_last_reg_409 = ap_const_lv1_0))) then 
                    buffer_V_3_3_reg_587 <= ap_phi_reg_pp4_iter0_buffer_V_3_2_reg_553;
                elsif (((last_2_2_reg_522 = ap_const_lv1_0) and (delayed_last_reg_409 = ap_const_lv1_0))) then 
                    buffer_V_3_3_reg_587 <= p_Result_3_fu_963_p5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    buffer_V_3_3_reg_587 <= ap_phi_reg_pp4_iter0_buffer_V_3_3_reg_587;
                end if;
            end if; 
        end if;
    end process;

    data_V_8_3_reg_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_820)) then
                if (((last_6_2_reg_301 = ap_const_lv1_1) and (delayed_last_1_reg_209 = ap_const_lv1_0))) then 
                    data_V_8_3_reg_332 <= ap_phi_reg_pp2_iter0_data_V_8_2_reg_312;
                elsif (((last_6_2_reg_301 = ap_const_lv1_0) and (delayed_last_1_reg_209 = ap_const_lv1_0))) then 
                    data_V_8_3_reg_332 <= p_Result_34_3_fu_846_p5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_8_3_reg_332 <= ap_phi_reg_pp2_iter0_data_V_8_3_reg_332;
                end if;
            end if; 
        end if;
    end process;

    delayed_last_1_reg_209_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (delayed_last_1_reg_209 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                delayed_last_1_reg_209 <= last_4_reg_221;
            elsif (((grp_read_fu_156_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                delayed_last_1_reg_209 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    delayed_last_reg_409_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (delayed_last_reg_409 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then 
                delayed_last_reg_409 <= last_reg_421;
            elsif (((grp_read_fu_156_p2 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                delayed_last_reg_409 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    has_last_V_3_3_reg_575_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_876)) then
                if (((last_2_2_reg_522 = ap_const_lv1_1) and (delayed_last_reg_409 = ap_const_lv1_0))) then 
                    has_last_V_3_3_reg_575 <= ap_phi_reg_pp4_iter0_has_last_V_3_2_reg_543;
                elsif (((last_2_2_reg_522 = ap_const_lv1_0) and (delayed_last_reg_409 = ap_const_lv1_0))) then 
                    has_last_V_3_3_reg_575 <= tmp_7_fu_987_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    has_last_V_3_3_reg_575 <= ap_phi_reg_pp4_iter0_has_last_V_3_3_reg_575;
                end if;
            end if; 
        end if;
    end process;

    has_user_V_3_3_reg_563_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_876)) then
                if (((last_2_2_reg_522 = ap_const_lv1_1) and (delayed_last_reg_409 = ap_const_lv1_0))) then 
                    has_user_V_3_3_reg_563 <= ap_phi_reg_pp4_iter0_has_user_V_3_2_reg_533;
                elsif (((last_2_2_reg_522 = ap_const_lv1_0) and (delayed_last_reg_409 = ap_const_lv1_0))) then 
                    has_user_V_3_3_reg_563 <= tmp_6_fu_976_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    has_user_V_3_3_reg_563 <= ap_phi_reg_pp4_iter0_has_user_V_3_3_reg_563;
                end if;
            end if; 
        end if;
    end process;

    last_2_0_reg_434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_843)) then
                if (((ap_phi_mux_last_phi_fu_426_p4 = ap_const_lv1_1) and (ap_phi_mux_delayed_last_phi_fu_413_p4 = ap_const_lv1_0))) then 
                    last_2_0_reg_434 <= ap_const_lv1_1;
                elsif (((ap_phi_mux_last_phi_fu_426_p4 = ap_const_lv1_0) and (ap_phi_mux_delayed_last_phi_fu_413_p4 = ap_const_lv1_0))) then 
                    last_2_0_reg_434 <= stream_in_24_TLAST_int_regslice;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_2_0_reg_434 <= ap_phi_reg_pp4_iter0_last_2_0_reg_434;
                end if;
            end if; 
        end if;
    end process;

    last_2_1_reg_478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_850)) then
                if (((last_2_0_reg_434 = ap_const_lv1_1) and (delayed_last_reg_409 = ap_const_lv1_0))) then 
                    last_2_1_reg_478 <= ap_const_lv1_1;
                elsif (((last_2_0_reg_434 = ap_const_lv1_0) and (delayed_last_reg_409 = ap_const_lv1_0))) then 
                    last_2_1_reg_478 <= stream_in_24_TLAST_int_regslice;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_2_1_reg_478 <= ap_phi_reg_pp4_iter0_last_2_1_reg_478;
                end if;
            end if; 
        end if;
    end process;

    last_2_2_reg_522_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_863)) then
                if (((last_2_1_reg_478 = ap_const_lv1_1) and (delayed_last_reg_409 = ap_const_lv1_0))) then 
                    last_2_2_reg_522 <= ap_const_lv1_1;
                elsif (((last_2_1_reg_478 = ap_const_lv1_0) and (delayed_last_reg_409 = ap_const_lv1_0))) then 
                    last_2_2_reg_522 <= stream_in_24_TLAST_int_regslice;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_2_2_reg_522 <= ap_phi_reg_pp4_iter0_last_2_2_reg_522;
                end if;
            end if; 
        end if;
    end process;

    last_2_3_reg_599_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_876)) then
                if (((last_2_2_reg_522 = ap_const_lv1_1) and (delayed_last_reg_409 = ap_const_lv1_0))) then 
                    last_2_3_reg_599 <= ap_const_lv1_1;
                elsif (((last_2_2_reg_522 = ap_const_lv1_0) and (delayed_last_reg_409 = ap_const_lv1_0))) then 
                    last_2_3_reg_599 <= stream_in_24_TLAST_int_regslice;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_2_3_reg_599 <= ap_phi_reg_pp4_iter0_last_2_3_reg_599;
                end if;
            end if; 
        end if;
    end process;

    last_4_reg_221_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (delayed_last_1_reg_209 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                last_4_reg_221 <= last_6_3_reg_359;
            elsif (((grp_read_fu_156_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                last_4_reg_221 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    last_6_0_reg_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_567)) then
                if (((ap_phi_mux_last_4_phi_fu_226_p4 = ap_const_lv1_1) and (ap_phi_mux_delayed_last_1_phi_fu_213_p4 = ap_const_lv1_0))) then 
                    last_6_0_reg_234 <= ap_const_lv1_1;
                elsif (((ap_phi_mux_last_4_phi_fu_226_p4 = ap_const_lv1_0) and (ap_phi_mux_delayed_last_1_phi_fu_213_p4 = ap_const_lv1_0))) then 
                    last_6_0_reg_234 <= stream_in_24_TLAST_int_regslice;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_6_0_reg_234 <= ap_phi_reg_pp2_iter0_last_6_0_reg_234;
                end if;
            end if; 
        end if;
    end process;

    last_6_1_reg_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_795)) then
                if (((last_6_0_reg_234 = ap_const_lv1_1) and (delayed_last_1_reg_209 = ap_const_lv1_0))) then 
                    last_6_1_reg_268 <= ap_const_lv1_1;
                elsif (((last_6_0_reg_234 = ap_const_lv1_0) and (delayed_last_1_reg_209 = ap_const_lv1_0))) then 
                    last_6_1_reg_268 <= stream_in_24_TLAST_int_regslice;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_6_1_reg_268 <= ap_phi_reg_pp2_iter0_last_6_1_reg_268;
                end if;
            end if; 
        end if;
    end process;

    last_6_2_reg_301_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_806)) then
                if (((last_6_1_reg_268 = ap_const_lv1_1) and (delayed_last_1_reg_209 = ap_const_lv1_0))) then 
                    last_6_2_reg_301 <= ap_const_lv1_1;
                elsif (((last_6_1_reg_268 = ap_const_lv1_0) and (delayed_last_1_reg_209 = ap_const_lv1_0))) then 
                    last_6_2_reg_301 <= stream_in_24_TLAST_int_regslice;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_6_2_reg_301 <= ap_phi_reg_pp2_iter0_last_6_2_reg_301;
                end if;
            end if; 
        end if;
    end process;

    last_6_3_reg_359_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_820)) then
                if (((last_6_2_reg_301 = ap_const_lv1_1) and (delayed_last_1_reg_209 = ap_const_lv1_0))) then 
                    last_6_3_reg_359 <= ap_const_lv1_1;
                elsif (((last_6_2_reg_301 = ap_const_lv1_0) and (delayed_last_1_reg_209 = ap_const_lv1_0))) then 
                    last_6_3_reg_359 <= stream_in_24_TLAST_int_regslice;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_6_3_reg_359 <= ap_phi_reg_pp2_iter0_last_6_3_reg_359;
                end if;
            end if; 
        end if;
    end process;

    last_reg_421_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (delayed_last_reg_409 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then 
                last_reg_421 <= last_2_3_reg_599;
            elsif (((grp_read_fu_156_p2 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                last_reg_421 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    mode_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = alpha_0_ack_out) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = alpha_0_vld_reg)) or ((ap_const_logic_0 = alpha_0_vld_reg) and (ap_const_logic_1 = ap_const_logic_1)))) then
                alpha_0_data_reg <= alpha;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                alpha_read_reg_1073 <= alpha_0_data_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                empty_36_reg_1117_3 <= stream_in_24_TUSER_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                empty_38_reg_1082_3 <= stream_in_24_TUSER_int_regslice;
                p_Result_5_reg_1092 <= stream_in_24_TDATA_int_regslice(23 downto 16);
                p_Result_s_40_reg_1087 <= stream_in_24_TDATA_int_regslice(15 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then
                last_reg_421_pp4_iter1_reg <= last_reg_421;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((mode_0_ack_out = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (mode_0_vld_reg = ap_const_logic_1)) or ((ap_const_logic_1 = ap_const_logic_1) and (mode_0_vld_reg = ap_const_logic_0)))) then
                mode_0_data_reg <= mode;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((last_reg_421 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (delayed_last_reg_409 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001))) then
                p_Result_28_1_reg_1247 <= ap_phi_mux_buffer_V_3_3_phi_fu_591_p4(63 downto 32);
                p_Result_28_2_reg_1262 <= ap_phi_mux_buffer_V_3_3_phi_fu_591_p4(95 downto 64);
                p_Result_29_1_reg_1252 <= ap_phi_mux_has_user_V_3_3_phi_fu_567_p4(1 downto 1);
                p_Result_29_2_reg_1267 <= ap_phi_mux_has_user_V_3_3_phi_fu_567_p4(2 downto 2);
                p_Result_30_1_reg_1257 <= ap_phi_mux_has_last_V_3_3_phi_fu_579_p4(2 downto 2);
                p_Result_30_2_reg_1272 <= ap_phi_mux_has_last_V_3_3_phi_fu_579_p4(3 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                trunc_ln215_reg_1122 <= trunc_ln215_fu_733_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trunc_ln674_reg_1097 <= trunc_ln674_fu_653_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_enable_reg_pp4_iter0, ap_phi_mux_delayed_last_phi_fu_413_p4, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_enable_reg_pp2_iter0, ap_phi_mux_delayed_last_1_phi_fu_213_p4, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp4_iter1, ap_enable_reg_pp3_iter1, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter1, ap_CS_fsm_state2, grp_read_fu_156_p2, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_block_pp1_stage1_subdone, ap_block_pp1_stage0_subdone, ap_block_pp2_stage0_subdone, ap_block_pp2_stage3_subdone, ap_block_pp3_stage0_subdone, ap_block_pp4_stage0_subdone, ap_block_pp4_stage3_subdone, ap_block_pp4_stage2_subdone, ap_CS_fsm_state6, regslice_both_stream_out_32_V_data_V_U_apdone_blk, ap_block_pp2_stage1_subdone, ap_block_pp2_stage2_subdone, ap_block_pp4_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                if (((grp_read_fu_156_p2 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif (((grp_read_fu_156_p2 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((grp_read_fu_156_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((grp_read_fu_156_p2 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((grp_read_fu_156_p2 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (regslice_both_stream_out_32_V_data_V_U_apdone_blk = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((ap_phi_mux_delayed_last_1_phi_fu_213_p4 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage1;
                elsif (((ap_phi_mux_delayed_last_1_phi_fu_213_p4 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_pp2_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage1;
                end if;
            when ap_ST_fsm_pp2_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage2;
                end if;
            when ap_ST_fsm_pp2_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage3;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_pp3_stage0 => 
                if (not(((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_pp4_stage0 => 
                if ((not(((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_phi_mux_delayed_last_phi_fu_413_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage1;
                elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_phi_mux_delayed_last_phi_fu_413_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_pp4_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage1;
                end if;
            when ap_ST_fsm_pp4_stage2 => 
                if ((not(((ap_enable_reg_pp4_iter0 = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_subdone))) and (ap_const_boolean_0 = ap_block_pp4_stage2_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage3;
                elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage2;
                end if;
            when ap_ST_fsm_pp4_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage3;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    alpha_0_ack_out_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, regslice_both_stream_out_32_V_data_V_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (regslice_both_stream_out_32_V_data_V_U_apdone_blk = ap_const_logic_0)))) then 
            alpha_0_ack_out <= ap_const_logic_1;
        else 
            alpha_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(3);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(5);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(6);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_pp2_stage1 <= ap_CS_fsm(8);
    ap_CS_fsm_pp2_stage2 <= ap_CS_fsm(9);
    ap_CS_fsm_pp2_stage3 <= ap_CS_fsm(10);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(12);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(14);
    ap_CS_fsm_pp4_stage1 <= ap_CS_fsm(15);
    ap_CS_fsm_pp4_stage2 <= ap_CS_fsm(16);
    ap_CS_fsm_pp4_stage3 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state6 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter0, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp0_stage1_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((stream_out_32_TREADY_int_regslice = ap_const_logic_0) or (stream_in_24_TVALID_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((stream_out_32_TREADY_int_regslice = ap_const_logic_0) or (stream_in_24_TVALID_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((stream_out_32_TREADY_int_regslice = ap_const_logic_0) or (stream_in_24_TVALID_int_regslice = ap_const_logic_0)));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp1_stage0_11001 <= (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp1_stage0_subdone <= (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0)));
    end process;

        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage1_01001_assign_proc : process(ap_enable_reg_pp1_iter0, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp1_stage1_01001 <= ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and ((stream_out_32_TREADY_int_regslice = ap_const_logic_0) or (stream_in_24_TVALID_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_pp1_stage1_11001_assign_proc : process(ap_enable_reg_pp1_iter0, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp1_stage1_11001 <= ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and ((stream_out_32_TREADY_int_regslice = ap_const_logic_0) or (stream_in_24_TVALID_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_pp1_stage1_subdone_assign_proc : process(ap_enable_reg_pp1_iter0, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp1_stage1_subdone <= ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and ((stream_out_32_TREADY_int_regslice = ap_const_logic_0) or (stream_in_24_TVALID_int_regslice = ap_const_logic_0)));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_11001_assign_proc : process(ap_enable_reg_pp2_iter0, last_4_reg_221, ap_enable_reg_pp2_iter1, ap_predicate_op111_read_state10, ap_block_state14_io, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp2_stage0_11001 <= (((ap_predicate_op111_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state14_io) or ((last_4_reg_221 = ap_const_lv1_0) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)))));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(ap_enable_reg_pp2_iter0, last_4_reg_221, ap_enable_reg_pp2_iter1, ap_predicate_op111_read_state10, ap_block_state14_io, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp2_stage0_subdone <= (((ap_predicate_op111_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state14_io) or ((last_4_reg_221 = ap_const_lv1_0) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)))));
    end process;

        ap_block_pp2_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage1_11001_assign_proc : process(ap_enable_reg_pp2_iter0, ap_predicate_op123_read_state11, stream_in_24_TVALID_int_regslice)
    begin
                ap_block_pp2_stage1_11001 <= ((ap_predicate_op123_read_state11 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_pp2_stage1_subdone_assign_proc : process(ap_enable_reg_pp2_iter0, ap_predicate_op123_read_state11, stream_in_24_TVALID_int_regslice)
    begin
                ap_block_pp2_stage1_subdone <= ((ap_predicate_op123_read_state11 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0));
    end process;

        ap_block_pp2_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage2_11001_assign_proc : process(ap_enable_reg_pp2_iter0, ap_predicate_op135_read_state12, stream_in_24_TVALID_int_regslice)
    begin
                ap_block_pp2_stage2_11001 <= ((ap_predicate_op135_read_state12 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_pp2_stage2_subdone_assign_proc : process(ap_enable_reg_pp2_iter0, ap_predicate_op135_read_state12, stream_in_24_TVALID_int_regslice)
    begin
                ap_block_pp2_stage2_subdone <= ((ap_predicate_op135_read_state12 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0));
    end process;

        ap_block_pp2_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage3_01001_assign_proc : process(ap_enable_reg_pp2_iter0, ap_predicate_op147_read_state13, ap_predicate_op159_write_state13, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp2_stage3_01001 <= ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (((ap_predicate_op159_write_state13 = ap_const_boolean_1) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op147_read_state13 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0))));
    end process;


    ap_block_pp2_stage3_11001_assign_proc : process(ap_enable_reg_pp2_iter0, ap_predicate_op147_read_state13, ap_predicate_op159_write_state13, ap_block_state13_io, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp2_stage3_11001 <= ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state13_io) or ((ap_predicate_op159_write_state13 = ap_const_boolean_1) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op147_read_state13 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0))));
    end process;


    ap_block_pp2_stage3_subdone_assign_proc : process(ap_enable_reg_pp2_iter0, ap_predicate_op147_read_state13, ap_predicate_op159_write_state13, ap_block_state13_io, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp2_stage3_subdone <= ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state13_io) or ((ap_predicate_op159_write_state13 = ap_const_boolean_1) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op147_read_state13 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0))));
    end process;

        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp3_stage0_01001_assign_proc : process(ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp3_stage0_01001 <= (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and ((stream_out_32_TREADY_int_regslice = ap_const_logic_0) or (stream_in_24_TVALID_int_regslice = ap_const_logic_0))));
    end process;


    ap_block_pp3_stage0_11001_assign_proc : process(ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp3_stage0_11001 <= (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and ((stream_out_32_TREADY_int_regslice = ap_const_logic_0) or (stream_in_24_TVALID_int_regslice = ap_const_logic_0))));
    end process;


    ap_block_pp3_stage0_subdone_assign_proc : process(ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp3_stage0_subdone <= (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and ((stream_out_32_TREADY_int_regslice = ap_const_logic_0) or (stream_in_24_TVALID_int_regslice = ap_const_logic_0))));
    end process;

        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp4_stage0_01001_assign_proc : process(ap_enable_reg_pp4_iter0, last_reg_421, ap_enable_reg_pp4_iter1, ap_predicate_op183_read_state19, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp4_stage0_01001 <= (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_predicate_op183_read_state19 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (last_reg_421 = ap_const_lv1_0) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_pp4_stage0_11001_assign_proc : process(ap_enable_reg_pp4_iter0, last_reg_421, ap_enable_reg_pp4_iter1, ap_predicate_op183_read_state19, ap_block_state23_io, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp4_stage0_11001 <= (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_predicate_op183_read_state19 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state23_io) or ((last_reg_421 = ap_const_lv1_0) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)))));
    end process;


    ap_block_pp4_stage0_subdone_assign_proc : process(ap_enable_reg_pp4_iter0, last_reg_421, ap_enable_reg_pp4_iter1, ap_predicate_op183_read_state19, ap_block_state23_io, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp4_stage0_subdone <= (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_predicate_op183_read_state19 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state23_io) or ((last_reg_421 = ap_const_lv1_0) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)))));
    end process;

        ap_block_pp4_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp4_stage1_01001_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, last_reg_421_pp4_iter1_reg, ap_predicate_op197_read_state20, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp4_stage1_01001 <= (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_predicate_op197_read_state20 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0)) or ((last_reg_421_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_pp4_stage1_11001_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, last_reg_421_pp4_iter1_reg, ap_predicate_op197_read_state20, ap_block_state24_io, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp4_stage1_11001 <= (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_predicate_op197_read_state20 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state24_io) or ((last_reg_421_pp4_iter1_reg = ap_const_lv1_0) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)))));
    end process;


    ap_block_pp4_stage1_subdone_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, last_reg_421_pp4_iter1_reg, ap_predicate_op197_read_state20, ap_block_state24_io, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp4_stage1_subdone <= (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_predicate_op197_read_state20 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state24_io) or ((last_reg_421_pp4_iter1_reg = ap_const_lv1_0) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)))));
    end process;

        ap_block_pp4_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp4_stage2_11001_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, last_reg_421_pp4_iter1_reg, ap_predicate_op210_read_state21, ap_block_state25_io, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp4_stage2_11001 <= (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_predicate_op210_read_state21 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state25_io) or ((last_reg_421_pp4_iter1_reg = ap_const_lv1_0) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)))));
    end process;


    ap_block_pp4_stage2_subdone_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, last_reg_421_pp4_iter1_reg, ap_predicate_op210_read_state21, ap_block_state25_io, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp4_stage2_subdone <= (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_predicate_op210_read_state21 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state25_io) or ((last_reg_421_pp4_iter1_reg = ap_const_lv1_0) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)))));
    end process;

        ap_block_pp4_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp4_stage3_01001_assign_proc : process(ap_enable_reg_pp4_iter0, ap_predicate_op223_read_state22, ap_predicate_op239_write_state22, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp4_stage3_01001 <= ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (((ap_predicate_op239_write_state22 = ap_const_boolean_1) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op223_read_state22 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0))));
    end process;


    ap_block_pp4_stage3_11001_assign_proc : process(ap_enable_reg_pp4_iter0, ap_predicate_op223_read_state22, ap_predicate_op239_write_state22, ap_block_state22_io, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp4_stage3_11001 <= ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state22_io) or ((ap_predicate_op239_write_state22 = ap_const_boolean_1) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op223_read_state22 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0))));
    end process;


    ap_block_pp4_stage3_subdone_assign_proc : process(ap_enable_reg_pp4_iter0, ap_predicate_op223_read_state22, ap_predicate_op239_write_state22, ap_block_state22_io, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_pp4_stage3_subdone <= ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state22_io) or ((ap_predicate_op239_write_state22 = ap_const_boolean_1) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op223_read_state22 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0))));
    end process;


    ap_block_state10_pp2_stage0_iter0_assign_proc : process(ap_predicate_op111_read_state10, stream_in_24_TVALID_int_regslice)
    begin
                ap_block_state10_pp2_stage0_iter0 <= ((ap_predicate_op111_read_state10 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state11_pp2_stage1_iter0_assign_proc : process(ap_predicate_op123_read_state11, stream_in_24_TVALID_int_regslice)
    begin
                ap_block_state11_pp2_stage1_iter0 <= ((ap_predicate_op123_read_state11 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state12_pp2_stage2_iter0_assign_proc : process(ap_predicate_op135_read_state12, stream_in_24_TVALID_int_regslice)
    begin
                ap_block_state12_pp2_stage2_iter0 <= ((ap_predicate_op135_read_state12 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state13_io_assign_proc : process(ap_predicate_op159_write_state13, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_state13_io <= ((ap_predicate_op159_write_state13 = ap_const_boolean_1) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state13_pp2_stage3_iter0_assign_proc : process(ap_predicate_op147_read_state13, ap_predicate_op159_write_state13, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_state13_pp2_stage3_iter0 <= (((ap_predicate_op159_write_state13 = ap_const_boolean_1) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op147_read_state13 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state14_io_assign_proc : process(last_4_reg_221, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_state14_io <= ((last_4_reg_221 = ap_const_lv1_0) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state14_pp2_stage0_iter1_assign_proc : process(last_4_reg_221, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_state14_pp2_stage0_iter1 <= ((last_4_reg_221 = ap_const_lv1_0) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state16_pp3_stage0_iter0_assign_proc : process(stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_state16_pp3_stage0_iter0 <= ((stream_out_32_TREADY_int_regslice = ap_const_logic_0) or (stream_in_24_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state17_pp3_stage0_iter1_assign_proc : process(stream_out_32_TREADY_int_regslice)
    begin
                ap_block_state17_pp3_stage0_iter1 <= (stream_out_32_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state19_pp4_stage0_iter0_assign_proc : process(ap_predicate_op183_read_state19, stream_in_24_TVALID_int_regslice)
    begin
                ap_block_state19_pp4_stage0_iter0 <= ((ap_predicate_op183_read_state19 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state20_pp4_stage1_iter0_assign_proc : process(ap_predicate_op197_read_state20, stream_in_24_TVALID_int_regslice)
    begin
                ap_block_state20_pp4_stage1_iter0 <= ((ap_predicate_op197_read_state20 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state21_pp4_stage2_iter0_assign_proc : process(ap_predicate_op210_read_state21, stream_in_24_TVALID_int_regslice)
    begin
                ap_block_state21_pp4_stage2_iter0 <= ((ap_predicate_op210_read_state21 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state22_io_assign_proc : process(ap_predicate_op239_write_state22, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_state22_io <= ((ap_predicate_op239_write_state22 = ap_const_boolean_1) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state22_pp4_stage3_iter0_assign_proc : process(ap_predicate_op223_read_state22, ap_predicate_op239_write_state22, stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_state22_pp4_stage3_iter0 <= (((ap_predicate_op239_write_state22 = ap_const_boolean_1) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op223_read_state22 = ap_const_boolean_1) and (stream_in_24_TVALID_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state23_io_assign_proc : process(last_reg_421, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_state23_io <= ((last_reg_421 = ap_const_lv1_0) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state23_pp4_stage0_iter1_assign_proc : process(last_reg_421, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_state23_pp4_stage0_iter1 <= ((last_reg_421 = ap_const_lv1_0) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state24_io_assign_proc : process(last_reg_421_pp4_iter1_reg, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_state24_io <= ((last_reg_421_pp4_iter1_reg = ap_const_lv1_0) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state24_pp4_stage1_iter1_assign_proc : process(last_reg_421_pp4_iter1_reg, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_state24_pp4_stage1_iter1 <= ((last_reg_421_pp4_iter1_reg = ap_const_lv1_0) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state25_io_assign_proc : process(last_reg_421_pp4_iter1_reg, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_state25_io <= ((last_reg_421_pp4_iter1_reg = ap_const_lv1_0) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state25_pp4_stage2_iter1_assign_proc : process(last_reg_421_pp4_iter1_reg, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_state25_pp4_stage2_iter1 <= ((last_reg_421_pp4_iter1_reg = ap_const_lv1_0) and (stream_out_32_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter0_assign_proc : process(stream_in_24_TVALID_int_regslice)
    begin
                ap_block_state3_pp0_stage0_iter0 <= (stream_in_24_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state4_pp0_stage1_iter0_assign_proc : process(stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_state4_pp0_stage1_iter0 <= ((stream_out_32_TREADY_int_regslice = ap_const_logic_0) or (stream_in_24_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state5_pp0_stage0_iter1_assign_proc : process(stream_out_32_TREADY_int_regslice)
    begin
                ap_block_state5_pp0_stage0_iter1 <= (stream_out_32_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state7_pp1_stage0_iter0_assign_proc : process(stream_in_24_TVALID_int_regslice)
    begin
                ap_block_state7_pp1_stage0_iter0 <= (stream_in_24_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state8_pp1_stage1_iter0_assign_proc : process(stream_in_24_TVALID_int_regslice, stream_out_32_TREADY_int_regslice)
    begin
                ap_block_state8_pp1_stage1_iter0 <= ((stream_out_32_TREADY_int_regslice = ap_const_logic_0) or (stream_in_24_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state9_pp1_stage0_iter1_assign_proc : process(stream_out_32_TREADY_int_regslice)
    begin
                ap_block_state9_pp1_stage0_iter1 <= (stream_out_32_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_condition_1536_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_phi_mux_delayed_last_1_phi_fu_213_p4, ap_block_pp2_stage0_11001)
    begin
                ap_condition_1536 <= ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_phi_mux_delayed_last_1_phi_fu_213_p4 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001));
    end process;


    ap_condition_1540_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage1, delayed_last_1_reg_209, ap_block_pp2_stage1_11001)
    begin
                ap_condition_1540 <= ((delayed_last_1_reg_209 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001));
    end process;


    ap_condition_1545_assign_proc : process(ap_enable_reg_pp2_iter0, delayed_last_1_reg_209, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001)
    begin
                ap_condition_1545 <= ((delayed_last_1_reg_209 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001));
    end process;


    ap_condition_1549_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_phi_mux_delayed_last_phi_fu_413_p4, ap_block_pp4_stage0_11001)
    begin
                ap_condition_1549 <= ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_phi_mux_delayed_last_phi_fu_413_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001));
    end process;


    ap_condition_1553_assign_proc : process(ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage1, delayed_last_reg_409, ap_block_pp4_stage1_11001)
    begin
                ap_condition_1553 <= ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (delayed_last_reg_409 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001));
    end process;


    ap_condition_1558_assign_proc : process(ap_enable_reg_pp4_iter0, delayed_last_reg_409, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001)
    begin
                ap_condition_1558 <= ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (delayed_last_reg_409 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001));
    end process;


    ap_condition_567_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0_11001)
    begin
                ap_condition_567 <= ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001));
    end process;


    ap_condition_795_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001)
    begin
                ap_condition_795 <= ((ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001));
    end process;


    ap_condition_806_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001)
    begin
                ap_condition_806 <= ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001));
    end process;


    ap_condition_820_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001)
    begin
                ap_condition_820 <= ((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001));
    end process;


    ap_condition_843_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp4_stage0_11001)
    begin
                ap_condition_843 <= ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001));
    end process;


    ap_condition_850_assign_proc : process(ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage1, ap_block_pp4_stage1_11001)
    begin
                ap_condition_850 <= ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001));
    end process;


    ap_condition_863_assign_proc : process(ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001)
    begin
                ap_condition_863 <= ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001));
    end process;


    ap_condition_876_assign_proc : process(ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001)
    begin
                ap_condition_876 <= ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001));
    end process;


    ap_condition_pp0_flush_enable_assign_proc : process(ap_CS_fsm_pp0_stage1, grp_fu_635_p1, ap_block_pp0_stage1_subdone)
    begin
        if (((grp_fu_635_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
            ap_condition_pp0_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp0_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_flush_enable_assign_proc : process(ap_CS_fsm_pp1_stage1, grp_fu_635_p1, ap_block_pp1_stage1_subdone)
    begin
        if (((grp_fu_635_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
            ap_condition_pp1_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp1_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state10_assign_proc : process(ap_phi_mux_delayed_last_1_phi_fu_213_p4)
    begin
        if ((ap_phi_mux_delayed_last_1_phi_fu_213_p4 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state10 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_flush_enable_assign_proc : process(ap_CS_fsm_pp3_stage0, grp_fu_635_p1, ap_block_pp3_stage0_subdone)
    begin
        if (((grp_fu_635_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then 
            ap_condition_pp3_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp3_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp4_exit_iter0_state19_assign_proc : process(ap_phi_mux_delayed_last_phi_fu_413_p4)
    begin
        if ((ap_phi_mux_delayed_last_phi_fu_413_p4 = ap_const_lv1_1)) then 
            ap_condition_pp4_exit_iter0_state19 <= ap_const_logic_1;
        else 
            ap_condition_pp4_exit_iter0_state19 <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_enable_reg_pp4_iter0 = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_buffer_V_3_3_phi_fu_591_p4_assign_proc : process(delayed_last_reg_409, last_2_2_reg_522, ap_phi_reg_pp4_iter0_buffer_V_3_2_reg_553, p_Result_3_fu_963_p5, ap_phi_reg_pp4_iter0_buffer_V_3_3_reg_587)
    begin
        if ((delayed_last_reg_409 = ap_const_lv1_0)) then
            if ((last_2_2_reg_522 = ap_const_lv1_1)) then 
                ap_phi_mux_buffer_V_3_3_phi_fu_591_p4 <= ap_phi_reg_pp4_iter0_buffer_V_3_2_reg_553;
            elsif ((last_2_2_reg_522 = ap_const_lv1_0)) then 
                ap_phi_mux_buffer_V_3_3_phi_fu_591_p4 <= p_Result_3_fu_963_p5;
            else 
                ap_phi_mux_buffer_V_3_3_phi_fu_591_p4 <= ap_phi_reg_pp4_iter0_buffer_V_3_3_reg_587;
            end if;
        else 
            ap_phi_mux_buffer_V_3_3_phi_fu_591_p4 <= ap_phi_reg_pp4_iter0_buffer_V_3_3_reg_587;
        end if; 
    end process;


    ap_phi_mux_data_V_8_3_phi_fu_337_p4_assign_proc : process(delayed_last_1_reg_209, last_6_2_reg_301, ap_phi_reg_pp2_iter0_data_V_8_2_reg_312, p_Result_34_3_fu_846_p5, ap_phi_reg_pp2_iter0_data_V_8_3_reg_332)
    begin
        if ((delayed_last_1_reg_209 = ap_const_lv1_0)) then
            if ((last_6_2_reg_301 = ap_const_lv1_1)) then 
                ap_phi_mux_data_V_8_3_phi_fu_337_p4 <= ap_phi_reg_pp2_iter0_data_V_8_2_reg_312;
            elsif ((last_6_2_reg_301 = ap_const_lv1_0)) then 
                ap_phi_mux_data_V_8_3_phi_fu_337_p4 <= p_Result_34_3_fu_846_p5;
            else 
                ap_phi_mux_data_V_8_3_phi_fu_337_p4 <= ap_phi_reg_pp2_iter0_data_V_8_3_reg_332;
            end if;
        else 
            ap_phi_mux_data_V_8_3_phi_fu_337_p4 <= ap_phi_reg_pp2_iter0_data_V_8_3_reg_332;
        end if; 
    end process;


    ap_phi_mux_delayed_last_1_phi_fu_213_p4_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0, delayed_last_1_reg_209, last_4_reg_221, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (delayed_last_1_reg_209 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ap_phi_mux_delayed_last_1_phi_fu_213_p4 <= last_4_reg_221;
        else 
            ap_phi_mux_delayed_last_1_phi_fu_213_p4 <= delayed_last_1_reg_209;
        end if; 
    end process;


    ap_phi_mux_delayed_last_phi_fu_413_p4_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0, delayed_last_reg_409, last_reg_421, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (delayed_last_reg_409 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_delayed_last_phi_fu_413_p4 <= last_reg_421;
        else 
            ap_phi_mux_delayed_last_phi_fu_413_p4 <= delayed_last_reg_409;
        end if; 
    end process;


    ap_phi_mux_has_last_V_3_3_phi_fu_579_p4_assign_proc : process(delayed_last_reg_409, last_2_2_reg_522, ap_phi_reg_pp4_iter0_has_last_V_3_2_reg_543, tmp_7_fu_987_p4, ap_phi_reg_pp4_iter0_has_last_V_3_3_reg_575)
    begin
        if ((delayed_last_reg_409 = ap_const_lv1_0)) then
            if ((last_2_2_reg_522 = ap_const_lv1_1)) then 
                ap_phi_mux_has_last_V_3_3_phi_fu_579_p4 <= ap_phi_reg_pp4_iter0_has_last_V_3_2_reg_543;
            elsif ((last_2_2_reg_522 = ap_const_lv1_0)) then 
                ap_phi_mux_has_last_V_3_3_phi_fu_579_p4 <= tmp_7_fu_987_p4;
            else 
                ap_phi_mux_has_last_V_3_3_phi_fu_579_p4 <= ap_phi_reg_pp4_iter0_has_last_V_3_3_reg_575;
            end if;
        else 
            ap_phi_mux_has_last_V_3_3_phi_fu_579_p4 <= ap_phi_reg_pp4_iter0_has_last_V_3_3_reg_575;
        end if; 
    end process;


    ap_phi_mux_has_user_V_3_3_phi_fu_567_p4_assign_proc : process(delayed_last_reg_409, last_2_2_reg_522, ap_phi_reg_pp4_iter0_has_user_V_3_2_reg_533, tmp_6_fu_976_p4, ap_phi_reg_pp4_iter0_has_user_V_3_3_reg_563)
    begin
        if ((delayed_last_reg_409 = ap_const_lv1_0)) then
            if ((last_2_2_reg_522 = ap_const_lv1_1)) then 
                ap_phi_mux_has_user_V_3_3_phi_fu_567_p4 <= ap_phi_reg_pp4_iter0_has_user_V_3_2_reg_533;
            elsif ((last_2_2_reg_522 = ap_const_lv1_0)) then 
                ap_phi_mux_has_user_V_3_3_phi_fu_567_p4 <= tmp_6_fu_976_p4;
            else 
                ap_phi_mux_has_user_V_3_3_phi_fu_567_p4 <= ap_phi_reg_pp4_iter0_has_user_V_3_3_reg_563;
            end if;
        else 
            ap_phi_mux_has_user_V_3_3_phi_fu_567_p4 <= ap_phi_reg_pp4_iter0_has_user_V_3_3_reg_563;
        end if; 
    end process;


    ap_phi_mux_last_4_phi_fu_226_p4_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0, delayed_last_1_reg_209, last_4_reg_221, ap_enable_reg_pp2_iter1, last_6_3_reg_359)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (delayed_last_1_reg_209 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ap_phi_mux_last_4_phi_fu_226_p4 <= last_6_3_reg_359;
        else 
            ap_phi_mux_last_4_phi_fu_226_p4 <= last_4_reg_221;
        end if; 
    end process;


    ap_phi_mux_last_6_3_phi_fu_364_p4_assign_proc : process(delayed_last_1_reg_209, last_6_2_reg_301, ap_phi_reg_pp2_iter0_last_6_3_reg_359, stream_in_24_TLAST_int_regslice)
    begin
        if ((delayed_last_1_reg_209 = ap_const_lv1_0)) then
            if ((last_6_2_reg_301 = ap_const_lv1_1)) then 
                ap_phi_mux_last_6_3_phi_fu_364_p4 <= ap_const_lv1_1;
            elsif ((last_6_2_reg_301 = ap_const_lv1_0)) then 
                ap_phi_mux_last_6_3_phi_fu_364_p4 <= stream_in_24_TLAST_int_regslice;
            else 
                ap_phi_mux_last_6_3_phi_fu_364_p4 <= ap_phi_reg_pp2_iter0_last_6_3_reg_359;
            end if;
        else 
            ap_phi_mux_last_6_3_phi_fu_364_p4 <= ap_phi_reg_pp2_iter0_last_6_3_reg_359;
        end if; 
    end process;


    ap_phi_mux_last_phi_fu_426_p4_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0, delayed_last_reg_409, last_reg_421, ap_enable_reg_pp4_iter1, last_2_3_reg_599)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (delayed_last_reg_409 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_last_phi_fu_426_p4 <= last_2_3_reg_599;
        else 
            ap_phi_mux_last_phi_fu_426_p4 <= last_reg_421;
        end if; 
    end process;


    ap_phi_mux_user_6_3_phi_fu_350_p4_assign_proc : process(delayed_last_1_reg_209, last_6_2_reg_301, ap_phi_reg_pp2_iter0_user_6_2_reg_322, or_ln70_2_fu_835_p2, ap_phi_reg_pp2_iter0_user_6_3_reg_346)
    begin
        if ((delayed_last_1_reg_209 = ap_const_lv1_0)) then
            if ((last_6_2_reg_301 = ap_const_lv1_1)) then 
                ap_phi_mux_user_6_3_phi_fu_350_p4 <= ap_phi_reg_pp2_iter0_user_6_2_reg_322;
            elsif ((last_6_2_reg_301 = ap_const_lv1_0)) then 
                ap_phi_mux_user_6_3_phi_fu_350_p4 <= or_ln70_2_fu_835_p2;
            else 
                ap_phi_mux_user_6_3_phi_fu_350_p4 <= ap_phi_reg_pp2_iter0_user_6_3_reg_346;
            end if;
        else 
            ap_phi_mux_user_6_3_phi_fu_350_p4 <= ap_phi_reg_pp2_iter0_user_6_3_reg_346;
        end if; 
    end process;

    ap_phi_reg_pp2_iter0_data_V_8_3_reg_332 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp2_iter0_last_6_0_reg_234 <= "X";
    ap_phi_reg_pp2_iter0_last_6_1_reg_268 <= "X";
    ap_phi_reg_pp2_iter0_last_6_2_reg_301 <= "X";
    ap_phi_reg_pp2_iter0_last_6_3_reg_359 <= "X";
    ap_phi_reg_pp2_iter0_user_6_3_reg_346 <= "X";
    ap_phi_reg_pp4_iter0_buffer_V_3_3_reg_587 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp4_iter0_has_last_V_3_3_reg_575 <= "XXXX";
    ap_phi_reg_pp4_iter0_has_user_V_3_3_reg_563 <= "XXXX";
    ap_phi_reg_pp4_iter0_last_2_0_reg_434 <= "X";
    ap_phi_reg_pp4_iter0_last_2_1_reg_478 <= "X";
    ap_phi_reg_pp4_iter0_last_2_2_reg_522 <= "X";
    ap_phi_reg_pp4_iter0_last_2_3_reg_599 <= "X";

    ap_predicate_op111_read_state10_assign_proc : process(ap_phi_mux_delayed_last_1_phi_fu_213_p4, ap_phi_mux_last_4_phi_fu_226_p4)
    begin
                ap_predicate_op111_read_state10 <= ((ap_phi_mux_last_4_phi_fu_226_p4 = ap_const_lv1_0) and (ap_phi_mux_delayed_last_1_phi_fu_213_p4 = ap_const_lv1_0));
    end process;


    ap_predicate_op123_read_state11_assign_proc : process(delayed_last_1_reg_209, last_6_0_reg_234)
    begin
                ap_predicate_op123_read_state11 <= ((last_6_0_reg_234 = ap_const_lv1_0) and (delayed_last_1_reg_209 = ap_const_lv1_0));
    end process;


    ap_predicate_op135_read_state12_assign_proc : process(delayed_last_1_reg_209, last_6_1_reg_268)
    begin
                ap_predicate_op135_read_state12 <= ((last_6_1_reg_268 = ap_const_lv1_0) and (delayed_last_1_reg_209 = ap_const_lv1_0));
    end process;


    ap_predicate_op147_read_state13_assign_proc : process(delayed_last_1_reg_209, last_6_2_reg_301)
    begin
                ap_predicate_op147_read_state13 <= ((last_6_2_reg_301 = ap_const_lv1_0) and (delayed_last_1_reg_209 = ap_const_lv1_0));
    end process;


    ap_predicate_op159_write_state13_assign_proc : process(delayed_last_1_reg_209, last_4_reg_221)
    begin
                ap_predicate_op159_write_state13 <= ((last_4_reg_221 = ap_const_lv1_0) and (delayed_last_1_reg_209 = ap_const_lv1_0));
    end process;


    ap_predicate_op183_read_state19_assign_proc : process(ap_phi_mux_delayed_last_phi_fu_413_p4, ap_phi_mux_last_phi_fu_426_p4)
    begin
                ap_predicate_op183_read_state19 <= ((ap_phi_mux_last_phi_fu_426_p4 = ap_const_lv1_0) and (ap_phi_mux_delayed_last_phi_fu_413_p4 = ap_const_lv1_0));
    end process;


    ap_predicate_op197_read_state20_assign_proc : process(delayed_last_reg_409, last_2_0_reg_434)
    begin
                ap_predicate_op197_read_state20 <= ((last_2_0_reg_434 = ap_const_lv1_0) and (delayed_last_reg_409 = ap_const_lv1_0));
    end process;


    ap_predicate_op210_read_state21_assign_proc : process(delayed_last_reg_409, last_2_1_reg_478)
    begin
                ap_predicate_op210_read_state21 <= ((last_2_1_reg_478 = ap_const_lv1_0) and (delayed_last_reg_409 = ap_const_lv1_0));
    end process;


    ap_predicate_op223_read_state22_assign_proc : process(delayed_last_reg_409, last_2_2_reg_522)
    begin
                ap_predicate_op223_read_state22 <= ((last_2_2_reg_522 = ap_const_lv1_0) and (delayed_last_reg_409 = ap_const_lv1_0));
    end process;


    ap_predicate_op239_write_state22_assign_proc : process(delayed_last_reg_409, last_reg_421)
    begin
                ap_predicate_op239_write_state22 <= ((last_reg_421 = ap_const_lv1_0) and (delayed_last_reg_409 = ap_const_lv1_0));
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    grp_fu_615_p4 <= stream_in_24_TDATA_int_regslice(15 downto 8);
    grp_fu_625_p4 <= stream_in_24_TDATA_int_regslice(23 downto 16);
    grp_fu_635_p1 <= stream_in_24_TLAST_int_regslice;
    grp_read_fu_156_p2 <= mode_0_data_reg;

    mode_0_ack_out_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, regslice_both_stream_out_32_V_data_V_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (regslice_both_stream_out_32_V_data_V_U_apdone_blk = ap_const_logic_0)))) then 
            mode_0_ack_out <= ap_const_logic_1;
        else 
            mode_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    or_ln107_fu_664_p2 <= (stream_in_24_TUSER_int_regslice or empty_38_reg_1082_3);
    or_ln70_1_fu_809_p2 <= (stream_in_24_TUSER_int_regslice or ap_phi_reg_pp2_iter0_user_6_1_reg_290);
    or_ln70_2_fu_835_p2 <= (stream_in_24_TUSER_int_regslice or ap_phi_reg_pp2_iter0_user_6_2_reg_322);
    or_ln70_fu_783_p2 <= (stream_in_24_TUSER_int_regslice or ap_phi_reg_pp2_iter0_user_6_0_reg_256);
    or_ln90_fu_744_p2 <= (stream_in_24_TUSER_int_regslice or empty_36_reg_1117_3);
    out_c1_V_fu_678_p2 <= std_logic_vector(unsigned(zext_ln358_1_fu_674_p1) + unsigned(zext_ln358_fu_671_p1));
    out_c2_V_fu_691_p2 <= std_logic_vector(unsigned(zext_ln358_3_fu_687_p1) + unsigned(zext_ln358_2_fu_684_p1));
    p_Result_11_fu_767_p5 <= (data_V_8_3_reg_332(31 downto 8) & trunc_ln674_2_fu_763_p1);
    p_Result_14_fu_859_p3 <= (alpha_read_reg_1073 & stream_in_24_TDATA_int_regslice);
    p_Result_15_fu_721_p5 <= (((p_Result_9_fu_711_p4 & trunc_ln674_1_fu_707_p1) & p_Result_8_fu_697_p4) & trunc_ln674_reg_1097);
    p_Result_1_fu_899_p5 <= (ap_phi_reg_pp4_iter0_buffer_V_3_0_reg_467(95 downto 48) & stream_in_24_TDATA_int_regslice & ap_phi_reg_pp4_iter0_buffer_V_3_0_reg_467(23 downto 0));
    p_Result_2_fu_931_p5 <= (ap_phi_reg_pp4_iter0_buffer_V_3_1_reg_511(95 downto 72) & stream_in_24_TDATA_int_regslice & ap_phi_reg_pp4_iter0_buffer_V_3_1_reg_511(47 downto 0));
    p_Result_34_1_fu_793_p5 <= (ap_phi_reg_pp2_iter0_data_V_8_0_reg_245(31 downto 16) & trunc_ln674_3_fu_789_p1 & ap_phi_reg_pp2_iter0_data_V_8_0_reg_245(7 downto 0));
    p_Result_34_2_fu_819_p5 <= (ap_phi_reg_pp2_iter0_data_V_8_1_reg_279(31 downto 24) & trunc_ln674_4_fu_815_p1 & ap_phi_reg_pp2_iter0_data_V_8_1_reg_279(15 downto 0));
    p_Result_34_3_fu_846_p5 <= (trunc_ln674_5_fu_842_p1 & ap_phi_reg_pp2_iter0_data_V_8_2_reg_312(23 downto 0));
    p_Result_36_1_fu_755_p3 <= (trunc_ln215_1_fu_751_p1 & trunc_ln215_reg_1122);
    p_Result_3_fu_963_p5 <= (stream_in_24_TDATA_int_regslice & ap_phi_reg_pp4_iter0_buffer_V_3_2_reg_553(71 downto 0));
    p_Result_8_fu_697_p4 <= out_c1_V_fu_678_p2(8 downto 1);
    p_Result_9_fu_711_p4 <= out_c2_V_fu_691_p2(8 downto 1);
    p_Result_s_fu_867_p5 <= (buffer_V_3_3_reg_587(95 downto 24) & stream_in_24_TDATA_int_regslice);

    stream_in_24_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp4_stage0, ap_phi_mux_delayed_last_phi_fu_413_p4, ap_phi_mux_last_phi_fu_426_p4, ap_CS_fsm_pp4_stage1, ap_block_pp4_stage1, delayed_last_reg_409, last_2_0_reg_434, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2, last_2_1_reg_478, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3, last_2_2_reg_522, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0, ap_phi_mux_delayed_last_1_phi_fu_213_p4, ap_phi_mux_last_4_phi_fu_226_p4, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1, delayed_last_1_reg_209, last_6_0_reg_234, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2, last_6_1_reg_268, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3, last_6_2_reg_301, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, stream_in_24_TVALID_int_regslice)
    begin
        if ((((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_phi_mux_last_phi_fu_426_p4 = ap_const_lv1_0) and (ap_phi_mux_delayed_last_phi_fu_413_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (last_2_2_reg_522 = ap_const_lv1_0) and (delayed_last_reg_409 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage3)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (last_2_1_reg_478 = ap_const_lv1_0) and (delayed_last_reg_409 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage2)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (last_2_0_reg_434 = ap_const_lv1_0) and (delayed_last_reg_409 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((last_6_2_reg_301 = ap_const_lv1_0) and (delayed_last_1_reg_209 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3)) or ((last_6_1_reg_268 = ap_const_lv1_0) and (delayed_last_1_reg_209 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2)) or ((last_6_0_reg_234 = ap_const_lv1_0) and (delayed_last_1_reg_209 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_phi_mux_last_4_phi_fu_226_p4 = ap_const_lv1_0) and (ap_phi_mux_delayed_last_1_phi_fu_213_p4 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0)))) then 
            stream_in_24_TDATA_blk_n <= stream_in_24_TVALID_int_regslice;
        else 
            stream_in_24_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_in_24_TREADY <= regslice_both_stream_in_24_V_data_V_U_ack_in;

    stream_in_24_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage1, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_predicate_op183_read_state19, ap_block_pp4_stage0_11001, ap_predicate_op197_read_state20, ap_block_pp4_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_predicate_op111_read_state10, ap_block_pp2_stage0_11001, ap_predicate_op123_read_state11, ap_block_pp2_stage1_11001, ap_predicate_op135_read_state12, ap_block_pp2_stage2_11001, ap_block_pp3_stage0_11001, ap_predicate_op210_read_state21, ap_block_pp4_stage2_11001, ap_predicate_op223_read_state22, ap_block_pp4_stage3_11001, ap_predicate_op147_read_state13, ap_block_pp2_stage3_11001)
    begin
        if ((((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_predicate_op223_read_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_predicate_op210_read_state21 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_predicate_op197_read_state20 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_predicate_op183_read_state19 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)) or ((ap_predicate_op147_read_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001)) or ((ap_predicate_op135_read_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001)) or ((ap_predicate_op123_read_state11 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001)) or ((ap_predicate_op111_read_state10 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001)))) then 
            stream_in_24_TREADY_int_regslice <= ap_const_logic_1;
        else 
            stream_in_24_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    stream_out_32_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_block_pp4_stage1, delayed_last_reg_409, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0, delayed_last_1_reg_209, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, last_reg_421, ap_enable_reg_pp4_iter1, last_reg_421_pp4_iter1_reg, ap_enable_reg_pp3_iter1, last_4_reg_221, ap_enable_reg_pp2_iter1, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter1, stream_out_32_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (last_reg_421 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (delayed_last_reg_409 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (last_4_reg_221 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0)) or ((last_4_reg_221 = ap_const_lv1_0) and (delayed_last_1_reg_209 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3)) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0)) or ((last_reg_421_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2)) or ((last_reg_421_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (last_reg_421 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0)))) then 
            stream_out_32_TDATA_blk_n <= stream_out_32_TREADY_int_regslice;
        else 
            stream_out_32_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stream_out_32_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage1, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, last_reg_421, ap_enable_reg_pp4_iter1, last_reg_421_pp4_iter1_reg, p_Result_15_fu_721_p5, p_Result_36_1_fu_755_p3, p_Result_14_fu_859_p3, trunc_ln674_6_fu_998_p1, ap_predicate_op239_write_state22, p_Result_28_1_reg_1247, p_Result_28_2_reg_1262, ap_predicate_op159_write_state13, ap_phi_mux_data_V_8_3_phi_fu_337_p4, ap_block_pp0_stage1_01001, ap_block_pp1_stage1_01001, ap_block_pp2_stage3_01001, ap_block_pp3_stage0_01001, ap_block_pp4_stage3_01001, ap_block_pp4_stage0_01001, ap_block_pp4_stage1_01001)
    begin
        if (((last_reg_421_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_01001))) then 
            stream_out_32_TDATA_int_regslice <= p_Result_28_2_reg_1262;
        elsif (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (last_reg_421 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_01001))) then 
            stream_out_32_TDATA_int_regslice <= p_Result_28_1_reg_1247;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_predicate_op239_write_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_01001))) then 
            stream_out_32_TDATA_int_regslice <= trunc_ln674_6_fu_998_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_01001))) then 
            stream_out_32_TDATA_int_regslice <= p_Result_14_fu_859_p3;
        elsif (((ap_predicate_op159_write_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_01001))) then 
            stream_out_32_TDATA_int_regslice <= ap_phi_mux_data_V_8_3_phi_fu_337_p4;
        elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_01001))) then 
            stream_out_32_TDATA_int_regslice <= p_Result_36_1_fu_755_p3;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            stream_out_32_TDATA_int_regslice <= p_Result_15_fu_721_p5;
        else 
            stream_out_32_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stream_out_32_TLAST_int_regslice_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage1, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, last_reg_421, ap_enable_reg_pp4_iter1, last_reg_421_pp4_iter1_reg, ap_predicate_op239_write_state22, p_Result_30_1_reg_1257, p_Result_30_2_reg_1272, ap_predicate_op159_write_state13, ap_phi_mux_last_6_3_phi_fu_364_p4, ap_phi_mux_has_last_V_3_3_phi_fu_579_p4, ap_block_pp0_stage1_01001, ap_block_pp1_stage1_01001, ap_block_pp2_stage3_01001, ap_block_pp3_stage0_01001, ap_block_pp4_stage3_01001, ap_block_pp4_stage0_01001, ap_block_pp4_stage1_01001, stream_in_24_TLAST_int_regslice)
    begin
        if (((last_reg_421_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_01001))) then 
            stream_out_32_TLAST_int_regslice <= p_Result_30_2_reg_1272;
        elsif (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (last_reg_421 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_01001))) then 
            stream_out_32_TLAST_int_regslice <= p_Result_30_1_reg_1257;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_predicate_op239_write_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_01001))) then 
            stream_out_32_TLAST_int_regslice <= ap_phi_mux_has_last_V_3_3_phi_fu_579_p4(1 downto 1);
        elsif (((ap_predicate_op159_write_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_01001))) then 
            stream_out_32_TLAST_int_regslice <= ap_phi_mux_last_6_3_phi_fu_364_p4;
        elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_01001)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_01001)))) then 
            stream_out_32_TLAST_int_regslice <= stream_in_24_TLAST_int_regslice;
        else 
            stream_out_32_TLAST_int_regslice <= "X";
        end if; 
    end process;


    stream_out_32_TUSER_int_regslice_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage1, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, last_reg_421, ap_enable_reg_pp4_iter1, last_reg_421_pp4_iter1_reg, or_ln107_fu_664_p2, or_ln90_fu_744_p2, ap_predicate_op239_write_state22, p_Result_29_1_reg_1252, p_Result_29_2_reg_1267, ap_predicate_op159_write_state13, ap_phi_mux_user_6_3_phi_fu_350_p4, ap_phi_mux_has_user_V_3_3_phi_fu_567_p4, ap_block_pp0_stage1_01001, ap_block_pp1_stage1_01001, ap_block_pp2_stage3_01001, ap_block_pp3_stage0_01001, ap_block_pp4_stage3_01001, ap_block_pp4_stage0_01001, ap_block_pp4_stage1_01001, stream_in_24_TUSER_int_regslice)
    begin
        if (((last_reg_421_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_01001))) then 
            stream_out_32_TUSER_int_regslice <= p_Result_29_2_reg_1267;
        elsif (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (last_reg_421 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_01001))) then 
            stream_out_32_TUSER_int_regslice <= p_Result_29_1_reg_1252;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_predicate_op239_write_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_01001))) then 
            stream_out_32_TUSER_int_regslice <= ap_phi_mux_has_user_V_3_3_phi_fu_567_p4(0 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_01001))) then 
            stream_out_32_TUSER_int_regslice <= stream_in_24_TUSER_int_regslice;
        elsif (((ap_predicate_op159_write_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_01001))) then 
            stream_out_32_TUSER_int_regslice <= ap_phi_mux_user_6_3_phi_fu_350_p4;
        elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_01001))) then 
            stream_out_32_TUSER_int_regslice <= or_ln90_fu_744_p2;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            stream_out_32_TUSER_int_regslice <= or_ln107_fu_664_p2;
        else 
            stream_out_32_TUSER_int_regslice <= "X";
        end if; 
    end process;

    stream_out_32_TVALID <= regslice_both_stream_out_32_V_data_V_U_vld_out;

    stream_out_32_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage1, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, last_reg_421, ap_enable_reg_pp4_iter1, last_reg_421_pp4_iter1_reg, ap_block_pp4_stage0_11001, ap_block_pp4_stage1_11001, ap_block_pp0_stage1_11001, ap_block_pp1_stage1_11001, ap_block_pp3_stage0_11001, ap_predicate_op239_write_state22, ap_block_pp4_stage3_11001, ap_predicate_op159_write_state13, ap_block_pp2_stage3_11001)
    begin
        if ((((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_predicate_op239_write_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_predicate_op159_write_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001)) or ((last_reg_421_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (last_reg_421 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001)))) then 
            stream_out_32_TVALID_int_regslice <= ap_const_logic_1;
        else 
            stream_out_32_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    
    tmp_1_fu_889_p4_proc : process(has_last_V_3_3_reg_575, stream_in_24_TLAST_int_regslice)
    begin
        tmp_1_fu_889_p4 <= has_last_V_3_3_reg_575;
        tmp_1_fu_889_p4(0) <= stream_in_24_TLAST_int_regslice(0);
    end process;

    
    tmp_2_fu_911_p4_proc : process(ap_phi_reg_pp4_iter0_has_user_V_3_0_reg_445, stream_in_24_TUSER_int_regslice)
    begin
        tmp_2_fu_911_p4 <= ap_phi_reg_pp4_iter0_has_user_V_3_0_reg_445;
        tmp_2_fu_911_p4(1) <= stream_in_24_TUSER_int_regslice(0);
    end process;

    
    tmp_3_fu_921_p4_proc : process(ap_phi_reg_pp4_iter0_has_last_V_3_0_reg_456, stream_in_24_TLAST_int_regslice)
    begin
        tmp_3_fu_921_p4 <= ap_phi_reg_pp4_iter0_has_last_V_3_0_reg_456;
        tmp_3_fu_921_p4(1) <= stream_in_24_TLAST_int_regslice(0);
    end process;

    
    tmp_4_fu_943_p4_proc : process(ap_phi_reg_pp4_iter0_has_user_V_3_1_reg_489, stream_in_24_TUSER_int_regslice)
    begin
        tmp_4_fu_943_p4 <= ap_phi_reg_pp4_iter0_has_user_V_3_1_reg_489;
        tmp_4_fu_943_p4(2) <= stream_in_24_TUSER_int_regslice(0);
    end process;

    
    tmp_5_fu_953_p4_proc : process(ap_phi_reg_pp4_iter0_has_last_V_3_1_reg_500, stream_in_24_TLAST_int_regslice)
    begin
        tmp_5_fu_953_p4 <= ap_phi_reg_pp4_iter0_has_last_V_3_1_reg_500;
        tmp_5_fu_953_p4(2) <= stream_in_24_TLAST_int_regslice(0);
    end process;

    
    tmp_6_fu_976_p4_proc : process(ap_phi_reg_pp4_iter0_has_user_V_3_2_reg_533, stream_in_24_TUSER_int_regslice)
    begin
        tmp_6_fu_976_p4 <= ap_phi_reg_pp4_iter0_has_user_V_3_2_reg_533;
        tmp_6_fu_976_p4(3) <= stream_in_24_TUSER_int_regslice(0);
    end process;

    
    tmp_7_fu_987_p4_proc : process(ap_phi_reg_pp4_iter0_has_last_V_3_2_reg_543, stream_in_24_TLAST_int_regslice)
    begin
        tmp_7_fu_987_p4 <= ap_phi_reg_pp4_iter0_has_last_V_3_2_reg_543;
        tmp_7_fu_987_p4(3) <= stream_in_24_TLAST_int_regslice(0);
    end process;

    
    tmp_fu_879_p4_proc : process(has_user_V_3_3_reg_563, stream_in_24_TUSER_int_regslice)
    begin
        tmp_fu_879_p4 <= has_user_V_3_3_reg_563;
        tmp_fu_879_p4(0) <= stream_in_24_TUSER_int_regslice(0);
    end process;

    trunc_ln215_1_fu_751_p1 <= stream_in_24_TDATA_int_regslice(16 - 1 downto 0);
    trunc_ln215_fu_733_p1 <= stream_in_24_TDATA_int_regslice(16 - 1 downto 0);
    trunc_ln674_1_fu_707_p1 <= stream_in_24_TDATA_int_regslice(8 - 1 downto 0);
    trunc_ln674_2_fu_763_p1 <= stream_in_24_TDATA_int_regslice(8 - 1 downto 0);
    trunc_ln674_3_fu_789_p1 <= stream_in_24_TDATA_int_regslice(8 - 1 downto 0);
    trunc_ln674_4_fu_815_p1 <= stream_in_24_TDATA_int_regslice(8 - 1 downto 0);
    trunc_ln674_5_fu_842_p1 <= stream_in_24_TDATA_int_regslice(8 - 1 downto 0);
    trunc_ln674_6_fu_998_p1 <= ap_phi_mux_buffer_V_3_3_phi_fu_591_p4(32 - 1 downto 0);
    trunc_ln674_fu_653_p1 <= stream_in_24_TDATA_int_regslice(8 - 1 downto 0);
    zext_ln358_1_fu_674_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_615_p4),9));
    zext_ln358_2_fu_684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_5_reg_1092),9));
    zext_ln358_3_fu_687_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_625_p4),9));
    zext_ln358_fu_671_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_s_40_reg_1087),9));
end behav;
