From 8ef1d29cc75d206ec7e1e825161e0bd6052a38b3 Mon Sep 17 00:00:00 2001
From: Dan Nica <dan.nica@nxp.com>
Date: Mon, 28 Mar 2022 12:23:04 +0300
Subject: [PATCH 21/33] s32gen1: Enable support for MMC DDR52

Issue: ALB-7950
Upstream-Status: Pending 

Signed-off-by: Dan Nica <dan.nica@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 arch/arm/dts/fsl-s32-gen1.dtsi | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/arch/arm/dts/fsl-s32-gen1.dtsi b/arch/arm/dts/fsl-s32-gen1.dtsi
index bc6b7d7344..3a607e6585 100644
--- a/arch/arm/dts/fsl-s32-gen1.dtsi
+++ b/arch/arm/dts/fsl-s32-gen1.dtsi
@@ -165,6 +165,10 @@
 		clock-names = "ipg", "ahb", "per";
 		clock-frequency = <0>;	/* updated dynamically if 0 */
 		bus-width = <8>;
+		/* The property name is misleading. Actually means DDR52 is
+		 * supported at both 1.8V and 3.3V
+		 */
+		mmc-ddr-1_8v;
 		no-1-8-v;
 		status = "disabled";
 	};
-- 
2.17.1

