#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jan 19 11:00:18 2023
# Process ID: 16432
# Current directory: C:/Users/Hakan/term_project_debug/term_project_debug.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: C:/Users/Hakan/term_project_debug/term_project_debug.runs/synth_1/top_module.vds
# Journal file: C:/Users/Hakan/term_project_debug/term_project_debug.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21996 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 335.883 ; gain = 99.730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/Hakan/term_project_debug/term_project_debug.srcs/sources_1/new/top_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/Hakan/Downloads/clk_divider.v:10]
	Parameter toggle_value bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/Hakan/Downloads/clk_divider.v:10]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/Hakan/Downloads/debouncer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [C:/Users/Hakan/Downloads/debouncer.v:3]
INFO: [Synth 8-6157] synthesizing module 'ssd' [C:/Users/Hakan/Downloads/ssd.v:32]
INFO: [Synth 8-6155] done synthesizing module 'ssd' (3#1) [C:/Users/Hakan/Downloads/ssd.v:32]
INFO: [Synth 8-6157] synthesizing module 'elevator_control_module' [C:/Users/Hakan/term_project_debug/term_project_debug.srcs/sources_1/new/elevator_control_module.v:3]
	Parameter FL_IDX0 bound to: 3'b000 
	Parameter FL_IDX1 bound to: 3'b001 
	Parameter FL_IDX2 bound to: 3'b010 
	Parameter FL_IDX3 bound to: 3'b011 
	Parameter FL_IDX4 bound to: 3'b100 
	Parameter FLOOR0 bound to: 5'b00001 
	Parameter FLOOR1 bound to: 5'b00010 
	Parameter FLOOR2 bound to: 5'b00100 
	Parameter FLOOR3 bound to: 5'b01000 
	Parameter FLOOR4 bound to: 5'b10000 
	Parameter IDLE bound to: 2'b00 
	Parameter UP bound to: 2'b01 
	Parameter DOWN bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hakan/term_project_debug/term_project_debug.srcs/sources_1/new/elevator_control_module.v:424]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hakan/term_project_debug/term_project_debug.srcs/sources_1/new/elevator_control_module.v:458]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hakan/term_project_debug/term_project_debug.srcs/sources_1/new/elevator_control_module.v:492]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hakan/term_project_debug/term_project_debug.srcs/sources_1/new/elevator_control_module.v:526]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hakan/term_project_debug/term_project_debug.srcs/sources_1/new/elevator_control_module.v:560]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hakan/term_project_debug/term_project_debug.srcs/sources_1/new/elevator_control_module.v:422]
INFO: [Synth 8-6155] done synthesizing module 'elevator_control_module' (4#1) [C:/Users/Hakan/term_project_debug/term_project_debug.srcs/sources_1/new/elevator_control_module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (5#1) [C:/Users/Hakan/term_project_debug/term_project_debug.srcs/sources_1/new/top_module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 390.602 ; gain = 154.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 390.602 ; gain = 154.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 390.602 ; gain = 154.449
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Hakan/Downloads/project.xdc]
Finished Parsing XDC File [C:/Users/Hakan/Downloads/project.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Hakan/Downloads/project.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 749.441 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 749.441 ; gain = 513.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 749.441 ; gain = 513.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 749.441 ; gain = 513.289
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "divided_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_floor_reg' in module 'elevator_control_module'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'elevator_control_module'
INFO: [Synth 8-5546] ROM "current_floor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led_outside_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_floor" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_floor" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_floor" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_floor" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "intermediate_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fl_idx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "call_floor" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fl_idx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fl_idx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fl_idx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "current_floor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led_outside_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_floor" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_floor" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_floor" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_floor" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "intermediate_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fl_idx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "call_floor" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fl_idx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fl_idx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fl_idx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "intermediate_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_floor_reg' in module 'fsm1DD8484C0400'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/Hakan/term_project_debug/term_project_debug.srcs/sources_1/new/elevator_control_module.v:173]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/Hakan/term_project_debug/term_project_debug.srcs/sources_1/new/elevator_control_module.v:173]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                      UP |                              100 |                               01
                    DOWN |                              010 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'elevator_control_module'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/Hakan/term_project_debug/term_project_debug.srcs/sources_1/new/elevator_control_module.v:173]
WARNING: [Synth 8-327] inferring latch for variable 'busy_state_reg' [C:/Users/Hakan/term_project_debug/term_project_debug.srcs/sources_1/new/elevator_control_module.v:171]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 749.441 ; gain = 513.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 12    
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 59    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ssd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module elevator_control_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 12    
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 57    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element pb0/clean_out_reg was removed.  [C:/Users/Hakan/Downloads/debouncer.v:22]
WARNING: [Synth 8-6014] Unused sequential element pb1/clean_out_reg was removed.  [C:/Users/Hakan/Downloads/debouncer.v:22]
WARNING: [Synth 8-6014] Unused sequential element pb2/clean_out_reg was removed.  [C:/Users/Hakan/Downloads/debouncer.v:22]
WARNING: [Synth 8-6014] Unused sequential element pb3/clean_out_reg was removed.  [C:/Users/Hakan/Downloads/debouncer.v:22]
WARNING: [Synth 8-6014] Unused sequential element pb4/clean_out_reg was removed.  [C:/Users/Hakan/Downloads/debouncer.v:22]
INFO: [Synth 8-5546] ROM "divider/divided_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_segment_display/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "elevator/current_floor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'elevator/p_reg[7]' (FDPE) to 'elevator/b_reg[7]'
INFO: [Synth 8-3886] merging instance 'elevator/p_reg[6]' (FDPE) to 'elevator/b_reg[7]'
INFO: [Synth 8-3886] merging instance 'elevator/p_reg[5]' (FDPE) to 'elevator/b_reg[7]'
INFO: [Synth 8-3886] merging instance 'elevator/p_reg[4]' (FDPE) to 'elevator/b_reg[7]'
INFO: [Synth 8-3886] merging instance 'elevator/p_reg[3]' (FDPE) to 'elevator/b_reg[7]'
INFO: [Synth 8-3886] merging instance 'elevator/p_reg[2]' (FDPE) to 'elevator/b_reg[7]'
INFO: [Synth 8-3886] merging instance 'elevator/p_reg[1]' (FDPE) to 'elevator/b_reg[7]'
INFO: [Synth 8-3886] merging instance 'elevator/p_reg[0]' (FDPE) to 'elevator/b_reg[7]'
INFO: [Synth 8-3886] merging instance 'elevator/g_reg[7]' (FDPE) to 'elevator/g_reg[1]'
INFO: [Synth 8-3886] merging instance 'elevator/g_reg[6]' (FDPE) to 'elevator/g_reg[1]'
INFO: [Synth 8-3886] merging instance 'elevator/g_reg[3]' (FDPE) to 'elevator/e_reg[2]'
INFO: [Synth 8-3886] merging instance 'elevator/g_reg[2]' (FDPE) to 'elevator/g_reg[1]'
INFO: [Synth 8-3886] merging instance 'elevator/f_reg[7]' (FDPE) to 'elevator/f_reg[6]'
INFO: [Synth 8-3886] merging instance 'elevator/f_reg[6]' (FDPE) to 'elevator/f_reg[1]'
INFO: [Synth 8-3886] merging instance 'elevator/f_reg[4]' (FDPE) to 'elevator/e_reg[5]'
INFO: [Synth 8-3886] merging instance 'elevator/f_reg[3]' (FDPE) to 'elevator/e_reg[2]'
INFO: [Synth 8-3886] merging instance 'elevator/f_reg[2]' (FDPE) to 'elevator/e_reg[2]'
INFO: [Synth 8-3886] merging instance 'elevator/e_reg[7]' (FDPE) to 'elevator/e_reg[1]'
INFO: [Synth 8-3886] merging instance 'elevator/e_reg[6]' (FDPE) to 'elevator/e_reg[1]'
INFO: [Synth 8-3886] merging instance 'elevator/e_reg[5]' (FDPE) to 'elevator/a_reg[4]'
INFO: [Synth 8-3886] merging instance 'elevator/e_reg[4]' (FDPE) to 'elevator/e_reg[2]'
INFO: [Synth 8-3886] merging instance 'elevator/e_reg[3]' (FDPE) to 'elevator/e_reg[2]'
INFO: [Synth 8-3886] merging instance 'elevator/e_reg[2]' (FDPE) to 'elevator/c_reg[5]'
INFO: [Synth 8-3886] merging instance 'elevator/d_reg[7]' (FDPE) to 'elevator/d_reg[6]'
INFO: [Synth 8-3886] merging instance 'elevator/d_reg[6]' (FDPE) to 'elevator/d_reg[3]'
INFO: [Synth 8-3886] merging instance 'elevator/d_reg[5]' (FDPE) to 'elevator/a_reg[4]'
INFO: [Synth 8-3886] merging instance 'elevator/d_reg[4]' (FDPE) to 'elevator/c_reg[4]'
INFO: [Synth 8-3886] merging instance 'elevator/d_reg[3]' (FDPE) to 'elevator/d_reg[1]'
INFO: [Synth 8-3886] merging instance 'elevator/d_reg[2]' (FDPE) to 'elevator/c_reg[5]'
INFO: [Synth 8-3886] merging instance 'elevator/c_reg[7]' (FDPE) to 'elevator/c_reg[1]'
INFO: [Synth 8-3886] merging instance 'elevator/c_reg[6]' (FDPE) to 'elevator/c_reg[1]'
INFO: [Synth 8-3886] merging instance 'elevator/c_reg[5]' (FDPE) to 'elevator/a_reg[3]'
INFO: [Synth 8-3886] merging instance 'elevator/c_reg[3]' (FDPE) to 'elevator/c_reg[1]'
INFO: [Synth 8-3886] merging instance 'elevator/c_reg[2]' (FDPE) to 'elevator/c_reg[1]'
INFO: [Synth 8-3886] merging instance 'elevator/b_reg[7]' (FDPE) to 'elevator/b_reg[6]'
INFO: [Synth 8-3886] merging instance 'elevator/b_reg[6]' (FDPE) to 'elevator/b_reg[3]'
INFO: [Synth 8-3886] merging instance 'elevator/b_reg[5]' (FDPE) to 'elevator/a_reg[3]'
INFO: [Synth 8-3886] merging instance 'elevator/b_reg[4]' (FDPE) to 'elevator/a_reg[3]'
INFO: [Synth 8-3886] merging instance 'elevator/b_reg[3]' (FDPE) to 'elevator/b_reg[2]'
INFO: [Synth 8-3886] merging instance 'elevator/b_reg[2]' (FDPE) to 'elevator/b_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\elevator/b_reg[1] )
INFO: [Synth 8-3886] merging instance 'elevator/b_reg[0]' (FDPE) to 'elevator/a_reg[3]'
INFO: [Synth 8-3886] merging instance 'elevator/a_reg[7]' (FDPE) to 'elevator/a_reg[1]'
INFO: [Synth 8-3886] merging instance 'elevator/a_reg[6]' (FDPE) to 'elevator/a_reg[1]'
INFO: [Synth 8-3886] merging instance 'elevator/a_reg[5]' (FDPE) to 'elevator/a_reg[1]'
INFO: [Synth 8-3886] merging instance 'elevator/a_reg[2]' (FDPE) to 'elevator/a_reg[1]'
WARNING: [Synth 8-3332] Sequential element (pb0/noisy_in_reg_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (pb0/clean_out_tmp1_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (pb0/clean_out_tmp2_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (pb1/noisy_in_reg_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (pb1/clean_out_tmp1_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (pb1/clean_out_tmp2_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (pb2/noisy_in_reg_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (pb2/clean_out_tmp1_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (pb2/clean_out_tmp2_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (pb3/noisy_in_reg_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (pb3/clean_out_tmp1_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (pb3/clean_out_tmp2_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (pb4/noisy_in_reg_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (pb4/clean_out_tmp1_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (pb4/clean_out_tmp2_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (seven_segment_display/p_out_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (elevator/b_reg[1]) is unused and will be removed from module top_module.
INFO: [Synth 8-3886] merging instance 'elevator/g_reg[1]' (FDPE) to 'elevator/e_reg[1]'
INFO: [Synth 8-3886] merging instance 'elevator/f_reg[1]' (FDPE) to 'elevator/e_reg[1]'
INFO: [Synth 8-3886] merging instance 'elevator/e_reg[1]' (FDPE) to 'elevator/c_reg[1]'
INFO: [Synth 8-3886] merging instance 'elevator/d_reg[1]' (FDPE) to 'elevator/c_reg[1]'
INFO: [Synth 8-3886] merging instance 'elevator/d_reg[0]' (FDPE) to 'elevator/a_reg[0]'
INFO: [Synth 8-3886] merging instance 'elevator/c_reg[1]' (FDPE) to 'elevator/a_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 749.441 ; gain = 513.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 749.441 ; gain = 513.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 758.801 ; gain = 522.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 761.727 ; gain = 525.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 761.727 ; gain = 525.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 761.727 ; gain = 525.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 761.727 ; gain = 525.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 761.727 ; gain = 525.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 761.727 ; gain = 525.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 761.727 ; gain = 525.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    11|
|3     |LUT1   |     3|
|4     |LUT2   |    39|
|5     |LUT3   |    46|
|6     |LUT4   |    40|
|7     |LUT5   |    39|
|8     |LUT6   |    61|
|9     |FDCE   |    85|
|10    |FDPE   |    29|
|11    |LD     |     4|
|12    |IBUF   |    15|
|13    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+------------------------+------+
|      |Instance                |Module                  |Cells |
+------+------------------------+------------------------+------+
|1     |top                     |                        |   401|
|2     |  divider               |clk_divider             |    65|
|3     |  elevator              |elevator_control_module |   198|
|4     |  seven_segment_display |ssd                     |    94|
+------+------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 761.727 ; gain = 525.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 761.727 ; gain = 166.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 761.727 ; gain = 525.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 761.727 ; gain = 538.754
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hakan/term_project_debug/term_project_debug.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 761.727 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan 19 11:00:43 2023...
