
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: _110_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: count_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.010634    0.040660    0.026636    0.026636 ^ clk (in)
                                                         clk (net)
                      0.040661    0.000000    0.026636 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.017680    0.029648    0.085722    0.112358 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.029648    0.000146    0.112504 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.025645    0.034972    0.087991    0.200494 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.034975    0.000247    0.200742 ^ _110_/CLK (sky130_fd_sc_hd__dfxtp_1)
     8    0.019824    0.143782    0.267253    0.467994 ^ _110_/Q (sky130_fd_sc_hd__dfxtp_1)
                                                         net6 (net)
                      0.143782    0.000117    0.468111 ^ output6/A (sky130_fd_sc_hd__buf_2)
     1    0.033921    0.126987    0.161490    0.629601 ^ output6/X (sky130_fd_sc_hd__buf_2)
                                                         count_out[2] (net)
                      0.126988    0.000215    0.629816 ^ count_out[2] (out)
                                              0.629816   data arrival time

                                 19.000000   19.000000   clock clk (rise edge)
                                  0.000000   19.000000   clock network delay (propagated)
                                 -0.250000   18.750002   clock uncertainty
                                  0.000000   18.750002   clock reconvergence pessimism
                                 -3.000000   15.750001   output external delay
                                             15.750001   data required time
---------------------------------------------------------------------------------------------
                                             15.750001   data required time
                                             -0.629816   data arrival time
---------------------------------------------------------------------------------------------
                                             15.120185   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
