/*
 * Copyright (C) 2018 Unigroup Spreadtrum & RDA Technologies Co., Ltd.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 ********************************************************************
 * Auto generated c code from ASIC Documentation, PLEASE DONOT EDIT *
 ********************************************************************
 */

/*
 * SVN URL      : http://shsvn06/svn/CHIP/Interface/SharkL6Pro/Autoreg/RTL0.9/SharkL6Pro_doc_DE_top_0635_cq_goodcode_202010131505/reg/aon/pmu_reg.xlsx;SHARKL6PRO PMU APB reg
 *     Revision : 248562
 *     Author   : {author}
 *     Date     : {date}
 */

#ifndef __PMU_APB_H____
#define __PMU_APB_H____

/* Some defs, in case these are not defined elsewhere */
#ifndef SCI_IOMAP
#define SCI_IOMAP(_b_) ( (_b_) )
#endif

#ifndef SCI_ADDR
#define SCI_ADDR(_b_, _o_) ( (_b_) + (_o_) )
#endif

#ifndef CTL_PMU_APB_BASE
#define CTL_PMU_APB_BASE                SCI_IOMAP(0x64910000)
#endif

/* registers definitions for CTL_PMU_APB, 0x64910000 */
#define REG_PMU_APB_AON_MEM_CTRL                            SCI_ADDR(CTL_PMU_APB_BASE, 0x0000)
#define REG_PMU_APB_MEM_AUTO_SD_CFG                         SCI_ADDR(CTL_PMU_APB_BASE, 0x0004)
#define REG_PMU_APB_MEM_AUTO_SLP_CFG                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0010)
#define REG_PMU_APB_MEM_SD_CFG                              SCI_ADDR(CTL_PMU_APB_BASE, 0x001C)
#define REG_PMU_APB_MEM_SLP_CFG                             SCI_ADDR(CTL_PMU_APB_BASE, 0x0028)
#define REG_PMU_APB_RAM_PD_EN_CTRL                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0034)
#define REG_PMU_APB_RAM_SLP_EN_CTRL                         SCI_ADDR(CTL_PMU_APB_BASE, 0x003C)
#define REG_PMU_APB_RAM_FORCE_PD_CFG_0                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0044)
#define REG_PMU_APB_RAM_FORCE_PD_CFG_1                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0048)
#define REG_PMU_APB_RAM_FORCE_PD_CFG_2                      SCI_ADDR(CTL_PMU_APB_BASE, 0x004C)
#define REG_PMU_APB_RAM_FORCE_SLP_CFG                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0054)
#define REG_PMU_APB_RAM_FORCE_ON_CFG                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0060)
#define REG_PMU_APB_SRAM_DLY_CTRL_CFG                       SCI_ADDR(CTL_PMU_APB_BASE, 0x006C)
#define REG_PMU_APB_CDMA_PROC0_RAM_CFG                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0070)
#define REG_PMU_APB_PHY_CP_UNI_RFT_RAM_CFG                  SCI_ADDR(CTL_PMU_APB_BASE, 0x0074)
#define REG_PMU_APB_USB_PHY_RAM_WITH_DS_RAM_CFG             SCI_ADDR(CTL_PMU_APB_BASE, 0x0078)
#define REG_PMU_APB_PCIE3_PHY_RAM_WITH_DS_RAM_CFG           SCI_ADDR(CTL_PMU_APB_BASE, 0x007C)
#define REG_PMU_APB_ISE_AON_RAM_CFG                         SCI_ADDR(CTL_PMU_APB_BASE, 0x0080)
#define REG_PMU_APB_RFTI_RAM_CFG                            SCI_ADDR(CTL_PMU_APB_BASE, 0x0084)
#define REG_PMU_APB_UFS_PHY_RAM_RAM_CFG                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0088)
#define REG_PMU_APB_APCPU_CORE_WAKEUP_EN                    SCI_ADDR(CTL_PMU_APB_BASE, 0x008C)
#define REG_PMU_APB_APCPU_SOFT_INT_GEN                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0090)
#define REG_PMU_APB_APCPU_CORE_FORCE_STOP                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0094)
#define REG_PMU_APB_APCPU_CSYSPWRUP_WAKEUP_EN_CFG           SCI_ADDR(CTL_PMU_APB_BASE, 0x0098)
#define REG_PMU_APB_ANALOG_PHY_PWRDOWN_CFG                  SCI_ADDR(CTL_PMU_APB_BASE, 0x009C)
#define REG_PMU_APB_ANALOG_PHY_PWRON_CFG                    SCI_ADDR(CTL_PMU_APB_BASE, 0x00A0)
#define REG_PMU_APB_ANALOG_PHY_PWR_DLY_CFG                  SCI_ADDR(CTL_PMU_APB_BASE, 0x00A4)
#define REG_PMU_APB_SNPS_USBC_SLP_CTRL                      SCI_ADDR(CTL_PMU_APB_BASE, 0x00A8)
#define REG_PMU_APB_SNPS_PCIE3_SLP_CTRL                     SCI_ADDR(CTL_PMU_APB_BASE, 0x00AC)
#define REG_PMU_APB_DDC_SLP_CFG                             SCI_ADDR(CTL_PMU_APB_BASE, 0x00F0)
#define REG_PMU_APB_SNPS_PHY_PWR_STABLE                     SCI_ADDR(CTL_PMU_APB_BASE, 0x00F4)
#define REG_PMU_APB_BISR_FORCE_SEL_0                        SCI_ADDR(CTL_PMU_APB_BASE, 0x00F8)
#define REG_PMU_APB_BISR_FORCE_SEL_1                        SCI_ADDR(CTL_PMU_APB_BASE, 0x00FC)
#define REG_PMU_APB_BISR_FORCE_SEL_2                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0100)
#define REG_PMU_APB_BISR_BYP_CFG_0                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0108)
#define REG_PMU_APB_BISR_BYP_CFG_1                          SCI_ADDR(CTL_PMU_APB_BASE, 0x010C)
#define REG_PMU_APB_BISR_BYP_CFG_2                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0110)
#define REG_PMU_APB_BISR_EN_CFG_0                           SCI_ADDR(CTL_PMU_APB_BASE, 0x0118)
#define REG_PMU_APB_BISR_EN_CFG_1                           SCI_ADDR(CTL_PMU_APB_BASE, 0x011C)
#define REG_PMU_APB_BISR_EN_CFG_2                           SCI_ADDR(CTL_PMU_APB_BASE, 0x0120)
#define REG_PMU_APB_BISR_DONE_STATUS_0                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0128)
#define REG_PMU_APB_BISR_DONE_STATUS_1                      SCI_ADDR(CTL_PMU_APB_BASE, 0x012C)
#define REG_PMU_APB_BISR_DONE_STATUS_2                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0130)
#define REG_PMU_APB_BISR_BUSY_STATUS_0                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0138)
#define REG_PMU_APB_BISR_BUSY_STATUS_1                      SCI_ADDR(CTL_PMU_APB_BASE, 0x013C)
#define REG_PMU_APB_BISR_BUSY_STATUS_2                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0140)
#define REG_PMU_APB_COUPLE_EN_CFG                           SCI_ADDR(CTL_PMU_APB_BASE, 0x0148)
#define REG_PMU_APB_DVFS_BLOCK_SHUTDOWN_CFG                 SCI_ADDR(CTL_PMU_APB_BASE, 0x014C)
#define REG_PMU_APB_DCDC_CPU0_PWR_DLY_CFG                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0150)
#define REG_PMU_APB_DCDC_CPU1_PWR_DLY_CFG                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0154)
#define REG_PMU_APB_DCDC_CPU2_PWR_DLY_CFG                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0158)
#define REG_PMU_APB_PD_DCDC_CPU1_DCDC_CFG                   SCI_ADDR(CTL_PMU_APB_BASE, 0x017C)
#define REG_PMU_APB_APCPU_CORE0_DSLP_ENA                    SCI_ADDR(CTL_PMU_APB_BASE, 0x01B8)
#define REG_PMU_APB_APCPU_CORE1_DSLP_ENA                    SCI_ADDR(CTL_PMU_APB_BASE, 0x01BC)
#define REG_PMU_APB_APCPU_CORE2_DSLP_ENA                    SCI_ADDR(CTL_PMU_APB_BASE, 0x01C0)
#define REG_PMU_APB_APCPU_CORE3_DSLP_ENA                    SCI_ADDR(CTL_PMU_APB_BASE, 0x01C4)
#define REG_PMU_APB_APCPU_CORE4_DSLP_ENA                    SCI_ADDR(CTL_PMU_APB_BASE, 0x01C8)
#define REG_PMU_APB_APCPU_CORE5_DSLP_ENA                    SCI_ADDR(CTL_PMU_APB_BASE, 0x01CC)
#define REG_PMU_APB_APCPU_CORE6_DSLP_ENA                    SCI_ADDR(CTL_PMU_APB_BASE, 0x01D0)
#define REG_PMU_APB_APCPU_CORE7_DSLP_ENA                    SCI_ADDR(CTL_PMU_APB_BASE, 0x01D4)
#define REG_PMU_APB_AUD_CEVA_DSLP_ENA                       SCI_ADDR(CTL_PMU_APB_BASE, 0x01F8)
#define REG_PMU_APB_VDSP_BLK_DSLP_ENA                       SCI_ADDR(CTL_PMU_APB_BASE, 0x01FC)
#define REG_PMU_APB_CR8_PHY_TOP_DSLP_ENA                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0204)
#define REG_PMU_APB_PCIE_DSLP_ENA                           SCI_ADDR(CTL_PMU_APB_BASE, 0x0214)
#define REG_PMU_APB_APCPU_CORE0_INT_DISABLE                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0218)
#define REG_PMU_APB_APCPU_CORE1_INT_DISABLE                 SCI_ADDR(CTL_PMU_APB_BASE, 0x021C)
#define REG_PMU_APB_APCPU_CORE2_INT_DISABLE                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0220)
#define REG_PMU_APB_APCPU_CORE3_INT_DISABLE                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0224)
#define REG_PMU_APB_APCPU_CORE4_INT_DISABLE                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0228)
#define REG_PMU_APB_APCPU_CORE5_INT_DISABLE                 SCI_ADDR(CTL_PMU_APB_BASE, 0x022C)
#define REG_PMU_APB_APCPU_CORE6_INT_DISABLE                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0230)
#define REG_PMU_APB_APCPU_CORE7_INT_DISABLE                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0234)
#define REG_PMU_APB_AUD_CEVA_CORE_INT_DISABLE               SCI_ADDR(CTL_PMU_APB_BASE, 0x0258)
#define REG_PMU_APB_VDSP_BLK_CORE_INT_DISABLE               SCI_ADDR(CTL_PMU_APB_BASE, 0x025C)
#define REG_PMU_APB_CR8_PHY_TOP_CORE_INT_DISABLE            SCI_ADDR(CTL_PMU_APB_BASE, 0x0264)
#define REG_PMU_APB_GIC_CFG                                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0278)
#define REG_PMU_APB_PD_AP_CFG_0                             SCI_ADDR(CTL_PMU_APB_BASE, 0x027C)
#define REG_PMU_APB_PD_APCPU_TOP_CFG_0                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0280)
#define REG_PMU_APB_PD_APCPU_CORE0_CFG_0                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0284)
#define REG_PMU_APB_PD_APCPU_CORE1_CFG_0                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0288)
#define REG_PMU_APB_PD_APCPU_CORE2_CFG_0                    SCI_ADDR(CTL_PMU_APB_BASE, 0x028C)
#define REG_PMU_APB_PD_APCPU_CORE3_CFG_0                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0290)
#define REG_PMU_APB_PD_APCPU_CORE4_CFG_0                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0294)
#define REG_PMU_APB_PD_APCPU_CORE5_CFG_0                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0298)
#define REG_PMU_APB_PD_APCPU_CORE6_CFG_0                    SCI_ADDR(CTL_PMU_APB_BASE, 0x029C)
#define REG_PMU_APB_PD_APCPU_CORE7_CFG_0                    SCI_ADDR(CTL_PMU_APB_BASE, 0x02A0)
#define REG_PMU_APB_PD_GPU_CFG_0                            SCI_ADDR(CTL_PMU_APB_BASE, 0x02C4)
#define REG_PMU_APB_PD_GPU_CORE0_CFG_0                      SCI_ADDR(CTL_PMU_APB_BASE, 0x02C8)
#define REG_PMU_APB_PD_GPU_CORE1_CFG_0                      SCI_ADDR(CTL_PMU_APB_BASE, 0x02CC)
#define REG_PMU_APB_PD_GPU_CORE2_CFG_0                      SCI_ADDR(CTL_PMU_APB_BASE, 0x02D0)
#define REG_PMU_APB_PD_GPU_CORE3_CFG_0                      SCI_ADDR(CTL_PMU_APB_BASE, 0x02D4)
#define REG_PMU_APB_PD_CAMERA_CFG_0                         SCI_ADDR(CTL_PMU_APB_BASE, 0x02E8)
#define REG_PMU_APB_PD_DCAM_BLK_CFG_0                       SCI_ADDR(CTL_PMU_APB_BASE, 0x02EC)
#define REG_PMU_APB_PD_ISP_BLK_CFG_0                        SCI_ADDR(CTL_PMU_APB_BASE, 0x02F4)
#define REG_PMU_APB_PD_VDSP_BLK_CFG_0                       SCI_ADDR(CTL_PMU_APB_BASE, 0x02FC)
#define REG_PMU_APB_PD_DPU_VSP_CFG_0                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0308)
#define REG_PMU_APB_PD_VENC0_CFG_0                          SCI_ADDR(CTL_PMU_APB_BASE, 0x030C)
#define REG_PMU_APB_PD_VENC1_CFG_0                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0310)
#define REG_PMU_APB_PD_VDEC_CFG_0                           SCI_ADDR(CTL_PMU_APB_BASE, 0x0314)
#define REG_PMU_APB_PD_AI_CFG_0                             SCI_ADDR(CTL_PMU_APB_BASE, 0x0320)
#define REG_PMU_APB_PD_PS_CP_CFG_0                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0330)
#define REG_PMU_APB_PD_PHY_CP_CFG_0                         SCI_ADDR(CTL_PMU_APB_BASE, 0x0344)
#define REG_PMU_APB_PD_CR8_PHY_TOP_CFG_0                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0348)
#define REG_PMU_APB_PD_TD_CFG_0                             SCI_ADDR(CTL_PMU_APB_BASE, 0x0354)
#define REG_PMU_APB_PD_LW_PROC_CFG_0                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0358)
#define REG_PMU_APB_PD_LCE_CFG_0                            SCI_ADDR(CTL_PMU_APB_BASE, 0x035C)
#define REG_PMU_APB_PD_DPFEC_CFG_0                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0360)
#define REG_PMU_APB_PD_WCE_CFG_0                            SCI_ADDR(CTL_PMU_APB_BASE, 0x0364)
#define REG_PMU_APB_PD_NR_DL_TOP_CFG_0                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0374)
#define REG_PMU_APB_PD_NR_PDS_CFG_0                         SCI_ADDR(CTL_PMU_APB_BASE, 0x0378)
#define REG_PMU_APB_PD_NR_SPP_CFG_0                         SCI_ADDR(CTL_PMU_APB_BASE, 0x037C)
#define REG_PMU_APB_PD_NR_CST_CFG_0                         SCI_ADDR(CTL_PMU_APB_BASE, 0x0380)
#define REG_PMU_APB_PD_UNI_TOP_CFG_0                        SCI_ADDR(CTL_PMU_APB_BASE, 0x038C)
#define REG_PMU_APB_PD_CDMA_PROC0_CFG_0                     SCI_ADDR(CTL_PMU_APB_BASE, 0x03A0)
#define REG_PMU_APB_PD_CDMA_PROC1_CFG_0                     SCI_ADDR(CTL_PMU_APB_BASE, 0x03A4)
#define REG_PMU_APB_PD_AUDIO_CFG_0                          SCI_ADDR(CTL_PMU_APB_BASE, 0x03D0)
#define REG_PMU_APB_PD_AUD_CEVA_CFG_0                       SCI_ADDR(CTL_PMU_APB_BASE, 0x03D4)
#define REG_PMU_APB_PD_IPA_CFG_0                            SCI_ADDR(CTL_PMU_APB_BASE, 0x03E0)
#define REG_PMU_APB_PD_DPU_DP_CFG_0                         SCI_ADDR(CTL_PMU_APB_BASE, 0x03E4)
#define REG_PMU_APB_PD_PCIE_CFG_0                           SCI_ADDR(CTL_PMU_APB_BASE, 0x03E8)
#define REG_PMU_APB_PD_ISE_CFG_0                            SCI_ADDR(CTL_PMU_APB_BASE, 0x03F0)
#define REG_PMU_APB_PD_PUB_CFG_0                            SCI_ADDR(CTL_PMU_APB_BASE, 0x03F8)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_0                       SCI_ADDR(CTL_PMU_APB_BASE, 0x047C)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_1                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0480)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_2                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0484)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_4                       SCI_ADDR(CTL_PMU_APB_BASE, 0x048C)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_5                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0490)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_6                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0494)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_7                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0498)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_8                       SCI_ADDR(CTL_PMU_APB_BASE, 0x049C)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_9                       SCI_ADDR(CTL_PMU_APB_BASE, 0x04A0)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_10                      SCI_ADDR(CTL_PMU_APB_BASE, 0x04A4)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_11                      SCI_ADDR(CTL_PMU_APB_BASE, 0x04A8)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_12                      SCI_ADDR(CTL_PMU_APB_BASE, 0x04AC)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_13                      SCI_ADDR(CTL_PMU_APB_BASE, 0x04B0)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_14                      SCI_ADDR(CTL_PMU_APB_BASE, 0x04B4)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_15                      SCI_ADDR(CTL_PMU_APB_BASE, 0x04B8)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_16                      SCI_ADDR(CTL_PMU_APB_BASE, 0x04BC)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_17                      SCI_ADDR(CTL_PMU_APB_BASE, 0x04C0)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_18                      SCI_ADDR(CTL_PMU_APB_BASE, 0x04C4)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_21                      SCI_ADDR(CTL_PMU_APB_BASE, 0x04D0)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_22                      SCI_ADDR(CTL_PMU_APB_BASE, 0x04D4)
#define REG_PMU_APB_RAM_PWR_DLY_CFG_23                      SCI_ADDR(CTL_PMU_APB_BASE, 0x04D8)
#define REG_PMU_APB_PWR_DBG_PARAMETER                       SCI_ADDR(CTL_PMU_APB_BASE, 0x04EC)
#define REG_PMU_APB_PWR_STATUS_DBG_0                        SCI_ADDR(CTL_PMU_APB_BASE, 0x04F0)
#define REG_PMU_APB_PWR_STATUS_DBG_1                        SCI_ADDR(CTL_PMU_APB_BASE, 0x04F4)
#define REG_PMU_APB_PWR_STATUS_DBG_2                        SCI_ADDR(CTL_PMU_APB_BASE, 0x04F8)
#define REG_PMU_APB_PWR_STATUS_DBG_4                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0500)
#define REG_PMU_APB_PWR_STATUS_DBG_5                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0504)
#define REG_PMU_APB_PWR_STATUS_DBG_6                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0508)
#define REG_PMU_APB_PWR_STATUS_DBG_7                        SCI_ADDR(CTL_PMU_APB_BASE, 0x050C)
#define REG_PMU_APB_PWR_STATUS_DBG_8                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0510)
#define REG_PMU_APB_PWR_STATUS_DBG_9                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0514)
#define REG_PMU_APB_PWR_STATUS_DBG_10                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0518)
#define REG_PMU_APB_PWR_STATUS_DBG_11                       SCI_ADDR(CTL_PMU_APB_BASE, 0x051C)
#define REG_PMU_APB_PWR_STATUS_DBG_12                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0520)
#define REG_PMU_APB_PWR_STATUS_DBG_13                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0524)
#define REG_PMU_APB_PWR_STATUS_DBG_14                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0528)
#define REG_PMU_APB_PWR_STATUS_DBG_15                       SCI_ADDR(CTL_PMU_APB_BASE, 0x052C)
#define REG_PMU_APB_PWR_STATUS_DBG_16                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0530)
#define REG_PMU_APB_PWR_STATUS_DBG_17                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0534)
#define REG_PMU_APB_PWR_STATUS_DBG_18                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0538)
#define REG_PMU_APB_PWR_STATUS_DBG_21                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0544)
#define REG_PMU_APB_PWR_STATUS_DBG_22                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0548)
#define REG_PMU_APB_PWR_STATUS_DBG_23                       SCI_ADDR(CTL_PMU_APB_BASE, 0x054C)
#define REG_PMU_APB_DPU_VSP_ANALOG_WRAP_ISO_RST_CTRL        SCI_ADDR(CTL_PMU_APB_BASE, 0x0560)
#define REG_PMU_APB_CAMERA_ANALOG_WRAP_ISO_RST_CTRL         SCI_ADDR(CTL_PMU_APB_BASE, 0x0564)
#define REG_PMU_APB_APCPU_C0_SIMD_RET_MODE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05A0)
#define REG_PMU_APB_APCPU_C1_SIMD_RET_MODE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05A4)
#define REG_PMU_APB_APCPU_C2_SIMD_RET_MODE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05A8)
#define REG_PMU_APB_APCPU_C3_SIMD_RET_MODE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05AC)
#define REG_PMU_APB_APCPU_C4_SIMD_RET_MODE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05B0)
#define REG_PMU_APB_APCPU_C5_SIMD_RET_MODE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05B4)
#define REG_PMU_APB_APCPU_C6_SIMD_RET_MODE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05B8)
#define REG_PMU_APB_APCPU_C7_SIMD_RET_MODE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05BC)
#define REG_PMU_APB_APCPU_CORE0_SW_PACTIVE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05E0)
#define REG_PMU_APB_APCPU_CORE1_SW_PACTIVE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05E4)
#define REG_PMU_APB_APCPU_CORE2_SW_PACTIVE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05E8)
#define REG_PMU_APB_APCPU_CORE3_SW_PACTIVE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05EC)
#define REG_PMU_APB_APCPU_CORE4_SW_PACTIVE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05F0)
#define REG_PMU_APB_APCPU_CORE5_SW_PACTIVE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05F4)
#define REG_PMU_APB_APCPU_CORE6_SW_PACTIVE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05F8)
#define REG_PMU_APB_APCPU_CORE7_SW_PACTIVE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x05FC)
#define REG_PMU_APB_APCPU_CLUSTER_SW_PACTIVE                SCI_ADDR(CTL_PMU_APB_BASE, 0x0620)
#define REG_PMU_APB_APCPU_CORE0_SW_PCHANNEL_HANDSHAKE       SCI_ADDR(CTL_PMU_APB_BASE, 0x0624)
#define REG_PMU_APB_APCPU_CORE1_SW_PCHANNEL_HANDSHAKE       SCI_ADDR(CTL_PMU_APB_BASE, 0x0628)
#define REG_PMU_APB_APCPU_CORE2_SW_PCHANNEL_HANDSHAKE       SCI_ADDR(CTL_PMU_APB_BASE, 0x062C)
#define REG_PMU_APB_APCPU_CORE3_SW_PCHANNEL_HANDSHAKE       SCI_ADDR(CTL_PMU_APB_BASE, 0x0630)
#define REG_PMU_APB_APCPU_CORE4_SW_PCHANNEL_HANDSHAKE       SCI_ADDR(CTL_PMU_APB_BASE, 0x0634)
#define REG_PMU_APB_APCPU_CORE5_SW_PCHANNEL_HANDSHAKE       SCI_ADDR(CTL_PMU_APB_BASE, 0x0638)
#define REG_PMU_APB_APCPU_CORE6_SW_PCHANNEL_HANDSHAKE       SCI_ADDR(CTL_PMU_APB_BASE, 0x063C)
#define REG_PMU_APB_APCPU_CORE7_SW_PCHANNEL_HANDSHAKE       SCI_ADDR(CTL_PMU_APB_BASE, 0x0640)
#define REG_PMU_APB_APCPU_CLUSTER_SW_PCHANNEL_HANDSHAKE     SCI_ADDR(CTL_PMU_APB_BASE, 0x0664)
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_INF         SCI_ADDR(CTL_PMU_APB_BASE, 0x0668)
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_INF         SCI_ADDR(CTL_PMU_APB_BASE, 0x066C)
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_INF         SCI_ADDR(CTL_PMU_APB_BASE, 0x0670)
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3_INF         SCI_ADDR(CTL_PMU_APB_BASE, 0x0674)
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4_INF         SCI_ADDR(CTL_PMU_APB_BASE, 0x0678)
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5_INF         SCI_ADDR(CTL_PMU_APB_BASE, 0x067C)
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6_INF         SCI_ADDR(CTL_PMU_APB_BASE, 0x0680)
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7_INF         SCI_ADDR(CTL_PMU_APB_BASE, 0x0684)
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_INF       SCI_ADDR(CTL_PMU_APB_BASE, 0x06A8)
#define REG_PMU_APB_APCPU_MODE_ST_CFG0                      SCI_ADDR(CTL_PMU_APB_BASE, 0x06AC)
#define REG_PMU_APB_APCPU_MODE_ST_CFG1                      SCI_ADDR(CTL_PMU_APB_BASE, 0x06B0)
#define REG_PMU_APB_APCPU_MODE_ST_CFG2                      SCI_ADDR(CTL_PMU_APB_BASE, 0x06B4)
#define REG_PMU_APB_APCPU_MODE_ST_CFG3                      SCI_ADDR(CTL_PMU_APB_BASE, 0x06B8)
#define REG_PMU_APB_APCPU_CORINTH_SCU_CLK_GATE_CFG          SCI_ADDR(CTL_PMU_APB_BASE, 0x06BC)
#define REG_PMU_APB_APCPU_DENY_TIME_THRESHOLD_CFG           SCI_ADDR(CTL_PMU_APB_BASE, 0x06C0)
#define REG_PMU_APB_APCPU_MODE_ST_CGM_EN_CFG                SCI_ADDR(CTL_PMU_APB_BASE, 0x06C4)
#define REG_PMU_APB_APCPU_MODE_ST_FRC_ON_CFG                SCI_ADDR(CTL_PMU_APB_BASE, 0x06C8)
#define REG_PMU_APB_APCPU_SOFT_RST_TYPE_CFG                 SCI_ADDR(CTL_PMU_APB_BASE, 0x06CC)
#define REG_PMU_APB_DEBUG_RECOV_TYPE_CFG                    SCI_ADDR(CTL_PMU_APB_BASE, 0x06D0)
#define REG_PMU_APB_OFF_EMU_CLR_IN_DISABLE_CFG              SCI_ADDR(CTL_PMU_APB_BASE, 0x06D4)
#define REG_PMU_APB_OFF_EMU_TO_OFF_CFG                      SCI_ADDR(CTL_PMU_APB_BASE, 0x06D8)
#define REG_PMU_APB_WDG_TRIG_DBG_RECOV_CFG                  SCI_ADDR(CTL_PMU_APB_BASE, 0x06DC)
#define REG_PMU_APB_APCPU_CORE_ON_DISABLE_GEN               SCI_ADDR(CTL_PMU_APB_BASE, 0x06E0)
#define REG_PMU_APB_SOFTWARE_APCPU_PACTIVE_ENABLE           SCI_ADDR(CTL_PMU_APB_BASE, 0x06E4)
#define REG_PMU_APB_SOFTWARE_APCPU_PCHANNEL_HANDSHAKE_ENABLE SCI_ADDR(CTL_PMU_APB_BASE, 0x06E8)
#define REG_PMU_APB_INT_REQ_APCPU_MODE_ST_ENABLE            SCI_ADDR(CTL_PMU_APB_BASE, 0x06EC)
#define REG_PMU_APB_INT_REQ_APCPU_MODE_ST_CLR               SCI_ADDR(CTL_PMU_APB_BASE, 0x06F0)
#define REG_PMU_APB_INT_REQ_APCPU_MODE_ST_RECORD            SCI_ADDR(CTL_PMU_APB_BASE, 0x06F4)
#define REG_PMU_APB_APCPU_WFI_MARK                          SCI_ADDR(CTL_PMU_APB_BASE, 0x06F8)
#define REG_PMU_APB_DEBUG_STATE_MARK                        SCI_ADDR(CTL_PMU_APB_BASE, 0x06FC)
#define REG_PMU_APB_APCPU_MODE_STATE_0                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0700)
#define REG_PMU_APB_APCPU_MODE_STATE_1                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0704)
#define REG_PMU_APB_APCPU_MODE_STATE_4                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0710)
#define REG_PMU_APB_APCPU_PCHANNEL_STATE_0                  SCI_ADDR(CTL_PMU_APB_BASE, 0x0714)
#define REG_PMU_APB_APCPU_PCHANNEL_STATE_2                  SCI_ADDR(CTL_PMU_APB_BASE, 0x071C)
#define REG_PMU_APB_SLEEP_XTLON_CTRL                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0744)
#define REG_PMU_APB_PWR_CNT_WAIT_CFG_0                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0748)
#define REG_PMU_APB_PWR_CNT_WAIT_CFG_1                      SCI_ADDR(CTL_PMU_APB_BASE, 0x074C)
#define REG_PMU_APB_PWR_CNT_WAIT_CFG_2                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0750)
#define REG_PMU_APB_PWR_CNT_WAIT_CFG_4                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0758)
#define REG_PMU_APB_SP_CLK_GATE_BYP_CFG                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0760)
#define REG_PMU_APB_CH_CLK_GATE_BYP_CFG                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0764)
#define REG_PMU_APB_AP_DSLP_ENA                             SCI_ADDR(CTL_PMU_APB_BASE, 0x0770)
#define REG_PMU_APB_PS_CP_DSLP_ENA                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0774)
#define REG_PMU_APB_PHY_CP_DSLP_ENA                         SCI_ADDR(CTL_PMU_APB_BASE, 0x0778)
#define REG_PMU_APB_AUDIO_DSLP_ENA                          SCI_ADDR(CTL_PMU_APB_BASE, 0x077C)
#define REG_PMU_APB_IPA_DSLP_ENA                            SCI_ADDR(CTL_PMU_APB_BASE, 0x0780)
#define REG_PMU_APB_ISE_DSLP_ENA                            SCI_ADDR(CTL_PMU_APB_BASE, 0x0784)
#define REG_PMU_APB_SP_DSLP_ENA                             SCI_ADDR(CTL_PMU_APB_BASE, 0x0790)
#define REG_PMU_APB_CH_DSLP_ENA                             SCI_ADDR(CTL_PMU_APB_BASE, 0x0794)
#define REG_PMU_APB_CDMA_PROC0_DSLP_ENA                     SCI_ADDR(CTL_PMU_APB_BASE, 0x07B0)
#define REG_PMU_APB_APCPU_TOP_DSLP_ENA                      SCI_ADDR(CTL_PMU_APB_BASE, 0x07BC)
#define REG_PMU_APB_PS_CP_CORE_INT_DISABLE                  SCI_ADDR(CTL_PMU_APB_BASE, 0x07F0)
#define REG_PMU_APB_LIGHT_SLEEP_ENABLE                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0808)
#define REG_PMU_APB_PUB_DEEP_SLEEP_ENA                      SCI_ADDR(CTL_PMU_APB_BASE, 0x080C)
#define REG_PMU_APB_LIGHT_SLEEP_WAKEUP_EN                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0810)
#define REG_PMU_APB_PUB_DEEP_SLEEP_WAKEUP_EN                SCI_ADDR(CTL_PMU_APB_BASE, 0x0814)
#define REG_PMU_APB_FORCE_DEEP_SLEEP_CFG_0                  SCI_ADDR(CTL_PMU_APB_BASE, 0x0818)
#define REG_PMU_APB_FORCE_DEEP_SLEEP_CFG_1                  SCI_ADDR(CTL_PMU_APB_BASE, 0x081C)
#define REG_PMU_APB_FORCE_PUB_DEEP_SLEEP_CFG                SCI_ADDR(CTL_PMU_APB_BASE, 0x0820)
#define REG_PMU_APB_FORCE_SYSTEM_SLEEP_CFG_0                SCI_ADDR(CTL_PMU_APB_BASE, 0x0824)
#define REG_PMU_APB_FORCE_SYSTEM_SLEEP_CFG_1                SCI_ADDR(CTL_PMU_APB_BASE, 0x0828)
#define REG_PMU_APB_ALL_FORCE_SYSTEM_SLEEP_CFG              SCI_ADDR(CTL_PMU_APB_BASE, 0x082C)
#define REG_PMU_APB_FORCE_LIGHT_SLEEP_CFG_0                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0830)
#define REG_PMU_APB_FORCE_LIGHT_SLEEP_CFG_1                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0834)
#define REG_PMU_APB_REG_SYS_DDR_PWR_HS_ACK_0                SCI_ADDR(CTL_PMU_APB_BASE, 0x0838)
#define REG_PMU_APB_REG_SYS_DDR_PWR_HS_ACK_1                SCI_ADDR(CTL_PMU_APB_BASE, 0x083C)
#define REG_PMU_APB_REG_SYS_SYS_PWR_HS_ACK_0                SCI_ADDR(CTL_PMU_APB_BASE, 0x0844)
#define REG_PMU_APB_DEEP_SLEEP_MON_0                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0850)
#define REG_PMU_APB_DEEP_SLEEP_MON_1                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0854)
#define REG_PMU_APB_LIGHT_SLEEP_MON_0                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0858)
#define REG_PMU_APB_LIGHT_SLEEP_MON_1                       SCI_ADDR(CTL_PMU_APB_BASE, 0x085C)
#define REG_PMU_APB_SLEEP_STATUS_0                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0860)
#define REG_PMU_APB_SLEEP_STATUS_1                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0864)
#define REG_PMU_APB_SLEEP_STATUS_2                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0868)
#define REG_PMU_APB_UFS_PWR_GATE_BYP_CFG                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0870)
#define REG_PMU_APB_BAT_LOST_MAGIC_WORD                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0874)
#define REG_PMU_APB_NOM_VOLTAGE_FLAG_CTRL                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0878)
#define REG_PMU_APB_ISE_NFC_DEEP_TYPE_CTRL                  SCI_ADDR(CTL_PMU_APB_BASE, 0x087C)
#define REG_PMU_APB_AON2AUDIO_PWR_HS_PRE_DONE               SCI_ADDR(CTL_PMU_APB_BASE, 0x0880)
#define REG_PMU_APB_DDR_SLEEP_WAIT_CNT                      SCI_ADDR(CTL_PMU_APB_BASE, 0x08AC)
#define REG_PMU_APB_PUB_SLEEP_BYPASS_CFG                    SCI_ADDR(CTL_PMU_APB_BASE, 0x08B0)
#define REG_PMU_APB_DDR_OP_MODE_CFG                         SCI_ADDR(CTL_PMU_APB_BASE, 0x08B4)
#define REG_PMU_APB_DDR_PHY_RET_CFG                         SCI_ADDR(CTL_PMU_APB_BASE, 0x08B8)
#define REG_PMU_APB_PUB_ACC_RDY                             SCI_ADDR(CTL_PMU_APB_BASE, 0x08BC)
#define REG_PMU_APB_DDR_SLEEP_CTRL                          SCI_ADDR(CTL_PMU_APB_BASE, 0x08C0)
#define REG_PMU_APB_DDR_SLP_STATUS                          SCI_ADDR(CTL_PMU_APB_BASE, 0x08C4)
#define REG_PMU_APB_PUB_VOL_DOWN_CFG                        SCI_ADDR(CTL_PMU_APB_BASE, 0x08C8)
#define REG_PMU_APB_SMART_LIGHT_SLEEP_ENABLE                SCI_ADDR(CTL_PMU_APB_BASE, 0x08CC)
#define REG_PMU_APB_PUB_AUTO_LIGHT_SLEEP_ENABLE             SCI_ADDR(CTL_PMU_APB_BASE, 0x08D0)
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_0                   SCI_ADDR(CTL_PMU_APB_BASE, 0x08D4)
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_1                   SCI_ADDR(CTL_PMU_APB_BASE, 0x08D8)
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_2                   SCI_ADDR(CTL_PMU_APB_BASE, 0x08DC)
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_3                   SCI_ADDR(CTL_PMU_APB_BASE, 0x08E0)
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_5                   SCI_ADDR(CTL_PMU_APB_BASE, 0x08E8)
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_6                   SCI_ADDR(CTL_PMU_APB_BASE, 0x08EC)
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_7                   SCI_ADDR(CTL_PMU_APB_BASE, 0x08F0)
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_8                   SCI_ADDR(CTL_PMU_APB_BASE, 0x08F4)
#define REG_PMU_APB_PUB_DFS_FRQ_SEL                         SCI_ADDR(CTL_PMU_APB_BASE, 0x0904)
#define REG_PMU_APB_PUB_DEEP_SLEEP_SEL                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0908)
#define REG_PMU_APB_SP_ACCESS_DDR_CFG                       SCI_ADDR(CTL_PMU_APB_BASE, 0x090C)
#define REG_PMU_APB_CH_ACCESS_DDR_CFG                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0910)
#define REG_PMU_APB_FIREWALL_WAKEUP_PUB                     SCI_ADDR(CTL_PMU_APB_BASE, 0x092C)
#define REG_PMU_APB_DPLL0_CNT_DONE_BYP                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0934)
#define REG_PMU_APB_DPLL1_CNT_DONE_BYP                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0938)
#define REG_PMU_APB_DPLL2_CNT_DONE_BYP                      SCI_ADDR(CTL_PMU_APB_BASE, 0x093C)
#define REG_PMU_APB_XTL0_REL_CFG                            SCI_ADDR(CTL_PMU_APB_BASE, 0x09C4)
#define REG_PMU_APB_XTLBUF0_REL_CFG                         SCI_ADDR(CTL_PMU_APB_BASE, 0x09D4)
#define REG_PMU_APB_XTLBUF1_REL_CFG                         SCI_ADDR(CTL_PMU_APB_BASE, 0x09D8)
#define REG_PMU_APB_RCO100M_REL_CFG                         SCI_ADDR(CTL_PMU_APB_BASE, 0x09E4)
#define REG_PMU_APB_RCO60M_REL_CFG                          SCI_ADDR(CTL_PMU_APB_BASE, 0x09E8)
#define REG_PMU_APB_RCO6M_REL_CFG                           SCI_ADDR(CTL_PMU_APB_BASE, 0x09EC)
#define REG_PMU_APB_RCO150M_REL_CFG                         SCI_ADDR(CTL_PMU_APB_BASE, 0x09F0)
#define REG_PMU_APB_MPLLSCU_REL_CFG                         SCI_ADDR(CTL_PMU_APB_BASE, 0x09F4)
#define REG_PMU_APB_MPLLLIT_REL_CFG                         SCI_ADDR(CTL_PMU_APB_BASE, 0x09F8)
#define REG_PMU_APB_MPLLMID_REL_CFG                         SCI_ADDR(CTL_PMU_APB_BASE, 0x09FC)
#define REG_PMU_APB_MPLLBIG_REL_CFG                         SCI_ADDR(CTL_PMU_APB_BASE, 0x0A00)
#define REG_PMU_APB_RPLL_REL_CFG                            SCI_ADDR(CTL_PMU_APB_BASE, 0x0A0C)
#define REG_PMU_APB_DPLL0_REL_CFG                           SCI_ADDR(CTL_PMU_APB_BASE, 0x0A14)
#define REG_PMU_APB_DPLL1_REL_CFG                           SCI_ADDR(CTL_PMU_APB_BASE, 0x0A18)
#define REG_PMU_APB_DPLL2_REL_CFG                           SCI_ADDR(CTL_PMU_APB_BASE, 0x0A1C)
#define REG_PMU_APB_GPLL_REL_CFG                            SCI_ADDR(CTL_PMU_APB_BASE, 0x0A20)
#define REG_PMU_APB_AIPLL_REL_CFG                           SCI_ADDR(CTL_PMU_APB_BASE, 0x0A24)
#define REG_PMU_APB_VDSPPLL_REL_CFG                         SCI_ADDR(CTL_PMU_APB_BASE, 0x0A2C)
#define REG_PMU_APB_PHYCPR8PLL_REL_CFG                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0A30)
#define REG_PMU_APB_PSCPR8PLL_REL_CFG                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0A34)
#define REG_PMU_APB_TGPLL_REL_CFG                           SCI_ADDR(CTL_PMU_APB_BASE, 0x0A40)
#define REG_PMU_APB_V4NRPLL_REL_CFG                         SCI_ADDR(CTL_PMU_APB_BASE, 0x0A44)
#define REG_PMU_APB_AUDPLL_REL_CFG                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0A48)
#define REG_PMU_APB_PCIEPLLV_REL_CFG                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0A54)
#define REG_PMU_APB_USB31PLLV_REL_CFG                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0A58)
#define REG_PMU_APB_PIXELPLL_REL_CFG                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0A5C)
#define REG_PMU_APB_DDCPLL_REL_CFG                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0A60)
#define REG_PMU_APB_CPLL_REL_CFG                            SCI_ADDR(CTL_PMU_APB_BASE, 0x0A80)
#define REG_PMU_APB_XTL_WAIT_CNT                            SCI_ADDR(CTL_PMU_APB_BASE, 0x0A84)
#define REG_PMU_APB_XTLBUF_WAIT_CNT                         SCI_ADDR(CTL_PMU_APB_BASE, 0x0A88)
#define REG_PMU_APB_RCO_WAIT_CNT                            SCI_ADDR(CTL_PMU_APB_BASE, 0x0A8C)
#define REG_PMU_APB_PLL_WAIT_CNT_0                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0A90)
#define REG_PMU_APB_PLL_WAIT_CNT_1                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0A94)
#define REG_PMU_APB_PLL_WAIT_CNT_2                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0A98)
#define REG_PMU_APB_PLL_WAIT_CNT_3                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0A9C)
#define REG_PMU_APB_PLL_WAIT_CNT_4                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0AA0)
#define REG_PMU_APB_PLL_WAIT_CNT_5                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0AA4)
#define REG_PMU_APB_PLL_WAIT_CNT_6                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0AA8)
#define REG_PMU_APB_PLL_WAIT_CNT_8                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0AB0)
#define REG_PMU_APB_MPLLSCU_RST_CTRL_CFG                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0AB4)
#define REG_PMU_APB_MPLLLIT_RST_CTRL_CFG                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0AB8)
#define REG_PMU_APB_MPLLMID_RST_CTRL_CFG                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0ABC)
#define REG_PMU_APB_MPLLBIG_RST_CTRL_CFG                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0AC0)
#define REG_PMU_APB_RPLL_RST_CTRL_CFG                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0ACC)
#define REG_PMU_APB_DPLL0_RST_CTRL_CFG                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0AD4)
#define REG_PMU_APB_DPLL1_RST_CTRL_CFG                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0AD8)
#define REG_PMU_APB_DPLL2_RST_CTRL_CFG                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0ADC)
#define REG_PMU_APB_GPLL_RST_CTRL_CFG                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0AE0)
#define REG_PMU_APB_AIPLL_RST_CTRL_CFG                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0AE4)
#define REG_PMU_APB_VDSPPLL_RST_CTRL_CFG                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0AEC)
#define REG_PMU_APB_PHYCPR8PLL_RST_CTRL_CFG                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0AF0)
#define REG_PMU_APB_PSCPR8PLL_RST_CTRL_CFG                  SCI_ADDR(CTL_PMU_APB_BASE, 0x0AF4)
#define REG_PMU_APB_TGPLL_RST_CTRL_CFG                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0B00)
#define REG_PMU_APB_V4NRPLL_RST_CTRL_CFG                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0B04)
#define REG_PMU_APB_AUDPLL_RST_CTRL_CFG                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0B08)
#define REG_PMU_APB_PCIEPLLV_RST_CTRL_CFG                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0B14)
#define REG_PMU_APB_USB31PLLV_RST_CTRL_CFG                  SCI_ADDR(CTL_PMU_APB_BASE, 0x0B18)
#define REG_PMU_APB_PIXELPLL_RST_CTRL_CFG                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0B1C)
#define REG_PMU_APB_DDCPLL_RST_CTRL_CFG                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0B20)
#define REG_PMU_APB_CPLL_RST_CTRL_CFG                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0B40)
#define REG_PMU_APB_PLL_CTRL_STATE_0                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0B44)
#define REG_PMU_APB_PLL_CTRL_STATE_1                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0B48)
#define REG_PMU_APB_PLL_CTRL_STATE_2                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0B4C)
#define REG_PMU_APB_PLL_CTRL_STATE_3                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0B50)
#define REG_PMU_APB_PLL_CTRL_STATE_4                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0B54)
#define REG_PMU_APB_XTL0_PLL_PD_MASK                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0B58)
#define REG_PMU_APB_XTL1_PLL_PD_MASK                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0B5C)
#define REG_PMU_APB_CLK_SOURCE_PD_NEST_CONTROL              SCI_ADDR(CTL_PMU_APB_BASE, 0x0B60)
#define REG_PMU_APB_CLK_SOURCE_CNTDONE_STATE                SCI_ADDR(CTL_PMU_APB_BASE, 0x0B64)
#define REG_PMU_APB_APCPU_DSLP_ENA_SRST_MASK_CFG            SCI_ADDR(CTL_PMU_APB_BASE, 0x0B7C)
#define REG_PMU_APB_APCPU_GIC_RST_EN                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0B80)
#define REG_PMU_APB_APCPU_MODE_ST_SOFT_RST                  SCI_ADDR(CTL_PMU_APB_BASE, 0x0B84)
#define REG_PMU_APB_DM_SOFT_RST                             SCI_ADDR(CTL_PMU_APB_BASE, 0x0B88)
#define REG_PMU_APB_ADM_SOFT_RST                            SCI_ADDR(CTL_PMU_APB_BASE, 0x0B8C)
#define REG_PMU_APB_REG_SYS_SRST_FRC_LP_ACK_0               SCI_ADDR(CTL_PMU_APB_BASE, 0x0B90)
#define REG_PMU_APB_SYS_SOFT_RST_0                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0B98)
#define REG_PMU_APB_SYS_SOFT_RST_1                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0B9C)
#define REG_PMU_APB_SYS_SOFT_RST_BUSY_0                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0BA0)
#define REG_PMU_APB_SOFT_RST_SEL_0                          SCI_ADDR(CTL_PMU_APB_BASE, 0x0BA8)
#define REG_PMU_APB_PD_AP_SHUTDOWN_MARK_STATUS              SCI_ADDR(CTL_PMU_APB_BASE, 0x0BB0)
#define REG_PMU_APB_PD_APCPU_TOP_SHUTDOWN_MARK_STATUS       SCI_ADDR(CTL_PMU_APB_BASE, 0x0BB4)
#define REG_PMU_APB_PD_APCPU_CORE0_SHUTDOWN_MARK_STATUS     SCI_ADDR(CTL_PMU_APB_BASE, 0x0BB8)
#define REG_PMU_APB_PD_APCPU_CORE1_SHUTDOWN_MARK_STATUS     SCI_ADDR(CTL_PMU_APB_BASE, 0x0BBC)
#define REG_PMU_APB_PD_APCPU_CORE2_SHUTDOWN_MARK_STATUS     SCI_ADDR(CTL_PMU_APB_BASE, 0x0BC0)
#define REG_PMU_APB_PD_APCPU_CORE3_SHUTDOWN_MARK_STATUS     SCI_ADDR(CTL_PMU_APB_BASE, 0x0BC4)
#define REG_PMU_APB_PD_APCPU_CORE4_SHUTDOWN_MARK_STATUS     SCI_ADDR(CTL_PMU_APB_BASE, 0x0BC8)
#define REG_PMU_APB_PD_APCPU_CORE5_SHUTDOWN_MARK_STATUS     SCI_ADDR(CTL_PMU_APB_BASE, 0x0BCC)
#define REG_PMU_APB_PD_APCPU_CORE6_SHUTDOWN_MARK_STATUS     SCI_ADDR(CTL_PMU_APB_BASE, 0x0BD0)
#define REG_PMU_APB_PD_APCPU_CORE7_SHUTDOWN_MARK_STATUS     SCI_ADDR(CTL_PMU_APB_BASE, 0x0BD4)
#define REG_PMU_APB_PD_GPU_SHUTDOWN_MARK_STATUS             SCI_ADDR(CTL_PMU_APB_BASE, 0x0BF8)
#define REG_PMU_APB_PD_CAMERA_SHUTDOWN_MARK_STATUS          SCI_ADDR(CTL_PMU_APB_BASE, 0x0C1C)
#define REG_PMU_APB_PD_DCAM_BLK_SHUTDOWN_MARK_STATUS        SCI_ADDR(CTL_PMU_APB_BASE, 0x0C20)
#define REG_PMU_APB_PD_ISP_BLK_SHUTDOWN_MARK_STATUS         SCI_ADDR(CTL_PMU_APB_BASE, 0x0C28)
#define REG_PMU_APB_PD_VDSP_BLK_SHUTDOWN_MARK_STATUS        SCI_ADDR(CTL_PMU_APB_BASE, 0x0C30)
#define REG_PMU_APB_PD_DPU_VSP_SHUTDOWN_MARK_STATUS         SCI_ADDR(CTL_PMU_APB_BASE, 0x0C3C)
#define REG_PMU_APB_PD_VENC0_SHUTDOWN_MARK_STATUS           SCI_ADDR(CTL_PMU_APB_BASE, 0x0C40)
#define REG_PMU_APB_PD_VENC1_SHUTDOWN_MARK_STATUS           SCI_ADDR(CTL_PMU_APB_BASE, 0x0C44)
#define REG_PMU_APB_PD_VDEC_SHUTDOWN_MARK_STATUS            SCI_ADDR(CTL_PMU_APB_BASE, 0x0C48)
#define REG_PMU_APB_PD_AI_SHUTDOWN_MARK_STATUS              SCI_ADDR(CTL_PMU_APB_BASE, 0x0C54)
#define REG_PMU_APB_PD_PS_CP_SHUTDOWN_MARK_STATUS           SCI_ADDR(CTL_PMU_APB_BASE, 0x0C64)
#define REG_PMU_APB_PD_PHY_CP_SHUTDOWN_MARK_STATUS          SCI_ADDR(CTL_PMU_APB_BASE, 0x0C78)
#define REG_PMU_APB_PD_CR8_PHY_TOP_SHUTDOWN_MARK_STATUS     SCI_ADDR(CTL_PMU_APB_BASE, 0x0C7C)
#define REG_PMU_APB_PD_TD_SHUTDOWN_MARK_STATUS              SCI_ADDR(CTL_PMU_APB_BASE, 0x0C88)
#define REG_PMU_APB_PD_LW_PROC_SHUTDOWN_MARK_STATUS         SCI_ADDR(CTL_PMU_APB_BASE, 0x0C8C)
#define REG_PMU_APB_PD_LCE_SHUTDOWN_MARK_STATUS             SCI_ADDR(CTL_PMU_APB_BASE, 0x0C90)
#define REG_PMU_APB_PD_DPFEC_SHUTDOWN_MARK_STATUS           SCI_ADDR(CTL_PMU_APB_BASE, 0x0C94)
#define REG_PMU_APB_PD_WCE_SHUTDOWN_MARK_STATUS             SCI_ADDR(CTL_PMU_APB_BASE, 0x0C98)
#define REG_PMU_APB_PD_NR_DL_TOP_SHUTDOWN_MARK_STATUS       SCI_ADDR(CTL_PMU_APB_BASE, 0x0CA8)
#define REG_PMU_APB_PD_NR_PDS_SHUTDOWN_MARK_STATUS          SCI_ADDR(CTL_PMU_APB_BASE, 0x0CAC)
#define REG_PMU_APB_PD_NR_SPP_SHUTDOWN_MARK_STATUS          SCI_ADDR(CTL_PMU_APB_BASE, 0x0CB0)
#define REG_PMU_APB_PD_NR_CST_SHUTDOWN_MARK_STATUS          SCI_ADDR(CTL_PMU_APB_BASE, 0x0CB4)
#define REG_PMU_APB_PD_UNI_TOP_SHUTDOWN_MARK_STATUS         SCI_ADDR(CTL_PMU_APB_BASE, 0x0CC0)
#define REG_PMU_APB_PD_CDMA_PROC0_SHUTDOWN_MARK_STATUS      SCI_ADDR(CTL_PMU_APB_BASE, 0x0CD4)
#define REG_PMU_APB_PD_AUDIO_SHUTDOWN_MARK_STATUS           SCI_ADDR(CTL_PMU_APB_BASE, 0x0D04)
#define REG_PMU_APB_PD_AUD_CEVA_SHUTDOWN_MARK_STATUS        SCI_ADDR(CTL_PMU_APB_BASE, 0x0D08)
#define REG_PMU_APB_PD_IPA_SHUTDOWN_MARK_STATUS             SCI_ADDR(CTL_PMU_APB_BASE, 0x0D14)
#define REG_PMU_APB_PD_DPU_DP_SHUTDOWN_MARK_STATUS          SCI_ADDR(CTL_PMU_APB_BASE, 0x0D18)
#define REG_PMU_APB_PD_PCIE_SHUTDOWN_MARK_STATUS            SCI_ADDR(CTL_PMU_APB_BASE, 0x0D1C)
#define REG_PMU_APB_PD_ISE_SHUTDOWN_MARK_STATUS             SCI_ADDR(CTL_PMU_APB_BASE, 0x0D24)
#define REG_PMU_APB_PD_PUB_SHUTDOWN_MARK_STATUS             SCI_ADDR(CTL_PMU_APB_BASE, 0x0D2C)
#define REG_PMU_APB_ALL_PLL_PD_XTL_BYP                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0D94)
#define REG_PMU_APB_ALL_PLL_PD_RCO_BYP                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0D98)
#define REG_PMU_APB_PAD_OUT_CHIP_SLEEP_CFG                  SCI_ADDR(CTL_PMU_APB_BASE, 0x0D9C)
#define REG_PMU_APB_PAD_OUT_XTL_EN0_CFG                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0DA0)
#define REG_PMU_APB_PAD_OUT_XTL_EN1_CFG                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0DA4)
#define REG_PMU_APB_PAD_OUT_XTL_EN2_CFG                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0DA8)
#define REG_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_CFG              SCI_ADDR(CTL_PMU_APB_BASE, 0x0DB4)
#define REG_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_CFG              SCI_ADDR(CTL_PMU_APB_BASE, 0x0DB8)
#define REG_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_CFG              SCI_ADDR(CTL_PMU_APB_BASE, 0x0DBC)
#define REG_PMU_APB_SEL_32K_PD_DEBOUNCE_CTRL                SCI_ADDR(CTL_PMU_APB_BASE, 0x0DF0)
#define REG_PMU_APB_SEL_RCO_PD_DEBOUNCE_CTRL                SCI_ADDR(CTL_PMU_APB_BASE, 0x0DF4)
#define REG_PMU_APB_BISR_SEL_RCO_PD_DEBOUNCE_CTRL           SCI_ADDR(CTL_PMU_APB_BASE, 0x0DF8)
#define REG_PMU_APB_AP_DEEP_SLEEP_CNT                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0DFC)
#define REG_PMU_APB_PS_CP_DEEP_SLEEP_CNT                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0E00)
#define REG_PMU_APB_PHY_CP_DEEP_SLEEP_CNT                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0E04)
#define REG_PMU_APB_AUDIO_DEEP_SLEEP_CNT                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0E08)
#define REG_PMU_APB_IPA_DEEP_SLEEP_CNT                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0E0C)
#define REG_PMU_APB_ISE_DEEP_SLEEP_CNT                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0E10)
#define REG_PMU_APB_SP_DEEP_SLEEP_CNT                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0E1C)
#define REG_PMU_APB_CH_DEEP_SLEEP_CNT                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0E20)
#define REG_PMU_APB_CDMA_PROC0_DEEP_SLEEP_CNT               SCI_ADDR(CTL_PMU_APB_BASE, 0x0E3C)
#define REG_PMU_APB_APCPU_TOP_DEEP_STOP_FINAL_CNT           SCI_ADDR(CTL_PMU_APB_BASE, 0x0E48)
#define REG_PMU_APB_PUB_DEEP_SLEEP_CNT                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0E60)
#define REG_PMU_APB_DEEP_SLEEP_CNT_CLR                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0E64)
#define REG_PMU_APB_AP_LIGHT_SLEEP_CNT                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0E68)
#define REG_PMU_APB_PS_CP_LIGHT_SLEEP_CNT                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0E6C)
#define REG_PMU_APB_PHY_CP_LIGHT_SLEEP_CNT                  SCI_ADDR(CTL_PMU_APB_BASE, 0x0E70)
#define REG_PMU_APB_AUDIO_LIGHT_SLEEP_CNT                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0E74)
#define REG_PMU_APB_IPA_LIGHT_SLEEP_CNT                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0E78)
#define REG_PMU_APB_ISE_LIGHT_SLEEP_CNT                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0E7C)
#define REG_PMU_APB_AON_LIGHT_SLEEP_CNT                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0E88)
#define REG_PMU_APB_APCPU_TOP_LIGHT_STOP_FINAL_CNT          SCI_ADDR(CTL_PMU_APB_BASE, 0x0EB4)
#define REG_PMU_APB_PUB_LIGHT_SLEEP_CNT                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0ECC)
#define REG_PMU_APB_LIGHT_SLEEP_CNT_CLR                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0ED0)
#define REG_PMU_APB_AP_SYS_STOP_CNT                         SCI_ADDR(CTL_PMU_APB_BASE, 0x0ED4)
#define REG_PMU_APB_PS_CP_SYS_STOP_CNT                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0ED8)
#define REG_PMU_APB_PHY_CP_SYS_STOP_CNT                     SCI_ADDR(CTL_PMU_APB_BASE, 0x0EDC)
#define REG_PMU_APB_AUDIO_SYS_STOP_CNT                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0EE0)
#define REG_PMU_APB_IPA_SYS_STOP_CNT                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0EE4)
#define REG_PMU_APB_ISE_SYS_STOP_CNT                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0EE8)
#define REG_PMU_APB_CDMA_PROC0_SYS_STOP_CNT                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0F14)
#define REG_PMU_APB_APCPU_TOP_SYS_STOP_CNT                  SCI_ADDR(CTL_PMU_APB_BASE, 0x0F20)
#define REG_PMU_APB_PCIE_SYS_STOP_CNT                       SCI_ADDR(CTL_PMU_APB_BASE, 0x0F34)
#define REG_PMU_APB_SYS_STOP_CNT_CLR                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0F38)
#define REG_PMU_APB_PAD_OUT_CHIP_SLEEP_EDG_CNT              SCI_ADDR(CTL_PMU_APB_BASE, 0x0F3C)
#define REG_PMU_APB_PAD_OUT_CHIP_SLEEP_DUR_CNT              SCI_ADDR(CTL_PMU_APB_BASE, 0x0F50)
#define REG_PMU_APB_FUNCTION_CNT_CLR                        SCI_ADDR(CTL_PMU_APB_BASE, 0x0F60)
#define REG_PMU_APB_PWR_ST_CLK_DIV_CFG                      SCI_ADDR(CTL_PMU_APB_BASE, 0x0F64)
#define REG_PMU_APB_SLP_CTRL_CLK_DIV_CFG                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0F68)
#define REG_PMU_APB_MPLL_WAIT_CLK_DIV_CFG                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0F6C)
#define REG_PMU_APB_DOMAIN_PWR_DOWN_INT_CLR                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0F78)
#define REG_PMU_APB_DOMAIN_PWR_UP_INT_CLR                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0F7C)
#define REG_PMU_APB_CGM_PMU_SEL                             SCI_ADDR(CTL_PMU_APB_BASE, 0x0F80)
#define REG_PMU_APB_EFUSE_SEL_BUF                           SCI_ADDR(CTL_PMU_APB_BASE, 0x0F84)
#define REG_PMU_APB_EIC_SEL                                 SCI_ADDR(CTL_PMU_APB_BASE, 0x0F88)
#define REG_PMU_APB_ISE_FAST_WAKEUP_CTRL                    SCI_ADDR(CTL_PMU_APB_BASE, 0x0F8C)
#define REG_PMU_APB_BISR_CLK_SEL_RCO_CTRL                   SCI_ADDR(CTL_PMU_APB_BASE, 0x0F90)
#define REG_PMU_APB_DUMMY_REG_0                             SCI_ADDR(CTL_PMU_APB_BASE, 0x0FAC)
#define REG_PMU_APB_DUMMY_REG_1                             SCI_ADDR(CTL_PMU_APB_BASE, 0x0FB0)
#define REG_PMU_APB_CDMA_PROC_MIX                           SCI_ADDR(CTL_PMU_APB_BASE, 0x0FB4)

/* bits definitions for REG_PMU_APB_AON_MEM_CTRL, [0x64910000] */
#define BIT_PMU_APB_CH_ACCESS_SP_MEM_EN                     ( BIT(6) )
#define BIT_PMU_APB_AUDIO_ACCESS_AON_MEM_EN                 ( BIT(5) )
#define BIT_PMU_APB_IPA_ACCESS_AON_MEM_EN                   ( BIT(4) )
#define BIT_PMU_APB_CH_ACCESS_AON_MEM_EN                    ( BIT(3) )
#define BIT_PMU_APB_SP_ACCESS_AON_MEM_EN                    ( BIT(2) )
#define BIT_PMU_APB_CH_SYS_MEM_ALL_SEL                      ( BIT(1) )
#define BIT_PMU_APB_SP_SYS_MEM_ALL_SEL                      ( BIT(0) )

/* bits definitions for REG_PMU_APB_MEM_AUTO_SD_CFG, [0x64910004] */
#define BIT_PMU_APB_MEM_AUTO_SD_EN(x)                       ( (x) )

/* bits definitions for REG_PMU_APB_MEM_AUTO_SLP_CFG, [0x64910010] */
#define BIT_PMU_APB_MEM_AUTO_SLP_EN(x)                      ( (x) )

/* bits definitions for REG_PMU_APB_MEM_SD_CFG, [0x6491001C] */
#define BIT_PMU_APB_MEM_SD_CFG(x)                           ( (x) )

/* bits definitions for REG_PMU_APB_MEM_SLP_CFG, [0x64910028] */
#define BIT_PMU_APB_MEM_SLP_CFG(x)                          ( (x) )

/* bits definitions for REG_PMU_APB_RAM_PD_EN_CTRL, [0x64910034] */
#define BIT_PMU_APB_CDMA_PROC1_RAM_PD_EN                    ( BIT(19) )
#define BIT_PMU_APB_UFS_PHY_RAM_RAM_PD_EN                   ( BIT(18) )
#define BIT_PMU_APB_RFTI_RAM_PD_EN                          ( BIT(17) )
#define BIT_PMU_APB_ISE_AON_RAM_PD_EN                       ( BIT(16) )
#define BIT_PMU_APB_PCIE3_PHY_RAM_WITH_DS_RAM_PD_EN         ( BIT(15) )
#define BIT_PMU_APB_USB_PHY_RAM_WITH_DS_RAM_PD_EN           ( BIT(14) )
#define BIT_PMU_APB_AUD_CEVA_RETENTION_RAM_PD_EN            ( BIT(13) )
#define BIT_PMU_APB_AUDIO_RETENTION_RAM_PD_EN               ( BIT(12) )
#define BIT_PMU_APB_CR8_PS_TOP_LLRAM_RAM_PD_EN              ( BIT(11) )
#define BIT_PMU_APB_CDMA_PROC0_DSPM_RAM_PD_EN               ( BIT(10) )
#define BIT_PMU_APB_NR_CST_CSM_RAM_PD_EN                    ( BIT(9) )
#define BIT_PMU_APB_NR_SPP_PARA_PDC_RAM_PD_EN               ( BIT(8) )
#define BIT_PMU_APB_NR_PDS_BRP_PS_DEMOD_RAM_PD_EN           ( BIT(7) )
#define BIT_PMU_APB_NR_DL_TOP_CSI_RAM_PD_EN                 ( BIT(6) )
#define BIT_PMU_APB_CR8_PHY_TOP_LLRAM_3_RAM_PD_EN           ( BIT(5) )
#define BIT_PMU_APB_CR8_PHY_TOP_LLRAM_2_RAM_PD_EN           ( BIT(4) )
#define BIT_PMU_APB_CR8_PHY_TOP_LLRAM_1_RAM_PD_EN           ( BIT(3) )
#define BIT_PMU_APB_CR8_PHY_TOP_LLRAM_0_RAM_PD_EN           ( BIT(2) )
#define BIT_PMU_APB_PHY_CP_UNI_RFT_RAM_PD_EN                ( BIT(1) )
#define BIT_PMU_APB_APCPU_TOP_RAM_PD_EN                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_RAM_SLP_EN_CTRL, [0x6491003C] */
#define BIT_PMU_APB_APCPU_CORE6_RAM_DSLP_EN                 ( BIT(11) )
#define BIT_PMU_APB_APCPU_CORE5_RAM_DSLP_EN                 ( BIT(10) )
#define BIT_PMU_APB_APCPU_CORE4_RAM_DSLP_EN                 ( BIT(9) )
#define BIT_PMU_APB_APCPU_CORE3_RAM_DSLP_EN                 ( BIT(8) )
#define BIT_PMU_APB_APCPU_CORE2_RAM_DSLP_EN                 ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE1_RAM_DSLP_EN                 ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE0_RAM_DSLP_EN                 ( BIT(5) )
#define BIT_PMU_APB_APCPU_SNOOP_FILTER_RAM_DSLP_EN          ( BIT(4) )
#define BIT_PMU_APB_APCPU_L3CACHE_TAG_P3_RAM_DSLP_EN        ( BIT(3) )
#define BIT_PMU_APB_APCPU_L3CACHE_TAG_P2_RAM_DSLP_EN        ( BIT(2) )
#define BIT_PMU_APB_APCPU_L3CACHE_TAG_P1_RAM_DSLP_EN        ( BIT(1) )
#define BIT_PMU_APB_APCPU_L3CACHE_TAG_P0_RAM_DSLP_EN        ( BIT(0) )

/* bits definitions for REG_PMU_APB_RAM_FORCE_PD_CFG_0, [0x64910044] */
#define BIT_PMU_APB_RAM_PD_CR8_PHY_TOP_LLRAM_2_FRC          ( BIT(31) )
#define BIT_PMU_APB_RAM_PD_CR8_PHY_TOP_LLRAM_1_FRC          ( BIT(30) )
#define BIT_PMU_APB_RAM_PD_CR8_PHY_TOP_LLRAM_0_FRC          ( BIT(29) )
#define BIT_PMU_APB_RAM_PD_CR8_PHY_TOP_FRC                  ( BIT(28) )
#define BIT_PMU_APB_RAM_PD_PHY_CP_UNI_RFT_FRC               ( BIT(27) )
#define BIT_PMU_APB_RAM_PD_PHY_CP_FRC                       ( BIT(26) )
#define BIT_PMU_APB_RAM_PD_GPU_FRC                          ( BIT(25) )
#define BIT_PMU_APB_RAM_PD_VDEC_FRC                         ( BIT(24) )
#define BIT_PMU_APB_RAM_PD_VENC1_FRC                        ( BIT(23) )
#define BIT_PMU_APB_RAM_PD_VENC0_FRC                        ( BIT(22) )
#define BIT_PMU_APB_RAM_PD_DPU_VSP_FRC                      ( BIT(21) )
#define BIT_PMU_APB_RAM_PD_DCAM_BLK_FRC                     ( BIT(20) )
#define BIT_PMU_APB_RAM_PD_ISP_BLK_FRC                      ( BIT(19) )
#define BIT_PMU_APB_RAM_PD_VDSP_BLK_FRC                     ( BIT(18) )
#define BIT_PMU_APB_RAM_PD_CAMERA_FRC                       ( BIT(17) )
#define BIT_PMU_APB_RAM_PD_AI_OCM_FRC                       ( BIT(16) )
#define BIT_PMU_APB_RAM_PD_AI_FRC                           ( BIT(15) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE7_FRC                  ( BIT(14) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE6_FRC                  ( BIT(13) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE5_FRC                  ( BIT(12) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE4_FRC                  ( BIT(11) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE3_FRC                  ( BIT(10) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE2_FRC                  ( BIT(9) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE1_FRC                  ( BIT(8) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE0_FRC                  ( BIT(7) )
#define BIT_PMU_APB_RAM_PD_APCPU_SNOOP_FILTER_FRC           ( BIT(6) )
#define BIT_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P3_FRC         ( BIT(5) )
#define BIT_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P2_FRC         ( BIT(4) )
#define BIT_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P1_FRC         ( BIT(3) )
#define BIT_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P0_FRC         ( BIT(2) )
#define BIT_PMU_APB_RAM_PD_APCPU_TOP_FRC                    ( BIT(1) )
#define BIT_PMU_APB_RAM_PD_AP_FRC                           ( BIT(0) )

/* bits definitions for REG_PMU_APB_RAM_FORCE_PD_CFG_1, [0x64910048] */
#define BIT_PMU_APB_RAM_PD_RFTI_FRC                         ( BIT(31) )
#define BIT_PMU_APB_RAM_PD_ISE_AON_FRC                      ( BIT(30) )
#define BIT_PMU_APB_RAM_PD_ISE_FRC                          ( BIT(29) )
#define BIT_PMU_APB_RAM_PD_PUB_FRC                          ( BIT(28) )
#define BIT_PMU_APB_RAM_PD_PCIE3_PHY_RAM_WITH_DS_FRC        ( BIT(27) )
#define BIT_PMU_APB_RAM_PD_PCIE_FRC                         ( BIT(26) )
#define BIT_PMU_APB_RAM_PD_DPU_DP_FRC                       ( BIT(25) )
#define BIT_PMU_APB_RAM_PD_USB_PHY_RAM_WITH_DS_FRC          ( BIT(24) )
#define BIT_PMU_APB_RAM_PD_IPA_FRC                          ( BIT(23) )
#define BIT_PMU_APB_RAM_PD_AUD_CEVA_RETENTION_FRC           ( BIT(22) )
#define BIT_PMU_APB_RAM_PD_AUD_CEVA_FRC                     ( BIT(21) )
#define BIT_PMU_APB_RAM_PD_AUDIO_RETENTION_FRC              ( BIT(20) )
#define BIT_PMU_APB_RAM_PD_AUDIO_FRC                        ( BIT(19) )
#define BIT_PMU_APB_RAM_PD_CR8_PS_TOP_LLRAM_FRC             ( BIT(18) )
#define BIT_PMU_APB_RAM_PD_PS_CP_FRC                        ( BIT(17) )
#define BIT_PMU_APB_RAM_PD_CDMA_PROC0_DSPM_FRC              ( BIT(16) )
#define BIT_PMU_APB_RAM_PD_CDMA_PROC0_FRC                   ( BIT(15) )
#define BIT_PMU_APB_RAM_PD_WCE_FRC                          ( BIT(14) )
#define BIT_PMU_APB_RAM_PD_DPFEC_FRC                        ( BIT(13) )
#define BIT_PMU_APB_RAM_PD_LCE_FRC                          ( BIT(12) )
#define BIT_PMU_APB_RAM_PD_LW_PROC_FRC                      ( BIT(11) )
#define BIT_PMU_APB_RAM_PD_UNI_TOP_FRC                      ( BIT(10) )
#define BIT_PMU_APB_RAM_PD_NR_CST_CSM_FRC                   ( BIT(9) )
#define BIT_PMU_APB_RAM_PD_NR_CST_FRC                       ( BIT(8) )
#define BIT_PMU_APB_RAM_PD_NR_SPP_PARA_PDC_FRC              ( BIT(7) )
#define BIT_PMU_APB_RAM_PD_NR_SPP_FRC                       ( BIT(6) )
#define BIT_PMU_APB_RAM_PD_NR_PDS_BRP_PS_DEMOD_FRC          ( BIT(5) )
#define BIT_PMU_APB_RAM_PD_NR_PDS_FRC                       ( BIT(4) )
#define BIT_PMU_APB_RAM_PD_NR_DL_TOP_CSI_FRC                ( BIT(3) )
#define BIT_PMU_APB_RAM_PD_NR_DL_TOP_FRC                    ( BIT(2) )
#define BIT_PMU_APB_RAM_PD_TD_FRC                           ( BIT(1) )
#define BIT_PMU_APB_RAM_PD_CR8_PHY_TOP_LLRAM_3_FRC          ( BIT(0) )

/* bits definitions for REG_PMU_APB_RAM_FORCE_PD_CFG_2, [0x6491004C] */
#define BIT_PMU_APB_RAM_PD_UFS_PHY_RAM_FRC                  ( BIT(0) )

/* bits definitions for REG_PMU_APB_RAM_FORCE_SLP_CFG, [0x64910054] */
#define BIT_PMU_APB_RAM_RET_AUD_CEVA_RETENTION_FRC          ( BIT(24) )
#define BIT_PMU_APB_RAM_RET_AUDIO_RETENTION_FRC             ( BIT(23) )
#define BIT_PMU_APB_RAM_RET_CR8_PS_TOP_LLRAM_FRC            ( BIT(22) )
#define BIT_PMU_APB_RAM_RET_NR_CST_CSM_FRC                  ( BIT(21) )
#define BIT_PMU_APB_RAM_RET_NR_SPP_PARA_PDC_FRC             ( BIT(20) )
#define BIT_PMU_APB_RAM_RET_NR_PDS_BRP_PS_DEMOD_FRC         ( BIT(19) )
#define BIT_PMU_APB_RAM_RET_NR_DL_TOP_CSI_FRC               ( BIT(18) )
#define BIT_PMU_APB_RAM_RET_CR8_PHY_TOP_LLRAM_3_FRC         ( BIT(17) )
#define BIT_PMU_APB_RAM_RET_CR8_PHY_TOP_LLRAM_2_FRC         ( BIT(16) )
#define BIT_PMU_APB_RAM_RET_CR8_PHY_TOP_LLRAM_1_FRC         ( BIT(15) )
#define BIT_PMU_APB_RAM_RET_CR8_PHY_TOP_LLRAM_0_FRC         ( BIT(14) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE6_FRC                 ( BIT(12) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE5_FRC                 ( BIT(11) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE4_FRC                 ( BIT(10) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE3_FRC                 ( BIT(9) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE2_FRC                 ( BIT(8) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE1_FRC                 ( BIT(7) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE0_FRC                 ( BIT(6) )
#define BIT_PMU_APB_RAM_RET_APCPU_SNOOP_FILTER_FRC          ( BIT(5) )
#define BIT_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P3_FRC        ( BIT(4) )
#define BIT_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P2_FRC        ( BIT(3) )
#define BIT_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P1_FRC        ( BIT(2) )
#define BIT_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P0_FRC        ( BIT(1) )
#define BIT_PMU_APB_RAM_RET_APCPU_TOP_FRC                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_RAM_FORCE_ON_CFG, [0x64910060] */
#define BIT_PMU_APB_APCPU_CORE6_RAM_FRC_ON                  ( BIT(11) )
#define BIT_PMU_APB_APCPU_CORE5_RAM_FRC_ON                  ( BIT(10) )
#define BIT_PMU_APB_APCPU_CORE4_RAM_FRC_ON                  ( BIT(9) )
#define BIT_PMU_APB_APCPU_CORE3_RAM_FRC_ON                  ( BIT(8) )
#define BIT_PMU_APB_APCPU_CORE2_RAM_FRC_ON                  ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE1_RAM_FRC_ON                  ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE0_RAM_FRC_ON                  ( BIT(5) )
#define BIT_PMU_APB_APCPU_SNOOP_FILTER_RAM_FRC_ON           ( BIT(4) )
#define BIT_PMU_APB_APCPU_L3CACHE_TAG_P3_RAM_FRC_ON         ( BIT(3) )
#define BIT_PMU_APB_APCPU_L3CACHE_TAG_P2_RAM_FRC_ON         ( BIT(2) )
#define BIT_PMU_APB_APCPU_L3CACHE_TAG_P1_RAM_FRC_ON         ( BIT(1) )
#define BIT_PMU_APB_APCPU_L3CACHE_TAG_P0_RAM_FRC_ON         ( BIT(0) )

/* bits definitions for REG_PMU_APB_SRAM_DLY_CTRL_CFG, [0x6491006C] */
#define BIT_PMU_APB_CH_SRAM_XTLBUF0_SYS_SEL                 ( BIT(5) )
#define BIT_PMU_APB_CH_SRAM_RCO100M_SYS_SEL                 ( BIT(4) )
#define BIT_PMU_APB_SP_SRAM_XTLBUF0_SYS_SEL                 ( BIT(3) )
#define BIT_PMU_APB_SP_SRAM_RCO100M_SYS_SEL                 ( BIT(2) )
#define BIT_PMU_APB_AON_SRAM_XTLBUF0_SYS_SEL                ( BIT(1) )
#define BIT_PMU_APB_AON_SRAM_RCO100M_SYS_SEL                ( BIT(0) )

/* bits definitions for REG_PMU_APB_CDMA_PROC0_RAM_CFG, [0x64910070] */
#define BIT_PMU_APB_PD_CDMA_PROC0_RAM_RET_EN                ( BIT(2) )
#define BIT_PMU_APB_PD_CDMA_PROC0_RAM_RET_REG               ( BIT(1) )
#define BIT_PMU_APB_PD_CDMA_PROC0_RAM_RET_SEL               ( BIT(0) )

/* bits definitions for REG_PMU_APB_PHY_CP_UNI_RFT_RAM_CFG, [0x64910074] */
#define BIT_PMU_APB_REG_RAM_PD_PHY_CP_UNI_RFT               ( BIT(2) )
#define BIT_PMU_APB_REG_RAM_RET_PHY_CP_UNI_RFT              ( BIT(1) )
#define BIT_PMU_APB_PHY_CP_UNI_RFT_RAM_AUTO_CTRL_EN         ( BIT(0) )

/* bits definitions for REG_PMU_APB_USB_PHY_RAM_WITH_DS_RAM_CFG, [0x64910078] */
#define BIT_PMU_APB_REG_RAM_PD_USB_PHY_RAM_WITH_DS          ( BIT(2) )
#define BIT_PMU_APB_REG_RAM_RET_USB_PHY_RAM_WITH_DS         ( BIT(1) )
#define BIT_PMU_APB_USB_PHY_RAM_WITH_DS_RAM_AUTO_CTRL_EN    ( BIT(0) )

/* bits definitions for REG_PMU_APB_PCIE3_PHY_RAM_WITH_DS_RAM_CFG, [0x6491007C] */
#define BIT_PMU_APB_REG_RAM_PD_PCIE3_PHY_RAM_WITH_DS        ( BIT(2) )
#define BIT_PMU_APB_REG_RAM_RET_PCIE3_PHY_RAM_WITH_DS       ( BIT(1) )
#define BIT_PMU_APB_PCIE3_PHY_RAM_WITH_DS_RAM_AUTO_CTRL_EN  ( BIT(0) )

/* bits definitions for REG_PMU_APB_ISE_AON_RAM_CFG, [0x64910080] */
#define BIT_PMU_APB_REG_RAM_PD_ISE_AON                      ( BIT(2) )
#define BIT_PMU_APB_REG_RAM_RET_ISE_AON                     ( BIT(1) )
#define BIT_PMU_APB_ISE_AON_RAM_AUTO_CTRL_EN                ( BIT(0) )

/* bits definitions for REG_PMU_APB_RFTI_RAM_CFG, [0x64910084] */
#define BIT_PMU_APB_REG_RAM_PD_RFTI                         ( BIT(2) )
#define BIT_PMU_APB_REG_RAM_RET_RFTI                        ( BIT(1) )
#define BIT_PMU_APB_RFTI_RAM_AUTO_CTRL_EN                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_UFS_PHY_RAM_RAM_CFG, [0x64910088] */
#define BIT_PMU_APB_REG_RAM_PD_UFS_PHY_RAM                  ( BIT(2) )
#define BIT_PMU_APB_REG_RAM_RET_UFS_PHY_RAM                 ( BIT(1) )
#define BIT_PMU_APB_UFS_PHY_RAM_RAM_AUTO_CTRL_EN            ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE_WAKEUP_EN, [0x6491008C] */
#define BIT_PMU_APB_APCPU_CORE7_WAKEUP_EN                   ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_WAKEUP_EN                   ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_WAKEUP_EN                   ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_WAKEUP_EN                   ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_WAKEUP_EN                   ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_WAKEUP_EN                   ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_WAKEUP_EN                   ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_WAKEUP_EN                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_SOFT_INT_GEN, [0x64910090] */
#define BIT_PMU_APB_APCPU_CORE7_SOFT_INT                    ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_SOFT_INT                    ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_SOFT_INT                    ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_SOFT_INT                    ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_SOFT_INT                    ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_SOFT_INT                    ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_SOFT_INT                    ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_SOFT_INT                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE_FORCE_STOP, [0x64910094] */
#define BIT_PMU_APB_APCPU_TOP_FORCE_DEEP_STOP               ( BIT(16) )
#define BIT_PMU_APB_APCPU_CORE7_FORCE_STOP                  ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_FORCE_STOP                  ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_FORCE_STOP                  ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_FORCE_STOP                  ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_FORCE_STOP                  ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_FORCE_STOP                  ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_FORCE_STOP                  ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_FORCE_STOP                  ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CSYSPWRUP_WAKEUP_EN_CFG, [0x64910098] */
#define BIT_PMU_APB_APCPU_CSYSPWRUP_WAKEUP_EN(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_ANALOG_PHY_PWRDOWN_CFG, [0x6491009C] */
#define BIT_PMU_APB_DSI_4LANE_0_PWR_PD_REG                  ( BIT(6) )
#define BIT_PMU_APB_DSI_4LANE_1_PWR_PD_REG                  ( BIT(5) )
#define BIT_PMU_APB_CSI_COMBO_1_PWR_PD_REG                  ( BIT(4) )
#define BIT_PMU_APB_CSI_2P2LANE_1_PWR_PD_REG                ( BIT(3) )
#define BIT_PMU_APB_CSI_COMBO_0_PWR_PD_REG                  ( BIT(2) )
#define BIT_PMU_APB_CSI_2P2LANE_0_PWR_PD_REG                ( BIT(1) )
#define BIT_PMU_APB_MPHY_PWR_PD_REG                         ( BIT(0) )

/* bits definitions for REG_PMU_APB_ANALOG_PHY_PWRON_CFG, [0x649100A0] */
#define BIT_PMU_APB_DSI_4LANE_0_PWR_ON_REG                  ( BIT(6) )
#define BIT_PMU_APB_DSI_4LANE_1_PWR_ON_REG                  ( BIT(5) )
#define BIT_PMU_APB_CSI_COMBO_1_PWR_ON_REG                  ( BIT(4) )
#define BIT_PMU_APB_CSI_2P2LANE_1_PWR_ON_REG                ( BIT(3) )
#define BIT_PMU_APB_CSI_COMBO_0_PWR_ON_REG                  ( BIT(2) )
#define BIT_PMU_APB_CSI_2P2LANE_0_PWR_ON_REG                ( BIT(1) )
#define BIT_PMU_APB_MPHY_PWR_ON_REG                         ( BIT(0) )

/* bits definitions for REG_PMU_APB_ANALOG_PHY_PWR_DLY_CFG, [0x649100A4] */
#define BIT_PMU_APB_PHY_PWR_DLY(x)                          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_SNPS_USBC_SLP_CTRL, [0x649100A8] */
#define BIT_PMU_APB_CURRENT_POWER_STATE_U2PMU(x)            ( (x) << 30 & (BIT(30)|BIT(31)) )
#define BIT_PMU_APB_CURRENT_POWER_STATE_U3PMU(x)            ( (x) << 28 & (BIT(28)|BIT(29)) )
#define BIT_PMU_APB_SNPS_USBC_HIBER_STAT                    ( BIT(27) )
#define BIT_PMU_APB_SNPS_USBC_HIBER_STAT_BYP                ( BIT(4) )
#define BIT_PMU_APB_SNPS_USBC_HIBER_REQ                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_SNPS_PCIE3_SLP_CTRL, [0x649100AC] */
#define BIT_PMU_APB_PCIE_CLK_REQ_PLL_GATE_MASK              ( BIT(31) )
#define BIT_PMU_APB_PCIE_L2_DSLP_MASK                       ( BIT(30) )
#define BIT_PMU_APB_PCIEPLLV_PCIE_CLKREQ_SEL                ( BIT(29) )
#define BIT_PMU_APB_IPA_PCIE_L2_DSLP_MASK                   ( BIT(28) )
#define BIT_PMU_APB_REG_PERST_N_ASSERT                      ( BIT(1) )
#define BIT_PMU_APB_PERST_N_AUTO_EN                         ( BIT(0) )

/* bits definitions for REG_PMU_APB_DDC_SLP_CFG, [0x649100F0] */
#define BIT_PMU_APB_DDC_LP_STAT(x)                          ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_DDCPLL_PD_ENA                           ( BIT(19) )
#define BIT_PMU_APB_DDCPLL_STABLE_BYP                       ( BIT(18) )
#define BIT_PMU_APB_DDC_PWR_ON_REG                          ( BIT(17) )
#define BIT_PMU_APB_DDC_PWR_PD_REG                          ( BIT(16) )
#define BIT_PMU_APB_ADC_OFF_DLY(x)                          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PMU_APB_DDC_EN_DLY(x)                           ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PMU_APB_ADC_ON_DLY(x)                           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_SNPS_PHY_PWR_STABLE, [0x649100F4] */
#define BIT_PMU_APB_REG_PCIE_PHY_UPCS_PWR_STABLE            ( BIT(5) )
#define BIT_PMU_APB_REG_PCIE_PHY_PCS_PWR_STABLE             ( BIT(4) )
#define BIT_PMU_APB_REG_USB31_PHY_UPCS_PWR_STABLE           ( BIT(3) )
#define BIT_PMU_APB_REG_USB31_PHY_PCS_PWR_STABLE            ( BIT(2) )
#define BIT_PMU_APB_REG_MPHY_PCS_PWR_STABLE                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_BISR_FORCE_SEL_0, [0x649100F8] */
#define BIT_PMU_APB_PD_ISP_BLK_BISR_FORCE_SEL               ( BIT(31) )
#define BIT_PMU_APB_PD_DCAM_BLK_BISR_FORCE_SEL              ( BIT(29) )
#define BIT_PMU_APB_PD_CAMERA_BISR_FORCE_SEL                ( BIT(28) )
#define BIT_PMU_APB_PD_GPU_CORE3_BISR_FORCE_SEL             ( BIT(23) )
#define BIT_PMU_APB_PD_GPU_CORE2_BISR_FORCE_SEL             ( BIT(22) )
#define BIT_PMU_APB_PD_GPU_CORE1_BISR_FORCE_SEL             ( BIT(21) )
#define BIT_PMU_APB_PD_GPU_CORE0_BISR_FORCE_SEL             ( BIT(20) )
#define BIT_PMU_APB_PD_GPU_BISR_FORCE_SEL                   ( BIT(19) )
#define BIT_PMU_APB_PD_APCPU_CORE7_BISR_FORCE_SEL           ( BIT(10) )
#define BIT_PMU_APB_PD_APCPU_CORE6_BISR_FORCE_SEL           ( BIT(9) )
#define BIT_PMU_APB_PD_APCPU_CORE5_BISR_FORCE_SEL           ( BIT(8) )
#define BIT_PMU_APB_PD_APCPU_CORE4_BISR_FORCE_SEL           ( BIT(7) )
#define BIT_PMU_APB_PD_APCPU_CORE3_BISR_FORCE_SEL           ( BIT(6) )
#define BIT_PMU_APB_PD_APCPU_CORE2_BISR_FORCE_SEL           ( BIT(5) )
#define BIT_PMU_APB_PD_APCPU_CORE1_BISR_FORCE_SEL           ( BIT(4) )
#define BIT_PMU_APB_PD_APCPU_CORE0_BISR_FORCE_SEL           ( BIT(3) )
#define BIT_PMU_APB_PD_APCPU_TOP_BISR_FORCE_SEL             ( BIT(2) )
#define BIT_PMU_APB_PD_AP_BISR_FORCE_SEL                    ( BIT(1) )
#define BIT_PMU_APB_PD_AON_MEM_BISR_FORCE_SEL               ( BIT(0) )

/* bits definitions for REG_PMU_APB_BISR_FORCE_SEL_1, [0x649100FC] */
#define BIT_PMU_APB_PD_NR_DL_TOP_BISR_FORCE_SEL             ( BIT(31) )
#define BIT_PMU_APB_PD_WCE_BISR_FORCE_SEL                   ( BIT(27) )
#define BIT_PMU_APB_PD_DPFEC_BISR_FORCE_SEL                 ( BIT(26) )
#define BIT_PMU_APB_PD_LCE_BISR_FORCE_SEL                   ( BIT(25) )
#define BIT_PMU_APB_PD_LW_PROC_BISR_FORCE_SEL               ( BIT(24) )
#define BIT_PMU_APB_PD_TD_BISR_FORCE_SEL                    ( BIT(23) )
#define BIT_PMU_APB_PD_CR8_PHY_TOP_BISR_FORCE_SEL           ( BIT(20) )
#define BIT_PMU_APB_PD_PHY_CP_BISR_FORCE_SEL                ( BIT(19) )
#define BIT_PMU_APB_PD_PS_CP_BISR_FORCE_SEL                 ( BIT(14) )
#define BIT_PMU_APB_PD_AI_BISR_FORCE_SEL                    ( BIT(10) )
#define BIT_PMU_APB_PD_VDEC_BISR_FORCE_SEL                  ( BIT(7) )
#define BIT_PMU_APB_PD_VENC1_BISR_FORCE_SEL                 ( BIT(6) )
#define BIT_PMU_APB_PD_VENC0_BISR_FORCE_SEL                 ( BIT(5) )
#define BIT_PMU_APB_PD_DPU_VSP_BISR_FORCE_SEL               ( BIT(4) )
#define BIT_PMU_APB_PD_VDSP_BLK_BISR_FORCE_SEL              ( BIT(1) )

/* bits definitions for REG_PMU_APB_BISR_FORCE_SEL_2, [0x64910100] */
#define BIT_PMU_APB_PD_ISE_BISR_FORCE_SEL                   ( BIT(30) )
#define BIT_PMU_APB_PD_PCIE_BISR_FORCE_SEL                  ( BIT(28) )
#define BIT_PMU_APB_PD_DPU_DP_BISR_FORCE_SEL                ( BIT(27) )
#define BIT_PMU_APB_PD_IPA_BISR_FORCE_SEL                   ( BIT(26) )
#define BIT_PMU_APB_PD_AUD_CEVA_BISR_FORCE_SEL              ( BIT(23) )
#define BIT_PMU_APB_PD_AUDIO_BISR_FORCE_SEL                 ( BIT(22) )
#define BIT_PMU_APB_PD_CDMA_PROC0_BISR_FORCE_SEL            ( BIT(10) )
#define BIT_PMU_APB_PD_UNI_TOP_BISR_FORCE_SEL               ( BIT(5) )
#define BIT_PMU_APB_PD_NR_CST_BISR_FORCE_SEL                ( BIT(2) )
#define BIT_PMU_APB_PD_NR_SPP_BISR_FORCE_SEL                ( BIT(1) )
#define BIT_PMU_APB_PD_NR_PDS_BISR_FORCE_SEL                ( BIT(0) )

/* bits definitions for REG_PMU_APB_BISR_BYP_CFG_0, [0x64910108] */
#define BIT_PMU_APB_PD_ISP_BLK_BISR_FORCE_BYP               ( BIT(31) )
#define BIT_PMU_APB_PD_DCAM_BLK_BISR_FORCE_BYP              ( BIT(29) )
#define BIT_PMU_APB_PD_CAMERA_BISR_FORCE_BYP                ( BIT(28) )
#define BIT_PMU_APB_PD_GPU_CORE3_BISR_FORCE_BYP             ( BIT(23) )
#define BIT_PMU_APB_PD_GPU_CORE2_BISR_FORCE_BYP             ( BIT(22) )
#define BIT_PMU_APB_PD_GPU_CORE1_BISR_FORCE_BYP             ( BIT(21) )
#define BIT_PMU_APB_PD_GPU_CORE0_BISR_FORCE_BYP             ( BIT(20) )
#define BIT_PMU_APB_PD_GPU_BISR_FORCE_BYP                   ( BIT(19) )
#define BIT_PMU_APB_PD_APCPU_CORE7_BISR_FORCE_BYP           ( BIT(10) )
#define BIT_PMU_APB_PD_APCPU_CORE6_BISR_FORCE_BYP           ( BIT(9) )
#define BIT_PMU_APB_PD_APCPU_CORE5_BISR_FORCE_BYP           ( BIT(8) )
#define BIT_PMU_APB_PD_APCPU_CORE4_BISR_FORCE_BYP           ( BIT(7) )
#define BIT_PMU_APB_PD_APCPU_CORE3_BISR_FORCE_BYP           ( BIT(6) )
#define BIT_PMU_APB_PD_APCPU_CORE2_BISR_FORCE_BYP           ( BIT(5) )
#define BIT_PMU_APB_PD_APCPU_CORE1_BISR_FORCE_BYP           ( BIT(4) )
#define BIT_PMU_APB_PD_APCPU_CORE0_BISR_FORCE_BYP           ( BIT(3) )
#define BIT_PMU_APB_PD_APCPU_TOP_BISR_FORCE_BYP             ( BIT(2) )
#define BIT_PMU_APB_PD_AP_BISR_FORCE_BYP                    ( BIT(1) )
#define BIT_PMU_APB_PD_AON_MEM_BISR_FORCE_BYP               ( BIT(0) )

/* bits definitions for REG_PMU_APB_BISR_BYP_CFG_1, [0x6491010C] */
#define BIT_PMU_APB_PD_NR_DL_TOP_BISR_FORCE_BYP             ( BIT(31) )
#define BIT_PMU_APB_PD_WCE_BISR_FORCE_BYP                   ( BIT(27) )
#define BIT_PMU_APB_PD_DPFEC_BISR_FORCE_BYP                 ( BIT(26) )
#define BIT_PMU_APB_PD_LCE_BISR_FORCE_BYP                   ( BIT(25) )
#define BIT_PMU_APB_PD_LW_PROC_BISR_FORCE_BYP               ( BIT(24) )
#define BIT_PMU_APB_PD_TD_BISR_FORCE_BYP                    ( BIT(23) )
#define BIT_PMU_APB_PD_CR8_PHY_TOP_BISR_FORCE_BYP           ( BIT(20) )
#define BIT_PMU_APB_PD_PHY_CP_BISR_FORCE_BYP                ( BIT(19) )
#define BIT_PMU_APB_PD_PS_CP_BISR_FORCE_BYP                 ( BIT(14) )
#define BIT_PMU_APB_PD_AI_BISR_FORCE_BYP                    ( BIT(10) )
#define BIT_PMU_APB_PD_VDEC_BISR_FORCE_BYP                  ( BIT(7) )
#define BIT_PMU_APB_PD_VENC1_BISR_FORCE_BYP                 ( BIT(6) )
#define BIT_PMU_APB_PD_VENC0_BISR_FORCE_BYP                 ( BIT(5) )
#define BIT_PMU_APB_PD_DPU_VSP_BISR_FORCE_BYP               ( BIT(4) )
#define BIT_PMU_APB_PD_VDSP_BLK_BISR_FORCE_BYP              ( BIT(1) )

/* bits definitions for REG_PMU_APB_BISR_BYP_CFG_2, [0x64910110] */
#define BIT_PMU_APB_PD_ISE_BISR_FORCE_BYP                   ( BIT(30) )
#define BIT_PMU_APB_PD_PCIE_BISR_FORCE_BYP                  ( BIT(28) )
#define BIT_PMU_APB_PD_DPU_DP_BISR_FORCE_BYP                ( BIT(27) )
#define BIT_PMU_APB_PD_IPA_BISR_FORCE_BYP                   ( BIT(26) )
#define BIT_PMU_APB_PD_AUD_CEVA_BISR_FORCE_BYP              ( BIT(23) )
#define BIT_PMU_APB_PD_AUDIO_BISR_FORCE_BYP                 ( BIT(22) )
#define BIT_PMU_APB_PD_CDMA_PROC0_BISR_FORCE_BYP            ( BIT(10) )
#define BIT_PMU_APB_PD_UNI_TOP_BISR_FORCE_BYP               ( BIT(5) )
#define BIT_PMU_APB_PD_NR_CST_BISR_FORCE_BYP                ( BIT(2) )
#define BIT_PMU_APB_PD_NR_SPP_BISR_FORCE_BYP                ( BIT(1) )
#define BIT_PMU_APB_PD_NR_PDS_BISR_FORCE_BYP                ( BIT(0) )

/* bits definitions for REG_PMU_APB_BISR_EN_CFG_0, [0x64910118] */
#define BIT_PMU_APB_PD_ISP_BLK_BISR_FORCE_EN                ( BIT(31) )
#define BIT_PMU_APB_PD_DCAM_BLK_BISR_FORCE_EN               ( BIT(29) )
#define BIT_PMU_APB_PD_CAMERA_BISR_FORCE_EN                 ( BIT(28) )
#define BIT_PMU_APB_PD_GPU_CORE3_BISR_FORCE_EN              ( BIT(23) )
#define BIT_PMU_APB_PD_GPU_CORE2_BISR_FORCE_EN              ( BIT(22) )
#define BIT_PMU_APB_PD_GPU_CORE1_BISR_FORCE_EN              ( BIT(21) )
#define BIT_PMU_APB_PD_GPU_CORE0_BISR_FORCE_EN              ( BIT(20) )
#define BIT_PMU_APB_PD_GPU_BISR_FORCE_EN                    ( BIT(19) )
#define BIT_PMU_APB_PD_APCPU_CORE7_BISR_FORCE_EN            ( BIT(10) )
#define BIT_PMU_APB_PD_APCPU_CORE6_BISR_FORCE_EN            ( BIT(9) )
#define BIT_PMU_APB_PD_APCPU_CORE5_BISR_FORCE_EN            ( BIT(8) )
#define BIT_PMU_APB_PD_APCPU_CORE4_BISR_FORCE_EN            ( BIT(7) )
#define BIT_PMU_APB_PD_APCPU_CORE3_BISR_FORCE_EN            ( BIT(6) )
#define BIT_PMU_APB_PD_APCPU_CORE2_BISR_FORCE_EN            ( BIT(5) )
#define BIT_PMU_APB_PD_APCPU_CORE1_BISR_FORCE_EN            ( BIT(4) )
#define BIT_PMU_APB_PD_APCPU_CORE0_BISR_FORCE_EN            ( BIT(3) )
#define BIT_PMU_APB_PD_APCPU_TOP_BISR_FORCE_EN              ( BIT(2) )
#define BIT_PMU_APB_PD_AP_BISR_FORCE_EN                     ( BIT(1) )
#define BIT_PMU_APB_PD_AON_MEM_BISR_FORCE_EN                ( BIT(0) )

/* bits definitions for REG_PMU_APB_BISR_EN_CFG_1, [0x6491011C] */
#define BIT_PMU_APB_PD_NR_DL_TOP_BISR_FORCE_EN              ( BIT(31) )
#define BIT_PMU_APB_PD_WCE_BISR_FORCE_EN                    ( BIT(27) )
#define BIT_PMU_APB_PD_DPFEC_BISR_FORCE_EN                  ( BIT(26) )
#define BIT_PMU_APB_PD_LCE_BISR_FORCE_EN                    ( BIT(25) )
#define BIT_PMU_APB_PD_LW_PROC_BISR_FORCE_EN                ( BIT(24) )
#define BIT_PMU_APB_PD_TD_BISR_FORCE_EN                     ( BIT(23) )
#define BIT_PMU_APB_PD_CR8_PHY_TOP_BISR_FORCE_EN            ( BIT(20) )
#define BIT_PMU_APB_PD_PHY_CP_BISR_FORCE_EN                 ( BIT(19) )
#define BIT_PMU_APB_PD_PS_CP_BISR_FORCE_EN                  ( BIT(14) )
#define BIT_PMU_APB_PD_AI_BISR_FORCE_EN                     ( BIT(10) )
#define BIT_PMU_APB_PD_VDEC_BISR_FORCE_EN                   ( BIT(7) )
#define BIT_PMU_APB_PD_VENC1_BISR_FORCE_EN                  ( BIT(6) )
#define BIT_PMU_APB_PD_VENC0_BISR_FORCE_EN                  ( BIT(5) )
#define BIT_PMU_APB_PD_DPU_VSP_BISR_FORCE_EN                ( BIT(4) )
#define BIT_PMU_APB_PD_VDSP_BLK_BISR_FORCE_EN               ( BIT(1) )

/* bits definitions for REG_PMU_APB_BISR_EN_CFG_2, [0x64910120] */
#define BIT_PMU_APB_PD_ISE_BISR_FORCE_EN                    ( BIT(30) )
#define BIT_PMU_APB_PD_PCIE_BISR_FORCE_EN                   ( BIT(28) )
#define BIT_PMU_APB_PD_DPU_DP_BISR_FORCE_EN                 ( BIT(27) )
#define BIT_PMU_APB_PD_IPA_BISR_FORCE_EN                    ( BIT(26) )
#define BIT_PMU_APB_PD_AUD_CEVA_BISR_FORCE_EN               ( BIT(23) )
#define BIT_PMU_APB_PD_AUDIO_BISR_FORCE_EN                  ( BIT(22) )
#define BIT_PMU_APB_PD_CDMA_PROC0_BISR_FORCE_EN             ( BIT(10) )
#define BIT_PMU_APB_PD_UNI_TOP_BISR_FORCE_EN                ( BIT(5) )
#define BIT_PMU_APB_PD_NR_CST_BISR_FORCE_EN                 ( BIT(2) )
#define BIT_PMU_APB_PD_NR_SPP_BISR_FORCE_EN                 ( BIT(1) )
#define BIT_PMU_APB_PD_NR_PDS_BISR_FORCE_EN                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_BISR_DONE_STATUS_0, [0x64910128] */
#define BIT_PMU_APB_PD_ISP_BLK_BISR_DONE                    ( BIT(31) )
#define BIT_PMU_APB_PD_DCAM_BLK_BISR_DONE                   ( BIT(29) )
#define BIT_PMU_APB_PD_CAMERA_BISR_DONE                     ( BIT(28) )
#define BIT_PMU_APB_PD_GPU_CORE3_BISR_DONE                  ( BIT(23) )
#define BIT_PMU_APB_PD_GPU_CORE2_BISR_DONE                  ( BIT(22) )
#define BIT_PMU_APB_PD_GPU_CORE1_BISR_DONE                  ( BIT(21) )
#define BIT_PMU_APB_PD_GPU_CORE0_BISR_DONE                  ( BIT(20) )
#define BIT_PMU_APB_PD_GPU_BISR_DONE                        ( BIT(19) )
#define BIT_PMU_APB_PD_APCPU_CORE7_BISR_DONE                ( BIT(10) )
#define BIT_PMU_APB_PD_APCPU_CORE6_BISR_DONE                ( BIT(9) )
#define BIT_PMU_APB_PD_APCPU_CORE5_BISR_DONE                ( BIT(8) )
#define BIT_PMU_APB_PD_APCPU_CORE4_BISR_DONE                ( BIT(7) )
#define BIT_PMU_APB_PD_APCPU_CORE3_BISR_DONE                ( BIT(6) )
#define BIT_PMU_APB_PD_APCPU_CORE2_BISR_DONE                ( BIT(5) )
#define BIT_PMU_APB_PD_APCPU_CORE1_BISR_DONE                ( BIT(4) )
#define BIT_PMU_APB_PD_APCPU_CORE0_BISR_DONE                ( BIT(3) )
#define BIT_PMU_APB_PD_APCPU_TOP_BISR_DONE                  ( BIT(2) )
#define BIT_PMU_APB_PD_AP_BISR_DONE                         ( BIT(1) )
#define BIT_PMU_APB_PD_AON_MEM_BISR_DONE                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_BISR_DONE_STATUS_1, [0x6491012C] */
#define BIT_PMU_APB_PD_NR_DL_TOP_BISR_DONE                  ( BIT(31) )
#define BIT_PMU_APB_PD_WCE_BISR_DONE                        ( BIT(27) )
#define BIT_PMU_APB_PD_DPFEC_BISR_DONE                      ( BIT(26) )
#define BIT_PMU_APB_PD_LCE_BISR_DONE                        ( BIT(25) )
#define BIT_PMU_APB_PD_LW_PROC_BISR_DONE                    ( BIT(24) )
#define BIT_PMU_APB_PD_TD_BISR_DONE                         ( BIT(23) )
#define BIT_PMU_APB_PD_CR8_PHY_TOP_BISR_DONE                ( BIT(20) )
#define BIT_PMU_APB_PD_PHY_CP_BISR_DONE                     ( BIT(19) )
#define BIT_PMU_APB_PD_PS_CP_BISR_DONE                      ( BIT(14) )
#define BIT_PMU_APB_PD_AI_BISR_DONE                         ( BIT(10) )
#define BIT_PMU_APB_PD_VDEC_BISR_DONE                       ( BIT(7) )
#define BIT_PMU_APB_PD_VENC1_BISR_DONE                      ( BIT(6) )
#define BIT_PMU_APB_PD_VENC0_BISR_DONE                      ( BIT(5) )
#define BIT_PMU_APB_PD_DPU_VSP_BISR_DONE                    ( BIT(4) )
#define BIT_PMU_APB_PD_VDSP_BLK_BISR_DONE                   ( BIT(1) )

/* bits definitions for REG_PMU_APB_BISR_DONE_STATUS_2, [0x64910130] */
#define BIT_PMU_APB_PD_ISE_BISR_DONE                        ( BIT(30) )
#define BIT_PMU_APB_PD_PCIE_BISR_DONE                       ( BIT(28) )
#define BIT_PMU_APB_PD_DPU_DP_BISR_DONE                     ( BIT(27) )
#define BIT_PMU_APB_PD_IPA_BISR_DONE                        ( BIT(26) )
#define BIT_PMU_APB_PD_AUD_CEVA_BISR_DONE                   ( BIT(23) )
#define BIT_PMU_APB_PD_AUDIO_BISR_DONE                      ( BIT(22) )
#define BIT_PMU_APB_PD_CDMA_PROC0_BISR_DONE                 ( BIT(10) )
#define BIT_PMU_APB_PD_UNI_TOP_BISR_DONE                    ( BIT(5) )
#define BIT_PMU_APB_PD_NR_CST_BISR_DONE                     ( BIT(2) )
#define BIT_PMU_APB_PD_NR_SPP_BISR_DONE                     ( BIT(1) )
#define BIT_PMU_APB_PD_NR_PDS_BISR_DONE                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_BISR_BUSY_STATUS_0, [0x64910138] */
#define BIT_PMU_APB_PD_ISP_BLK_BISR_BUSY                    ( BIT(31) )
#define BIT_PMU_APB_PD_DCAM_BLK_BISR_BUSY                   ( BIT(29) )
#define BIT_PMU_APB_PD_CAMERA_BISR_BUSY                     ( BIT(28) )
#define BIT_PMU_APB_PD_GPU_CORE3_BISR_BUSY                  ( BIT(23) )
#define BIT_PMU_APB_PD_GPU_CORE2_BISR_BUSY                  ( BIT(22) )
#define BIT_PMU_APB_PD_GPU_CORE1_BISR_BUSY                  ( BIT(21) )
#define BIT_PMU_APB_PD_GPU_CORE0_BISR_BUSY                  ( BIT(20) )
#define BIT_PMU_APB_PD_GPU_BISR_BUSY                        ( BIT(19) )
#define BIT_PMU_APB_PD_APCPU_CORE7_BISR_BUSY                ( BIT(10) )
#define BIT_PMU_APB_PD_APCPU_CORE6_BISR_BUSY                ( BIT(9) )
#define BIT_PMU_APB_PD_APCPU_CORE5_BISR_BUSY                ( BIT(8) )
#define BIT_PMU_APB_PD_APCPU_CORE4_BISR_BUSY                ( BIT(7) )
#define BIT_PMU_APB_PD_APCPU_CORE3_BISR_BUSY                ( BIT(6) )
#define BIT_PMU_APB_PD_APCPU_CORE2_BISR_BUSY                ( BIT(5) )
#define BIT_PMU_APB_PD_APCPU_CORE1_BISR_BUSY                ( BIT(4) )
#define BIT_PMU_APB_PD_APCPU_CORE0_BISR_BUSY                ( BIT(3) )
#define BIT_PMU_APB_PD_APCPU_TOP_BISR_BUSY                  ( BIT(2) )
#define BIT_PMU_APB_PD_AP_BISR_BUSY                         ( BIT(1) )
#define BIT_PMU_APB_PD_AON_MEM_BISR_BUSY                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_BISR_BUSY_STATUS_1, [0x6491013C] */
#define BIT_PMU_APB_PD_NR_DL_TOP_BISR_BUSY                  ( BIT(31) )
#define BIT_PMU_APB_PD_WCE_BISR_BUSY                        ( BIT(27) )
#define BIT_PMU_APB_PD_DPFEC_BISR_BUSY                      ( BIT(26) )
#define BIT_PMU_APB_PD_LCE_BISR_BUSY                        ( BIT(25) )
#define BIT_PMU_APB_PD_LW_PROC_BISR_BUSY                    ( BIT(24) )
#define BIT_PMU_APB_PD_TD_BISR_BUSY                         ( BIT(23) )
#define BIT_PMU_APB_PD_CR8_PHY_TOP_BISR_BUSY                ( BIT(20) )
#define BIT_PMU_APB_PD_PHY_CP_BISR_BUSY                     ( BIT(19) )
#define BIT_PMU_APB_PD_PS_CP_BISR_BUSY                      ( BIT(14) )
#define BIT_PMU_APB_PD_AI_BISR_BUSY                         ( BIT(10) )
#define BIT_PMU_APB_PD_VDEC_BISR_BUSY                       ( BIT(7) )
#define BIT_PMU_APB_PD_VENC1_BISR_BUSY                      ( BIT(6) )
#define BIT_PMU_APB_PD_VENC0_BISR_BUSY                      ( BIT(5) )
#define BIT_PMU_APB_PD_DPU_VSP_BISR_BUSY                    ( BIT(4) )
#define BIT_PMU_APB_PD_VDSP_BLK_BISR_BUSY                   ( BIT(1) )

/* bits definitions for REG_PMU_APB_BISR_BUSY_STATUS_2, [0x64910140] */
#define BIT_PMU_APB_PD_ISE_BISR_BUSY                        ( BIT(30) )
#define BIT_PMU_APB_PD_PCIE_BISR_BUSY                       ( BIT(28) )
#define BIT_PMU_APB_PD_DPU_DP_BISR_BUSY                     ( BIT(27) )
#define BIT_PMU_APB_PD_IPA_BISR_BUSY                        ( BIT(26) )
#define BIT_PMU_APB_PD_AUD_CEVA_BISR_BUSY                   ( BIT(23) )
#define BIT_PMU_APB_PD_AUDIO_BISR_BUSY                      ( BIT(22) )
#define BIT_PMU_APB_PD_CDMA_PROC0_BISR_BUSY                 ( BIT(10) )
#define BIT_PMU_APB_PD_UNI_TOP_BISR_BUSY                    ( BIT(5) )
#define BIT_PMU_APB_PD_NR_CST_BISR_BUSY                     ( BIT(2) )
#define BIT_PMU_APB_PD_NR_SPP_BISR_BUSY                     ( BIT(1) )
#define BIT_PMU_APB_PD_NR_PDS_BISR_BUSY                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_COUPLE_EN_CFG, [0x64910148] */
#define BIT_PMU_APB_AP_PWR_PD_FORCE_APCPU_CORE_PD_EN        ( BIT(2) )
#define BIT_PMU_APB_AP_PWR_PD_FORCE_APCPU_TOP_PD_EN         ( BIT(1) )
#define BIT_PMU_APB_AP_APCPU_COUPLE_EN                      ( BIT(0) )

/* bits definitions for REG_PMU_APB_DVFS_BLOCK_SHUTDOWN_CFG, [0x6491014C] */
#define BIT_PMU_APB_DCDC_CPU2_DVFS_BLOCK_SHUTDOWN_EN        ( BIT(2) )
#define BIT_PMU_APB_DCDC_CPU1_DVFS_BLOCK_SHUTDOWN_EN        ( BIT(1) )
#define BIT_PMU_APB_DCDC_CPU0_DVFS_BLOCK_SHUTDOWN_EN        ( BIT(0) )

/* bits definitions for REG_PMU_APB_DCDC_CPU0_PWR_DLY_CFG, [0x64910150] */
#define BIT_PMU_APB_PD_DCDC_CPU0_PWR_ON_DLY(x)              ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_DCDC_CPU0_PWR_OFF_DLY(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_DCDC_CPU1_PWR_DLY_CFG, [0x64910154] */
#define BIT_PMU_APB_PD_DCDC_CPU1_PWR_SEQ_DLY(x)             ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PD_DCDC_CPU1_SHUTDOWN_WINDOW(x)         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_DCDC_CPU1_PWR_ON_DLY(x)              ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_DCDC_CPU1_PWR_OFF_DLY(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_DCDC_CPU2_PWR_DLY_CFG, [0x64910158] */
#define BIT_PMU_APB_PD_DCDC_CPU2_PWR_ON_DLY(x)              ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_DCDC_CPU2_PWR_OFF_DLY(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_DCDC_CPU1_DCDC_CFG, [0x6491017C] */
#define BIT_PMU_APB_DCDC_CPU1_FRC_ON(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PMU_APB_APCPU_CORE0_DSLP_ENA, [0x649101B8] */
#define BIT_PMU_APB_APCPU_CORE0_DSLP_ENA                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE1_DSLP_ENA, [0x649101BC] */
#define BIT_PMU_APB_APCPU_CORE1_DSLP_ENA                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE2_DSLP_ENA, [0x649101C0] */
#define BIT_PMU_APB_APCPU_CORE2_DSLP_ENA                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE3_DSLP_ENA, [0x649101C4] */
#define BIT_PMU_APB_APCPU_CORE3_DSLP_ENA                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE4_DSLP_ENA, [0x649101C8] */
#define BIT_PMU_APB_APCPU_CORE4_DSLP_ENA                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE5_DSLP_ENA, [0x649101CC] */
#define BIT_PMU_APB_APCPU_CORE5_DSLP_ENA                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE6_DSLP_ENA, [0x649101D0] */
#define BIT_PMU_APB_APCPU_CORE6_DSLP_ENA                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE7_DSLP_ENA, [0x649101D4] */
#define BIT_PMU_APB_APCPU_CORE7_DSLP_ENA                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_AUD_CEVA_DSLP_ENA, [0x649101F8] */
#define BIT_PMU_APB_AUD_CEVA_DSLP_ENA                       ( BIT(0) )

/* bits definitions for REG_PMU_APB_VDSP_BLK_DSLP_ENA, [0x649101FC] */
#define BIT_PMU_APB_VDSP_BLK_DSLP_ENA                       ( BIT(0) )

/* bits definitions for REG_PMU_APB_CR8_PHY_TOP_DSLP_ENA, [0x64910204] */
#define BIT_PMU_APB_CR8_PHY_TOP_DSLP_ENA                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_PCIE_DSLP_ENA, [0x64910214] */
#define BIT_PMU_APB_PCIE_DSLP_ENA_7                         ( BIT(7) )
#define BIT_PMU_APB_PCIE_DSLP_ENA_6                         ( BIT(6) )
#define BIT_PMU_APB_PCIE_DSLP_ENA_5                         ( BIT(5) )
#define BIT_PMU_APB_PCIE_DSLP_ENA_4                         ( BIT(4) )
#define BIT_PMU_APB_PCIE_DSLP_ENA_3                         ( BIT(3) )
#define BIT_PMU_APB_PCIE_DSLP_ENA_2                         ( BIT(2) )
#define BIT_PMU_APB_PCIE_DSLP_ENA_1                         ( BIT(1) )
#define BIT_PMU_APB_PCIE_DSLP_ENA                           ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE0_INT_DISABLE, [0x64910218] */
#define BIT_PMU_APB_APCPU_CORE0_INT_DISABLE                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE1_INT_DISABLE, [0x6491021C] */
#define BIT_PMU_APB_APCPU_CORE1_INT_DISABLE                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE2_INT_DISABLE, [0x64910220] */
#define BIT_PMU_APB_APCPU_CORE2_INT_DISABLE                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE3_INT_DISABLE, [0x64910224] */
#define BIT_PMU_APB_APCPU_CORE3_INT_DISABLE                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE4_INT_DISABLE, [0x64910228] */
#define BIT_PMU_APB_APCPU_CORE4_INT_DISABLE                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE5_INT_DISABLE, [0x6491022C] */
#define BIT_PMU_APB_APCPU_CORE5_INT_DISABLE                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE6_INT_DISABLE, [0x64910230] */
#define BIT_PMU_APB_APCPU_CORE6_INT_DISABLE                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE7_INT_DISABLE, [0x64910234] */
#define BIT_PMU_APB_APCPU_CORE7_INT_DISABLE                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_AUD_CEVA_CORE_INT_DISABLE, [0x64910258] */
#define BIT_PMU_APB_AUD_CEVA_CORE_INT_DISABLE               ( BIT(0) )

/* bits definitions for REG_PMU_APB_VDSP_BLK_CORE_INT_DISABLE, [0x6491025C] */
#define BIT_PMU_APB_VDSP_BLK_CORE_INT_DISABLE               ( BIT(0) )

/* bits definitions for REG_PMU_APB_CR8_PHY_TOP_CORE_INT_DISABLE, [0x64910264] */
#define BIT_PMU_APB_CR8_PHY_TOP_CORE_INT_DISABLE            ( BIT(0) )

/* bits definitions for REG_PMU_APB_GIC_CFG, [0x64910278] */
#define BIT_PMU_APB_GICDISABLE                              ( BIT(0) )

/* bits definitions for REG_PMU_APB_PD_AP_CFG_0, [0x6491027C] */
#define BIT_PMU_APB_PD_AP_DBG_SHUTDOWN_EN                   ( BIT(28) )
#define BIT_PMU_APB_PD_AP_FORCE_SHUTDOWN                    ( BIT(25) )
#define BIT_PMU_APB_PD_AP_AUTO_SHUTDOWN_EN                  ( BIT(24) )
#define BIT_PMU_APB_PD_AP_PWR_ON_DLY(x)                     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_AP_PWR_ON_SEQ_DLY(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_AP_ISO_ON_DLY(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_TOP_CFG_0, [0x64910280] */
#define BIT_PMU_APB_PD_APCPU_TOP_DBG_SHUTDOWN_EN            ( BIT(28) )
#define BIT_PMU_APB_PD_APCPU_TOP_PD_SEL                     ( BIT(27) )
#define BIT_PMU_APB_PD_APCPU_TOP_FORCE_SHUTDOWN             ( BIT(25) )
#define BIT_PMU_APB_PD_APCPU_TOP_AUTO_SHUTDOWN_EN           ( BIT(24) )
#define BIT_PMU_APB_PD_APCPU_TOP_PWR_ON_SEQ_DLY(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_TOP_ISO_ON_DLY(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE0_CFG_0, [0x64910284] */
#define BIT_PMU_APB_PD_APCPU_CORE0_DBG_SHUTDOWN_EN          ( BIT(28) )
#define BIT_PMU_APB_PD_APCPU_CORE0_PD_SEL                   ( BIT(27) )
#define BIT_PMU_APB_PD_APCPU_CORE0_FORCE_SHUTDOWN           ( BIT(25) )
#define BIT_PMU_APB_PD_APCPU_CORE0_AUTO_SHUTDOWN_EN         ( BIT(24) )
#define BIT_PMU_APB_PD_APCPU_CORE0_PWR_ON_DLY(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_APCPU_CORE0_PWR_ON_SEQ_DLY(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_CORE0_ISO_ON_DLY(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE1_CFG_0, [0x64910288] */
#define BIT_PMU_APB_PD_APCPU_CORE1_DBG_SHUTDOWN_EN          ( BIT(28) )
#define BIT_PMU_APB_PD_APCPU_CORE1_PD_SEL                   ( BIT(27) )
#define BIT_PMU_APB_PD_APCPU_CORE1_FORCE_SHUTDOWN           ( BIT(25) )
#define BIT_PMU_APB_PD_APCPU_CORE1_AUTO_SHUTDOWN_EN         ( BIT(24) )
#define BIT_PMU_APB_PD_APCPU_CORE1_PWR_ON_DLY(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_APCPU_CORE1_PWR_ON_SEQ_DLY(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_CORE1_ISO_ON_DLY(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE2_CFG_0, [0x6491028C] */
#define BIT_PMU_APB_PD_APCPU_CORE2_DBG_SHUTDOWN_EN          ( BIT(28) )
#define BIT_PMU_APB_PD_APCPU_CORE2_PD_SEL                   ( BIT(27) )
#define BIT_PMU_APB_PD_APCPU_CORE2_FORCE_SHUTDOWN           ( BIT(25) )
#define BIT_PMU_APB_PD_APCPU_CORE2_AUTO_SHUTDOWN_EN         ( BIT(24) )
#define BIT_PMU_APB_PD_APCPU_CORE2_PWR_ON_DLY(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_APCPU_CORE2_PWR_ON_SEQ_DLY(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_CORE2_ISO_ON_DLY(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE3_CFG_0, [0x64910290] */
#define BIT_PMU_APB_PD_APCPU_CORE3_DBG_SHUTDOWN_EN          ( BIT(28) )
#define BIT_PMU_APB_PD_APCPU_CORE3_PD_SEL                   ( BIT(27) )
#define BIT_PMU_APB_PD_APCPU_CORE3_FORCE_SHUTDOWN           ( BIT(25) )
#define BIT_PMU_APB_PD_APCPU_CORE3_AUTO_SHUTDOWN_EN         ( BIT(24) )
#define BIT_PMU_APB_PD_APCPU_CORE3_PWR_ON_DLY(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_APCPU_CORE3_PWR_ON_SEQ_DLY(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_CORE3_ISO_ON_DLY(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE4_CFG_0, [0x64910294] */
#define BIT_PMU_APB_PD_APCPU_CORE4_DBG_SHUTDOWN_EN          ( BIT(28) )
#define BIT_PMU_APB_PD_APCPU_CORE4_PD_SEL                   ( BIT(27) )
#define BIT_PMU_APB_PD_APCPU_CORE4_FORCE_SHUTDOWN           ( BIT(25) )
#define BIT_PMU_APB_PD_APCPU_CORE4_AUTO_SHUTDOWN_EN         ( BIT(24) )
#define BIT_PMU_APB_PD_APCPU_CORE4_PWR_ON_DLY(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_APCPU_CORE4_PWR_ON_SEQ_DLY(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_CORE4_ISO_ON_DLY(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE5_CFG_0, [0x64910298] */
#define BIT_PMU_APB_PD_APCPU_CORE5_DBG_SHUTDOWN_EN          ( BIT(28) )
#define BIT_PMU_APB_PD_APCPU_CORE5_PD_SEL                   ( BIT(27) )
#define BIT_PMU_APB_PD_APCPU_CORE5_FORCE_SHUTDOWN           ( BIT(25) )
#define BIT_PMU_APB_PD_APCPU_CORE5_AUTO_SHUTDOWN_EN         ( BIT(24) )
#define BIT_PMU_APB_PD_APCPU_CORE5_PWR_ON_DLY(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_APCPU_CORE5_PWR_ON_SEQ_DLY(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_CORE5_ISO_ON_DLY(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE6_CFG_0, [0x6491029C] */
#define BIT_PMU_APB_PD_APCPU_CORE6_DBG_SHUTDOWN_EN          ( BIT(28) )
#define BIT_PMU_APB_PD_APCPU_CORE6_PD_SEL                   ( BIT(27) )
#define BIT_PMU_APB_PD_APCPU_CORE6_FORCE_SHUTDOWN           ( BIT(25) )
#define BIT_PMU_APB_PD_APCPU_CORE6_AUTO_SHUTDOWN_EN         ( BIT(24) )
#define BIT_PMU_APB_PD_APCPU_CORE6_PWR_ON_DLY(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_APCPU_CORE6_PWR_ON_SEQ_DLY(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_CORE6_ISO_ON_DLY(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE7_CFG_0, [0x649102A0] */
#define BIT_PMU_APB_PD_APCPU_CORE7_DBG_SHUTDOWN_EN          ( BIT(28) )
#define BIT_PMU_APB_PD_APCPU_CORE7_PD_SEL                   ( BIT(27) )
#define BIT_PMU_APB_PD_APCPU_CORE7_FORCE_SHUTDOWN           ( BIT(25) )
#define BIT_PMU_APB_PD_APCPU_CORE7_AUTO_SHUTDOWN_EN         ( BIT(24) )
#define BIT_PMU_APB_PD_APCPU_CORE7_PWR_ON_SEQ_DLY(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_CORE7_ISO_ON_DLY(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_GPU_CFG_0, [0x649102C4] */
#define BIT_PMU_APB_PD_GPU_FORCE_SHUTDOWN                   ( BIT(25) )
#define BIT_PMU_APB_PD_GPU_AUTO_SHUTDOWN_EN                 ( BIT(24) )
#define BIT_PMU_APB_PD_GPU_PWR_ON_DLY(x)                    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_GPU_PWR_ON_SEQ_DLY(x)                ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_GPU_ISO_ON_DLY(x)                    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_GPU_CORE0_CFG_0, [0x649102C8] */
#define BIT_PMU_APB_PD_GPU_CORE0_PWR_CTRL_SEL               ( BIT(26) )
#define BIT_PMU_APB_PD_GPU_CORE0_MEM_PD_REG                 ( BIT(3) )
#define BIT_PMU_APB_PD_GPU_CORE0_ISO_REG                    ( BIT(2) )
#define BIT_PMU_APB_PD_GPU_CORE0_PDCA_D_B_REG               ( BIT(1) )
#define BIT_PMU_APB_PD_GPU_CORE0_PDCA_M_B_REG               ( BIT(0) )

/* bits definitions for REG_PMU_APB_PD_GPU_CORE1_CFG_0, [0x649102CC] */
#define BIT_PMU_APB_PD_GPU_CORE1_PWR_CTRL_SEL               ( BIT(26) )
#define BIT_PMU_APB_PD_GPU_CORE1_MEM_PD_REG                 ( BIT(3) )
#define BIT_PMU_APB_PD_GPU_CORE1_ISO_REG                    ( BIT(2) )
#define BIT_PMU_APB_PD_GPU_CORE1_PDCA_D_B_REG               ( BIT(1) )
#define BIT_PMU_APB_PD_GPU_CORE1_PDCA_M_B_REG               ( BIT(0) )

/* bits definitions for REG_PMU_APB_PD_GPU_CORE2_CFG_0, [0x649102D0] */
#define BIT_PMU_APB_PD_GPU_CORE2_PWR_CTRL_SEL               ( BIT(26) )
#define BIT_PMU_APB_PD_GPU_CORE2_MEM_PD_REG                 ( BIT(3) )
#define BIT_PMU_APB_PD_GPU_CORE2_ISO_REG                    ( BIT(2) )
#define BIT_PMU_APB_PD_GPU_CORE2_PDCA_D_B_REG               ( BIT(1) )
#define BIT_PMU_APB_PD_GPU_CORE2_PDCA_M_B_REG               ( BIT(0) )

/* bits definitions for REG_PMU_APB_PD_GPU_CORE3_CFG_0, [0x649102D4] */
#define BIT_PMU_APB_PD_GPU_CORE3_PWR_CTRL_SEL               ( BIT(26) )
#define BIT_PMU_APB_PD_GPU_CORE3_MEM_PD_REG                 ( BIT(3) )
#define BIT_PMU_APB_PD_GPU_CORE3_ISO_REG                    ( BIT(2) )
#define BIT_PMU_APB_PD_GPU_CORE3_PDCA_D_B_REG               ( BIT(1) )
#define BIT_PMU_APB_PD_GPU_CORE3_PDCA_M_B_REG               ( BIT(0) )

/* bits definitions for REG_PMU_APB_PD_CAMERA_CFG_0, [0x649102E8] */
#define BIT_PMU_APB_PD_CAMERA_FORCE_SHUTDOWN                ( BIT(25) )
#define BIT_PMU_APB_PD_CAMERA_AUTO_SHUTDOWN_EN              ( BIT(24) )
#define BIT_PMU_APB_PD_CAMERA_PWR_ON_DLY(x)                 ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_CAMERA_PWR_ON_SEQ_DLY(x)             ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_CAMERA_ISO_ON_DLY(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_DCAM_BLK_CFG_0, [0x649102EC] */
#define BIT_PMU_APB_PD_DCAM_BLK_FORCE_SHUTDOWN              ( BIT(25) )
#define BIT_PMU_APB_PD_DCAM_BLK_AUTO_SHUTDOWN_EN            ( BIT(24) )
#define BIT_PMU_APB_PD_DCAM_BLK_PWR_ON_DLY(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_DCAM_BLK_PWR_ON_SEQ_DLY(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_DCAM_BLK_ISO_ON_DLY(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_ISP_BLK_CFG_0, [0x649102F4] */
#define BIT_PMU_APB_PD_ISP_BLK_FORCE_SHUTDOWN               ( BIT(25) )
#define BIT_PMU_APB_PD_ISP_BLK_AUTO_SHUTDOWN_EN             ( BIT(24) )
#define BIT_PMU_APB_PD_ISP_BLK_PWR_ON_DLY(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_ISP_BLK_PWR_ON_SEQ_DLY(x)            ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_ISP_BLK_ISO_ON_DLY(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_VDSP_BLK_CFG_0, [0x649102FC] */
#define BIT_PMU_APB_PD_VDSP_BLK_DBG_SHUTDOWN_EN             ( BIT(28) )
#define BIT_PMU_APB_PD_VDSP_BLK_PD_SEL                      ( BIT(27) )
#define BIT_PMU_APB_PD_VDSP_BLK_FORCE_SHUTDOWN              ( BIT(25) )
#define BIT_PMU_APB_PD_VDSP_BLK_AUTO_SHUTDOWN_EN            ( BIT(24) )
#define BIT_PMU_APB_PD_VDSP_BLK_PWR_ON_DLY(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_VDSP_BLK_PWR_ON_SEQ_DLY(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_VDSP_BLK_ISO_ON_DLY(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_DPU_VSP_CFG_0, [0x64910308] */
#define BIT_PMU_APB_PD_DPU_VSP_FORCE_SHUTDOWN               ( BIT(25) )
#define BIT_PMU_APB_PD_DPU_VSP_AUTO_SHUTDOWN_EN             ( BIT(24) )
#define BIT_PMU_APB_PD_DPU_VSP_PWR_ON_DLY(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_DPU_VSP_PWR_ON_SEQ_DLY(x)            ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_DPU_VSP_ISO_ON_DLY(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_VENC0_CFG_0, [0x6491030C] */
#define BIT_PMU_APB_PD_VENC0_FORCE_SHUTDOWN                 ( BIT(25) )
#define BIT_PMU_APB_PD_VENC0_AUTO_SHUTDOWN_EN               ( BIT(24) )
#define BIT_PMU_APB_PD_VENC0_PWR_ON_DLY(x)                  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_VENC0_PWR_ON_SEQ_DLY(x)              ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_VENC0_ISO_ON_DLY(x)                  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_VENC1_CFG_0, [0x64910310] */
#define BIT_PMU_APB_PD_VENC1_FORCE_SHUTDOWN                 ( BIT(25) )
#define BIT_PMU_APB_PD_VENC1_AUTO_SHUTDOWN_EN               ( BIT(24) )
#define BIT_PMU_APB_PD_VENC1_PWR_ON_DLY(x)                  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_VENC1_PWR_ON_SEQ_DLY(x)              ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_VENC1_ISO_ON_DLY(x)                  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_VDEC_CFG_0, [0x64910314] */
#define BIT_PMU_APB_PD_VDEC_FORCE_SHUTDOWN                  ( BIT(25) )
#define BIT_PMU_APB_PD_VDEC_AUTO_SHUTDOWN_EN                ( BIT(24) )
#define BIT_PMU_APB_PD_VDEC_PWR_ON_DLY(x)                   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_VDEC_PWR_ON_SEQ_DLY(x)               ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_VDEC_ISO_ON_DLY(x)                   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_AI_CFG_0, [0x64910320] */
#define BIT_PMU_APB_PD_AI_FORCE_SHUTDOWN                    ( BIT(25) )
#define BIT_PMU_APB_PD_AI_AUTO_SHUTDOWN_EN                  ( BIT(24) )
#define BIT_PMU_APB_PD_AI_PWR_ON_DLY(x)                     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_AI_PWR_ON_SEQ_DLY(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_AI_ISO_ON_DLY(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_PS_CP_CFG_0, [0x64910330] */
#define BIT_PMU_APB_PD_PS_CP_DBG_SHUTDOWN_EN                ( BIT(28) )
#define BIT_PMU_APB_PD_PS_CP_FORCE_SHUTDOWN                 ( BIT(25) )
#define BIT_PMU_APB_PD_PS_CP_AUTO_SHUTDOWN_EN               ( BIT(24) )
#define BIT_PMU_APB_PD_PS_CP_PWR_ON_DLY(x)                  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_PS_CP_PWR_ON_SEQ_DLY(x)              ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_PS_CP_ISO_ON_DLY(x)                  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_PHY_CP_CFG_0, [0x64910344] */
#define BIT_PMU_APB_PD_PHY_CP_FORCE_SHUTDOWN                ( BIT(25) )
#define BIT_PMU_APB_PD_PHY_CP_AUTO_SHUTDOWN_EN              ( BIT(24) )
#define BIT_PMU_APB_PD_PHY_CP_PWR_ON_DLY(x)                 ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_PHY_CP_PWR_ON_SEQ_DLY(x)             ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_PHY_CP_ISO_ON_DLY(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_CR8_PHY_TOP_CFG_0, [0x64910348] */
#define BIT_PMU_APB_PD_CR8_PHY_TOP_DBG_SHUTDOWN_EN          ( BIT(28) )
#define BIT_PMU_APB_PD_CR8_PHY_TOP_PD_SEL                   ( BIT(27) )
#define BIT_PMU_APB_PD_CR8_PHY_TOP_FORCE_SHUTDOWN           ( BIT(25) )
#define BIT_PMU_APB_PD_CR8_PHY_TOP_AUTO_SHUTDOWN_EN         ( BIT(24) )
#define BIT_PMU_APB_PD_CR8_PHY_TOP_PWR_ON_DLY(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_CR8_PHY_TOP_PWR_ON_SEQ_DLY(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_CR8_PHY_TOP_ISO_ON_DLY(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_TD_CFG_0, [0x64910354] */
#define BIT_PMU_APB_PD_TD_FORCE_SHUTDOWN                    ( BIT(25) )
#define BIT_PMU_APB_PD_TD_AUTO_SHUTDOWN_EN                  ( BIT(24) )
#define BIT_PMU_APB_PD_TD_PWR_ON_DLY(x)                     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_TD_PWR_ON_SEQ_DLY(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_TD_ISO_ON_DLY(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_LW_PROC_CFG_0, [0x64910358] */
#define BIT_PMU_APB_PD_LW_PROC_FORCE_SHUTDOWN               ( BIT(25) )
#define BIT_PMU_APB_PD_LW_PROC_AUTO_SHUTDOWN_EN             ( BIT(24) )
#define BIT_PMU_APB_PD_LW_PROC_PWR_ON_DLY(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_LW_PROC_PWR_ON_SEQ_DLY(x)            ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_LW_PROC_ISO_ON_DLY(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_LCE_CFG_0, [0x6491035C] */
#define BIT_PMU_APB_PD_LCE_FORCE_SHUTDOWN                   ( BIT(25) )
#define BIT_PMU_APB_PD_LCE_AUTO_SHUTDOWN_EN                 ( BIT(24) )
#define BIT_PMU_APB_PD_LCE_PWR_ON_DLY(x)                    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_LCE_PWR_ON_SEQ_DLY(x)                ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_LCE_ISO_ON_DLY(x)                    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_DPFEC_CFG_0, [0x64910360] */
#define BIT_PMU_APB_PD_DPFEC_FORCE_SHUTDOWN                 ( BIT(25) )
#define BIT_PMU_APB_PD_DPFEC_AUTO_SHUTDOWN_EN               ( BIT(24) )
#define BIT_PMU_APB_PD_DPFEC_PWR_ON_DLY(x)                  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_DPFEC_PWR_ON_SEQ_DLY(x)              ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_DPFEC_ISO_ON_DLY(x)                  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_WCE_CFG_0, [0x64910364] */
#define BIT_PMU_APB_PD_WCE_FORCE_SHUTDOWN                   ( BIT(25) )
#define BIT_PMU_APB_PD_WCE_AUTO_SHUTDOWN_EN                 ( BIT(24) )
#define BIT_PMU_APB_PD_WCE_PWR_ON_DLY(x)                    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_WCE_PWR_ON_SEQ_DLY(x)                ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_WCE_ISO_ON_DLY(x)                    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_NR_DL_TOP_CFG_0, [0x64910374] */
#define BIT_PMU_APB_PD_NR_DL_TOP_FORCE_SHUTDOWN             ( BIT(25) )
#define BIT_PMU_APB_PD_NR_DL_TOP_AUTO_SHUTDOWN_EN           ( BIT(24) )
#define BIT_PMU_APB_PD_NR_DL_TOP_PWR_ON_DLY(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_NR_DL_TOP_PWR_ON_SEQ_DLY(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_NR_DL_TOP_ISO_ON_DLY(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_NR_PDS_CFG_0, [0x64910378] */
#define BIT_PMU_APB_PD_NR_PDS_FORCE_SHUTDOWN                ( BIT(25) )
#define BIT_PMU_APB_PD_NR_PDS_AUTO_SHUTDOWN_EN              ( BIT(24) )
#define BIT_PMU_APB_PD_NR_PDS_PWR_ON_DLY(x)                 ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_NR_PDS_PWR_ON_SEQ_DLY(x)             ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_NR_PDS_ISO_ON_DLY(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_NR_SPP_CFG_0, [0x6491037C] */
#define BIT_PMU_APB_PD_NR_SPP_FORCE_SHUTDOWN                ( BIT(25) )
#define BIT_PMU_APB_PD_NR_SPP_AUTO_SHUTDOWN_EN              ( BIT(24) )
#define BIT_PMU_APB_PD_NR_SPP_PWR_ON_DLY(x)                 ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_NR_SPP_PWR_ON_SEQ_DLY(x)             ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_NR_SPP_ISO_ON_DLY(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_NR_CST_CFG_0, [0x64910380] */
#define BIT_PMU_APB_PD_NR_CST_FORCE_SHUTDOWN                ( BIT(25) )
#define BIT_PMU_APB_PD_NR_CST_AUTO_SHUTDOWN_EN              ( BIT(24) )
#define BIT_PMU_APB_PD_NR_CST_PWR_ON_DLY(x)                 ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_NR_CST_PWR_ON_SEQ_DLY(x)             ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_NR_CST_ISO_ON_DLY(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_UNI_TOP_CFG_0, [0x6491038C] */
#define BIT_PMU_APB_PD_UNI_TOP_FORCE_SHUTDOWN               ( BIT(25) )
#define BIT_PMU_APB_PD_UNI_TOP_AUTO_SHUTDOWN_EN             ( BIT(24) )
#define BIT_PMU_APB_PD_UNI_TOP_PWR_ON_DLY(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_UNI_TOP_PWR_ON_SEQ_DLY(x)            ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_UNI_TOP_ISO_ON_DLY(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_CDMA_PROC0_CFG_0, [0x649103A0] */
#define BIT_PMU_APB_PD_CDMA_PROC0_FORCE_SHUTDOWN            ( BIT(25) )
#define BIT_PMU_APB_PD_CDMA_PROC0_AUTO_SHUTDOWN_EN          ( BIT(24) )
#define BIT_PMU_APB_PD_CDMA_PROC0_PWR_ON_DLY(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_CDMA_PROC0_PWR_ON_SEQ_DLY(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_CDMA_PROC0_ISO_ON_DLY(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_CDMA_PROC1_CFG_0, [0x649103A4] */
#define BIT_PMU_APB_PD_CDMA_PROC1_RAM_CTRL_SEL              ( BIT(27) )
#define BIT_PMU_APB_PD_CDMA_PROC1_PWR_CTRL_SEL              ( BIT(26) )
#define BIT_PMU_APB_PD_CDMA_PROC1_MEM_PD_ONLY_REG           ( BIT(5) )
#define BIT_PMU_APB_PD_CDMA_PROC1_MEM_RET_REG               ( BIT(4) )
#define BIT_PMU_APB_PD_CDMA_PROC1_MEM_PD_REG                ( BIT(3) )
#define BIT_PMU_APB_PD_CDMA_PROC1_ISO_REG                   ( BIT(2) )
#define BIT_PMU_APB_PD_CDMA_PROC1_PDCA_D_B_REG              ( BIT(1) )
#define BIT_PMU_APB_PD_CDMA_PROC1_PDCA_M_B_REG              ( BIT(0) )

/* bits definitions for REG_PMU_APB_PD_AUDIO_CFG_0, [0x649103D0] */
#define BIT_PMU_APB_PD_AUDIO_FORCE_SHUTDOWN                 ( BIT(25) )
#define BIT_PMU_APB_PD_AUDIO_AUTO_SHUTDOWN_EN               ( BIT(24) )
#define BIT_PMU_APB_PD_AUDIO_PWR_ON_DLY(x)                  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_AUDIO_PWR_ON_SEQ_DLY(x)              ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_AUDIO_ISO_ON_DLY(x)                  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_AUD_CEVA_CFG_0, [0x649103D4] */
#define BIT_PMU_APB_PD_AUD_CEVA_DBG_SHUTDOWN_EN             ( BIT(28) )
#define BIT_PMU_APB_PD_AUD_CEVA_PD_SEL                      ( BIT(27) )
#define BIT_PMU_APB_PD_AUD_CEVA_FORCE_SHUTDOWN              ( BIT(25) )
#define BIT_PMU_APB_PD_AUD_CEVA_AUTO_SHUTDOWN_EN            ( BIT(24) )
#define BIT_PMU_APB_PD_AUD_CEVA_PWR_ON_DLY(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_AUD_CEVA_PWR_ON_SEQ_DLY(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_AUD_CEVA_ISO_ON_DLY(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_IPA_CFG_0, [0x649103E0] */
#define BIT_PMU_APB_PD_IPA_FORCE_SHUTDOWN                   ( BIT(25) )
#define BIT_PMU_APB_PD_IPA_AUTO_SHUTDOWN_EN                 ( BIT(24) )
#define BIT_PMU_APB_PD_IPA_PWR_ON_DLY(x)                    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_IPA_PWR_ON_SEQ_DLY(x)                ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_IPA_ISO_ON_DLY(x)                    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_DPU_DP_CFG_0, [0x649103E4] */
#define BIT_PMU_APB_PD_DPU_DP_FORCE_SHUTDOWN                ( BIT(25) )
#define BIT_PMU_APB_PD_DPU_DP_AUTO_SHUTDOWN_EN              ( BIT(24) )
#define BIT_PMU_APB_PD_DPU_DP_PWR_ON_DLY(x)                 ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_DPU_DP_PWR_ON_SEQ_DLY(x)             ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_DPU_DP_ISO_ON_DLY(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_PCIE_CFG_0, [0x649103E8] */
#define BIT_PMU_APB_PD_PCIE_PD_SEL                          ( BIT(27) )
#define BIT_PMU_APB_PD_PCIE_FORCE_SHUTDOWN                  ( BIT(25) )
#define BIT_PMU_APB_PD_PCIE_AUTO_SHUTDOWN_EN                ( BIT(24) )
#define BIT_PMU_APB_PD_PCIE_PWR_ON_DLY(x)                   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_PCIE_PWR_ON_SEQ_DLY(x)               ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_PCIE_ISO_ON_DLY(x)                   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_ISE_CFG_0, [0x649103F0] */
#define BIT_PMU_APB_PD_ISE_FORCE_SHUTDOWN                   ( BIT(25) )
#define BIT_PMU_APB_PD_ISE_AUTO_SHUTDOWN_EN                 ( BIT(24) )
#define BIT_PMU_APB_PD_ISE_PWR_ON_DLY(x)                    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_ISE_PWR_ON_SEQ_DLY(x)                ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_ISE_ISO_ON_DLY(x)                    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PD_PUB_CFG_0, [0x649103F8] */
#define BIT_PMU_APB_PD_PUB_FORCE_SHUTDOWN                   ( BIT(25) )
#define BIT_PMU_APB_PD_PUB_AUTO_SHUTDOWN_EN                 ( BIT(24) )
#define BIT_PMU_APB_PD_PUB_PWR_ON_DLY(x)                    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_PUB_PWR_ON_SEQ_DLY(x)                ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_PUB_ISO_ON_DLY(x)                    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_0, [0x6491047C] */
#define BIT_PMU_APB_PD_APCPU_CORE1_RAM_PWR_DLY(x)           ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PD_APCPU_CORE0_RAM_PWR_DLY(x)           ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_APCPU_TOP_RAM_PWR_DLY(x)             ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_AP_RAM_PWR_DLY(x)                    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_1, [0x64910480] */
#define BIT_PMU_APB_PD_APCPU_CORE5_RAM_PWR_DLY(x)           ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PD_APCPU_CORE4_RAM_PWR_DLY(x)           ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_APCPU_CORE3_RAM_PWR_DLY(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_CORE2_RAM_PWR_DLY(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_2, [0x64910484] */
#define BIT_PMU_APB_PD_APCPU_CORE7_RAM_PWR_DLY(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_APCPU_CORE6_RAM_PWR_DLY(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_4, [0x6491048C] */
#define BIT_PMU_APB_PD_GPU_CORE0_RAM_PWR_DLY(x)             ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PD_GPU_RAM_PWR_DLY(x)                   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_5, [0x64910490] */
#define BIT_PMU_APB_PD_GPU_CORE3_RAM_PWR_DLY(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_GPU_CORE2_RAM_PWR_DLY(x)             ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_GPU_CORE1_RAM_PWR_DLY(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_6, [0x64910494] */
#define BIT_PMU_APB_PD_CAMERA_RAM_PWR_DLY(x)                ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_7, [0x64910498] */
#define BIT_PMU_APB_PD_ISP_BLK_RAM_PWR_DLY(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_DCAM_BLK_RAM_PWR_DLY(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_8, [0x6491049C] */
#define BIT_PMU_APB_PD_DPU_VSP_RAM_PWR_DLY(x)               ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PD_VDSP_BLK_RAM_PWR_DLY(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_9, [0x649104A0] */
#define BIT_PMU_APB_PD_VDEC_RAM_PWR_DLY(x)                  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_VENC1_RAM_PWR_DLY(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_VENC0_RAM_PWR_DLY(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_10, [0x649104A4] */
#define BIT_PMU_APB_PD_AI_RAM_PWR_DLY(x)                    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_11, [0x649104A8] */
#define BIT_PMU_APB_PD_PS_CP_RAM_PWR_DLY(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_12, [0x649104AC] */
#define BIT_PMU_APB_PD_CR8_PHY_TOP_RAM_PWR_DLY(x)           ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PD_PHY_CP_RAM_PWR_DLY(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_13, [0x649104B0] */
#define BIT_PMU_APB_PD_LW_PROC_RAM_PWR_DLY(x)               ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PD_TD_RAM_PWR_DLY(x)                    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_14, [0x649104B4] */
#define BIT_PMU_APB_PD_WCE_RAM_PWR_DLY(x)                   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_DPFEC_RAM_PWR_DLY(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_LCE_RAM_PWR_DLY(x)                   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_15, [0x649104B8] */
#define BIT_PMU_APB_PD_NR_PDS_RAM_PWR_DLY(x)                ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PD_NR_DL_TOP_RAM_PWR_DLY(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_16, [0x649104BC] */
#define BIT_PMU_APB_PD_NR_CST_RAM_PWR_DLY(x)                ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PD_NR_SPP_RAM_PWR_DLY(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_17, [0x649104C0] */
#define BIT_PMU_APB_PD_UNI_TOP_RAM_PWR_DLY(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_18, [0x649104C4] */
#define BIT_PMU_APB_PD_CDMA_PROC1_RAM_PWR_DLY(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_CDMA_PROC0_RAM_PWR_DLY(x)            ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_21, [0x649104D0] */
#define BIT_PMU_APB_PD_AUD_CEVA_RAM_PWR_DLY(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_AUDIO_RAM_PWR_DLY(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_22, [0x649104D4] */
#define BIT_PMU_APB_PD_PCIE_RAM_PWR_DLY(x)                  ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PD_DPU_DP_RAM_PWR_DLY(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PD_IPA_RAM_PWR_DLY(x)                   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for REG_PMU_APB_RAM_PWR_DLY_CFG_23, [0x649104D8] */
#define BIT_PMU_APB_PD_PUB_RAM_PWR_DLY(x)                   ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PD_ISE_RAM_PWR_DLY(x)                   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for REG_PMU_APB_PWR_DBG_PARAMETER, [0x649104EC] */
#define BIT_PMU_APB_ISO_OFF_DLY(x)                          ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_CGM_ON_DLY(x)                           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_RST_ASSERT_DLY(x)                       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_0, [0x649104F0] */
#define BIT_PMU_APB_PD_APCPU_CORE1_STATE(x)                 ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_PMU_APB_PD_APCPU_CORE0_STATE(x)                 ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )
#define BIT_PMU_APB_PD_APCPU_TOP_STATE(x)                   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_PD_AP_STATE(x)                          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_1, [0x649104F4] */
#define BIT_PMU_APB_PD_APCPU_CORE5_STATE(x)                 ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_PMU_APB_PD_APCPU_CORE4_STATE(x)                 ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )
#define BIT_PMU_APB_PD_APCPU_CORE3_STATE(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_PD_APCPU_CORE2_STATE(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_2, [0x649104F8] */
#define BIT_PMU_APB_PD_APCPU_CORE7_STATE(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_PD_APCPU_CORE6_STATE(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_4, [0x64910500] */
#define BIT_PMU_APB_PD_GPU_CORE0_STATE(x)                   ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_PMU_APB_PD_GPU_STATE(x)                         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_5, [0x64910504] */
#define BIT_PMU_APB_PD_GPU_CORE3_STATE(x)                   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )
#define BIT_PMU_APB_PD_GPU_CORE2_STATE(x)                   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_PD_GPU_CORE1_STATE(x)                   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_6, [0x64910508] */
#define BIT_PMU_APB_PD_CAMERA_STATE(x)                      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_7, [0x6491050C] */
#define BIT_PMU_APB_PD_ISP_BLK_STATE(x)                     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )
#define BIT_PMU_APB_PD_DCAM_BLK_STATE(x)                    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_8, [0x64910510] */
#define BIT_PMU_APB_PD_DPU_VSP_STATE(x)                     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_PMU_APB_PD_VDSP_BLK_STATE(x)                    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_9, [0x64910514] */
#define BIT_PMU_APB_PD_VDEC_STATE(x)                        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )
#define BIT_PMU_APB_PD_VENC1_STATE(x)                       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_PD_VENC0_STATE(x)                       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_10, [0x64910518] */
#define BIT_PMU_APB_PD_AI_STATE(x)                          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_11, [0x6491051C] */
#define BIT_PMU_APB_PD_PS_CP_STATE(x)                       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_12, [0x64910520] */
#define BIT_PMU_APB_PD_CR8_PHY_TOP_STATE(x)                 ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_PMU_APB_PD_PHY_CP_STATE(x)                      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_13, [0x64910524] */
#define BIT_PMU_APB_PD_LW_PROC_STATE(x)                     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_PMU_APB_PD_TD_STATE(x)                          ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_14, [0x64910528] */
#define BIT_PMU_APB_PD_WCE_STATE(x)                         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )
#define BIT_PMU_APB_PD_DPFEC_STATE(x)                       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_PD_LCE_STATE(x)                         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_15, [0x6491052C] */
#define BIT_PMU_APB_PD_NR_PDS_STATE(x)                      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_PMU_APB_PD_NR_DL_TOP_STATE(x)                   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_16, [0x64910530] */
#define BIT_PMU_APB_PD_NR_CST_STATE(x)                      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_PD_NR_SPP_STATE(x)                      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_17, [0x64910534] */
#define BIT_PMU_APB_PD_UNI_TOP_STATE(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_18, [0x64910538] */
#define BIT_PMU_APB_PD_CDMA_PROC0_STATE(x)                  ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_21, [0x64910544] */
#define BIT_PMU_APB_PD_AUD_CEVA_STATE(x)                    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )
#define BIT_PMU_APB_PD_AUDIO_STATE(x)                       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_22, [0x64910548] */
#define BIT_PMU_APB_PD_PCIE_STATE(x)                        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_PMU_APB_PD_DPU_DP_STATE(x)                      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )
#define BIT_PMU_APB_PD_IPA_STATE(x)                         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )

/* bits definitions for REG_PMU_APB_PWR_STATUS_DBG_23, [0x6491054C] */
#define BIT_PMU_APB_PD_PUB_STATE(x)                         ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_PMU_APB_PD_ISE_STATE(x)                         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )

/* bits definitions for REG_PMU_APB_DPU_VSP_ANALOG_WRAP_ISO_RST_CTRL, [0x64910560] */
#define BIT_PMU_APB_RST_PD_DPU_VSP_ANALOG_WRAP_POR_N_REG    ( BIT(2) )
#define BIT_PMU_APB_PD_DPU_VSP_ANALOG_WRAP_ISO_REG          ( BIT(1) )
#define BIT_PMU_APB_DPU_VSP_ANALOG_WRAP_ISO_RST_SEL         ( BIT(0) )

/* bits definitions for REG_PMU_APB_CAMERA_ANALOG_WRAP_ISO_RST_CTRL, [0x64910564] */
#define BIT_PMU_APB_RST_PD_CAMERA_ANALOG_WRAP_POR_N_REG     ( BIT(2) )
#define BIT_PMU_APB_PD_CAMERA_ANALOG_WRAP_ISO_REG           ( BIT(1) )
#define BIT_PMU_APB_CAMERA_ANALOG_WRAP_ISO_RST_SEL          ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_C0_SIMD_RET_MODE, [0x649105A0] */
#define BIT_PMU_APB_APCPU_CORE0_SIMD_RET_MODE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PMU_APB_APCPU_C1_SIMD_RET_MODE, [0x649105A4] */
#define BIT_PMU_APB_APCPU_CORE1_SIMD_RET_MODE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PMU_APB_APCPU_C2_SIMD_RET_MODE, [0x649105A8] */
#define BIT_PMU_APB_APCPU_CORE2_SIMD_RET_MODE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PMU_APB_APCPU_C3_SIMD_RET_MODE, [0x649105AC] */
#define BIT_PMU_APB_APCPU_CORE3_SIMD_RET_MODE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PMU_APB_APCPU_C4_SIMD_RET_MODE, [0x649105B0] */
#define BIT_PMU_APB_APCPU_CORE4_SIMD_RET_MODE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PMU_APB_APCPU_C5_SIMD_RET_MODE, [0x649105B4] */
#define BIT_PMU_APB_APCPU_CORE5_SIMD_RET_MODE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PMU_APB_APCPU_C6_SIMD_RET_MODE, [0x649105B8] */
#define BIT_PMU_APB_APCPU_CORE6_SIMD_RET_MODE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PMU_APB_APCPU_C7_SIMD_RET_MODE, [0x649105BC] */
#define BIT_PMU_APB_APCPU_CORE7_SIMD_RET_MODE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PMU_APB_APCPU_CORE0_SW_PACTIVE, [0x649105E0] */
#define BIT_PMU_APB_PACTIVE_CORE0_SW(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_APCPU_CORE1_SW_PACTIVE, [0x649105E4] */
#define BIT_PMU_APB_PACTIVE_CORE1_SW(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_APCPU_CORE2_SW_PACTIVE, [0x649105E8] */
#define BIT_PMU_APB_PACTIVE_CORE2_SW(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_APCPU_CORE3_SW_PACTIVE, [0x649105EC] */
#define BIT_PMU_APB_PACTIVE_CORE3_SW(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_APCPU_CORE4_SW_PACTIVE, [0x649105F0] */
#define BIT_PMU_APB_PACTIVE_CORE4_SW(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_APCPU_CORE5_SW_PACTIVE, [0x649105F4] */
#define BIT_PMU_APB_PACTIVE_CORE5_SW(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_APCPU_CORE6_SW_PACTIVE, [0x649105F8] */
#define BIT_PMU_APB_PACTIVE_CORE6_SW(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_APCPU_CORE7_SW_PACTIVE, [0x649105FC] */
#define BIT_PMU_APB_PACTIVE_CORE7_SW(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_APCPU_CLUSTER_SW_PACTIVE, [0x64910620] */
#define BIT_PMU_APB_PACTIVE_CLUSTER_SW(x)                   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_PMU_APB_APCPU_CORE0_SW_PCHANNEL_HANDSHAKE, [0x64910624] */
#define BIT_PMU_APB_APCPU_CORE0_PACTIVE(x)                  ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE0_PDENY                       ( BIT(11) )
#define BIT_PMU_APB_APCPU_CORE0_PACCEPT                     ( BIT(10) )
#define BIT_PMU_APB_MODE_ST_CORE0_CGM_EN_SW                 ( BIT(9) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE0_SW                  ( BIT(8) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE0_SW                   ( BIT(7) )
#define BIT_PMU_APB_RST_APCPU_CORE0_WARM_SW_N               ( BIT(6) )
#define BIT_PMU_APB_RST_APCPU_CORE0_COLD_SW_N               ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE0_PSTATE_SW(x)                ( (x) << 1  & (BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
#define BIT_PMU_APB_APCPU_CORE0_PREQ_SW                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE1_SW_PCHANNEL_HANDSHAKE, [0x64910628] */
#define BIT_PMU_APB_APCPU_CORE1_PACTIVE(x)                  ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE1_PDENY                       ( BIT(11) )
#define BIT_PMU_APB_APCPU_CORE1_PACCEPT                     ( BIT(10) )
#define BIT_PMU_APB_MODE_ST_CORE1_CGM_EN_SW                 ( BIT(9) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE1_SW                  ( BIT(8) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE1_SW                   ( BIT(7) )
#define BIT_PMU_APB_RST_APCPU_CORE1_WARM_SW_N               ( BIT(6) )
#define BIT_PMU_APB_RST_APCPU_CORE1_COLD_SW_N               ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE1_PSTATE_SW(x)                ( (x) << 1  & (BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
#define BIT_PMU_APB_APCPU_CORE1_PREQ_SW                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE2_SW_PCHANNEL_HANDSHAKE, [0x6491062C] */
#define BIT_PMU_APB_APCPU_CORE2_PACTIVE(x)                  ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE2_PDENY                       ( BIT(11) )
#define BIT_PMU_APB_APCPU_CORE2_PACCEPT                     ( BIT(10) )
#define BIT_PMU_APB_MODE_ST_CORE2_CGM_EN_SW                 ( BIT(9) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE2_SW                  ( BIT(8) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE2_SW                   ( BIT(7) )
#define BIT_PMU_APB_RST_APCPU_CORE2_WARM_SW_N               ( BIT(6) )
#define BIT_PMU_APB_RST_APCPU_CORE2_COLD_SW_N               ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE2_PSTATE_SW(x)                ( (x) << 1  & (BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
#define BIT_PMU_APB_APCPU_CORE2_PREQ_SW                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE3_SW_PCHANNEL_HANDSHAKE, [0x64910630] */
#define BIT_PMU_APB_APCPU_CORE3_PACTIVE(x)                  ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE3_PDENY                       ( BIT(11) )
#define BIT_PMU_APB_APCPU_CORE3_PACCEPT                     ( BIT(10) )
#define BIT_PMU_APB_MODE_ST_CORE3_CGM_EN_SW                 ( BIT(9) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE3_SW                  ( BIT(8) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE3_SW                   ( BIT(7) )
#define BIT_PMU_APB_RST_APCPU_CORE3_WARM_SW_N               ( BIT(6) )
#define BIT_PMU_APB_RST_APCPU_CORE3_COLD_SW_N               ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE3_PSTATE_SW(x)                ( (x) << 1  & (BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
#define BIT_PMU_APB_APCPU_CORE3_PREQ_SW                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE4_SW_PCHANNEL_HANDSHAKE, [0x64910634] */
#define BIT_PMU_APB_APCPU_CORE4_PACTIVE(x)                  ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE4_PDENY                       ( BIT(11) )
#define BIT_PMU_APB_APCPU_CORE4_PACCEPT                     ( BIT(10) )
#define BIT_PMU_APB_MODE_ST_CORE4_CGM_EN_SW                 ( BIT(9) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE4_SW                  ( BIT(8) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE4_SW                   ( BIT(7) )
#define BIT_PMU_APB_RST_APCPU_CORE4_WARM_SW_N               ( BIT(6) )
#define BIT_PMU_APB_RST_APCPU_CORE4_COLD_SW_N               ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_PSTATE_SW(x)                ( (x) << 1  & (BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
#define BIT_PMU_APB_APCPU_CORE4_PREQ_SW                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE5_SW_PCHANNEL_HANDSHAKE, [0x64910638] */
#define BIT_PMU_APB_APCPU_CORE5_PACTIVE(x)                  ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE5_PDENY                       ( BIT(11) )
#define BIT_PMU_APB_APCPU_CORE5_PACCEPT                     ( BIT(10) )
#define BIT_PMU_APB_MODE_ST_CORE5_CGM_EN_SW                 ( BIT(9) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE5_SW                  ( BIT(8) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE5_SW                   ( BIT(7) )
#define BIT_PMU_APB_RST_APCPU_CORE5_WARM_SW_N               ( BIT(6) )
#define BIT_PMU_APB_RST_APCPU_CORE5_COLD_SW_N               ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE5_PSTATE_SW(x)                ( (x) << 1  & (BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
#define BIT_PMU_APB_APCPU_CORE5_PREQ_SW                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE6_SW_PCHANNEL_HANDSHAKE, [0x6491063C] */
#define BIT_PMU_APB_APCPU_CORE6_PACTIVE(x)                  ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE6_PDENY                       ( BIT(11) )
#define BIT_PMU_APB_APCPU_CORE6_PACCEPT                     ( BIT(10) )
#define BIT_PMU_APB_MODE_ST_CORE6_CGM_EN_SW                 ( BIT(9) )
#define BIT_PMU_APB_RAM_RET_APCPU_CORE6_SW                  ( BIT(8) )
#define BIT_PMU_APB_RAM_PD_APCPU_CORE6_SW                   ( BIT(7) )
#define BIT_PMU_APB_RST_APCPU_CORE6_WARM_SW_N               ( BIT(6) )
#define BIT_PMU_APB_RST_APCPU_CORE6_COLD_SW_N               ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE6_PSTATE_SW(x)                ( (x) << 1  & (BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
#define BIT_PMU_APB_APCPU_CORE6_PREQ_SW                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE7_SW_PCHANNEL_HANDSHAKE, [0x64910640] */
#define BIT_PMU_APB_APCPU_CORE7_PACTIVE(x)                  ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE7_PDENY                       ( BIT(11) )
#define BIT_PMU_APB_APCPU_CORE7_PACCEPT                     ( BIT(10) )
#define BIT_PMU_APB_RST_APCPU_CORE7_WARM_SW_N               ( BIT(6) )
#define BIT_PMU_APB_RST_APCPU_CORE7_COLD_SW_N               ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE7_PSTATE_SW(x)                ( (x) << 1  & (BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
#define BIT_PMU_APB_APCPU_CORE7_PREQ_SW                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CLUSTER_SW_PCHANNEL_HANDSHAKE, [0x64910664] */
#define BIT_PMU_APB_RAM_RET_APCPU_SNOOP_FILTER_SW           ( BIT(28) )
#define BIT_PMU_APB_RAM_PD_APCPU_SNOOP_FILTER_SW            ( BIT(27) )
#define BIT_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P3_SW         ( BIT(26) )
#define BIT_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P3_SW          ( BIT(25) )
#define BIT_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P2_SW         ( BIT(24) )
#define BIT_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P2_SW          ( BIT(23) )
#define BIT_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P1_SW         ( BIT(22) )
#define BIT_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P1_SW          ( BIT(21) )
#define BIT_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P0_SW         ( BIT(20) )
#define BIT_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P0_SW          ( BIT(19) )
#define BIT_PMU_APB_APCPU_CLUSTER_PACTIVE(x)                ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)) )
#define BIT_PMU_APB_APCPU_CLUSTER_PDENY                     ( BIT(11) )
#define BIT_PMU_APB_APCPU_CLUSTER_PACCEPT                   ( BIT(10) )
#define BIT_PMU_APB_RST_APCPU_CLUSTER_WARM_SW_N             ( BIT(9) )
#define BIT_PMU_APB_RST_APCPU_CLUSTER_COLD_SW_N             ( BIT(8) )
#define BIT_PMU_APB_APCPU_CLUSTER_PSTATE_SW(x)              ( (x) << 1  & (BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PMU_APB_APCPU_CLUSTER_PREQ_SW                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_INF, [0x64910668] */
#define BIT_PMU_APB_APCPU_CORE0_DENY_TAR_STATE(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_APCPU_CORE0_DENY_PRE_STATE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_INF, [0x6491066C] */
#define BIT_PMU_APB_APCPU_CORE1_DENY_TAR_STATE(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_APCPU_CORE1_DENY_PRE_STATE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_INF, [0x64910670] */
#define BIT_PMU_APB_APCPU_CORE2_DENY_TAR_STATE(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_APCPU_CORE2_DENY_PRE_STATE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3_INF, [0x64910674] */
#define BIT_PMU_APB_APCPU_CORE3_DENY_TAR_STATE(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_APCPU_CORE3_DENY_PRE_STATE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4_INF, [0x64910678] */
#define BIT_PMU_APB_APCPU_CORE4_DENY_TAR_STATE(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_APCPU_CORE4_DENY_PRE_STATE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5_INF, [0x6491067C] */
#define BIT_PMU_APB_APCPU_CORE5_DENY_TAR_STATE(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_APCPU_CORE5_DENY_PRE_STATE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6_INF, [0x64910680] */
#define BIT_PMU_APB_APCPU_CORE6_DENY_TAR_STATE(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_APCPU_CORE6_DENY_PRE_STATE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7_INF, [0x64910684] */
#define BIT_PMU_APB_APCPU_CORE7_DENY_TAR_STATE(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_PMU_APB_APCPU_CORE7_DENY_PRE_STATE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_INF, [0x649106A8] */
#define BIT_PMU_APB_APCPU_CLUSTER_DENY_TAR_STATE(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )
#define BIT_PMU_APB_APCPU_CLUSTER_DENY_PRE_STATE(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PMU_APB_APCPU_MODE_ST_CFG0, [0x649106AC] */
#define BIT_PMU_APB_APCPU_CORINTH_RAM_PWR_DLY(x)            ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_APCPU_CORE_RAM_PWR_DLY(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_APCPU_CORE_INITIAL_DLY(x)               ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORINTH_INITIAL_DLY(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_APCPU_MODE_ST_CFG1, [0x649106B0] */
#define BIT_PMU_APB_APCPU_CORE_RST_DEASSERT_DLY(x)          ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_APCPU_CORE_RST_ASSERT_DLY(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_APCPU_CORINTH_RST_DEASSERT_DLY(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORINTH_RST_ASSERT_DLY(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_APCPU_MODE_ST_CFG2, [0x649106B4] */
#define BIT_PMU_APB_APCPU_CORE_CGM_OFF_DLY(x)               ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE_CGM_ON_DLY(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_APCPU_MODE_ST_CFG3, [0x649106B8] */
#define BIT_PMU_APB_APCPU_CLUSTER_INITIAL_STATE             ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORINTH_SCU_CLK_GATE_CFG, [0x649106BC] */
#define BIT_PMU_APB_APCPU_CORINTH_FUNC_RET_GATE_CLK_EN      ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_DENY_TIME_THRESHOLD_CFG, [0x649106C0] */
#define BIT_PMU_APB_APCPU_CLUSTER_DENY_TIME_THRESHOLD(x)    ( (x) << 6  & (BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PMU_APB_APCPU_CORE_DENY_TIME_THRESHOLD(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PMU_APB_APCPU_MODE_ST_CGM_EN_CFG, [0x649106C4] */
#define BIT_PMU_APB_APCPU_CORE6_MODE_ST_CGM_EN_DISABLE      ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_MODE_ST_CGM_EN_DISABLE      ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_MODE_ST_CGM_EN_DISABLE      ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_MODE_ST_CGM_EN_DISABLE      ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_MODE_ST_CGM_EN_DISABLE      ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_MODE_ST_CGM_EN_DISABLE      ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_MODE_ST_CGM_EN_DISABLE      ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_MODE_ST_FRC_ON_CFG, [0x649106C8] */
#define BIT_PMU_APB_PD_APCPU_CORE7_FRC_ON_EN                ( BIT(7) )
#define BIT_PMU_APB_PD_APCPU_CORE6_FRC_ON_EN                ( BIT(6) )
#define BIT_PMU_APB_PD_APCPU_CORE5_FRC_ON_EN                ( BIT(5) )
#define BIT_PMU_APB_PD_APCPU_CORE4_FRC_ON_EN                ( BIT(4) )
#define BIT_PMU_APB_PD_APCPU_CORE3_FRC_ON_EN                ( BIT(3) )
#define BIT_PMU_APB_PD_APCPU_CORE2_FRC_ON_EN                ( BIT(2) )
#define BIT_PMU_APB_PD_APCPU_CORE1_FRC_ON_EN                ( BIT(1) )
#define BIT_PMU_APB_PD_APCPU_CORE0_FRC_ON_EN                ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_SOFT_RST_TYPE_CFG, [0x649106CC] */
#define BIT_PMU_APB_APCPU_CORE_SOFT_RST_BYPASS              ( BIT(5) )
#define BIT_PMU_APB_APCPU_CLUSTER_SOFT_RST_BYPASS           ( BIT(4) )
#define BIT_PMU_APB_APCPU_SRST_RST_BYPASS                   ( BIT(3) )
#define BIT_PMU_APB_CLUSTER_DBGRSTREQ_EN                    ( BIT(2) )
#define BIT_PMU_APB_APCPU_SOFT_RST_TYPE_SEL                 ( BIT(1) )
#define BIT_PMU_APB_DBGRSTREQ_RST_TYPE_SEL                  ( BIT(0) )

/* bits definitions for REG_PMU_APB_DEBUG_RECOV_TYPE_CFG, [0x649106D0] */
#define BIT_PMU_APB_DBG_RECOV_WAIT_BUS_IDLE_EN              ( BIT(7) )
#define BIT_PMU_APB_DBGRSTREQ_TRIG_DBG_RECOV_EN             ( BIT(6) )
#define BIT_PMU_APB_APCPU_TOP_SOFT_RST_TRIG_DBG_RECOV_EN    ( BIT(5) )
#define BIT_PMU_APB_APCPU_CLUSTER_SOFT_RST_TRIG_DBG_RECOV_EN ( BIT(4) )
#define BIT_PMU_APB_DEBUG_RECOV_FORCE_TRIG                  ( BIT(2) )
#define BIT_PMU_APB_DEBUG_RECOV_AUTO_TRIG_EN                ( BIT(1) )
#define BIT_PMU_APB_DBG_RECOV_RST_TYPE_SEL                  ( BIT(0) )

/* bits definitions for REG_PMU_APB_OFF_EMU_CLR_IN_DISABLE_CFG, [0x649106D4] */
#define BIT_PMU_APB_APCPU_CORE7_OFF_EMU_CLR_INT_DISABLE_EN  ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_OFF_EMU_CLR_INT_DISABLE_EN  ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_OFF_EMU_CLR_INT_DISABLE_EN  ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_OFF_EMU_CLR_INT_DISABLE_EN  ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_OFF_EMU_CLR_INT_DISABLE_EN  ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_OFF_EMU_CLR_INT_DISABLE_EN  ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_OFF_EMU_CLR_INT_DISABLE_EN  ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_OFF_EMU_CLR_INT_DISABLE_EN  ( BIT(0) )

/* bits definitions for REG_PMU_APB_OFF_EMU_TO_OFF_CFG, [0x649106D8] */
#define BIT_PMU_APB_APCPU_CORE7_OFF_EMU_TO_OFF              ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_OFF_EMU_TO_OFF              ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_OFF_EMU_TO_OFF              ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_OFF_EMU_TO_OFF              ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_OFF_EMU_TO_OFF              ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_OFF_EMU_TO_OFF              ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_OFF_EMU_TO_OFF              ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_OFF_EMU_TO_OFF              ( BIT(0) )

/* bits definitions for REG_PMU_APB_WDG_TRIG_DBG_RECOV_CFG, [0x649106DC] */
#define BIT_PMU_APB_WDG_RST_TRIG_DBG_RECOV_EN               ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_CORE_ON_DISABLE_GEN, [0x649106E0] */
#define BIT_PMU_APB_CORE7_ON_DISABLE                        ( BIT(7) )
#define BIT_PMU_APB_CORE6_ON_DISABLE                        ( BIT(6) )
#define BIT_PMU_APB_CORE5_ON_DISABLE                        ( BIT(5) )
#define BIT_PMU_APB_CORE4_ON_DISABLE                        ( BIT(4) )
#define BIT_PMU_APB_CORE3_ON_DISABLE                        ( BIT(3) )
#define BIT_PMU_APB_CORE2_ON_DISABLE                        ( BIT(2) )
#define BIT_PMU_APB_CORE1_ON_DISABLE                        ( BIT(1) )
#define BIT_PMU_APB_CORE0_ON_DISABLE                        ( BIT(0) )

/* bits definitions for REG_PMU_APB_SOFTWARE_APCPU_PACTIVE_ENABLE, [0x649106E4] */
#define BIT_PMU_APB_APCPU_CLUSTER_SW_PACTIVE_EN             ( BIT(8) )
#define BIT_PMU_APB_APCPU_CORE7_SW_PACTIVE_EN               ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_SW_PACTIVE_EN               ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_SW_PACTIVE_EN               ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_SW_PACTIVE_EN               ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_SW_PACTIVE_EN               ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_SW_PACTIVE_EN               ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_SW_PACTIVE_EN               ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_SW_PACTIVE_EN               ( BIT(0) )

/* bits definitions for REG_PMU_APB_SOFTWARE_APCPU_PCHANNEL_HANDSHAKE_ENABLE, [0x649106E8] */
#define BIT_PMU_APB_APCPU_CLUSTER_SW_PCHANNEL_EN            ( BIT(8) )
#define BIT_PMU_APB_APCPU_CORE7_SW_PCHANNEL_EN              ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_SW_PCHANNEL_EN              ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_SW_PCHANNEL_EN              ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_SW_PCHANNEL_EN              ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_SW_PCHANNEL_EN              ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_SW_PCHANNEL_EN              ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_SW_PCHANNEL_EN              ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_SW_PCHANNEL_EN              ( BIT(0) )

/* bits definitions for REG_PMU_APB_INT_REQ_APCPU_MODE_ST_ENABLE, [0x649106EC] */
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_EN        ( BIT(8) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7_EN          ( BIT(7) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6_EN          ( BIT(6) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5_EN          ( BIT(5) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4_EN          ( BIT(4) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3_EN          ( BIT(3) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_EN          ( BIT(2) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_EN          ( BIT(1) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_EN          ( BIT(0) )

/* bits definitions for REG_PMU_APB_INT_REQ_APCPU_MODE_ST_CLR, [0x649106F0] */
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_CLR       ( BIT(8) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7_CLR         ( BIT(7) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6_CLR         ( BIT(6) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5_CLR         ( BIT(5) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4_CLR         ( BIT(4) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3_CLR         ( BIT(3) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_CLR         ( BIT(2) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_CLR         ( BIT(1) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_CLR         ( BIT(0) )

/* bits definitions for REG_PMU_APB_INT_REQ_APCPU_MODE_ST_RECORD, [0x649106F4] */
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER           ( BIT(8) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7             ( BIT(7) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6             ( BIT(6) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5             ( BIT(5) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4             ( BIT(4) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3             ( BIT(3) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2             ( BIT(2) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1             ( BIT(1) )
#define BIT_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0             ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_WFI_MARK, [0x649106F8] */
#define BIT_PMU_APB_CORE_WFI_MARK_CLR(x)                    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_CORE_WFI_MARK(x)                        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_DEBUG_STATE_MARK, [0x649106FC] */
#define BIT_PMU_APB_APCPU_CORE_DEBUG_RECOV_STATE_CLR(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_APCPU_CORE7_WAKEUP_FROM_DEBUG_RECOV     ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_WAKEUP_FROM_DEBUG_RECOV     ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_WAKEUP_FROM_DEBUG_RECOV     ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_WAKEUP_FROM_DEBUG_RECOV     ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_WAKEUP_FROM_DEBUG_RECOV     ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_WAKEUP_FROM_DEBUG_RECOV     ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_WAKEUP_FROM_DEBUG_RECOV     ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_WAKEUP_FROM_DEBUG_RECOV     ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_MODE_STATE_0, [0x64910700] */
#define BIT_PMU_APB_APCPU_CORE3_POWER_MODE_STATE(x)         ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_APCPU_CORE2_POWER_MODE_STATE(x)         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_APCPU_CORE1_POWER_MODE_STATE(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE0_POWER_MODE_STATE(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_APCPU_MODE_STATE_1, [0x64910704] */
#define BIT_PMU_APB_APCPU_CORE7_POWER_MODE_STATE(x)         ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_APCPU_CORE6_POWER_MODE_STATE(x)         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_APCPU_CORE5_POWER_MODE_STATE(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE4_POWER_MODE_STATE(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_APCPU_MODE_STATE_4, [0x64910710] */
#define BIT_PMU_APB_APCPU_CORINTH_POWER_MODE_STATE(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_APCPU_PCHANNEL_STATE_0, [0x64910714] */
#define BIT_PMU_APB_APCPU_CORE7_PCHANNEL_STATE(x)           ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_APCPU_CORE6_PCHANNEL_STATE(x)           ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PMU_APB_APCPU_CORE5_PCHANNEL_STATE(x)           ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_APCPU_CORE4_PCHANNEL_STATE(x)           ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PMU_APB_APCPU_CORE3_PCHANNEL_STATE(x)           ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_APCPU_CORE2_PCHANNEL_STATE(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PMU_APB_APCPU_CORE1_PCHANNEL_STATE(x)           ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PMU_APB_APCPU_CORE0_PCHANNEL_STATE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_APCPU_PCHANNEL_STATE_2, [0x6491071C] */
#define BIT_PMU_APB_APCPU_CORINTH_PCHANNEL_STATE(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_SLEEP_XTLON_CTRL, [0x64910744] */
#define BIT_PMU_APB_CDMA_PROC0_SLEEP_XTL_ON                 ( BIT(16) )
#define BIT_PMU_APB_CH_SLEEP_XTL_ON                         ( BIT(9) )
#define BIT_PMU_APB_SP_SLEEP_XTL_ON                         ( BIT(8) )
#define BIT_PMU_APB_ISE_SLEEP_XTL_ON                        ( BIT(5) )
#define BIT_PMU_APB_IPA_SLEEP_XTL_ON                        ( BIT(4) )
#define BIT_PMU_APB_AUDIO_SLEEP_XTL_ON                      ( BIT(3) )
#define BIT_PMU_APB_PHY_CP_SLEEP_XTL_ON                     ( BIT(2) )
#define BIT_PMU_APB_PS_CP_SLEEP_XTL_ON                      ( BIT(1) )
#define BIT_PMU_APB_AP_SLEEP_XTL_ON                         ( BIT(0) )

/* bits definitions for REG_PMU_APB_PWR_CNT_WAIT_CFG_0, [0x64910748] */
#define BIT_PMU_APB_AUDIO_PWR_WAIT_CNT(x)                   ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PHY_CP_PWR_WAIT_CNT(x)                  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PS_CP_PWR_WAIT_CNT(x)                   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_AP_PWR_WAIT_CNT(x)                      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PWR_CNT_WAIT_CFG_1, [0x6491074C] */
#define BIT_PMU_APB_ISE_PWR_WAIT_CNT(x)                     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_IPA_PWR_WAIT_CNT(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PWR_CNT_WAIT_CFG_2, [0x64910750] */
#define BIT_PMU_APB_CH_PWR_WAIT_CNT(x)                      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_SP_PWR_WAIT_CNT(x)                      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PWR_CNT_WAIT_CFG_4, [0x64910758] */
#define BIT_PMU_APB_CDMA_PROC0_PWR_WAIT_CNT(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_SP_CLK_GATE_BYP_CFG, [0x64910760] */
#define BIT_PMU_APB_SP_PWR_PD_SP_MEM_BYP                    ( BIT(1) )
#define BIT_PMU_APB_SP_PWR_PD_AON_MEM_BYP                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_CH_CLK_GATE_BYP_CFG, [0x64910764] */
#define BIT_PMU_APB_CH_PWR_PD_CH_MEM_BYP                    ( BIT(1) )
#define BIT_PMU_APB_CH_PWR_PD_AON_MEM_BYP                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_AP_DSLP_ENA, [0x64910770] */
#define BIT_PMU_APB_AP_DSLP_ENA                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_PS_CP_DSLP_ENA, [0x64910774] */
#define BIT_PMU_APB_PS_CP_DSLP_ENA                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_PHY_CP_DSLP_ENA, [0x64910778] */
#define BIT_PMU_APB_PHY_CP_DSLP_ENA                         ( BIT(0) )

/* bits definitions for REG_PMU_APB_AUDIO_DSLP_ENA, [0x6491077C] */
#define BIT_PMU_APB_AUDIO_DSLP_ENA                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_IPA_DSLP_ENA, [0x64910780] */
#define BIT_PMU_APB_IPA_DSLP_ENA_7                          ( BIT(7) )
#define BIT_PMU_APB_IPA_DSLP_ENA_6                          ( BIT(6) )
#define BIT_PMU_APB_IPA_DSLP_ENA_5                          ( BIT(5) )
#define BIT_PMU_APB_IPA_DSLP_ENA_4                          ( BIT(4) )
#define BIT_PMU_APB_IPA_DSLP_ENA_3                          ( BIT(3) )
#define BIT_PMU_APB_IPA_DSLP_ENA_2                          ( BIT(2) )
#define BIT_PMU_APB_IPA_DSLP_ENA_1                          ( BIT(1) )
#define BIT_PMU_APB_IPA_DSLP_ENA                            ( BIT(0) )

/* bits definitions for REG_PMU_APB_ISE_DSLP_ENA, [0x64910784] */
#define BIT_PMU_APB_ISE_DSLP_ENA                            ( BIT(0) )

/* bits definitions for REG_PMU_APB_SP_DSLP_ENA, [0x64910790] */
#define BIT_PMU_APB_SP_DSLP_ENA                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_CH_DSLP_ENA, [0x64910794] */
#define BIT_PMU_APB_CH_DSLP_ENA                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_CDMA_PROC0_DSLP_ENA, [0x649107B0] */
#define BIT_PMU_APB_CDMA_PROC0_DSLP_ENA                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_TOP_DSLP_ENA, [0x649107BC] */
#define BIT_PMU_APB_APCPU_TOP_DSLP_ENA                      ( BIT(0) )

/* bits definitions for REG_PMU_APB_PS_CP_CORE_INT_DISABLE, [0x649107F0] */
#define BIT_PMU_APB_PS_CP_CORE_INT_DISABLE                  ( BIT(0) )

/* bits definitions for REG_PMU_APB_LIGHT_SLEEP_ENABLE, [0x64910808] */
#define BIT_PMU_APB_AON_LSLP_ENA                            ( BIT(8) )
#define BIT_PMU_APB_ISE_LSLP_ENA                            ( BIT(5) )
#define BIT_PMU_APB_IPA_LSLP_ENA                            ( BIT(4) )
#define BIT_PMU_APB_AUDIO_LSLP_ENA                          ( BIT(3) )
#define BIT_PMU_APB_PHY_CP_LSLP_ENA                         ( BIT(2) )
#define BIT_PMU_APB_PS_CP_LSLP_ENA                          ( BIT(1) )
#define BIT_PMU_APB_AP_LSLP_ENA                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_ENA, [0x6491080C] */
#define BIT_PMU_APB_AUDIO_PUB_DSLP_ENA                      ( BIT(0) )

/* bits definitions for REG_PMU_APB_LIGHT_SLEEP_WAKEUP_EN, [0x64910810] */
#define BIT_PMU_APB_AON_LSLP_WAKEUP_EN                      ( BIT(8) )
#define BIT_PMU_APB_ISE_LSLP_WAKEUP_EN                      ( BIT(5) )
#define BIT_PMU_APB_IPA_LSLP_WAKEUP_EN                      ( BIT(4) )
#define BIT_PMU_APB_AUDIO_LSLP_WAKEUP_EN                    ( BIT(3) )
#define BIT_PMU_APB_PHY_CP_LSLP_WAKEUP_EN                   ( BIT(2) )
#define BIT_PMU_APB_PS_CP_LSLP_WAKEUP_EN                    ( BIT(1) )
#define BIT_PMU_APB_AP_LSLP_WAKEUP_EN                       ( BIT(0) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_WAKEUP_EN, [0x64910814] */
#define BIT_PMU_APB_AUDIO_PUB_DSLP_WAKEUP_EN                ( BIT(0) )

/* bits definitions for REG_PMU_APB_FORCE_DEEP_SLEEP_CFG_0, [0x64910818] */
#define BIT_PMU_APB_PCIE_FORCE_DEEP_SLEEP_REG               ( BIT(24) )
#define BIT_PMU_APB_CDMA_PROC0_FORCE_DEEP_SLEEP_REG         ( BIT(16) )
#define BIT_PMU_APB_CH_FORCE_DEEP_SLEEP_REG                 ( BIT(9) )
#define BIT_PMU_APB_SP_FORCE_DEEP_SLEEP_REG                 ( BIT(8) )
#define BIT_PMU_APB_ISE_FORCE_DEEP_SLEEP_REG                ( BIT(5) )
#define BIT_PMU_APB_IPA_FORCE_DEEP_SLEEP_REG                ( BIT(4) )
#define BIT_PMU_APB_AUDIO_FORCE_DEEP_SLEEP_REG              ( BIT(3) )
#define BIT_PMU_APB_PHY_CP_FORCE_DEEP_SLEEP_REG             ( BIT(2) )
#define BIT_PMU_APB_PS_CP_FORCE_DEEP_SLEEP_REG              ( BIT(1) )
#define BIT_PMU_APB_AP_FORCE_DEEP_SLEEP_REG                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_FORCE_DEEP_SLEEP_CFG_1, [0x6491081C] */
#define BIT_PMU_APB_PUB_FORCE_DEEP_SLEEP_REG                ( BIT(0) )

/* bits definitions for REG_PMU_APB_FORCE_PUB_DEEP_SLEEP_CFG, [0x64910820] */
#define BIT_PMU_APB_AUDIO_FORCE_PUB_DEEP_SLEEP              ( BIT(0) )

/* bits definitions for REG_PMU_APB_FORCE_SYSTEM_SLEEP_CFG_0, [0x64910824] */
#define BIT_PMU_APB_PCIE_FORCE_SYSTEM_SLEEP                 ( BIT(24) )
#define BIT_PMU_APB_APCPU_TOP_FORCE_SYSTEM_SLEEP            ( BIT(19) )
#define BIT_PMU_APB_CDMA_PROC0_FORCE_SYSTEM_SLEEP           ( BIT(16) )
#define BIT_PMU_APB_CH_FORCE_SYSTEM_SLEEP                   ( BIT(9) )
#define BIT_PMU_APB_SP_FORCE_SYSTEM_SLEEP                   ( BIT(8) )
#define BIT_PMU_APB_ISE_FORCE_SYSTEM_SLEEP                  ( BIT(5) )
#define BIT_PMU_APB_IPA_FORCE_SYSTEM_SLEEP                  ( BIT(4) )
#define BIT_PMU_APB_AUDIO_FORCE_SYSTEM_SLEEP                ( BIT(3) )
#define BIT_PMU_APB_PHY_CP_FORCE_SYSTEM_SLEEP               ( BIT(2) )
#define BIT_PMU_APB_PS_CP_FORCE_SYSTEM_SLEEP                ( BIT(1) )
#define BIT_PMU_APB_AP_FORCE_SYSTEM_SLEEP                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_FORCE_SYSTEM_SLEEP_CFG_1, [0x64910828] */
#define BIT_PMU_APB_PUB_FORCE_SYSTEM_SLEEP                  ( BIT(0) )

/* bits definitions for REG_PMU_APB_ALL_FORCE_SYSTEM_SLEEP_CFG, [0x6491082C] */
#define BIT_PMU_APB_IPA_ALL_FORCE_SYSTEM_SLEEP              ( BIT(4) )
#define BIT_PMU_APB_AP_ALL_FORCE_SYSTEM_SLEEP               ( BIT(0) )

/* bits definitions for REG_PMU_APB_FORCE_LIGHT_SLEEP_CFG_0, [0x64910830] */
#define BIT_PMU_APB_AON_FORCE_LIGHT_SLEEP                   ( BIT(8) )
#define BIT_PMU_APB_ISE_FORCE_LIGHT_SLEEP                   ( BIT(5) )
#define BIT_PMU_APB_IPA_FORCE_LIGHT_SLEEP                   ( BIT(4) )
#define BIT_PMU_APB_AUDIO_FORCE_LIGHT_SLEEP                 ( BIT(3) )
#define BIT_PMU_APB_PHY_CP_FORCE_LIGHT_SLEEP                ( BIT(2) )
#define BIT_PMU_APB_PS_CP_FORCE_LIGHT_SLEEP                 ( BIT(1) )
#define BIT_PMU_APB_AP_FORCE_LIGHT_SLEEP                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_FORCE_LIGHT_SLEEP_CFG_1, [0x64910834] */
#define BIT_PMU_APB_PUB_FORCE_LIGHT_SLEEP                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_REG_SYS_DDR_PWR_HS_ACK_0, [0x64910838] */
#define BIT_PMU_APB_REG_PCIE_TOP_AB_DDR_PWR_HS_ACK          ( BIT(31) )
#define BIT_PMU_APB_REG_PCIE_DDR_PWR_HS_ACK                 ( BIT(30) )
#define BIT_PMU_APB_REG_IPA_1_TOP_AB_DDR_PWR_HS_ACK         ( BIT(29) )
#define BIT_PMU_APB_REG_IPA_1_DDR_PWR_HS_ACK                ( BIT(28) )
#define BIT_PMU_APB_REG_IPA_0_TOP_AB_DDR_PWR_HS_ACK         ( BIT(27) )
#define BIT_PMU_APB_REG_IPA_0_DDR_PWR_HS_ACK                ( BIT(26) )
#define BIT_PMU_APB_REG_AUDIO_TOP_AB_DDR_PWR_HS_ACK         ( BIT(25) )
#define BIT_PMU_APB_REG_AUDIO_DDR_PWR_HS_ACK                ( BIT(24) )
#define BIT_PMU_APB_REG_PS_CP_1_TOP_AB_DDR_PWR_HS_ACK       ( BIT(23) )
#define BIT_PMU_APB_REG_PS_CP_1_DDR_PWR_HS_ACK              ( BIT(22) )
#define BIT_PMU_APB_REG_PS_CP_0_TOP_AB_DDR_PWR_HS_ACK       ( BIT(21) )
#define BIT_PMU_APB_REG_PS_CP_0_DDR_PWR_HS_ACK              ( BIT(20) )
#define BIT_PMU_APB_REG_PHY_CP_1_TOP_AB_DDR_PWR_HS_ACK      ( BIT(19) )
#define BIT_PMU_APB_REG_PHY_CP_1_DDR_PWR_HS_ACK             ( BIT(18) )
#define BIT_PMU_APB_REG_PHY_CP_0_TOP_AB_DDR_PWR_HS_ACK      ( BIT(17) )
#define BIT_PMU_APB_REG_PHY_CP_0_DDR_PWR_HS_ACK             ( BIT(16) )
#define BIT_PMU_APB_REG_GPU_TOP_AB_DDR_PWR_HS_ACK           ( BIT(15) )
#define BIT_PMU_APB_REG_GPU_DDR_PWR_HS_ACK                  ( BIT(14) )
#define BIT_PMU_APB_REG_DPU_VSP_1_TOP_AB_DDR_PWR_HS_ACK     ( BIT(13) )
#define BIT_PMU_APB_REG_DPU_VSP_1_DDR_PWR_HS_ACK            ( BIT(12) )
#define BIT_PMU_APB_REG_DPU_VSP_0_TOP_AB_DDR_PWR_HS_ACK     ( BIT(11) )
#define BIT_PMU_APB_REG_DPU_VSP_0_DDR_PWR_HS_ACK            ( BIT(10) )
#define BIT_PMU_APB_REG_CAMERA_1_TOP_AB_DDR_PWR_HS_ACK      ( BIT(9) )
#define BIT_PMU_APB_REG_CAMERA_1_DDR_PWR_HS_ACK             ( BIT(8) )
#define BIT_PMU_APB_REG_CAMERA_0_TOP_AB_DDR_PWR_HS_ACK      ( BIT(7) )
#define BIT_PMU_APB_REG_CAMERA_0_DDR_PWR_HS_ACK             ( BIT(6) )
#define BIT_PMU_APB_REG_AI_TOP_AB_DDR_PWR_HS_ACK            ( BIT(5) )
#define BIT_PMU_APB_REG_AI_DDR_PWR_HS_ACK                   ( BIT(4) )
#define BIT_PMU_APB_REG_APCPU_TOP_TOP_AB_DDR_PWR_HS_ACK     ( BIT(3) )
#define BIT_PMU_APB_REG_APCPU_TOP_DDR_PWR_HS_ACK            ( BIT(2) )
#define BIT_PMU_APB_REG_AP_TOP_AB_DDR_PWR_HS_ACK            ( BIT(1) )
#define BIT_PMU_APB_REG_AP_DDR_PWR_HS_ACK                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_REG_SYS_DDR_PWR_HS_ACK_1, [0x6491083C] */
#define BIT_PMU_APB_REG_AON_TOP_AB_DDRCFG_PWR_HS_ACK        ( BIT(18) )
#define BIT_PMU_APB_REG_AON_TOP_AB_DDR_PWR_HS_ACK           ( BIT(17) )
#define BIT_PMU_APB_REG_AON_PCIE_PWR_HS_ACK                 ( BIT(16) )
#define BIT_PMU_APB_REG_AON_IPA_PWR_HS_ACK                  ( BIT(15) )
#define BIT_PMU_APB_REG_IPA_AON_PWR_HS_ACK                  ( BIT(14) )
#define BIT_PMU_APB_REG_AON_AUDIO_PWR_HS_ACK                ( BIT(13) )
#define BIT_PMU_APB_REG_AUDIO_AON_PWR_HS_ACK                ( BIT(12) )
#define BIT_PMU_APB_REG_PS_CP_AON_PWR_HS_ACK                ( BIT(11) )
#define BIT_PMU_APB_REG_PHY_CP_AON_PWR_HS_ACK               ( BIT(10) )
#define BIT_PMU_APB_REG_AON_GPU_PWR_HS_ACK                  ( BIT(9) )
#define BIT_PMU_APB_REG_AON_DPU_VSP_PWR_HS_ACK              ( BIT(8) )
#define BIT_PMU_APB_REG_AON_CAMERA_PWR_HS_ACK               ( BIT(7) )
#define BIT_PMU_APB_REG_AON_AI_PWR_HS_ACK                   ( BIT(6) )
#define BIT_PMU_APB_REG_DBG_APCPU_TOP_PWR_HS_ACK            ( BIT(5) )
#define BIT_PMU_APB_REG_APCPU_TOP_AON_PWR_HS_ACK            ( BIT(4) )
#define BIT_PMU_APB_REG_AP_AON_PWR_HS_ACK                   ( BIT(3) )
#define BIT_PMU_APB_REG_AON_AP_PWR_HS_ACK                   ( BIT(2) )
#define BIT_PMU_APB_REG_ISE_TOP_AB_DDR_PWR_HS_ACK           ( BIT(1) )
#define BIT_PMU_APB_REG_ISE_DDR_PWR_HS_ACK                  ( BIT(0) )

/* bits definitions for REG_PMU_APB_REG_SYS_SYS_PWR_HS_ACK_0, [0x64910844] */
#define BIT_PMU_APB_REG_PCIE_IPA_TOP_AB_PWR_HS_ACK_BYP      ( BIT(13) )
#define BIT_PMU_APB_REG_PCIE_IPA_PWR_HS_ACK                 ( BIT(12) )
#define BIT_PMU_APB_REG_IPA_PCIE_TOP_AB_PWR_HS_ACK_BYP      ( BIT(11) )
#define BIT_PMU_APB_REG_IPA_PCIE_PWR_HS_ACK                 ( BIT(10) )
#define BIT_PMU_APB_REG_IPA_PS_CP_TOP_AB_PWR_HS_ACK_BYP     ( BIT(9) )
#define BIT_PMU_APB_REG_IPA_PS_CP_PWR_HS_ACK                ( BIT(8) )
#define BIT_PMU_APB_REG_IPA_PHY_CP_TOP_AB_PWR_HS_ACK_BYP    ( BIT(7) )
#define BIT_PMU_APB_REG_IPA_PHY_CP_PWR_HS_ACK               ( BIT(6) )
#define BIT_PMU_APB_REG_PS_CP_PHY_CP_PWR_HS_ACK             ( BIT(5) )
#define BIT_PMU_APB_REG_PS_CP_IPA_TOP_AB_PWR_HS_ACK_BYP     ( BIT(4) )
#define BIT_PMU_APB_REG_PS_CP_IPA_PWR_HS_ACK                ( BIT(3) )
#define BIT_PMU_APB_REG_PHY_CP_PS_CP_PWR_HS_ACK             ( BIT(2) )
#define BIT_PMU_APB_REG_PHY_CP_IPA_TOP_AB_PWR_HS_ACK_BYP    ( BIT(1) )
#define BIT_PMU_APB_REG_PHY_CP_IPA_PWR_HS_ACK               ( BIT(0) )

/* bits definitions for REG_PMU_APB_DEEP_SLEEP_MON_0, [0x64910850] */
#define BIT_PMU_APB_CDMA_PROC0_DEEP_SLEEP                   ( BIT(16) )
#define BIT_PMU_APB_CH_DEEP_SLEEP                           ( BIT(9) )
#define BIT_PMU_APB_SP_DEEP_SLEEP                           ( BIT(8) )
#define BIT_PMU_APB_ISE_DEEP_SLEEP                          ( BIT(5) )
#define BIT_PMU_APB_IPA_DEEP_SLEEP                          ( BIT(4) )
#define BIT_PMU_APB_AUDIO_DEEP_SLEEP                        ( BIT(3) )
#define BIT_PMU_APB_PHY_CP_DEEP_SLEEP                       ( BIT(2) )
#define BIT_PMU_APB_PS_CP_DEEP_SLEEP                        ( BIT(1) )
#define BIT_PMU_APB_AP_DEEP_SLEEP                           ( BIT(0) )

/* bits definitions for REG_PMU_APB_DEEP_SLEEP_MON_1, [0x64910854] */
#define BIT_PMU_APB_PUB_DEEP_SLEEP                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_LIGHT_SLEEP_MON_0, [0x64910858] */
#define BIT_PMU_APB_AON_LIGHT_SLEEP                         ( BIT(8) )
#define BIT_PMU_APB_ISE_LIGHT_SLEEP                         ( BIT(5) )
#define BIT_PMU_APB_IPA_LIGHT_SLEEP                         ( BIT(4) )
#define BIT_PMU_APB_AUDIO_LIGHT_SLEEP                       ( BIT(3) )
#define BIT_PMU_APB_PHY_CP_LIGHT_SLEEP                      ( BIT(2) )
#define BIT_PMU_APB_PS_CP_LIGHT_SLEEP                       ( BIT(1) )
#define BIT_PMU_APB_AP_LIGHT_SLEEP                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_LIGHT_SLEEP_MON_1, [0x6491085C] */
#define BIT_PMU_APB_PUB_LIGHT_SLEEP                         ( BIT(0) )

/* bits definitions for REG_PMU_APB_SLEEP_STATUS_0, [0x64910860] */
#define BIT_PMU_APB_ISE_SLP_STATUS(x)                       ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_IPA_SLP_STATUS(x)                       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PMU_APB_AUDIO_SLP_STATUS(x)                     ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PHY_CP_SLP_STATUS(x)                    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PMU_APB_PS_CP_SLP_STATUS(x)                     ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PMU_APB_AP_SLP_STATUS(x)                        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_SLEEP_STATUS_1, [0x64910864] */
#define BIT_PMU_APB_CH_SLP_STATUS(x)                        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PMU_APB_SP_SLP_STATUS(x)                        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_SLEEP_STATUS_2, [0x64910868] */
#define BIT_PMU_APB_CDMA_PROC0_SLP_STATUS(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_UFS_PWR_GATE_BYP_CFG, [0x64910870] */
#define BIT_PMU_APB_UFS_PWR_GATE_BYP                        ( BIT(0) )

/* bits definitions for REG_PMU_APB_BAT_LOST_MAGIC_WORD, [0x64910874] */
#define BIT_PMU_APB_BAT_LOST_MAGIC_WORD(x)                  ( (x) )

/* bits definitions for REG_PMU_APB_NOM_VOLTAGE_FLAG_CTRL, [0x64910878] */
#define BIT_PMU_APB_NORMAL_VOLTAGE_FLAG_CFG                 ( BIT(13) )
#define BIT_PMU_APB_NORMAL_VOLTAGE_FLAG_AUTO_SEL            ( BIT(12) )
#define BIT_PMU_APB_NORMAL_VOLTAGE_WAIT_CNT(x)              ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PMU_APB_XTL_EN2_VOL_FLAG_ENABLE                 ( BIT(3) )
#define BIT_PMU_APB_XTL_EN1_VOL_FLAG_ENABLE                 ( BIT(2) )
#define BIT_PMU_APB_XTL_EN0_VOL_FLAG_ENABLE                 ( BIT(1) )
#define BIT_PMU_APB_CHIP_SLEEP_VOL_FLAG_ENABLE              ( BIT(0) )

/* bits definitions for REG_PMU_APB_ISE_NFC_DEEP_TYPE_CTRL, [0x6491087C] */
#define BIT_PMU_APB_EXT_RST_B_DEB_ENABLE                    ( BIT(2) )
#define BIT_PMU_APB_BATTERY_LOST_DEB_ENABLE                 ( BIT(1) )
#define BIT_PMU_APB_GPIO_SAMPLE_ENABLE                      ( BIT(0) )

/* bits definitions for REG_PMU_APB_AON2AUDIO_PWR_HS_PRE_DONE, [0x64910880] */
#define BIT_PMU_APB_AON_AUDIO_PWR_HS_ACK                    ( BIT(1) )
#define BIT_PMU_APB_AON_AUDIO_PWR_HS_REQ_FORCE              ( BIT(0) )

/* bits definitions for REG_PMU_APB_DDR_SLEEP_WAIT_CNT, [0x649108AC] */
#define BIT_PMU_APB_PUB_DEEP_SLEEP_WAIT_CNT(x)              ( (x) << 16 & (0xFFFF0000) )
#define BIT_PMU_APB_PUB_SLEEP_WAIT_CNT(x)                   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_PMU_APB_PUB_SLEEP_BYPASS_CFG, [0x649108B0] */
#define BIT_PMU_APB_PUB_PD_VOL_DOWN_ENA                     ( BIT(4) )
#define BIT_PMU_APB_PUB_VOL_ADJ_ENA                         ( BIT(3) )
#define BIT_PMU_APB_PUB_SELF_REFRESH_FLAG_BYPASS            ( BIT(2) )
#define BIT_PMU_APB_PUB_PWR_PD_ACK_BYPASS                   ( BIT(1) )
#define BIT_PMU_APB_PUB_DEEP_SLEEP_LOCK_ACK_BYPASS          ( BIT(0) )

/* bits definitions for REG_PMU_APB_DDR_OP_MODE_CFG, [0x649108B4] */
#define BIT_PMU_APB_DDR_PHY_ISO_RST_EN                      ( BIT(1) )
#define BIT_PMU_APB_DDR_PHY_AUTO_RET_EN                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_DDR_PHY_RET_CFG, [0x649108B8] */
#define BIT_PMU_APB_DDR_UMCTL_SOFT_RST                      ( BIT(1) )
#define BIT_PMU_APB_DDR_PHY_CKE_RET_EN                      ( BIT(0) )

/* bits definitions for REG_PMU_APB_PUB_ACC_RDY, [0x649108BC] */
#define BIT_PMU_APB_PUB_ACC_RDY                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_DDR_SLEEP_CTRL, [0x649108C0] */
#define BIT_PMU_APB_PUB_AUTO_DEEP_SLEEP_ENABLE              ( BIT(3) )
#define BIT_PMU_APB_DDR_SLEEP_DISABLE_ACK                   ( BIT(2) )
#define BIT_PMU_APB_DDR_SLEEP_DISABLE_ACK_BYP               ( BIT(1) )
#define BIT_PMU_APB_DDR_SLEEP_DISABLE                       ( BIT(0) )

/* bits definitions for REG_PMU_APB_DDR_SLP_STATUS, [0x649108C4] */
#define BIT_PMU_APB_DDR_SLP_STATUS(x)                       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PUB_VOL_DOWN_CFG, [0x649108C8] */
#define BIT_PMU_APB_PUB_VOL_UP_CNT(x)                       ( (x) << 16 & (0xFFFF0000) )
#define BIT_PMU_APB_PUB_VOL_DOWN_CNT(x)                     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_PMU_APB_SMART_LIGHT_SLEEP_ENABLE, [0x649108CC] */
#define BIT_PMU_APB_PUB_SMART_LSLP_ENA                      ( BIT(28) )
#define BIT_PMU_APB_PCIE_SMART_LSLP_ENA                     ( BIT(24) )
#define BIT_PMU_APB_GPU_SMART_LSLP_ENA                      ( BIT(23) )
#define BIT_PMU_APB_DPU_VSP_SMART_LSLP_ENA                  ( BIT(22) )
#define BIT_PMU_APB_CAMERA_SMART_LSLP_ENA                   ( BIT(21) )
#define BIT_PMU_APB_AI_SMART_LSLP_ENA                       ( BIT(20) )
#define BIT_PMU_APB_APCPU_TOP_SMART_LSLP_ENA                ( BIT(19) )
#define BIT_PMU_APB_AON_SMART_LSLP_ENA                      ( BIT(8) )
#define BIT_PMU_APB_ISE_SMART_LSLP_ENA                      ( BIT(5) )
#define BIT_PMU_APB_IPA_SMART_LSLP_ENA                      ( BIT(4) )
#define BIT_PMU_APB_AUDIO_SMART_LSLP_ENA                    ( BIT(3) )
#define BIT_PMU_APB_PHY_CP_SMART_LSLP_ENA                   ( BIT(2) )
#define BIT_PMU_APB_PS_CP_SMART_LSLP_ENA                    ( BIT(1) )
#define BIT_PMU_APB_AP_SMART_LSLP_ENA                       ( BIT(0) )

/* bits definitions for REG_PMU_APB_PUB_AUTO_LIGHT_SLEEP_ENABLE, [0x649108D0] */
#define BIT_PMU_APB_PUB_AUTO_LIGHT_SLEEP_ENABLE(x)          ( (x) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_POLL_0, [0x649108D4] */
#define BIT_PMU_APB_CAMERA_PUB_DEEP_SLEEP_POLL(x)           ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_GPU_PUB_DEEP_SLEEP_POLL(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_APCPU_TOP_PUB_DEEP_SLEEP_POLL(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_AP_PUB_DEEP_SLEEP_POLL(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_POLL_1, [0x649108D8] */
#define BIT_PMU_APB_DPU_VSP_PUB_DEEP_SLEEP_POLL(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_POLL_2, [0x649108DC] */
#define BIT_PMU_APB_PS_CP_PUB_DEEP_SLEEP_POLL(x)            ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_AI_PUB_DEEP_SLEEP_POLL(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_POLL_3, [0x649108E0] */
#define BIT_PMU_APB_PHY_CP_PUB_DEEP_SLEEP_POLL(x)           ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_POLL_5, [0x649108E8] */
#define BIT_PMU_APB_AUDIO_PUB_DEEP_SLEEP_POLL(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_POLL_6, [0x649108EC] */
#define BIT_PMU_APB_ISE_PUB_DEEP_SLEEP_POLL(x)              ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PCIE_PUB_DEEP_SLEEP_POLL(x)             ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_IPA_PUB_DEEP_SLEEP_POLL(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_POLL_7, [0x649108F0] */
#define BIT_PMU_APB_AON_PUB_DEEP_SLEEP_POLL(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_POLL_8, [0x649108F4] */
#define BIT_PMU_APB_CH_PUB_DEEP_SLEEP_POLL(x)               ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_SP_PUB_DEEP_SLEEP_POLL(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PUB_DFS_FRQ_SEL, [0x64910904] */
#define BIT_PMU_APB_PUB_DFS_FSP_OP_DATA                     ( BIT(8) )
#define BIT_PMU_APB_PUB_DFS_FSP_OP                          ( BIT(7) )
#define BIT_PMU_APB_PUB_DFS_FRQ_SET_DATA(x)                 ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)) )
#define BIT_PMU_APB_PUB_DFS_FRQ_SEL_SET                     ( BIT(3) )
#define BIT_PMU_APB_PUB_DFS_FRQ_SEL_LOCK(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_SEL, [0x64910908] */
#define BIT_PMU_APB_PUB_DEEP_SLEEP_SEL                      ( BIT(0) )

/* bits definitions for REG_PMU_APB_SP_ACCESS_DDR_CFG, [0x6491090C] */
#define BIT_PMU_APB_SP_ACCESS_DDR_EIC_EN                    ( BIT(1) )
#define BIT_PMU_APB_SP_ACCESS_DDR_EN                        ( BIT(0) )

/* bits definitions for REG_PMU_APB_CH_ACCESS_DDR_CFG, [0x64910910] */
#define BIT_PMU_APB_CH_ACCESS_DDR_EN                        ( BIT(0) )

/* bits definitions for REG_PMU_APB_FIREWALL_WAKEUP_PUB, [0x6491092C] */
#define BIT_PMU_APB_FW_WAKEUP_DDR_EN                        ( BIT(0) )

/* bits definitions for REG_PMU_APB_DPLL0_CNT_DONE_BYP, [0x64910934] */
#define BIT_PMU_APB_LPDDR3_DPLL0_CNT_DONE_BYP               ( BIT(0) )

/* bits definitions for REG_PMU_APB_DPLL1_CNT_DONE_BYP, [0x64910938] */
#define BIT_PMU_APB_LPDDR3_DPLL1_CNT_DONE_BYP               ( BIT(0) )

/* bits definitions for REG_PMU_APB_DPLL2_CNT_DONE_BYP, [0x6491093C] */
#define BIT_PMU_APB_LPDDR3_DPLL2_CNT_DONE_BYP               ( BIT(0) )

/* bits definitions for REG_PMU_APB_XTL0_REL_CFG, [0x649109C4] */
#define BIT_PMU_APB_XTL0_TOP_DVFS_SEL                       ( BIT(25) )
#define BIT_PMU_APB_XTL0_PUB_SEL                            ( BIT(21) )
#define BIT_PMU_APB_XTL0_CDMA_AUTO_SEL                      ( BIT(19) )
#define BIT_PMU_APB_XTL0_CDMA_PROC0_SEL                     ( BIT(18) )
#define BIT_PMU_APB_XTL0_CH_SEL                             ( BIT(11) )
#define BIT_PMU_APB_XTL0_SP_SEL                             ( BIT(10) )
#define BIT_PMU_APB_XTL0_ISE_SEL                            ( BIT(7) )
#define BIT_PMU_APB_XTL0_IPA_SEL                            ( BIT(6) )
#define BIT_PMU_APB_XTL0_AUDIO_SEL                          ( BIT(5) )
#define BIT_PMU_APB_XTL0_PHY_CP_SEL                         ( BIT(4) )
#define BIT_PMU_APB_XTL0_PS_CP_SEL                          ( BIT(3) )
#define BIT_PMU_APB_XTL0_AP_SEL                             ( BIT(2) )
#define BIT_PMU_APB_XTL0_FRC_OFF                            ( BIT(1) )
#define BIT_PMU_APB_XTL0_FRC_ON                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_XTLBUF0_REL_CFG, [0x649109D4] */
#define BIT_PMU_APB_XTLBUF0_TOP_DVFS_SEL                    ( BIT(25) )
#define BIT_PMU_APB_XTLBUF0_PUB_SEL                         ( BIT(21) )
#define BIT_PMU_APB_XTLBUF0_CDMA_AUTO_SEL                   ( BIT(19) )
#define BIT_PMU_APB_XTLBUF0_CDMA_PROC0_SEL                  ( BIT(18) )
#define BIT_PMU_APB_XTLBUF0_CH_SEL                          ( BIT(11) )
#define BIT_PMU_APB_XTLBUF0_SP_SEL                          ( BIT(10) )
#define BIT_PMU_APB_XTLBUF0_ISE_SEL                         ( BIT(7) )
#define BIT_PMU_APB_XTLBUF0_IPA_SEL                         ( BIT(6) )
#define BIT_PMU_APB_XTLBUF0_AUDIO_SEL                       ( BIT(5) )
#define BIT_PMU_APB_XTLBUF0_PHY_CP_SEL                      ( BIT(4) )
#define BIT_PMU_APB_XTLBUF0_PS_CP_SEL                       ( BIT(3) )
#define BIT_PMU_APB_XTLBUF0_AP_SEL                          ( BIT(2) )
#define BIT_PMU_APB_XTLBUF0_FRC_OFF                         ( BIT(1) )
#define BIT_PMU_APB_XTLBUF0_FRC_ON                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_XTLBUF1_REL_CFG, [0x649109D8] */
#define BIT_PMU_APB_XTLBUF1_TOP_DVFS_SEL                    ( BIT(25) )
#define BIT_PMU_APB_XTLBUF1_PUB_SEL                         ( BIT(21) )
#define BIT_PMU_APB_XTLBUF1_CDMA_AUTO_SEL                   ( BIT(19) )
#define BIT_PMU_APB_XTLBUF1_CDMA_PROC0_SEL                  ( BIT(18) )
#define BIT_PMU_APB_XTLBUF1_CH_SEL                          ( BIT(11) )
#define BIT_PMU_APB_XTLBUF1_SP_SEL                          ( BIT(10) )
#define BIT_PMU_APB_XTLBUF1_ISE_SEL                         ( BIT(7) )
#define BIT_PMU_APB_XTLBUF1_IPA_SEL                         ( BIT(6) )
#define BIT_PMU_APB_XTLBUF1_AUDIO_SEL                       ( BIT(5) )
#define BIT_PMU_APB_XTLBUF1_PHY_CP_SEL                      ( BIT(4) )
#define BIT_PMU_APB_XTLBUF1_PS_CP_SEL                       ( BIT(3) )
#define BIT_PMU_APB_XTLBUF1_AP_SEL                          ( BIT(2) )
#define BIT_PMU_APB_XTLBUF1_FRC_OFF                         ( BIT(1) )
#define BIT_PMU_APB_XTLBUF1_FRC_ON                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_RCO100M_REL_CFG, [0x649109E4] */
#define BIT_PMU_APB_RCO100M_PCIE3_L2_SEL                    ( BIT(27) )
#define BIT_PMU_APB_RCO100M_CSYSPWRUPREQ_SEL                ( BIT(26) )
#define BIT_PMU_APB_RCO100M_TOP_DVFS_SEL                    ( BIT(25) )
#define BIT_PMU_APB_RCO100M_PUB_SEL                         ( BIT(21) )
#define BIT_PMU_APB_RCO100M_CDMA_AUTO_SEL                   ( BIT(19) )
#define BIT_PMU_APB_RCO100M_CDMA_PROC0_SEL                  ( BIT(18) )
#define BIT_PMU_APB_RCO100M_CH_SEL                          ( BIT(11) )
#define BIT_PMU_APB_RCO100M_SP_SEL                          ( BIT(10) )
#define BIT_PMU_APB_RCO100M_ISE_SEL                         ( BIT(7) )
#define BIT_PMU_APB_RCO100M_IPA_SEL                         ( BIT(6) )
#define BIT_PMU_APB_RCO100M_AUDIO_SEL                       ( BIT(5) )
#define BIT_PMU_APB_RCO100M_PHY_CP_SEL                      ( BIT(4) )
#define BIT_PMU_APB_RCO100M_PS_CP_SEL                       ( BIT(3) )
#define BIT_PMU_APB_RCO100M_AP_SEL                          ( BIT(2) )
#define BIT_PMU_APB_RCO100M_FRC_OFF                         ( BIT(1) )
#define BIT_PMU_APB_RCO100M_FRC_ON                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_RCO60M_REL_CFG, [0x649109E8] */
#define BIT_PMU_APB_RCO60M_TOP_DVFS_SEL                     ( BIT(25) )
#define BIT_PMU_APB_RCO60M_PUB_SEL                          ( BIT(21) )
#define BIT_PMU_APB_RCO60M_CDMA_AUTO_SEL                    ( BIT(19) )
#define BIT_PMU_APB_RCO60M_CDMA_PROC0_SEL                   ( BIT(18) )
#define BIT_PMU_APB_RCO60M_CH_SEL                           ( BIT(11) )
#define BIT_PMU_APB_RCO60M_SP_SEL                           ( BIT(10) )
#define BIT_PMU_APB_RCO60M_ISE_SEL                          ( BIT(7) )
#define BIT_PMU_APB_RCO60M_IPA_SEL                          ( BIT(6) )
#define BIT_PMU_APB_RCO60M_AUDIO_SEL                        ( BIT(5) )
#define BIT_PMU_APB_RCO60M_PHY_CP_SEL                       ( BIT(4) )
#define BIT_PMU_APB_RCO60M_PS_CP_SEL                        ( BIT(3) )
#define BIT_PMU_APB_RCO60M_AP_SEL                           ( BIT(2) )
#define BIT_PMU_APB_RCO60M_FRC_OFF                          ( BIT(1) )
#define BIT_PMU_APB_RCO60M_FRC_ON                           ( BIT(0) )

/* bits definitions for REG_PMU_APB_RCO6M_REL_CFG, [0x649109EC] */
#define BIT_PMU_APB_RCO6M_TOP_DVFS_SEL                      ( BIT(25) )
#define BIT_PMU_APB_RCO6M_PUB_SEL                           ( BIT(21) )
#define BIT_PMU_APB_RCO6M_CDMA_AUTO_SEL                     ( BIT(19) )
#define BIT_PMU_APB_RCO6M_CDMA_PROC0_SEL                    ( BIT(18) )
#define BIT_PMU_APB_RCO6M_CH_SEL                            ( BIT(11) )
#define BIT_PMU_APB_RCO6M_SP_SEL                            ( BIT(10) )
#define BIT_PMU_APB_RCO6M_ISE_SEL                           ( BIT(7) )
#define BIT_PMU_APB_RCO6M_IPA_SEL                           ( BIT(6) )
#define BIT_PMU_APB_RCO6M_AUDIO_SEL                         ( BIT(5) )
#define BIT_PMU_APB_RCO6M_PHY_CP_SEL                        ( BIT(4) )
#define BIT_PMU_APB_RCO6M_PS_CP_SEL                         ( BIT(3) )
#define BIT_PMU_APB_RCO6M_AP_SEL                            ( BIT(2) )
#define BIT_PMU_APB_RCO6M_FRC_OFF                           ( BIT(1) )
#define BIT_PMU_APB_RCO6M_FRC_ON                            ( BIT(0) )

/* bits definitions for REG_PMU_APB_RCO150M_REL_CFG, [0x649109F0] */
#define BIT_PMU_APB_RCO150M_TOP_DVFS_SEL                    ( BIT(25) )
#define BIT_PMU_APB_RCO150M_PUB_SEL                         ( BIT(21) )
#define BIT_PMU_APB_RCO150M_CDMA_AUTO_SEL                   ( BIT(19) )
#define BIT_PMU_APB_RCO150M_CDMA_PROC0_SEL                  ( BIT(18) )
#define BIT_PMU_APB_RCO150M_CH_SEL                          ( BIT(11) )
#define BIT_PMU_APB_RCO150M_SP_SEL                          ( BIT(10) )
#define BIT_PMU_APB_RCO150M_ISE_SEL                         ( BIT(7) )
#define BIT_PMU_APB_RCO150M_IPA_SEL                         ( BIT(6) )
#define BIT_PMU_APB_RCO150M_AUDIO_SEL                       ( BIT(5) )
#define BIT_PMU_APB_RCO150M_PHY_CP_SEL                      ( BIT(4) )
#define BIT_PMU_APB_RCO150M_PS_CP_SEL                       ( BIT(3) )
#define BIT_PMU_APB_RCO150M_AP_SEL                          ( BIT(2) )
#define BIT_PMU_APB_RCO150M_FRC_OFF                         ( BIT(1) )
#define BIT_PMU_APB_RCO150M_FRC_ON                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_MPLLSCU_REL_CFG, [0x649109F4] */
#define BIT_PMU_APB_MPLLSCU_REF_SEL(x)                      ( (x) << 27 & (BIT(27)|BIT(28)|BIT(29)) )
#define BIT_PMU_APB_MPLLSCU_TOP_DVFS_SEL                    ( BIT(25) )
#define BIT_PMU_APB_MPLLSCU_PUB_SEL                         ( BIT(21) )
#define BIT_PMU_APB_MPLLSCU_CDMA2PMU_AUTO_SEL               ( BIT(20) )
#define BIT_PMU_APB_MPLLSCU_CDMA_AUTO_SEL                   ( BIT(19) )
#define BIT_PMU_APB_MPLLSCU_CDMA_PROC0_SEL                  ( BIT(18) )
#define BIT_PMU_APB_MPLLSCU_CH_SEL                          ( BIT(11) )
#define BIT_PMU_APB_MPLLSCU_SP_SEL                          ( BIT(10) )
#define BIT_PMU_APB_MPLLSCU_ISE_SEL                         ( BIT(7) )
#define BIT_PMU_APB_MPLLSCU_IPA_SEL                         ( BIT(6) )
#define BIT_PMU_APB_MPLLSCU_AUDIO_SEL                       ( BIT(5) )
#define BIT_PMU_APB_MPLLSCU_PHY_CP_SEL                      ( BIT(4) )
#define BIT_PMU_APB_MPLLSCU_PS_CP_SEL                       ( BIT(3) )
#define BIT_PMU_APB_MPLLSCU_AP_SEL                          ( BIT(2) )
#define BIT_PMU_APB_MPLLSCU_FRC_OFF                         ( BIT(1) )
#define BIT_PMU_APB_MPLLSCU_FRC_ON                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_MPLLLIT_REL_CFG, [0x649109F8] */
#define BIT_PMU_APB_MPLLLIT_REF_SEL(x)                      ( (x) << 27 & (BIT(27)|BIT(28)|BIT(29)) )
#define BIT_PMU_APB_MPLLLIT_TOP_DVFS_SEL                    ( BIT(25) )
#define BIT_PMU_APB_MPLLLIT_PUB_SEL                         ( BIT(21) )
#define BIT_PMU_APB_MPLLLIT_CDMA2PMU_AUTO_SEL               ( BIT(20) )
#define BIT_PMU_APB_MPLLLIT_CDMA_AUTO_SEL                   ( BIT(19) )
#define BIT_PMU_APB_MPLLLIT_CDMA_PROC0_SEL                  ( BIT(18) )
#define BIT_PMU_APB_MPLLLIT_CH_SEL                          ( BIT(11) )
#define BIT_PMU_APB_MPLLLIT_SP_SEL                          ( BIT(10) )
#define BIT_PMU_APB_MPLLLIT_ISE_SEL                         ( BIT(7) )
#define BIT_PMU_APB_MPLLLIT_IPA_SEL                         ( BIT(6) )
#define BIT_PMU_APB_MPLLLIT_AUDIO_SEL                       ( BIT(5) )
#define BIT_PMU_APB_MPLLLIT_PHY_CP_SEL                      ( BIT(4) )
#define BIT_PMU_APB_MPLLLIT_PS_CP_SEL                       ( BIT(3) )
#define BIT_PMU_APB_MPLLLIT_AP_SEL                          ( BIT(2) )
#define BIT_PMU_APB_MPLLLIT_FRC_OFF                         ( BIT(1) )
#define BIT_PMU_APB_MPLLLIT_FRC_ON                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_MPLLMID_REL_CFG, [0x649109FC] */
#define BIT_PMU_APB_MPLLMID_REF_SEL(x)                      ( (x) << 27 & (BIT(27)|BIT(28)|BIT(29)) )
#define BIT_PMU_APB_MPLLMID_TOP_DVFS_SEL                    ( BIT(25) )
#define BIT_PMU_APB_MPLLMID_PUB_SEL                         ( BIT(21) )
#define BIT_PMU_APB_MPLLMID_CDMA2PMU_AUTO_SEL               ( BIT(20) )
#define BIT_PMU_APB_MPLLMID_CDMA_AUTO_SEL                   ( BIT(19) )
#define BIT_PMU_APB_MPLLMID_CDMA_PROC0_SEL                  ( BIT(18) )
#define BIT_PMU_APB_MPLLMID_CH_SEL                          ( BIT(11) )
#define BIT_PMU_APB_MPLLMID_SP_SEL                          ( BIT(10) )
#define BIT_PMU_APB_MPLLMID_ISE_SEL                         ( BIT(7) )
#define BIT_PMU_APB_MPLLMID_IPA_SEL                         ( BIT(6) )
#define BIT_PMU_APB_MPLLMID_AUDIO_SEL                       ( BIT(5) )
#define BIT_PMU_APB_MPLLMID_PHY_CP_SEL                      ( BIT(4) )
#define BIT_PMU_APB_MPLLMID_PS_CP_SEL                       ( BIT(3) )
#define BIT_PMU_APB_MPLLMID_AP_SEL                          ( BIT(2) )
#define BIT_PMU_APB_MPLLMID_FRC_OFF                         ( BIT(1) )
#define BIT_PMU_APB_MPLLMID_FRC_ON                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_MPLLBIG_REL_CFG, [0x64910A00] */
#define BIT_PMU_APB_MPLLBIG_REF_SEL(x)                      ( (x) << 27 & (BIT(27)|BIT(28)|BIT(29)) )
#define BIT_PMU_APB_MPLLBIG_TOP_DVFS_SEL                    ( BIT(25) )
#define BIT_PMU_APB_MPLLBIG_PUB_SEL                         ( BIT(21) )
#define BIT_PMU_APB_MPLLBIG_CDMA2PMU_AUTO_SEL               ( BIT(20) )
#define BIT_PMU_APB_MPLLBIG_CDMA_AUTO_SEL                   ( BIT(19) )
#define BIT_PMU_APB_MPLLBIG_CDMA_PROC0_SEL                  ( BIT(18) )
#define BIT_PMU_APB_MPLLBIG_CH_SEL                          ( BIT(11) )
#define BIT_PMU_APB_MPLLBIG_SP_SEL                          ( BIT(10) )
#define BIT_PMU_APB_MPLLBIG_ISE_SEL                         ( BIT(7) )
#define BIT_PMU_APB_MPLLBIG_IPA_SEL                         ( BIT(6) )
#define BIT_PMU_APB_MPLLBIG_AUDIO_SEL                       ( BIT(5) )
#define BIT_PMU_APB_MPLLBIG_PHY_CP_SEL                      ( BIT(4) )
#define BIT_PMU_APB_MPLLBIG_PS_CP_SEL                       ( BIT(3) )
#define BIT_PMU_APB_MPLLBIG_AP_SEL                          ( BIT(2) )
#define BIT_PMU_APB_MPLLBIG_FRC_OFF                         ( BIT(1) )
#define BIT_PMU_APB_MPLLBIG_FRC_ON                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_RPLL_REL_CFG, [0x64910A0C] */
#define BIT_PMU_APB_RPLL_REF_SEL(x)                         ( (x) << 27 & (BIT(27)|BIT(28)) )
#define BIT_PMU_APB_RPLL_TOP_DVFS_SEL                       ( BIT(25) )
#define BIT_PMU_APB_RPLL_PUB_SEL                            ( BIT(21) )
#define BIT_PMU_APB_RPLL_CDMA2PMU_AUTO_SEL                  ( BIT(20) )
#define BIT_PMU_APB_RPLL_CDMA_AUTO_SEL                      ( BIT(19) )
#define BIT_PMU_APB_RPLL_CDMA_PROC0_SEL                     ( BIT(18) )
#define BIT_PMU_APB_RPLL_CH_SEL                             ( BIT(11) )
#define BIT_PMU_APB_RPLL_SP_SEL                             ( BIT(10) )
#define BIT_PMU_APB_RPLL_ISE_SEL                            ( BIT(7) )
#define BIT_PMU_APB_RPLL_IPA_SEL                            ( BIT(6) )
#define BIT_PMU_APB_RPLL_AUDIO_SEL                          ( BIT(5) )
#define BIT_PMU_APB_RPLL_PHY_CP_SEL                         ( BIT(4) )
#define BIT_PMU_APB_RPLL_PS_CP_SEL                          ( BIT(3) )
#define BIT_PMU_APB_RPLL_AP_SEL                             ( BIT(2) )
#define BIT_PMU_APB_RPLL_FRC_OFF                            ( BIT(1) )
#define BIT_PMU_APB_RPLL_FRC_ON                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_DPLL0_REL_CFG, [0x64910A14] */
#define BIT_PMU_APB_DPLL0_REF_SEL(x)                        ( (x) << 27 & (BIT(27)|BIT(28)|BIT(29)) )
#define BIT_PMU_APB_DPLL0_TOP_DVFS_SEL                      ( BIT(25) )
#define BIT_PMU_APB_DPLL0_PUB_SEL                           ( BIT(21) )
#define BIT_PMU_APB_DPLL0_CDMA2PMU_AUTO_SEL                 ( BIT(20) )
#define BIT_PMU_APB_DPLL0_CDMA_AUTO_SEL                     ( BIT(19) )
#define BIT_PMU_APB_DPLL0_CDMA_PROC0_SEL                    ( BIT(18) )
#define BIT_PMU_APB_DPLL0_CH_SEL                            ( BIT(11) )
#define BIT_PMU_APB_DPLL0_SP_SEL                            ( BIT(10) )
#define BIT_PMU_APB_DPLL0_ISE_SEL                           ( BIT(7) )
#define BIT_PMU_APB_DPLL0_IPA_SEL                           ( BIT(6) )
#define BIT_PMU_APB_DPLL0_AUDIO_SEL                         ( BIT(5) )
#define BIT_PMU_APB_DPLL0_PHY_CP_SEL                        ( BIT(4) )
#define BIT_PMU_APB_DPLL0_PS_CP_SEL                         ( BIT(3) )
#define BIT_PMU_APB_DPLL0_AP_SEL                            ( BIT(2) )
#define BIT_PMU_APB_DPLL0_FRC_OFF                           ( BIT(1) )
#define BIT_PMU_APB_DPLL0_FRC_ON                            ( BIT(0) )

/* bits definitions for REG_PMU_APB_DPLL1_REL_CFG, [0x64910A18] */
#define BIT_PMU_APB_DPLL1_REF_SEL(x)                        ( (x) << 27 & (BIT(27)|BIT(28)|BIT(29)) )
#define BIT_PMU_APB_DPLL1_TOP_DVFS_SEL                      ( BIT(25) )
#define BIT_PMU_APB_DPLL1_PUB_SEL                           ( BIT(21) )
#define BIT_PMU_APB_DPLL1_CDMA2PMU_AUTO_SEL                 ( BIT(20) )
#define BIT_PMU_APB_DPLL1_CDMA_AUTO_SEL                     ( BIT(19) )
#define BIT_PMU_APB_DPLL1_CDMA_PROC0_SEL                    ( BIT(18) )
#define BIT_PMU_APB_DPLL1_CH_SEL                            ( BIT(11) )
#define BIT_PMU_APB_DPLL1_SP_SEL                            ( BIT(10) )
#define BIT_PMU_APB_DPLL1_ISE_SEL                           ( BIT(7) )
#define BIT_PMU_APB_DPLL1_IPA_SEL                           ( BIT(6) )
#define BIT_PMU_APB_DPLL1_AUDIO_SEL                         ( BIT(5) )
#define BIT_PMU_APB_DPLL1_PHY_CP_SEL                        ( BIT(4) )
#define BIT_PMU_APB_DPLL1_PS_CP_SEL                         ( BIT(3) )
#define BIT_PMU_APB_DPLL1_AP_SEL                            ( BIT(2) )
#define BIT_PMU_APB_DPLL1_FRC_OFF                           ( BIT(1) )
#define BIT_PMU_APB_DPLL1_FRC_ON                            ( BIT(0) )

/* bits definitions for REG_PMU_APB_DPLL2_REL_CFG, [0x64910A1C] */
#define BIT_PMU_APB_DPLL2_REF_SEL(x)                        ( (x) << 27 & (BIT(27)|BIT(28)|BIT(29)) )
#define BIT_PMU_APB_DPLL2_TOP_DVFS_SEL                      ( BIT(25) )
#define BIT_PMU_APB_DPLL2_PUB_SEL                           ( BIT(21) )
#define BIT_PMU_APB_DPLL2_CDMA2PMU_AUTO_SEL                 ( BIT(20) )
#define BIT_PMU_APB_DPLL2_CDMA_AUTO_SEL                     ( BIT(19) )
#define BIT_PMU_APB_DPLL2_CDMA_PROC0_SEL                    ( BIT(18) )
#define BIT_PMU_APB_DPLL2_CH_SEL                            ( BIT(11) )
#define BIT_PMU_APB_DPLL2_SP_SEL                            ( BIT(10) )
#define BIT_PMU_APB_DPLL2_ISE_SEL                           ( BIT(7) )
#define BIT_PMU_APB_DPLL2_IPA_SEL                           ( BIT(6) )
#define BIT_PMU_APB_DPLL2_AUDIO_SEL                         ( BIT(5) )
#define BIT_PMU_APB_DPLL2_PHY_CP_SEL                        ( BIT(4) )
#define BIT_PMU_APB_DPLL2_PS_CP_SEL                         ( BIT(3) )
#define BIT_PMU_APB_DPLL2_AP_SEL                            ( BIT(2) )
#define BIT_PMU_APB_DPLL2_FRC_OFF                           ( BIT(1) )
#define BIT_PMU_APB_DPLL2_FRC_ON                            ( BIT(0) )

/* bits definitions for REG_PMU_APB_GPLL_REL_CFG, [0x64910A20] */
#define BIT_PMU_APB_GPLL_REF_SEL(x)                         ( (x) << 27 & (BIT(27)|BIT(28)) )
#define BIT_PMU_APB_GPLL_TOP_DVFS_SEL                       ( BIT(25) )
#define BIT_PMU_APB_GPLL_PUB_SEL                            ( BIT(21) )
#define BIT_PMU_APB_GPLL_CDMA2PMU_AUTO_SEL                  ( BIT(20) )
#define BIT_PMU_APB_GPLL_CDMA_AUTO_SEL                      ( BIT(19) )
#define BIT_PMU_APB_GPLL_CDMA_PROC0_SEL                     ( BIT(18) )
#define BIT_PMU_APB_GPLL_CH_SEL                             ( BIT(11) )
#define BIT_PMU_APB_GPLL_SP_SEL                             ( BIT(10) )
#define BIT_PMU_APB_GPLL_ISE_SEL                            ( BIT(7) )
#define BIT_PMU_APB_GPLL_IPA_SEL                            ( BIT(6) )
#define BIT_PMU_APB_GPLL_AUDIO_SEL                          ( BIT(5) )
#define BIT_PMU_APB_GPLL_PHY_CP_SEL                         ( BIT(4) )
#define BIT_PMU_APB_GPLL_PS_CP_SEL                          ( BIT(3) )
#define BIT_PMU_APB_GPLL_AP_SEL                             ( BIT(2) )
#define BIT_PMU_APB_GPLL_FRC_OFF                            ( BIT(1) )
#define BIT_PMU_APB_GPLL_FRC_ON                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_AIPLL_REL_CFG, [0x64910A24] */
#define BIT_PMU_APB_AIPLL_REF_SEL(x)                        ( (x) << 27 & (BIT(27)|BIT(28)) )
#define BIT_PMU_APB_AIPLL_TOP_DVFS_SEL                      ( BIT(25) )
#define BIT_PMU_APB_AIPLL_PUB_SEL                           ( BIT(21) )
#define BIT_PMU_APB_AIPLL_CDMA2PMU_AUTO_SEL                 ( BIT(20) )
#define BIT_PMU_APB_AIPLL_CDMA_AUTO_SEL                     ( BIT(19) )
#define BIT_PMU_APB_AIPLL_CDMA_PROC0_SEL                    ( BIT(18) )
#define BIT_PMU_APB_AIPLL_CH_SEL                            ( BIT(11) )
#define BIT_PMU_APB_AIPLL_SP_SEL                            ( BIT(10) )
#define BIT_PMU_APB_AIPLL_ISE_SEL                           ( BIT(7) )
#define BIT_PMU_APB_AIPLL_IPA_SEL                           ( BIT(6) )
#define BIT_PMU_APB_AIPLL_AUDIO_SEL                         ( BIT(5) )
#define BIT_PMU_APB_AIPLL_PHY_CP_SEL                        ( BIT(4) )
#define BIT_PMU_APB_AIPLL_PS_CP_SEL                         ( BIT(3) )
#define BIT_PMU_APB_AIPLL_AP_SEL                            ( BIT(2) )
#define BIT_PMU_APB_AIPLL_FRC_OFF                           ( BIT(1) )
#define BIT_PMU_APB_AIPLL_FRC_ON                            ( BIT(0) )

/* bits definitions for REG_PMU_APB_VDSPPLL_REL_CFG, [0x64910A2C] */
#define BIT_PMU_APB_VDSPPLL_REF_SEL(x)                      ( (x) << 27 & (BIT(27)|BIT(28)) )
#define BIT_PMU_APB_VDSPPLL_TOP_DVFS_SEL                    ( BIT(25) )
#define BIT_PMU_APB_VDSPPLL_PUB_SEL                         ( BIT(21) )
#define BIT_PMU_APB_VDSPPLL_CDMA2PMU_AUTO_SEL               ( BIT(20) )
#define BIT_PMU_APB_VDSPPLL_CDMA_AUTO_SEL                   ( BIT(19) )
#define BIT_PMU_APB_VDSPPLL_CDMA_PROC0_SEL                  ( BIT(18) )
#define BIT_PMU_APB_VDSPPLL_CH_SEL                          ( BIT(11) )
#define BIT_PMU_APB_VDSPPLL_SP_SEL                          ( BIT(10) )
#define BIT_PMU_APB_VDSPPLL_ISE_SEL                         ( BIT(7) )
#define BIT_PMU_APB_VDSPPLL_IPA_SEL                         ( BIT(6) )
#define BIT_PMU_APB_VDSPPLL_AUDIO_SEL                       ( BIT(5) )
#define BIT_PMU_APB_VDSPPLL_PHY_CP_SEL                      ( BIT(4) )
#define BIT_PMU_APB_VDSPPLL_PS_CP_SEL                       ( BIT(3) )
#define BIT_PMU_APB_VDSPPLL_AP_SEL                          ( BIT(2) )
#define BIT_PMU_APB_VDSPPLL_FRC_OFF                         ( BIT(1) )
#define BIT_PMU_APB_VDSPPLL_FRC_ON                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_PHYCPR8PLL_REL_CFG, [0x64910A30] */
#define BIT_PMU_APB_PHYCPR8PLL_REF_SEL(x)                   ( (x) << 27 & (BIT(27)|BIT(28)) )
#define BIT_PMU_APB_PHYCPR8PLL_TOP_DVFS_SEL                 ( BIT(25) )
#define BIT_PMU_APB_PHYCPR8PLL_PUB_SEL                      ( BIT(21) )
#define BIT_PMU_APB_PHYCPR8PLL_CDMA2PMU_AUTO_SEL            ( BIT(20) )
#define BIT_PMU_APB_PHYCPR8PLL_CDMA_AUTO_SEL                ( BIT(19) )
#define BIT_PMU_APB_PHYCPR8PLL_CDMA_PROC0_SEL               ( BIT(18) )
#define BIT_PMU_APB_PHYCPR8PLL_CH_SEL                       ( BIT(11) )
#define BIT_PMU_APB_PHYCPR8PLL_SP_SEL                       ( BIT(10) )
#define BIT_PMU_APB_PHYCPR8PLL_ISE_SEL                      ( BIT(7) )
#define BIT_PMU_APB_PHYCPR8PLL_IPA_SEL                      ( BIT(6) )
#define BIT_PMU_APB_PHYCPR8PLL_AUDIO_SEL                    ( BIT(5) )
#define BIT_PMU_APB_PHYCPR8PLL_PHY_CP_SEL                   ( BIT(4) )
#define BIT_PMU_APB_PHYCPR8PLL_PS_CP_SEL                    ( BIT(3) )
#define BIT_PMU_APB_PHYCPR8PLL_AP_SEL                       ( BIT(2) )
#define BIT_PMU_APB_PHYCPR8PLL_FRC_OFF                      ( BIT(1) )
#define BIT_PMU_APB_PHYCPR8PLL_FRC_ON                       ( BIT(0) )

/* bits definitions for REG_PMU_APB_PSCPR8PLL_REL_CFG, [0x64910A34] */
#define BIT_PMU_APB_PSCPR8PLL_REF_SEL(x)                    ( (x) << 27 & (BIT(27)|BIT(28)) )
#define BIT_PMU_APB_PSCPR8PLL_TOP_DVFS_SEL                  ( BIT(25) )
#define BIT_PMU_APB_PSCPR8PLL_PUB_SEL                       ( BIT(21) )
#define BIT_PMU_APB_PSCPR8PLL_CDMA2PMU_AUTO_SEL             ( BIT(20) )
#define BIT_PMU_APB_PSCPR8PLL_CDMA_AUTO_SEL                 ( BIT(19) )
#define BIT_PMU_APB_PSCPR8PLL_CDMA_PROC0_SEL                ( BIT(18) )
#define BIT_PMU_APB_PSCPR8PLL_CH_SEL                        ( BIT(11) )
#define BIT_PMU_APB_PSCPR8PLL_SP_SEL                        ( BIT(10) )
#define BIT_PMU_APB_PSCPR8PLL_ISE_SEL                       ( BIT(7) )
#define BIT_PMU_APB_PSCPR8PLL_IPA_SEL                       ( BIT(6) )
#define BIT_PMU_APB_PSCPR8PLL_AUDIO_SEL                     ( BIT(5) )
#define BIT_PMU_APB_PSCPR8PLL_PHY_CP_SEL                    ( BIT(4) )
#define BIT_PMU_APB_PSCPR8PLL_PS_CP_SEL                     ( BIT(3) )
#define BIT_PMU_APB_PSCPR8PLL_AP_SEL                        ( BIT(2) )
#define BIT_PMU_APB_PSCPR8PLL_FRC_OFF                       ( BIT(1) )
#define BIT_PMU_APB_PSCPR8PLL_FRC_ON                        ( BIT(0) )

/* bits definitions for REG_PMU_APB_TGPLL_REL_CFG, [0x64910A40] */
#define BIT_PMU_APB_TGPLL_REF_SEL(x)                        ( (x) << 27 & (BIT(27)|BIT(28)) )
#define BIT_PMU_APB_TGPLL_TOP_DVFS_SEL                      ( BIT(25) )
#define BIT_PMU_APB_TGPLL_PUB_SEL                           ( BIT(21) )
#define BIT_PMU_APB_TGPLL_CDMA2PMU_AUTO_SEL                 ( BIT(20) )
#define BIT_PMU_APB_TGPLL_CDMA_AUTO_SEL                     ( BIT(19) )
#define BIT_PMU_APB_TGPLL_CDMA_PROC0_SEL                    ( BIT(18) )
#define BIT_PMU_APB_TGPLL_CH_SEL                            ( BIT(11) )
#define BIT_PMU_APB_TGPLL_SP_SEL                            ( BIT(10) )
#define BIT_PMU_APB_TGPLL_ISE_SEL                           ( BIT(7) )
#define BIT_PMU_APB_TGPLL_IPA_SEL                           ( BIT(6) )
#define BIT_PMU_APB_TGPLL_AUDIO_SEL                         ( BIT(5) )
#define BIT_PMU_APB_TGPLL_PHY_CP_SEL                        ( BIT(4) )
#define BIT_PMU_APB_TGPLL_PS_CP_SEL                         ( BIT(3) )
#define BIT_PMU_APB_TGPLL_AP_SEL                            ( BIT(2) )
#define BIT_PMU_APB_TGPLL_FRC_OFF                           ( BIT(1) )
#define BIT_PMU_APB_TGPLL_FRC_ON                            ( BIT(0) )

/* bits definitions for REG_PMU_APB_V4NRPLL_REL_CFG, [0x64910A44] */
#define BIT_PMU_APB_V4NRPLL_REF_SEL(x)                      ( (x) << 27 & (BIT(27)|BIT(28)) )
#define BIT_PMU_APB_V4NRPLL_TOP_DVFS_SEL                    ( BIT(25) )
#define BIT_PMU_APB_V4NRPLL_PUB_SEL                         ( BIT(21) )
#define BIT_PMU_APB_V4NRPLL_CDMA2PMU_AUTO_SEL               ( BIT(20) )
#define BIT_PMU_APB_V4NRPLL_CDMA_AUTO_SEL                   ( BIT(19) )
#define BIT_PMU_APB_V4NRPLL_CDMA_PROC0_SEL                  ( BIT(18) )
#define BIT_PMU_APB_V4NRPLL_CH_SEL                          ( BIT(11) )
#define BIT_PMU_APB_V4NRPLL_SP_SEL                          ( BIT(10) )
#define BIT_PMU_APB_V4NRPLL_ISE_SEL                         ( BIT(7) )
#define BIT_PMU_APB_V4NRPLL_IPA_SEL                         ( BIT(6) )
#define BIT_PMU_APB_V4NRPLL_AUDIO_SEL                       ( BIT(5) )
#define BIT_PMU_APB_V4NRPLL_PHY_CP_SEL                      ( BIT(4) )
#define BIT_PMU_APB_V4NRPLL_PS_CP_SEL                       ( BIT(3) )
#define BIT_PMU_APB_V4NRPLL_AP_SEL                          ( BIT(2) )
#define BIT_PMU_APB_V4NRPLL_FRC_OFF                         ( BIT(1) )
#define BIT_PMU_APB_V4NRPLL_FRC_ON                          ( BIT(0) )

/* bits definitions for REG_PMU_APB_AUDPLL_REL_CFG, [0x64910A48] */
#define BIT_PMU_APB_AUDPLL_REF_SEL(x)                       ( (x) << 27 & (BIT(27)|BIT(28)) )
#define BIT_PMU_APB_AUDPLL_TOP_DVFS_SEL                     ( BIT(25) )
#define BIT_PMU_APB_AUDPLL_PUB_SEL                          ( BIT(21) )
#define BIT_PMU_APB_AUDPLL_CDMA2PMU_AUTO_SEL                ( BIT(20) )
#define BIT_PMU_APB_AUDPLL_CDMA_AUTO_SEL                    ( BIT(19) )
#define BIT_PMU_APB_AUDPLL_CDMA_PROC0_SEL                   ( BIT(18) )
#define BIT_PMU_APB_AUDPLL_CH_SEL                           ( BIT(11) )
#define BIT_PMU_APB_AUDPLL_SP_SEL                           ( BIT(10) )
#define BIT_PMU_APB_AUDPLL_ISE_SEL                          ( BIT(7) )
#define BIT_PMU_APB_AUDPLL_IPA_SEL                          ( BIT(6) )
#define BIT_PMU_APB_AUDPLL_AUDIO_SEL                        ( BIT(5) )
#define BIT_PMU_APB_AUDPLL_PHY_CP_SEL                       ( BIT(4) )
#define BIT_PMU_APB_AUDPLL_PS_CP_SEL                        ( BIT(3) )
#define BIT_PMU_APB_AUDPLL_AP_SEL                           ( BIT(2) )
#define BIT_PMU_APB_AUDPLL_FRC_OFF                          ( BIT(1) )
#define BIT_PMU_APB_AUDPLL_FRC_ON                           ( BIT(0) )

/* bits definitions for REG_PMU_APB_PCIEPLLV_REL_CFG, [0x64910A54] */
#define BIT_PMU_APB_PCIEPLLV_REF_SEL(x)                     ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PCIEPLLV_PCIE3_L2_SEL                   ( BIT(27) )
#define BIT_PMU_APB_PCIEPLLV_TOP_DVFS_SEL                   ( BIT(25) )
#define BIT_PMU_APB_PCIEPLLV_PUB_SEL                        ( BIT(21) )
#define BIT_PMU_APB_PCIEPLLV_CDMA2PMU_AUTO_SEL              ( BIT(20) )
#define BIT_PMU_APB_PCIEPLLV_CDMA_AUTO_SEL                  ( BIT(19) )
#define BIT_PMU_APB_PCIEPLLV_CDMA_PROC0_SEL                 ( BIT(18) )
#define BIT_PMU_APB_PCIEPLLV_CH_SEL                         ( BIT(11) )
#define BIT_PMU_APB_PCIEPLLV_SP_SEL                         ( BIT(10) )
#define BIT_PMU_APB_PCIEPLLV_ISE_SEL                        ( BIT(7) )
#define BIT_PMU_APB_PCIEPLLV_IPA_SEL                        ( BIT(6) )
#define BIT_PMU_APB_PCIEPLLV_AUDIO_SEL                      ( BIT(5) )
#define BIT_PMU_APB_PCIEPLLV_PHY_CP_SEL                     ( BIT(4) )
#define BIT_PMU_APB_PCIEPLLV_PS_CP_SEL                      ( BIT(3) )
#define BIT_PMU_APB_PCIEPLLV_AP_SEL                         ( BIT(2) )
#define BIT_PMU_APB_PCIEPLLV_FRC_OFF                        ( BIT(1) )
#define BIT_PMU_APB_PCIEPLLV_FRC_ON                         ( BIT(0) )

/* bits definitions for REG_PMU_APB_USB31PLLV_REL_CFG, [0x64910A58] */
#define BIT_PMU_APB_USB31PLLV_REF_SEL(x)                    ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)) )
#define BIT_PMU_APB_USB31PLLV_USBPHY_SEL                    ( BIT(27) )
#define BIT_PMU_APB_USB31PLLV_TOP_DVFS_SEL                  ( BIT(25) )
#define BIT_PMU_APB_USB31PLLV_PUB_SEL                       ( BIT(21) )
#define BIT_PMU_APB_USB31PLLV_CDMA2PMU_AUTO_SEL             ( BIT(20) )
#define BIT_PMU_APB_USB31PLLV_CDMA_AUTO_SEL                 ( BIT(19) )
#define BIT_PMU_APB_USB31PLLV_CDMA_PROC0_SEL                ( BIT(18) )
#define BIT_PMU_APB_USB31PLLV_CH_SEL                        ( BIT(11) )
#define BIT_PMU_APB_USB31PLLV_SP_SEL                        ( BIT(10) )
#define BIT_PMU_APB_USB31PLLV_ISE_SEL                       ( BIT(7) )
#define BIT_PMU_APB_USB31PLLV_IPA_SEL                       ( BIT(6) )
#define BIT_PMU_APB_USB31PLLV_AUDIO_SEL                     ( BIT(5) )
#define BIT_PMU_APB_USB31PLLV_PHY_CP_SEL                    ( BIT(4) )
#define BIT_PMU_APB_USB31PLLV_PS_CP_SEL                     ( BIT(3) )
#define BIT_PMU_APB_USB31PLLV_AP_SEL                        ( BIT(2) )
#define BIT_PMU_APB_USB31PLLV_FRC_OFF                       ( BIT(1) )
#define BIT_PMU_APB_USB31PLLV_FRC_ON                        ( BIT(0) )

/* bits definitions for REG_PMU_APB_PIXELPLL_REL_CFG, [0x64910A5C] */
#define BIT_PMU_APB_PIXELPLL_REF_SEL(x)                     ( (x) << 27 & (BIT(27)|BIT(28)) )
#define BIT_PMU_APB_PIXELPLL_TOP_DVFS_SEL                   ( BIT(25) )
#define BIT_PMU_APB_PIXELPLL_PUB_SEL                        ( BIT(21) )
#define BIT_PMU_APB_PIXELPLL_CDMA2PMU_AUTO_SEL              ( BIT(20) )
#define BIT_PMU_APB_PIXELPLL_CDMA_AUTO_SEL                  ( BIT(19) )
#define BIT_PMU_APB_PIXELPLL_CDMA_PROC0_SEL                 ( BIT(18) )
#define BIT_PMU_APB_PIXELPLL_CH_SEL                         ( BIT(11) )
#define BIT_PMU_APB_PIXELPLL_SP_SEL                         ( BIT(10) )
#define BIT_PMU_APB_PIXELPLL_ISE_SEL                        ( BIT(7) )
#define BIT_PMU_APB_PIXELPLL_IPA_SEL                        ( BIT(6) )
#define BIT_PMU_APB_PIXELPLL_AUDIO_SEL                      ( BIT(5) )
#define BIT_PMU_APB_PIXELPLL_PHY_CP_SEL                     ( BIT(4) )
#define BIT_PMU_APB_PIXELPLL_PS_CP_SEL                      ( BIT(3) )
#define BIT_PMU_APB_PIXELPLL_AP_SEL                         ( BIT(2) )
#define BIT_PMU_APB_PIXELPLL_FRC_OFF                        ( BIT(1) )
#define BIT_PMU_APB_PIXELPLL_FRC_ON                         ( BIT(0) )

/* bits definitions for REG_PMU_APB_DDCPLL_REL_CFG, [0x64910A60] */
#define BIT_PMU_APB_DDCPLL_REF_SEL(x)                       ( (x) << 27 & (BIT(27)|BIT(28)) )
#define BIT_PMU_APB_DDCPLL_TOP_DVFS_SEL                     ( BIT(25) )
#define BIT_PMU_APB_DDCPLL_PUB_SEL                          ( BIT(21) )
#define BIT_PMU_APB_DDCPLL_CDMA2PMU_AUTO_SEL                ( BIT(20) )
#define BIT_PMU_APB_DDCPLL_CDMA_AUTO_SEL                    ( BIT(19) )
#define BIT_PMU_APB_DDCPLL_CDMA_PROC0_SEL                   ( BIT(18) )
#define BIT_PMU_APB_DDCPLL_CH_SEL                           ( BIT(11) )
#define BIT_PMU_APB_DDCPLL_SP_SEL                           ( BIT(10) )
#define BIT_PMU_APB_DDCPLL_ISE_SEL                          ( BIT(7) )
#define BIT_PMU_APB_DDCPLL_IPA_SEL                          ( BIT(6) )
#define BIT_PMU_APB_DDCPLL_AUDIO_SEL                        ( BIT(5) )
#define BIT_PMU_APB_DDCPLL_PHY_CP_SEL                       ( BIT(4) )
#define BIT_PMU_APB_DDCPLL_PS_CP_SEL                        ( BIT(3) )
#define BIT_PMU_APB_DDCPLL_AP_SEL                           ( BIT(2) )
#define BIT_PMU_APB_DDCPLL_FRC_OFF                          ( BIT(1) )
#define BIT_PMU_APB_DDCPLL_FRC_ON                           ( BIT(0) )

/* bits definitions for REG_PMU_APB_CPLL_REL_CFG, [0x64910A80] */
#define BIT_PMU_APB_CPLL_REF_SEL(x)                         ( (x) << 27 & (BIT(27)|BIT(28)) )
#define BIT_PMU_APB_CPLL_TOP_DVFS_SEL                       ( BIT(25) )
#define BIT_PMU_APB_CPLL_PUB_SEL                            ( BIT(21) )
#define BIT_PMU_APB_CPLL_CDMA2PMU_AUTO_SEL                  ( BIT(20) )
#define BIT_PMU_APB_CPLL_CDMA_AUTO_SEL                      ( BIT(19) )
#define BIT_PMU_APB_CPLL_CDMA_PROC0_SEL                     ( BIT(18) )
#define BIT_PMU_APB_CPLL_CH_SEL                             ( BIT(11) )
#define BIT_PMU_APB_CPLL_SP_SEL                             ( BIT(10) )
#define BIT_PMU_APB_CPLL_ISE_SEL                            ( BIT(7) )
#define BIT_PMU_APB_CPLL_IPA_SEL                            ( BIT(6) )
#define BIT_PMU_APB_CPLL_AUDIO_SEL                          ( BIT(5) )
#define BIT_PMU_APB_CPLL_PHY_CP_SEL                         ( BIT(4) )
#define BIT_PMU_APB_CPLL_PS_CP_SEL                          ( BIT(3) )
#define BIT_PMU_APB_CPLL_AP_SEL                             ( BIT(2) )
#define BIT_PMU_APB_CPLL_FRC_OFF                            ( BIT(1) )
#define BIT_PMU_APB_CPLL_FRC_ON                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_XTL_WAIT_CNT, [0x64910A84] */
#define BIT_PMU_APB_XTL0_WAIT_CNT(x)                        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_XTLBUF_WAIT_CNT, [0x64910A88] */
#define BIT_PMU_APB_XTLBUF1_WAIT_CNT(x)                     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_XTLBUF0_WAIT_CNT(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RCO_WAIT_CNT, [0x64910A8C] */
#define BIT_PMU_APB_RCO150M_WAIT_CNT(x)                     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_RCO6M_WAIT_CNT(x)                       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_RCO60M_WAIT_CNT(x)                      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_RCO100M_WAIT_CNT(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PLL_WAIT_CNT_0, [0x64910A90] */
#define BIT_PMU_APB_MPLLBIG_WAIT_CNT(x)                     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_MPLLMID_WAIT_CNT(x)                     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_MPLLLIT_WAIT_CNT(x)                     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_MPLLSCU_WAIT_CNT(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PLL_WAIT_CNT_1, [0x64910A94] */
#define BIT_PMU_APB_RPLL_WAIT_CNT(x)                        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )

/* bits definitions for REG_PMU_APB_PLL_WAIT_CNT_2, [0x64910A98] */
#define BIT_PMU_APB_GPLL_WAIT_CNT(x)                        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_DPLL2_WAIT_CNT(x)                       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_DPLL1_WAIT_CNT(x)                       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_DPLL0_WAIT_CNT(x)                       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PLL_WAIT_CNT_3, [0x64910A9C] */
#define BIT_PMU_APB_PHYCPR8PLL_WAIT_CNT(x)                  ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_VDSPPLL_WAIT_CNT(x)                     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_AIPLL_WAIT_CNT(x)                       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PLL_WAIT_CNT_4, [0x64910AA0] */
#define BIT_PMU_APB_TGPLL_WAIT_CNT(x)                       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PSCPR8PLL_WAIT_CNT(x)                   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PLL_WAIT_CNT_5, [0x64910AA4] */
#define BIT_PMU_APB_AUDPLL_WAIT_CNT(x)                      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_V4NRPLL_WAIT_CNT(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PLL_WAIT_CNT_6, [0x64910AA8] */
#define BIT_PMU_APB_DDCPLL_WAIT_CNT(x)                      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_PIXELPLL_WAIT_CNT(x)                    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_USB31PLLV_WAIT_CNT(x)                   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PCIEPLLV_WAIT_CNT(x)                    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PLL_WAIT_CNT_8, [0x64910AB0] */
#define BIT_PMU_APB_CPLL_WAIT_CNT(x)                        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )

/* bits definitions for REG_PMU_APB_MPLLSCU_RST_CTRL_CFG, [0x64910AB4] */
#define BIT_PMU_APB_MPLLSCU_RST_CTRL_BYPASS                 ( BIT(24) )
#define BIT_PMU_APB_MPLLSCU_DELAY_PWR_ON(x)                 ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_MPLLSCU_DELAY_EN_OFF(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_MPLLSCU_DELAY_RST_ASSERT(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_MPLLLIT_RST_CTRL_CFG, [0x64910AB8] */
#define BIT_PMU_APB_MPLLLIT_RST_CTRL_BYPASS                 ( BIT(24) )
#define BIT_PMU_APB_MPLLLIT_DELAY_PWR_ON(x)                 ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_MPLLLIT_DELAY_EN_OFF(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_MPLLLIT_DELAY_RST_ASSERT(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_MPLLMID_RST_CTRL_CFG, [0x64910ABC] */
#define BIT_PMU_APB_MPLLMID_RST_CTRL_BYPASS                 ( BIT(24) )
#define BIT_PMU_APB_MPLLMID_DELAY_PWR_ON(x)                 ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_MPLLMID_DELAY_EN_OFF(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_MPLLMID_DELAY_RST_ASSERT(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_MPLLBIG_RST_CTRL_CFG, [0x64910AC0] */
#define BIT_PMU_APB_MPLLBIG_RST_CTRL_BYPASS                 ( BIT(24) )
#define BIT_PMU_APB_MPLLBIG_DELAY_PWR_ON(x)                 ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_MPLLBIG_DELAY_EN_OFF(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_MPLLBIG_DELAY_RST_ASSERT(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_RPLL_RST_CTRL_CFG, [0x64910ACC] */
#define BIT_PMU_APB_RPLL_RST_CTRL_BYPASS                    ( BIT(24) )
#define BIT_PMU_APB_RPLL_DELAY_PWR_ON(x)                    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_RPLL_DELAY_EN_OFF(x)                    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_RPLL_DELAY_RST_ASSERT(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_DPLL0_RST_CTRL_CFG, [0x64910AD4] */
#define BIT_PMU_APB_DPLL0_RST_CTRL_BYPASS                   ( BIT(24) )
#define BIT_PMU_APB_DPLL0_DELAY_PWR_ON(x)                   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_DPLL0_DELAY_EN_OFF(x)                   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_DPLL0_DELAY_RST_ASSERT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_DPLL1_RST_CTRL_CFG, [0x64910AD8] */
#define BIT_PMU_APB_DPLL1_RST_CTRL_BYPASS                   ( BIT(24) )
#define BIT_PMU_APB_DPLL1_DELAY_PWR_ON(x)                   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_DPLL1_DELAY_EN_OFF(x)                   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_DPLL1_DELAY_RST_ASSERT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_DPLL2_RST_CTRL_CFG, [0x64910ADC] */
#define BIT_PMU_APB_DPLL2_RST_CTRL_BYPASS                   ( BIT(24) )
#define BIT_PMU_APB_DPLL2_DELAY_PWR_ON(x)                   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_DPLL2_DELAY_EN_OFF(x)                   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_DPLL2_DELAY_RST_ASSERT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_GPLL_RST_CTRL_CFG, [0x64910AE0] */
#define BIT_PMU_APB_GPLL_RST_CTRL_BYPASS                    ( BIT(24) )
#define BIT_PMU_APB_GPLL_DELAY_PWR_ON(x)                    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_GPLL_DELAY_EN_OFF(x)                    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_GPLL_DELAY_RST_ASSERT(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_AIPLL_RST_CTRL_CFG, [0x64910AE4] */
#define BIT_PMU_APB_AIPLL_RST_CTRL_BYPASS                   ( BIT(24) )
#define BIT_PMU_APB_AIPLL_DELAY_PWR_ON(x)                   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_AIPLL_DELAY_EN_OFF(x)                   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_AIPLL_DELAY_RST_ASSERT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_VDSPPLL_RST_CTRL_CFG, [0x64910AEC] */
#define BIT_PMU_APB_VDSPPLL_RST_CTRL_BYPASS                 ( BIT(24) )
#define BIT_PMU_APB_VDSPPLL_DELAY_PWR_ON(x)                 ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_VDSPPLL_DELAY_EN_OFF(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_VDSPPLL_DELAY_RST_ASSERT(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PHYCPR8PLL_RST_CTRL_CFG, [0x64910AF0] */
#define BIT_PMU_APB_PHYCPR8PLL_RST_CTRL_BYPASS              ( BIT(24) )
#define BIT_PMU_APB_PHYCPR8PLL_DELAY_PWR_ON(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PHYCPR8PLL_DELAY_EN_OFF(x)              ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PHYCPR8PLL_DELAY_RST_ASSERT(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PSCPR8PLL_RST_CTRL_CFG, [0x64910AF4] */
#define BIT_PMU_APB_PSCPR8PLL_RST_CTRL_BYPASS               ( BIT(24) )
#define BIT_PMU_APB_PSCPR8PLL_DELAY_PWR_ON(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PSCPR8PLL_DELAY_EN_OFF(x)               ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PSCPR8PLL_DELAY_RST_ASSERT(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_TGPLL_RST_CTRL_CFG, [0x64910B00] */
#define BIT_PMU_APB_TGPLL_RST_CTRL_BYPASS                   ( BIT(24) )
#define BIT_PMU_APB_TGPLL_DELAY_PWR_ON(x)                   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_TGPLL_DELAY_EN_OFF(x)                   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_TGPLL_DELAY_RST_ASSERT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_V4NRPLL_RST_CTRL_CFG, [0x64910B04] */
#define BIT_PMU_APB_V4NRPLL_RST_CTRL_BYPASS                 ( BIT(24) )
#define BIT_PMU_APB_V4NRPLL_DELAY_PWR_ON(x)                 ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_V4NRPLL_DELAY_EN_OFF(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_V4NRPLL_DELAY_RST_ASSERT(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_AUDPLL_RST_CTRL_CFG, [0x64910B08] */
#define BIT_PMU_APB_AUDPLL_RST_CTRL_BYPASS                  ( BIT(24) )
#define BIT_PMU_APB_AUDPLL_DELAY_PWR_ON(x)                  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_AUDPLL_DELAY_EN_OFF(x)                  ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_AUDPLL_DELAY_RST_ASSERT(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PCIEPLLV_RST_CTRL_CFG, [0x64910B14] */
#define BIT_PMU_APB_PCIEPLLV_RST_CTRL_BYPASS                ( BIT(24) )
#define BIT_PMU_APB_PCIEPLLV_DELAY_PWR_ON(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PCIEPLLV_DELAY_EN_OFF(x)                ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PCIEPLLV_DELAY_RST_ASSERT(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_USB31PLLV_RST_CTRL_CFG, [0x64910B18] */
#define BIT_PMU_APB_USB31PLLV_RST_CTRL_BYPASS               ( BIT(24) )
#define BIT_PMU_APB_USB31PLLV_DELAY_PWR_ON(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_USB31PLLV_DELAY_EN_OFF(x)               ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_USB31PLLV_DELAY_RST_ASSERT(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PIXELPLL_RST_CTRL_CFG, [0x64910B1C] */
#define BIT_PMU_APB_PIXELPLL_RST_CTRL_BYPASS                ( BIT(24) )
#define BIT_PMU_APB_PIXELPLL_DELAY_PWR_ON(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_PIXELPLL_DELAY_EN_OFF(x)                ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_PIXELPLL_DELAY_RST_ASSERT(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_DDCPLL_RST_CTRL_CFG, [0x64910B20] */
#define BIT_PMU_APB_DDCPLL_RST_CTRL_BYPASS                  ( BIT(24) )
#define BIT_PMU_APB_DDCPLL_DELAY_PWR_ON(x)                  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_DDCPLL_DELAY_EN_OFF(x)                  ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_DDCPLL_DELAY_RST_ASSERT(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_CPLL_RST_CTRL_CFG, [0x64910B40] */
#define BIT_PMU_APB_CPLL_RST_CTRL_BYPASS                    ( BIT(24) )
#define BIT_PMU_APB_CPLL_DELAY_PWR_ON(x)                    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_CPLL_DELAY_EN_OFF(x)                    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_CPLL_DELAY_RST_ASSERT(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PLL_CTRL_STATE_0, [0x64910B44] */
#define BIT_PMU_APB_ST_RPLL_STATE(x)                        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PMU_APB_ST_MPLLBIG_STATE(x)                     ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_ST_MPLLMID_STATE(x)                     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PMU_APB_ST_MPLLLIT_STATE(x)                     ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PMU_APB_ST_MPLLSCU_STATE(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PLL_CTRL_STATE_1, [0x64910B48] */
#define BIT_PMU_APB_ST_PHYCPR8PLL_STATE(x)                  ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PMU_APB_ST_VDSPPLL_STATE(x)                     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PMU_APB_ST_AIPLL_STATE(x)                       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PMU_APB_ST_GPLL_STATE(x)                        ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_ST_DPLL2_STATE(x)                       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PMU_APB_ST_DPLL1_STATE(x)                       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PMU_APB_ST_DPLL0_STATE(x)                       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PLL_CTRL_STATE_2, [0x64910B4C] */
#define BIT_PMU_APB_ST_AUDPLL_STATE(x)                      ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PMU_APB_ST_V4NRPLL_STATE(x)                     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PMU_APB_ST_TGPLL_STATE(x)                       ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_ST_PSCPR8PLL_STATE(x)                   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PLL_CTRL_STATE_3, [0x64910B50] */
#define BIT_PMU_APB_ST_DDCPLL_STATE(x)                      ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PMU_APB_ST_PIXELPLL_STATE(x)                    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PMU_APB_ST_USB31PLLV_STATE(x)                   ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PMU_APB_ST_PCIEPLLV_STATE(x)                    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PLL_CTRL_STATE_4, [0x64910B54] */
#define BIT_PMU_APB_ST_CPLL_STATE(x)                        ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for REG_PMU_APB_XTL0_PLL_PD_MASK, [0x64910B58] */
#define BIT_PMU_APB_XTL0_USB31PLLV_PD_MASK                  ( BIT(1) )
#define BIT_PMU_APB_XTL0_PCIEPLLV_PD_MASK                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_XTL1_PLL_PD_MASK, [0x64910B5C] */
#define BIT_PMU_APB_XTL1_PCIEPLLV_PD_MASK                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_CLK_SOURCE_PD_NEST_CONTROL, [0x64910B60] */
#define BIT_PMU_APB_PUB_CLK_PB_PLL_NEST_EN                  ( BIT(3) )
#define BIT_PMU_APB_PUB_CLK_PB_XTLBUF_NEST_EN               ( BIT(2) )
#define BIT_PMU_APB_TOP_DVFS_DEEP_SLEEP_PLL_NEST_EN         ( BIT(1) )
#define BIT_PMU_APB_TOP_DVFS_DEEP_SLEEP_XTLBUF_NEST_EN      ( BIT(0) )

/* bits definitions for REG_PMU_APB_CLK_SOURCE_CNTDONE_STATE, [0x64910B64] */
#define BIT_PMU_APB_XTLBUF1_CNT_DONE                        ( BIT(16) )
#define BIT_PMU_APB_XTLBUF0_CNT_DONE                        ( BIT(15) )
#define BIT_PMU_APB_RCO150M_CNT_DONE                        ( BIT(8) )
#define BIT_PMU_APB_RCO100M_CNT_DONE                        ( BIT(7) )
#define BIT_PMU_APB_RCO60M_CNT_DONE                         ( BIT(6) )
#define BIT_PMU_APB_RCO6M_CNT_DONE                          ( BIT(5) )
#define BIT_PMU_APB_XTL0_CNT_DONE                           ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_DSLP_ENA_SRST_MASK_CFG, [0x64910B7C] */
#define BIT_PMU_APB_APCPU_TOP_DSLP_ENA_SOFT_RST_MASK        ( BIT(16) )
#define BIT_PMU_APB_APCPU_CORE7_DSLP_ENA_SOFT_RST_MASK      ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_DSLP_ENA_SOFT_RST_MASK      ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_DSLP_ENA_SOFT_RST_MASK      ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_DSLP_ENA_SOFT_RST_MASK      ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_DSLP_ENA_SOFT_RST_MASK      ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_DSLP_ENA_SOFT_RST_MASK      ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_DSLP_ENA_SOFT_RST_MASK      ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_DSLP_ENA_SOFT_RST_MASK      ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_GIC_RST_EN, [0x64910B80] */
#define BIT_PMU_APB_APCPU_TOP_GIC_RST_EN                    ( BIT(16) )
#define BIT_PMU_APB_APCPU_CORE7_GIC_RST_EN                  ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_GIC_RST_EN                  ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_GIC_RST_EN                  ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_GIC_RST_EN                  ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_GIC_RST_EN                  ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_GIC_RST_EN                  ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_GIC_RST_EN                  ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_GIC_RST_EN                  ( BIT(0) )

/* bits definitions for REG_PMU_APB_APCPU_MODE_ST_SOFT_RST, [0x64910B84] */
#define BIT_PMU_APB_APCPU_TOP_CLUSTER_MODE_ST_SOFT_RST      ( BIT(16) )
#define BIT_PMU_APB_APCPU_CORE7_MODE_ST_SOFT_RST            ( BIT(7) )
#define BIT_PMU_APB_APCPU_CORE6_MODE_ST_SOFT_RST            ( BIT(6) )
#define BIT_PMU_APB_APCPU_CORE5_MODE_ST_SOFT_RST            ( BIT(5) )
#define BIT_PMU_APB_APCPU_CORE4_MODE_ST_SOFT_RST            ( BIT(4) )
#define BIT_PMU_APB_APCPU_CORE3_MODE_ST_SOFT_RST            ( BIT(3) )
#define BIT_PMU_APB_APCPU_CORE2_MODE_ST_SOFT_RST            ( BIT(2) )
#define BIT_PMU_APB_APCPU_CORE1_MODE_ST_SOFT_RST            ( BIT(1) )
#define BIT_PMU_APB_APCPU_CORE0_MODE_ST_SOFT_RST            ( BIT(0) )

/* bits definitions for REG_PMU_APB_DM_SOFT_RST, [0x64910B88] */
#define BIT_PMU_APB_CR8_PHY_TOP_SOFT_RST                    ( BIT(3) )
#define BIT_PMU_APB_VDSP_BLK_SOFT_RST                       ( BIT(1) )
#define BIT_PMU_APB_AUD_CEVA_SOFT_RST                       ( BIT(0) )

/* bits definitions for REG_PMU_APB_ADM_SOFT_RST, [0x64910B8C] */
#define BIT_PMU_APB_RFTI_SOFT_RST                           ( BIT(7) )
#define BIT_PMU_APB_USB31_VAUX_AON_SOFT_RST                 ( BIT(6) )
#define BIT_PMU_APB_ISE_AON_SOFT_RST                        ( BIT(5) )
#define BIT_PMU_APB_PCIE_AON_SOFT_RST                       ( BIT(4) )
#define BIT_PMU_APB_IPA_AON_SOFT_RST                        ( BIT(3) )
#define BIT_PMU_APB_AUDIO_AON_SOFT_RST                      ( BIT(2) )
#define BIT_PMU_APB_PHY_CP_AON_SOFT_RST                     ( BIT(1) )
#define BIT_PMU_APB_AP_AON_SOFT_RST                         ( BIT(0) )

/* bits definitions for REG_PMU_APB_REG_SYS_SRST_FRC_LP_ACK_0, [0x64910B90] */
#define BIT_PMU_APB_REG_ISE_SRST_FRC_LP_ACK                 ( BIT(27) )
#define BIT_PMU_APB_REG_PCIE_SRST_FRC_LP_ACK                ( BIT(25) )
#define BIT_PMU_APB_REG_IPA_SRST_FRC_LP_ACK                 ( BIT(24) )
#define BIT_PMU_APB_REG_AUDIO_SRST_FRC_LP_ACK               ( BIT(22) )
#define BIT_PMU_APB_REG_CDMA_PROC0_SRST_FRC_LP_ACK          ( BIT(18) )
#define BIT_PMU_APB_REG_PHY_CP_SRST_FRC_LP_ACK              ( BIT(14) )
#define BIT_PMU_APB_REG_PS_CP_SRST_FRC_LP_ACK               ( BIT(11) )
#define BIT_PMU_APB_REG_AI_SRST_FRC_LP_ACK                  ( BIT(8) )
#define BIT_PMU_APB_REG_DPU_VSP_SRST_FRC_LP_ACK             ( BIT(4) )
#define BIT_PMU_APB_REG_CAMERA_SRST_FRC_LP_ACK              ( BIT(3) )
#define BIT_PMU_APB_REG_GPU_SRST_FRC_LP_ACK                 ( BIT(2) )
#define BIT_PMU_APB_REG_APCPU_TOP_SRST_FRC_LP_ACK           ( BIT(1) )
#define BIT_PMU_APB_REG_AP_SRST_FRC_LP_ACK                  ( BIT(0) )

/* bits definitions for REG_PMU_APB_SYS_SOFT_RST_0, [0x64910B98] */
#define BIT_PMU_APB_AON_SOFT_RST                            ( BIT(30) )
#define BIT_PMU_APB_CS_SOFT_RST                             ( BIT(29) )
#define BIT_PMU_APB_ISE_SOFT_RST                            ( BIT(27) )
#define BIT_PMU_APB_PCIE_SOFT_RST                           ( BIT(25) )
#define BIT_PMU_APB_IPA_SOFT_RST                            ( BIT(24) )
#define BIT_PMU_APB_AUDIO_SOFT_RST                          ( BIT(22) )
#define BIT_PMU_APB_CDMA_PROC0_SOFT_RST                     ( BIT(18) )
#define BIT_PMU_APB_PHY_CP_SOFT_RST                         ( BIT(14) )
#define BIT_PMU_APB_PS_CP_SOFT_RST                          ( BIT(11) )
#define BIT_PMU_APB_AI_SOFT_RST                             ( BIT(8) )
#define BIT_PMU_APB_DPU_VSP_SOFT_RST                        ( BIT(4) )
#define BIT_PMU_APB_CAMERA_SOFT_RST                         ( BIT(3) )
#define BIT_PMU_APB_GPU_SOFT_RST                            ( BIT(2) )
#define BIT_PMU_APB_APCPU_TOP_SOFT_RST                      ( BIT(1) )
#define BIT_PMU_APB_AP_SOFT_RST                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_SYS_SOFT_RST_1, [0x64910B9C] */
#define BIT_PMU_APB_PUB_SOFT_RST                            ( BIT(4) )
#define BIT_PMU_APB_CH_SOFT_RST                             ( BIT(1) )
#define BIT_PMU_APB_SP_SOFT_RST                             ( BIT(0) )

/* bits definitions for REG_PMU_APB_SYS_SOFT_RST_BUSY_0, [0x64910BA0] */
#define BIT_PMU_APB_ISE_SRST_BUSY                           ( BIT(27) )
#define BIT_PMU_APB_PCIE_SRST_BUSY                          ( BIT(25) )
#define BIT_PMU_APB_IPA_SRST_BUSY                           ( BIT(24) )
#define BIT_PMU_APB_AUDIO_SRST_BUSY                         ( BIT(22) )
#define BIT_PMU_APB_CDMA_PROC0_SRST_BUSY                    ( BIT(18) )
#define BIT_PMU_APB_PHY_CP_SRST_BUSY                        ( BIT(14) )
#define BIT_PMU_APB_PS_CP_SRST_BUSY                         ( BIT(11) )
#define BIT_PMU_APB_AI_SRST_BUSY                            ( BIT(8) )
#define BIT_PMU_APB_DPU_VSP_SRST_BUSY                       ( BIT(4) )
#define BIT_PMU_APB_CAMERA_SRST_BUSY                        ( BIT(3) )
#define BIT_PMU_APB_GPU_SRST_BUSY                           ( BIT(2) )
#define BIT_PMU_APB_APCPU_TOP_SRST_BUSY                     ( BIT(1) )
#define BIT_PMU_APB_AP_SRST_BUSY                            ( BIT(0) )

/* bits definitions for REG_PMU_APB_SOFT_RST_SEL_0, [0x64910BA8] */
#define BIT_PMU_APB_SOFT_RST_SEL(x)                         ( (x) )

/* bits definitions for REG_PMU_APB_PD_AP_SHUTDOWN_MARK_STATUS, [0x64910BB0] */
#define BIT_PMU_APB_PD_AP_SHUTDOWN_MARK(x)                  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_TOP_SHUTDOWN_MARK_STATUS, [0x64910BB4] */
#define BIT_PMU_APB_PD_APCPU_TOP_SHUTDOWN_MARK(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE0_SHUTDOWN_MARK_STATUS, [0x64910BB8] */
#define BIT_PMU_APB_PD_APCPU_CORE0_SHUTDOWN_MARK(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE1_SHUTDOWN_MARK_STATUS, [0x64910BBC] */
#define BIT_PMU_APB_PD_APCPU_CORE1_SHUTDOWN_MARK(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE2_SHUTDOWN_MARK_STATUS, [0x64910BC0] */
#define BIT_PMU_APB_PD_APCPU_CORE2_SHUTDOWN_MARK(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE3_SHUTDOWN_MARK_STATUS, [0x64910BC4] */
#define BIT_PMU_APB_PD_APCPU_CORE3_SHUTDOWN_MARK(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE4_SHUTDOWN_MARK_STATUS, [0x64910BC8] */
#define BIT_PMU_APB_PD_APCPU_CORE4_SHUTDOWN_MARK(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE5_SHUTDOWN_MARK_STATUS, [0x64910BCC] */
#define BIT_PMU_APB_PD_APCPU_CORE5_SHUTDOWN_MARK(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE6_SHUTDOWN_MARK_STATUS, [0x64910BD0] */
#define BIT_PMU_APB_PD_APCPU_CORE6_SHUTDOWN_MARK(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_APCPU_CORE7_SHUTDOWN_MARK_STATUS, [0x64910BD4] */
#define BIT_PMU_APB_PD_APCPU_CORE7_SHUTDOWN_MARK(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_GPU_SHUTDOWN_MARK_STATUS, [0x64910BF8] */
#define BIT_PMU_APB_PD_GPU_SHUTDOWN_MARK(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_CAMERA_SHUTDOWN_MARK_STATUS, [0x64910C1C] */
#define BIT_PMU_APB_PD_CAMERA_SHUTDOWN_MARK(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_DCAM_BLK_SHUTDOWN_MARK_STATUS, [0x64910C20] */
#define BIT_PMU_APB_PD_DCAM_BLK_SHUTDOWN_MARK(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_ISP_BLK_SHUTDOWN_MARK_STATUS, [0x64910C28] */
#define BIT_PMU_APB_PD_ISP_BLK_SHUTDOWN_MARK(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_VDSP_BLK_SHUTDOWN_MARK_STATUS, [0x64910C30] */
#define BIT_PMU_APB_PD_VDSP_BLK_SHUTDOWN_MARK(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_DPU_VSP_SHUTDOWN_MARK_STATUS, [0x64910C3C] */
#define BIT_PMU_APB_PD_DPU_VSP_SHUTDOWN_MARK(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_VENC0_SHUTDOWN_MARK_STATUS, [0x64910C40] */
#define BIT_PMU_APB_PD_VENC0_SHUTDOWN_MARK(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_VENC1_SHUTDOWN_MARK_STATUS, [0x64910C44] */
#define BIT_PMU_APB_PD_VENC1_SHUTDOWN_MARK(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_VDEC_SHUTDOWN_MARK_STATUS, [0x64910C48] */
#define BIT_PMU_APB_PD_VDEC_SHUTDOWN_MARK(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_AI_SHUTDOWN_MARK_STATUS, [0x64910C54] */
#define BIT_PMU_APB_PD_AI_SHUTDOWN_MARK(x)                  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_PS_CP_SHUTDOWN_MARK_STATUS, [0x64910C64] */
#define BIT_PMU_APB_PD_PS_CP_SHUTDOWN_MARK(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_PHY_CP_SHUTDOWN_MARK_STATUS, [0x64910C78] */
#define BIT_PMU_APB_PD_PHY_CP_SHUTDOWN_MARK(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_CR8_PHY_TOP_SHUTDOWN_MARK_STATUS, [0x64910C7C] */
#define BIT_PMU_APB_PD_CR8_PHY_TOP_SHUTDOWN_MARK(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_TD_SHUTDOWN_MARK_STATUS, [0x64910C88] */
#define BIT_PMU_APB_PD_TD_SHUTDOWN_MARK(x)                  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_LW_PROC_SHUTDOWN_MARK_STATUS, [0x64910C8C] */
#define BIT_PMU_APB_PD_LW_PROC_SHUTDOWN_MARK(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_LCE_SHUTDOWN_MARK_STATUS, [0x64910C90] */
#define BIT_PMU_APB_PD_LCE_SHUTDOWN_MARK(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_DPFEC_SHUTDOWN_MARK_STATUS, [0x64910C94] */
#define BIT_PMU_APB_PD_DPFEC_SHUTDOWN_MARK(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_WCE_SHUTDOWN_MARK_STATUS, [0x64910C98] */
#define BIT_PMU_APB_PD_WCE_SHUTDOWN_MARK(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_NR_DL_TOP_SHUTDOWN_MARK_STATUS, [0x64910CA8] */
#define BIT_PMU_APB_PD_NR_DL_TOP_SHUTDOWN_MARK(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_NR_PDS_SHUTDOWN_MARK_STATUS, [0x64910CAC] */
#define BIT_PMU_APB_PD_NR_PDS_SHUTDOWN_MARK(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_NR_SPP_SHUTDOWN_MARK_STATUS, [0x64910CB0] */
#define BIT_PMU_APB_PD_NR_SPP_SHUTDOWN_MARK(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_NR_CST_SHUTDOWN_MARK_STATUS, [0x64910CB4] */
#define BIT_PMU_APB_PD_NR_CST_SHUTDOWN_MARK(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_UNI_TOP_SHUTDOWN_MARK_STATUS, [0x64910CC0] */
#define BIT_PMU_APB_PD_UNI_TOP_SHUTDOWN_MARK(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_CDMA_PROC0_SHUTDOWN_MARK_STATUS, [0x64910CD4] */
#define BIT_PMU_APB_PD_CDMA_PROC0_SHUTDOWN_MARK(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_AUDIO_SHUTDOWN_MARK_STATUS, [0x64910D04] */
#define BIT_PMU_APB_PD_AUDIO_SHUTDOWN_MARK(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_AUD_CEVA_SHUTDOWN_MARK_STATUS, [0x64910D08] */
#define BIT_PMU_APB_PD_AUD_CEVA_SHUTDOWN_MARK(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_IPA_SHUTDOWN_MARK_STATUS, [0x64910D14] */
#define BIT_PMU_APB_PD_IPA_SHUTDOWN_MARK(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_DPU_DP_SHUTDOWN_MARK_STATUS, [0x64910D18] */
#define BIT_PMU_APB_PD_DPU_DP_SHUTDOWN_MARK(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_PCIE_SHUTDOWN_MARK_STATUS, [0x64910D1C] */
#define BIT_PMU_APB_PD_PCIE_SHUTDOWN_MARK(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_ISE_SHUTDOWN_MARK_STATUS, [0x64910D24] */
#define BIT_PMU_APB_PD_ISE_SHUTDOWN_MARK(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_PD_PUB_SHUTDOWN_MARK_STATUS, [0x64910D2C] */
#define BIT_PMU_APB_PD_PUB_SHUTDOWN_MARK(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PMU_APB_ALL_PLL_PD_XTL_BYP, [0x64910D94] */
#define BIT_PMU_APB_ALL_PLL_PD_XTLBUF1_BYP                  ( BIT(2) )
#define BIT_PMU_APB_ALL_PLL_PD_XTLBUF0_BYP                  ( BIT(1) )
#define BIT_PMU_APB_ALL_PLL_PD_XTL0_BYP                     ( BIT(0) )

/* bits definitions for REG_PMU_APB_ALL_PLL_PD_RCO_BYP, [0x64910D98] */
#define BIT_PMU_APB_ALL_PLL_PD_RCO150M_BYP                  ( BIT(3) )
#define BIT_PMU_APB_ALL_PLL_PD_RCO6M_BYP                    ( BIT(2) )
#define BIT_PMU_APB_ALL_PLL_PD_RCO60M_BYP                   ( BIT(1) )
#define BIT_PMU_APB_ALL_PLL_PD_RCO100M_BYP                  ( BIT(0) )

/* bits definitions for REG_PMU_APB_PAD_OUT_CHIP_SLEEP_CFG, [0x64910D9C] */
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_POL_SEL              ( BIT(31) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_TOP_DVFS_DEEP_SLEEP_MASK ( BIT(30) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_DCDC_CPU2_PD_MASK    ( BIT(27) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_DCDC_CPU1_PD_MASK    ( BIT(26) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_DCDC_CPU0_PD_MASK    ( BIT(25) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_PLL_PD_MASK          ( BIT(24) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_PUB_DEEP_SLEEP_MASK  ( BIT(20) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_CDMA_AUTO_DEEP_SLEEP_MASK ( BIT(17) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_CDMA_PROC0_DEEP_SLEEP_MASK ( BIT(16) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_CH_DEEP_SLEEP_MASK   ( BIT(9) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_SP_DEEP_SLEEP_MASK   ( BIT(8) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_ISE_DEEP_SLEEP_MASK  ( BIT(5) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_IPA_DEEP_SLEEP_MASK  ( BIT(4) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_AUDIO_DEEP_SLEEP_MASK ( BIT(3) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_PHY_CP_DEEP_SLEEP_MASK ( BIT(2) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_PS_CP_DEEP_SLEEP_MASK ( BIT(1) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_AP_DEEP_SLEEP_MASK   ( BIT(0) )

/* bits definitions for REG_PMU_APB_PAD_OUT_XTL_EN0_CFG, [0x64910DA0] */
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_POL_SEL                 ( BIT(31) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_TOP_DVFS_DEEP_SLEEP_MASK ( BIT(30) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_DCDC_CPU2_PD_MASK       ( BIT(27) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_DCDC_CPU1_PD_MASK       ( BIT(26) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_DCDC_CPU0_PD_MASK       ( BIT(25) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_PLL_PD_MASK             ( BIT(24) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_PUB_DEEP_SLEEP_MASK     ( BIT(20) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_CDMA_AUTO_DEEP_SLEEP_MASK ( BIT(17) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_CDMA_PROC0_DEEP_SLEEP_MASK ( BIT(16) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_CH_DEEP_SLEEP_MASK      ( BIT(9) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_SP_DEEP_SLEEP_MASK      ( BIT(8) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_ISE_DEEP_SLEEP_MASK     ( BIT(5) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_IPA_DEEP_SLEEP_MASK     ( BIT(4) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_AUDIO_DEEP_SLEEP_MASK   ( BIT(3) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_PHY_CP_DEEP_SLEEP_MASK  ( BIT(2) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_PS_CP_DEEP_SLEEP_MASK   ( BIT(1) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN0_AP_DEEP_SLEEP_MASK      ( BIT(0) )

/* bits definitions for REG_PMU_APB_PAD_OUT_XTL_EN1_CFG, [0x64910DA4] */
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_POL_SEL                 ( BIT(31) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_TOP_DVFS_DEEP_SLEEP_MASK ( BIT(30) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_DCDC_CPU2_PD_MASK       ( BIT(27) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_DCDC_CPU1_PD_MASK       ( BIT(26) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_DCDC_CPU0_PD_MASK       ( BIT(25) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_PLL_PD_MASK             ( BIT(24) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_PUB_DEEP_SLEEP_MASK     ( BIT(20) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_CDMA_AUTO_DEEP_SLEEP_MASK ( BIT(17) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_CDMA_PROC0_DEEP_SLEEP_MASK ( BIT(16) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_CH_DEEP_SLEEP_MASK      ( BIT(9) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_SP_DEEP_SLEEP_MASK      ( BIT(8) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_ISE_DEEP_SLEEP_MASK     ( BIT(5) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_IPA_DEEP_SLEEP_MASK     ( BIT(4) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_AUDIO_DEEP_SLEEP_MASK   ( BIT(3) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_PHY_CP_DEEP_SLEEP_MASK  ( BIT(2) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_PS_CP_DEEP_SLEEP_MASK   ( BIT(1) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN1_AP_DEEP_SLEEP_MASK      ( BIT(0) )

/* bits definitions for REG_PMU_APB_PAD_OUT_XTL_EN2_CFG, [0x64910DA8] */
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_POL_SEL                 ( BIT(31) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_TOP_DVFS_DEEP_SLEEP_MASK ( BIT(30) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_DCDC_CPU2_PD_MASK       ( BIT(27) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_DCDC_CPU1_PD_MASK       ( BIT(26) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_DCDC_CPU0_PD_MASK       ( BIT(25) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_PLL_PD_MASK             ( BIT(24) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_PUB_DEEP_SLEEP_MASK     ( BIT(20) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_CDMA_AUTO_DEEP_SLEEP_MASK ( BIT(17) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_CDMA_PROC0_DEEP_SLEEP_MASK ( BIT(16) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_CH_DEEP_SLEEP_MASK      ( BIT(9) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_SP_DEEP_SLEEP_MASK      ( BIT(8) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_ISE_DEEP_SLEEP_MASK     ( BIT(5) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_IPA_DEEP_SLEEP_MASK     ( BIT(4) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_AUDIO_DEEP_SLEEP_MASK   ( BIT(3) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_PHY_CP_DEEP_SLEEP_MASK  ( BIT(2) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_PS_CP_DEEP_SLEEP_MASK   ( BIT(1) )
#define BIT_PMU_APB_PAD_OUT_XTL_EN2_AP_DEEP_SLEEP_MASK      ( BIT(0) )

/* bits definitions for REG_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_CFG, [0x64910DB4] */
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_POL_SEL          ( BIT(31) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_TOP_DVFS_DEEP_SLEEP_MASK ( BIT(30) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_DCDC_CPU2_PD_MASK ( BIT(27) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_DCDC_CPU1_PD_MASK ( BIT(26) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_DCDC_CPU0_PD_MASK ( BIT(25) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_PLL_PD_MASK      ( BIT(24) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_PUB_DEEP_SLEEP_MASK ( BIT(20) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_CDMA_AUTO_DEEP_SLEEP_MASK ( BIT(17) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_CDMA_PROC0_DEEP_SLEEP_MASK ( BIT(16) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_CH_DEEP_SLEEP_MASK ( BIT(9) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_SP_DEEP_SLEEP_MASK ( BIT(8) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_ISE_DEEP_SLEEP_MASK ( BIT(5) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_IPA_DEEP_SLEEP_MASK ( BIT(4) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_AUDIO_DEEP_SLEEP_MASK ( BIT(3) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_PHY_CP_DEEP_SLEEP_MASK ( BIT(2) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_PS_CP_DEEP_SLEEP_MASK ( BIT(1) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_AP_DEEP_SLEEP_MASK ( BIT(0) )

/* bits definitions for REG_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_CFG, [0x64910DB8] */
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_POL_SEL          ( BIT(31) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_TOP_DVFS_DEEP_SLEEP_MASK ( BIT(30) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_DCDC_CPU2_PD_MASK ( BIT(27) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_DCDC_CPU1_PD_MASK ( BIT(26) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_DCDC_CPU0_PD_MASK ( BIT(25) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_PLL_PD_MASK      ( BIT(24) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_PUB_DEEP_SLEEP_MASK ( BIT(20) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_CDMA_AUTO_DEEP_SLEEP_MASK ( BIT(17) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_CDMA_PROC0_DEEP_SLEEP_MASK ( BIT(16) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_CH_DEEP_SLEEP_MASK ( BIT(9) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_SP_DEEP_SLEEP_MASK ( BIT(8) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_ISE_DEEP_SLEEP_MASK ( BIT(5) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_IPA_DEEP_SLEEP_MASK ( BIT(4) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_AUDIO_DEEP_SLEEP_MASK ( BIT(3) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_PHY_CP_DEEP_SLEEP_MASK ( BIT(2) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_PS_CP_DEEP_SLEEP_MASK ( BIT(1) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_AP_DEEP_SLEEP_MASK ( BIT(0) )

/* bits definitions for REG_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_CFG, [0x64910DBC] */
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_POL_SEL          ( BIT(31) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_TOP_DVFS_DEEP_SLEEP_MASK ( BIT(30) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_DCDC_CPU2_PD_MASK ( BIT(27) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_DCDC_CPU1_PD_MASK ( BIT(26) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_DCDC_CPU0_PD_MASK ( BIT(25) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_PLL_PD_MASK      ( BIT(24) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_PUB_DEEP_SLEEP_MASK ( BIT(20) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_CDMA_AUTO_DEEP_SLEEP_MASK ( BIT(17) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_CDMA_PROC0_DEEP_SLEEP_MASK ( BIT(16) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_CH_DEEP_SLEEP_MASK ( BIT(9) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_SP_DEEP_SLEEP_MASK ( BIT(8) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_ISE_DEEP_SLEEP_MASK ( BIT(5) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_IPA_DEEP_SLEEP_MASK ( BIT(4) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_AUDIO_DEEP_SLEEP_MASK ( BIT(3) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_PHY_CP_DEEP_SLEEP_MASK ( BIT(2) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_PS_CP_DEEP_SLEEP_MASK ( BIT(1) )
#define BIT_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_AP_DEEP_SLEEP_MASK ( BIT(0) )

/* bits definitions for REG_PMU_APB_SEL_32K_PD_DEBOUNCE_CTRL, [0x64910DF0] */
#define BIT_PMU_APB_RCO60M_SEL_32K_PD_DEBOUNCE_EN           ( BIT(3) )
#define BIT_PMU_APB_RCO100M_SEL_32K_PD_DEBOUNCE_EN          ( BIT(2) )
#define BIT_PMU_APB_XTLBUF_SEL_32K_PD_DEBOUNCE_EN           ( BIT(1) )
#define BIT_PMU_APB_XTL_SEL_32K_PD_DEBOUNCE_EN              ( BIT(0) )

/* bits definitions for REG_PMU_APB_SEL_RCO_PD_DEBOUNCE_CTRL, [0x64910DF4] */
#define BIT_PMU_APB_RCO60M_SEL_RCO_PD_DEBOUNCE_EN           ( BIT(1) )
#define BIT_PMU_APB_RCO100M_SEL_RCO_PD_DEBOUNCE_EN          ( BIT(0) )

/* bits definitions for REG_PMU_APB_BISR_SEL_RCO_PD_DEBOUNCE_CTRL, [0x64910DF8] */
#define BIT_PMU_APB_XTLBUF_BISR_SEL_RCO_PD_DEBOUNCE_EN      ( BIT(1) )
#define BIT_PMU_APB_XTL_BISR_SEL_RCO_PD_DEBOUNCE_EN         ( BIT(0) )

/* bits definitions for REG_PMU_APB_AP_DEEP_SLEEP_CNT, [0x64910DFC] */
#define BIT_PMU_APB_AP_DEEP_SLEEP_EDG_CNT(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PS_CP_DEEP_SLEEP_CNT, [0x64910E00] */
#define BIT_PMU_APB_PS_CP_DEEP_SLEEP_EDG_CNT(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PHY_CP_DEEP_SLEEP_CNT, [0x64910E04] */
#define BIT_PMU_APB_PHY_CP_DEEP_SLEEP_EDG_CNT(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_AUDIO_DEEP_SLEEP_CNT, [0x64910E08] */
#define BIT_PMU_APB_AUDIO_DEEP_SLEEP_EDG_CNT(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_IPA_DEEP_SLEEP_CNT, [0x64910E0C] */
#define BIT_PMU_APB_IPA_DEEP_SLEEP_EDG_CNT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_ISE_DEEP_SLEEP_CNT, [0x64910E10] */
#define BIT_PMU_APB_ISE_DEEP_SLEEP_EDG_CNT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_SP_DEEP_SLEEP_CNT, [0x64910E1C] */
#define BIT_PMU_APB_SP_DEEP_SLEEP_EDG_CNT(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_CH_DEEP_SLEEP_CNT, [0x64910E20] */
#define BIT_PMU_APB_CH_DEEP_SLEEP_EDG_CNT(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_CDMA_PROC0_DEEP_SLEEP_CNT, [0x64910E3C] */
#define BIT_PMU_APB_CDMA_PROC0_DEEP_SLEEP_EDG_CNT(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_APCPU_TOP_DEEP_STOP_FINAL_CNT, [0x64910E48] */
#define BIT_PMU_APB_APCPU_TOP_DEEP_STOP_FINAL_EDG_CNT(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PUB_DEEP_SLEEP_CNT, [0x64910E60] */
#define BIT_PMU_APB_PUB_DEEP_SLEEP_EDG_CNT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_DEEP_SLEEP_CNT_CLR, [0x64910E64] */
#define BIT_PMU_APB_PUB_DEEP_SLEEP_EDG_CNT_CLR              ( BIT(25) )
#define BIT_PMU_APB_APCPU_TOP_DEEP_STOP_FINAL_EDG_CNT_CLR   ( BIT(19) )
#define BIT_PMU_APB_CDMA_PROC0_DEEP_SLEEP_EDG_CNT_CLR       ( BIT(16) )
#define BIT_PMU_APB_CH_DEEP_SLEEP_EDG_CNT_CLR               ( BIT(9) )
#define BIT_PMU_APB_SP_DEEP_SLEEP_EDG_CNT_CLR               ( BIT(8) )
#define BIT_PMU_APB_ISE_DEEP_SLEEP_EDG_CNT_CLR              ( BIT(5) )
#define BIT_PMU_APB_IPA_DEEP_SLEEP_EDG_CNT_CLR              ( BIT(4) )
#define BIT_PMU_APB_AUDIO_DEEP_SLEEP_EDG_CNT_CLR            ( BIT(3) )
#define BIT_PMU_APB_PHY_CP_DEEP_SLEEP_EDG_CNT_CLR           ( BIT(2) )
#define BIT_PMU_APB_PS_CP_DEEP_SLEEP_EDG_CNT_CLR            ( BIT(1) )
#define BIT_PMU_APB_AP_DEEP_SLEEP_EDG_CNT_CLR               ( BIT(0) )

/* bits definitions for REG_PMU_APB_AP_LIGHT_SLEEP_CNT, [0x64910E68] */
#define BIT_PMU_APB_AP_LIGHT_SLEEP_EDG_CNT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PS_CP_LIGHT_SLEEP_CNT, [0x64910E6C] */
#define BIT_PMU_APB_PS_CP_LIGHT_SLEEP_EDG_CNT(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PHY_CP_LIGHT_SLEEP_CNT, [0x64910E70] */
#define BIT_PMU_APB_PHY_CP_LIGHT_SLEEP_EDG_CNT(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_AUDIO_LIGHT_SLEEP_CNT, [0x64910E74] */
#define BIT_PMU_APB_AUDIO_LIGHT_SLEEP_EDG_CNT(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_IPA_LIGHT_SLEEP_CNT, [0x64910E78] */
#define BIT_PMU_APB_IPA_LIGHT_SLEEP_EDG_CNT(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_ISE_LIGHT_SLEEP_CNT, [0x64910E7C] */
#define BIT_PMU_APB_ISE_LIGHT_SLEEP_EDG_CNT(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_AON_LIGHT_SLEEP_CNT, [0x64910E88] */
#define BIT_PMU_APB_AON_LIGHT_SLEEP_EDG_CNT(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_APCPU_TOP_LIGHT_STOP_FINAL_CNT, [0x64910EB4] */
#define BIT_PMU_APB_APCPU_TOP_LIGHT_STOP_FINAL_EDG_CNT(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PUB_LIGHT_SLEEP_CNT, [0x64910ECC] */
#define BIT_PMU_APB_PUB_LIGHT_SLEEP_EDG_CNT(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_LIGHT_SLEEP_CNT_CLR, [0x64910ED0] */
#define BIT_PMU_APB_PUB_LIGHT_SLEEP_EDG_CNT_CLR             ( BIT(25) )
#define BIT_PMU_APB_APCPU_TOP_LIGHT_STOP_FINAL_EDG_CNT_CLR  ( BIT(19) )
#define BIT_PMU_APB_AON_LIGHT_SLEEP_EDG_CNT_CLR             ( BIT(8) )
#define BIT_PMU_APB_ISE_LIGHT_SLEEP_EDG_CNT_CLR             ( BIT(5) )
#define BIT_PMU_APB_IPA_LIGHT_SLEEP_EDG_CNT_CLR             ( BIT(4) )
#define BIT_PMU_APB_AUDIO_LIGHT_SLEEP_EDG_CNT_CLR           ( BIT(3) )
#define BIT_PMU_APB_PHY_CP_LIGHT_SLEEP_EDG_CNT_CLR          ( BIT(2) )
#define BIT_PMU_APB_PS_CP_LIGHT_SLEEP_EDG_CNT_CLR           ( BIT(1) )
#define BIT_PMU_APB_AP_LIGHT_SLEEP_EDG_CNT_CLR              ( BIT(0) )

/* bits definitions for REG_PMU_APB_AP_SYS_STOP_CNT, [0x64910ED4] */
#define BIT_PMU_APB_AP_SYS_STOP_EDG_CNT(x)                  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PS_CP_SYS_STOP_CNT, [0x64910ED8] */
#define BIT_PMU_APB_PS_CP_SYS_STOP_EDG_CNT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PHY_CP_SYS_STOP_CNT, [0x64910EDC] */
#define BIT_PMU_APB_PHY_CP_SYS_STOP_EDG_CNT(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_AUDIO_SYS_STOP_CNT, [0x64910EE0] */
#define BIT_PMU_APB_AUDIO_SYS_STOP_EDG_CNT(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_IPA_SYS_STOP_CNT, [0x64910EE4] */
#define BIT_PMU_APB_IPA_SYS_STOP_EDG_CNT(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_ISE_SYS_STOP_CNT, [0x64910EE8] */
#define BIT_PMU_APB_ISE_SYS_STOP_EDG_CNT(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_CDMA_PROC0_SYS_STOP_CNT, [0x64910F14] */
#define BIT_PMU_APB_CDMA_PROC0_SYS_STOP_EDG_CNT(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_APCPU_TOP_SYS_STOP_CNT, [0x64910F20] */
#define BIT_PMU_APB_APCPU_TOP_SYS_STOP_EDG_CNT(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PCIE_SYS_STOP_CNT, [0x64910F34] */
#define BIT_PMU_APB_PCIE_SYS_STOP_EDG_CNT(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_SYS_STOP_CNT_CLR, [0x64910F38] */
#define BIT_PMU_APB_PCIE_SYS_STOP_EDG_CNT_CLR               ( BIT(24) )
#define BIT_PMU_APB_APCPU_TOP_SYS_STOP_EDG_CNT_CLR          ( BIT(19) )
#define BIT_PMU_APB_CDMA_PROC0_SYS_STOP_EDG_CNT_CLR         ( BIT(16) )
#define BIT_PMU_APB_ISE_SYS_STOP_EDG_CNT_CLR                ( BIT(5) )
#define BIT_PMU_APB_IPA_SYS_STOP_EDG_CNT_CLR                ( BIT(4) )
#define BIT_PMU_APB_AUDIO_SYS_STOP_EDG_CNT_CLR              ( BIT(3) )
#define BIT_PMU_APB_PHY_CP_SYS_STOP_EDG_CNT_CLR             ( BIT(2) )
#define BIT_PMU_APB_PS_CP_SYS_STOP_EDG_CNT_CLR              ( BIT(1) )
#define BIT_PMU_APB_AP_SYS_STOP_EDG_CNT_CLR                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_PAD_OUT_CHIP_SLEEP_EDG_CNT, [0x64910F3C] */
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_EDG_CNT(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_PAD_OUT_CHIP_SLEEP_DUR_CNT, [0x64910F50] */
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_DUR_CNT(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PMU_APB_FUNCTION_CNT_CLR, [0x64910F60] */
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_DUR_CNT_CLR          ( BIT(1) )
#define BIT_PMU_APB_PAD_OUT_CHIP_SLEEP_EDG_CNT_CLR          ( BIT(0) )

/* bits definitions for REG_PMU_APB_PWR_ST_CLK_DIV_CFG, [0x64910F64] */
#define BIT_PMU_APB_PWR_ST_CLK_DIV_CFG(x)                   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_PMU_APB_SLP_CTRL_CLK_DIV_CFG, [0x64910F68] */
#define BIT_PMU_APB_SLP_CTRL_CLK_DIV_CFG(x)                 ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_PMU_APB_MPLL_WAIT_CLK_DIV_CFG, [0x64910F6C] */
#define BIT_PMU_APB_MPLL_WAIT_CLK_DIV_CFG(x)                ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_PMU_APB_DOMAIN_PWR_DOWN_INT_CLR, [0x64910F78] */
#define BIT_PMU_APB_INT_REQ_PUB_PWR_DOWN_CLR                ( BIT(28) )
#define BIT_PMU_APB_INT_REQ_PCIE_PWR_DOWN_CLR               ( BIT(24) )
#define BIT_PMU_APB_INT_REQ_GPU_PWR_DOWN_CLR                ( BIT(23) )
#define BIT_PMU_APB_INT_REQ_DPU_VSP_PWR_DOWN_CLR            ( BIT(22) )
#define BIT_PMU_APB_INT_REQ_CAMERA_PWR_DOWN_CLR             ( BIT(21) )
#define BIT_PMU_APB_INT_REQ_AI_PWR_DOWN_CLR                 ( BIT(20) )
#define BIT_PMU_APB_INT_REQ_APCPU_TOP_PWR_DOWN_CLR          ( BIT(19) )
#define BIT_PMU_APB_INT_REQ_CDMA_PROC0_PWR_DOWN_CLR         ( BIT(16) )
#define BIT_PMU_APB_INT_REQ_ISE_PWR_DOWN_CLR                ( BIT(5) )
#define BIT_PMU_APB_INT_REQ_IPA_PWR_DOWN_CLR                ( BIT(4) )
#define BIT_PMU_APB_INT_REQ_AUDIO_PWR_DOWN_CLR              ( BIT(3) )
#define BIT_PMU_APB_INT_REQ_PHY_CP_PWR_DOWN_CLR             ( BIT(2) )
#define BIT_PMU_APB_INT_REQ_PS_CP_PWR_DOWN_CLR              ( BIT(1) )
#define BIT_PMU_APB_INT_REQ_AP_PWR_DOWN_CLR                 ( BIT(0) )

/* bits definitions for REG_PMU_APB_DOMAIN_PWR_UP_INT_CLR, [0x64910F7C] */
#define BIT_PMU_APB_INT_REQ_PUB_PWR_UP_CLR                  ( BIT(28) )
#define BIT_PMU_APB_INT_REQ_PCIE_PWR_UP_CLR                 ( BIT(24) )
#define BIT_PMU_APB_INT_REQ_GPU_PWR_UP_CLR                  ( BIT(23) )
#define BIT_PMU_APB_INT_REQ_DPU_VSP_PWR_UP_CLR              ( BIT(22) )
#define BIT_PMU_APB_INT_REQ_CAMERA_PWR_UP_CLR               ( BIT(21) )
#define BIT_PMU_APB_INT_REQ_AI_PWR_UP_CLR                   ( BIT(20) )
#define BIT_PMU_APB_INT_REQ_APCPU_TOP_PWR_UP_CLR            ( BIT(19) )
#define BIT_PMU_APB_INT_REQ_CDMA_PROC0_PWR_UP_CLR           ( BIT(16) )
#define BIT_PMU_APB_INT_REQ_ISE_PWR_UP_CLR                  ( BIT(5) )
#define BIT_PMU_APB_INT_REQ_IPA_PWR_UP_CLR                  ( BIT(4) )
#define BIT_PMU_APB_INT_REQ_AUDIO_PWR_UP_CLR                ( BIT(3) )
#define BIT_PMU_APB_INT_REQ_PHY_CP_PWR_UP_CLR               ( BIT(2) )
#define BIT_PMU_APB_INT_REQ_PS_CP_PWR_UP_CLR                ( BIT(1) )
#define BIT_PMU_APB_INT_REQ_AP_PWR_UP_CLR                   ( BIT(0) )

/* bits definitions for REG_PMU_APB_CGM_PMU_SEL, [0x64910F80] */
#define BIT_PMU_APB_PMU_AUTO_SEL_RCO_EN                     ( BIT(2) )
#define BIT_PMU_APB_CGM_PMU_SEL_REG(x)                      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PMU_APB_EFUSE_SEL_BUF, [0x64910F84] */
#define BIT_PMU_APB_EFUSE_SEL_BUF                           ( BIT(0) )

/* bits definitions for REG_PMU_APB_EIC_SEL, [0x64910F88] */
#define BIT_PMU_APB_EIC_LIGHT_SLP_SYS_SEL(x)                ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_PMU_APB_EIC_LIGHT_SLEEP_SEL                     ( BIT(1) )
#define BIT_PMU_APB_EIC_DEEP_SLEEP_SEL                      ( BIT(0) )

/* bits definitions for REG_PMU_APB_ISE_FAST_WAKEUP_CTRL, [0x64910F8C] */
#define BIT_PMU_APB_ISE_FAST_WAKEUP_PMU_CLK_SEL             ( BIT(1) )
#define BIT_PMU_APB_ISE_FAST_WAKEUP_EN                      ( BIT(0) )

/* bits definitions for REG_PMU_APB_BISR_CLK_SEL_RCO_CTRL, [0x64910F90] */
#define BIT_PMU_APB_BISR_RCO_CLK_SEL                        ( BIT(1) )
#define BIT_PMU_APB_BISR_AUTO_SEL_RCO_EN                    ( BIT(0) )

/* bits definitions for REG_PMU_APB_DUMMY_REG_0, [0x64910FAC] */
#define BIT_PMU_APB_DUMMY_REG_0(x)                          ( (x) )

/* bits definitions for REG_PMU_APB_DUMMY_REG_1, [0x64910FB0] */
#define BIT_PMU_APB_DUMMY_REG_1(x)                          ( (x) )

/* bits definitions for REG_PMU_APB_CDMA_PROC_MIX, [0x64910FB4] */
#define BIT_PMU_APB_CPSUB_SLP_CLK_STOP                      ( BIT(2) )
#define BIT_PMU_APB_CDMA_DO_WAKE_REQ                        ( BIT(1) )
#define BIT_PMU_APB_CDMA_1X_WAKE_REQ                        ( BIT(0) )

/* vars definitions for controller CTL_PMU_APB */


#endif /* __PMU_APB_H____ */
