{"sha": "4dffef52e8c67e18f6ad0251d133a002c4645dc4", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NGRmZmVmNTJlOGM2N2UxOGY2YWQwMjUxZDEzM2EwMDJjNDY0NWRjNA==", "commit": {"author": {"name": "Alexandre Oliva", "email": "aoliva@redhat.com", "date": "2002-03-16T23:58:35Z"}, "committer": {"name": "Alexandre Oliva", "email": "aoliva@gcc.gnu.org", "date": "2002-03-16T23:58:35Z"}, "message": "mips.h (ISA_HAS_COND_TRAP): Not available on MIPS16.\n\n* config/mips/mips.h (ISA_HAS_COND_TRAP): Not available on MIPS16.\n* config/mips/mips.md (trap) [TARGET_MIPS16]: Emit `break 0'.\n\nFrom-SVN: r50898", "tree": {"sha": "0a107ca9c5d171f07ae9b2fb9f4c3e7333d9fc14", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/0a107ca9c5d171f07ae9b2fb9f4c3e7333d9fc14"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/4dffef52e8c67e18f6ad0251d133a002c4645dc4", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4dffef52e8c67e18f6ad0251d133a002c4645dc4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4dffef52e8c67e18f6ad0251d133a002c4645dc4", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4dffef52e8c67e18f6ad0251d133a002c4645dc4/comments", "author": null, "committer": null, "parents": [{"sha": "4f5bd6d713dc20d5b57a1619ad578284f20d4b89", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4f5bd6d713dc20d5b57a1619ad578284f20d4b89", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4f5bd6d713dc20d5b57a1619ad578284f20d4b89"}], "stats": {"total": 7, "additions": 6, "deletions": 1}, "files": [{"sha": "cf1b7bd0f85e3541dae4197a43cbd8240052e77f", "filename": "gcc/ChangeLog", "status": "modified", "additions": 3, "deletions": 0, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4dffef52e8c67e18f6ad0251d133a002c4645dc4/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4dffef52e8c67e18f6ad0251d133a002c4645dc4/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=4dffef52e8c67e18f6ad0251d133a002c4645dc4", "patch": "@@ -1,5 +1,8 @@\n 2002-03-16  Alexandre Oliva  <aoliva@redhat.com>\n \n+\t* config/mips/mips.h (ISA_HAS_COND_TRAP): Not available on MIPS16.\n+\t* config/mips/mips.md (trap) [TARGET_MIPS16]: Emit `break 0'.\n+\n \t* config/mips/mips.md (addsi3, adddi3): Use scratch register to\n \tadd register to non-constant into sp.\n "}, {"sha": "644592d55336cba339ef6b23b4da67ddcc5ad521", "filename": "gcc/config/mips/mips.h", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4dffef52e8c67e18f6ad0251d133a002c4645dc4/gcc%2Fconfig%2Fmips%2Fmips.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4dffef52e8c67e18f6ad0251d133a002c4645dc4/gcc%2Fconfig%2Fmips%2Fmips.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.h?ref=4dffef52e8c67e18f6ad0251d133a002c4645dc4", "patch": "@@ -660,7 +660,7 @@ extern void\t\tsbss_section PARAMS ((void));\n \t\t\t\t)\n \n /* ISA has conditional trap instructions.  */\n-#define ISA_HAS_COND_TRAP\t(mips_isa >= 2)\n+#define ISA_HAS_COND_TRAP\t(mips_isa >= 2 && ! TARGET_MIPS16)\n \n /* ISA has multiply-accumulate instructions, madd and msub.  */\n #define ISA_HAS_MADD_MSUB       (mips_isa == 32                         \\"}, {"sha": "b9490f045e01348f465b764669d501c3c8c34498", "filename": "gcc/config/mips/mips.md", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4dffef52e8c67e18f6ad0251d133a002c4645dc4/gcc%2Fconfig%2Fmips%2Fmips.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4dffef52e8c67e18f6ad0251d133a002c4645dc4/gcc%2Fconfig%2Fmips%2Fmips.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.md?ref=4dffef52e8c67e18f6ad0251d133a002c4645dc4", "patch": "@@ -546,6 +546,8 @@\n {\n   if (ISA_HAS_COND_TRAP)\n     return \\\"teq\\\\t$0,$0\\\";\n+  else if (TARGET_MIPS16)\n+    return \\\"break 0\\\";\n   else\n     return \\\"break\\\";\n }\")"}]}