ARM GAS  /tmp/ccI6OkbC.s 			page 1


   1              	# 1 "startup_stm32f10x_cl.S"
   1              	/**
   1              	...
   0              	
   0              	
   2              	  ******************************************************************************
   3              	  * @file      startup_stm32f10x_cl.s
   4              	  * @author    MCD Application Team
   5              	  * @version   V3.5.0
   6              	  * @date      11-March-2011
   7              	  * @brief     STM32F10x Connectivity line Devices vector table for RIDE7 toolchain.
   8              	  *            This module performs:
   9              	  *                - Set the initial SP
  10              	  *                - Set the initial PC == Reset_Handler,
  11              	  *                - Set the vector table entries with the exceptions ISR
  12              	  *                  address.
  13              	  *                - Configure the clock system
  14              	  *                - Branches to main in the C library (which eventually
  15              	  *                  calls main()).
  16              	  *            After Reset the Cortex-M3 processor is in Thread mode,
  17              	  *            priority is Privileged, and the Stack is set to Main.
  18              	  ******************************************************************************
  19              	  * @attention
  20              	  *
  21              	  * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  22              	  * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  23              	  * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  24              	  * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  25              	  * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  26              	  * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  27              	  *
  28              	  * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  29              	  ******************************************************************************
  30              	  */
  31              	
  32              	  .syntax unified
  33              	  .cpu cortex-m3
  34              	  .fpu softvfp
  35              	  .thumb
  36              	
  37              	.global  g_pfnVectors
  38              	.global  Default_Handler
  39              	
  40              	
  41              	/* start address for the initialization values of the .data section.
  42              	defined in linker script */
  43 0000 00000000 	.word  _sidata
  44              	/* start address for the .data section. defined in linker script */
  45 0004 00000000 	.word  _sdata
  46              	/* end address for the .data section. defined in linker script */
  47 0008 00000000 	.word  _edata
  48              	/* start address for the .bss section. defined in linker script */
  49 000c 00000000 	.word  _sbss
  50              	/* end address for the .bss section. defined in linker script */
  51 0010 00000000 	.word  _ebss
  52              	
  53              	.equ  BootRAM, 0xF1E0F85F
ARM GAS  /tmp/ccI6OkbC.s 			page 2


  54              	/**
  55              	 * @brief  This is the code that gets called when the processor first
  56              	 *          starts execution following a reset event. Only the absolutely
  57              	 *          necessary set is performed, after which the application
  58              	 *          supplied main() routine is called.
  59              	 * @param  None
  60              	 * @retval : None
  61              	*/
  62              	
  63              	.section  .text.Reset_Handler
  64              	  .weak  Reset_Handler
  65              	  .type  Reset_Handler, %function
  66              	Reset_Handler:
  67              	
  68              	/* Copy the data segment initializers from flash to SRAM */
  69 0000 0021     	  movs  r1, #0
  70 0002 03E0     	  b     LoopCopyDataInit
  71              	
  72              	CopyDataInit:
  73 0004 0A4B     	  ldr   r3, =_sidata
  74 0006 5B58     	  ldr   r3, [r3, r1]
  75 0008 4350     	  str   r3, [r0, r1]
  76 000a 0431     	  adds  r1, r1, #4
  77              	
  78              	LoopCopyDataInit:
  79 000c 0948     	  ldr   r0, =_sdata
  80 000e 0A4B     	  ldr   r3, =_edata
  81 0010 4218     	  adds  r2, r0, r1
  82 0012 9A42     	  cmp   r2, r3
  83 0014 F6D3     	  bcc   CopyDataInit
  84 0016 094A     	  ldr   r2, =_sbss
  85 0018 02E0     	  b     LoopFillZerobss
  86              	
  87              	/* Zero fill the bss segment. */
  88              	FillZerobss:
  89 001a 0023     	  movs  r3, #0
  90 001c 42F8043B 	  str   r3, [r2], #4
  91              	
  92              	LoopFillZerobss:
  93 0020 074B     	  ldr   r3, = _ebss
  94 0022 9A42     	  cmp   r2, r3
  95 0024 F9D3     	  bcc   FillZerobss
  96              	/* Call the clock system intitialization function.*/
  97 0026 FFF7FEFF 	  bl  SystemInit
  98              	/* Call the application's entry point.*/
  99 002a FFF7FEFF 	  bl    main
 100 002e 7047     	  bx    lr
 101              	.size   Reset_Handler, .-Reset_Handler
 102              	
 103              	/**
 104              	 * @brief  This is the code that gets called when the processor receives an
 105              	 *         unexpected interrupt. This simply enters an infinite loop, preserving
 106              	 *         the system state for examination by a debugger.
 107              	 * @param  None
 108              	 * @retval None
 109              	*/
 110              	    .section  .text.Default_Handler,"ax",%progbits
ARM GAS  /tmp/ccI6OkbC.s 			page 3


 111              	Default_Handler:
 112              	Infinite_Loop:
 113 0000 FEE7     	  b  Infinite_Loop
 114              	  .size  Default_Handler, .-Default_Handler
 115              	
 116              	/******************************************************************************
 117              	*
 118              	* The minimal vector table for a Cortex M3. Note that the proper constructs
 119              	* must be placed on this to ensure that it ends up at physical address
 120              	* 0x0000.0000.
 121              	*
 122              	*******************************************************************************/
 123              	  .section  .isr_vector,"a",%progbits
 124              	  .type  g_pfnVectors, %object
 125              	  .size  g_pfnVectors, .-g_pfnVectors
 126              	
 127              	
 128              	g_pfnVectors:
 129 0000 00000000 	  .word  _estack
 130 0004 00000000 	  .word  Reset_Handler
 131 0008 00000000 	  .word  NMI_Handler
 132 000c 00000000 	  .word  HardFault_Handler
 133 0010 00000000 	  .word  MemManage_Handler
 134 0014 00000000 	  .word  BusFault_Handler
 135 0018 00000000 	  .word  UsageFault_Handler
 136 001c 00000000 	  .word  0
 137 0020 00000000 	  .word  0
 138 0024 00000000 	  .word  0
 139 0028 00000000 	  .word  0
 140 002c 00000000 	  .word  SVC_Handler
 141 0030 00000000 	  .word  DebugMon_Handler
 142 0034 00000000 	  .word  0
 143 0038 00000000 	  .word  PendSV_Handler
 144 003c 00000000 	  .word  SysTick_Handler
 145 0040 00000000 	  .word  WWDG_IRQHandler
 146 0044 00000000 	  .word  PVD_IRQHandler
 147 0048 00000000 	  .word  TAMPER_IRQHandler
 148 004c 00000000 	  .word  RTC_IRQHandler
 149 0050 00000000 	  .word  FLASH_IRQHandler
 150 0054 00000000 	  .word  RCC_IRQHandler
 151 0058 00000000 	  .word  EXTI0_IRQHandler
 152 005c 00000000 	  .word  EXTI1_IRQHandler
 153 0060 00000000 	  .word  EXTI2_IRQHandler
 154 0064 00000000 	  .word  EXTI3_IRQHandler
 155 0068 00000000 	  .word  EXTI4_IRQHandler
 156 006c 00000000 	  .word  DMA1_Channel1_IRQHandler
 157 0070 00000000 	  .word  DMA1_Channel2_IRQHandler
 158 0074 00000000 	  .word  DMA1_Channel3_IRQHandler
 159 0078 00000000 	  .word  DMA1_Channel4_IRQHandler
 160 007c 00000000 	  .word  DMA1_Channel5_IRQHandler
 161 0080 00000000 	  .word  DMA1_Channel6_IRQHandler
 162 0084 00000000 	  .word  DMA1_Channel7_IRQHandler
 163 0088 00000000 	  .word  ADC1_2_IRQHandler
 164 008c 00000000 	  .word  CAN1_TX_IRQHandler
 165 0090 00000000 	  .word  CAN1_RX0_IRQHandler
 166 0094 00000000 	  .word  CAN1_RX1_IRQHandler
 167 0098 00000000 	  .word  CAN1_SCE_IRQHandler
ARM GAS  /tmp/ccI6OkbC.s 			page 4


 168 009c 00000000 	  .word  EXTI9_5_IRQHandler
 169 00a0 00000000 	  .word  TIM1_BRK_IRQHandler
 170 00a4 00000000 	  .word  TIM1_UP_IRQHandler
 171 00a8 00000000 	  .word  TIM1_TRG_COM_IRQHandler
 172 00ac 00000000 	  .word  TIM1_CC_IRQHandler
 173 00b0 00000000 	  .word  TIM2_IRQHandler
 174 00b4 00000000 	  .word  TIM3_IRQHandler
 175 00b8 00000000 	  .word  TIM4_IRQHandler
 176 00bc 00000000 	  .word  I2C1_EV_IRQHandler
 177 00c0 00000000 	  .word  I2C1_ER_IRQHandler
 178 00c4 00000000 	  .word  I2C2_EV_IRQHandler
 179 00c8 00000000 	  .word  I2C2_ER_IRQHandler
 180 00cc 00000000 	  .word  SPI1_IRQHandler
 181 00d0 00000000 	  .word  SPI2_IRQHandler
 182 00d4 00000000 	  .word  USART1_IRQHandler
 183 00d8 00000000 	  .word  USART2_IRQHandler
 184 00dc 00000000 	  .word  USART3_IRQHandler
 185 00e0 00000000 	  .word  EXTI15_10_IRQHandler
 186 00e4 00000000 	  .word  RTCAlarm_IRQHandler
 187 00e8 00000000 	  .word  OTG_FS_WKUP_IRQHandler
 188 00ec 00000000 	  .word  0
 189 00f0 00000000 	  .word  0
 190 00f4 00000000 	  .word  0
 191 00f8 00000000 	  .word  0
 192 00fc 00000000 	  .word  0
 193 0100 00000000 	  .word  0
 194 0104 00000000 	  .word  0
 195 0108 00000000 	  .word  TIM5_IRQHandler
 196 010c 00000000 	  .word  SPI3_IRQHandler
 197 0110 00000000 	  .word  UART4_IRQHandler
 198 0114 00000000 	  .word  UART5_IRQHandler
 199 0118 00000000 	  .word  TIM6_IRQHandler
 200 011c 00000000 	  .word  TIM7_IRQHandler
 201 0120 00000000 	  .word  DMA2_Channel1_IRQHandler
 202 0124 00000000 	  .word  DMA2_Channel2_IRQHandler
 203 0128 00000000 	  .word  DMA2_Channel3_IRQHandler
 204 012c 00000000 	  .word  DMA2_Channel4_IRQHandler
 205 0130 00000000 	  .word  DMA2_Channel5_IRQHandler
 206 0134 00000000 	  .word  ETH_IRQHandler
 207 0138 00000000 	  .word  ETH_WKUP_IRQHandler
 208 013c 00000000 	  .word  CAN2_TX_IRQHandler
 209 0140 00000000 	  .word  CAN2_RX0_IRQHandler
 210 0144 00000000 	  .word  CAN2_RX1_IRQHandler
 211 0148 00000000 	  .word  CAN2_SCE_IRQHandler
 212 014c 00000000 	  .word  OTG_FS_IRQHandler
 213 0150 00000000 	  .word  0
 214 0154 00000000 	  .word  0
 215 0158 00000000 	  .word  0
 216 015c 00000000 	  .word  0
 217 0160 00000000 	  .word  0
 218 0164 00000000 	  .word  0
 219 0168 00000000 	  .word  0
 220 016c 00000000 	  .word  0
 221 0170 00000000 	  .word  0
 222 0174 00000000 	  .word  0
 223 0178 00000000 	  .word  0
 224 017c 00000000 	  .word  0
ARM GAS  /tmp/ccI6OkbC.s 			page 5


 225 0180 00000000 	  .word  0
 226 0184 00000000 	  .word  0
 227 0188 00000000 	  .word  0
 228 018c 00000000 	  .word  0
 229 0190 00000000 	  .word  0
 230 0194 00000000 	  .word  0
 231 0198 00000000 	  .word  0
 232 019c 00000000 	  .word  0
 233 01a0 00000000 	  .word  0
 234 01a4 00000000 	  .word  0
 235 01a8 00000000 	  .word  0
 236 01ac 00000000 	  .word  0
 237 01b0 00000000 	  .word  0
 238 01b4 00000000 	  .word  0
 239 01b8 00000000 	  .word  0
 240 01bc 00000000 	  .word  0
 241 01c0 00000000 	  .word  0
 242 01c4 00000000 	  .word  0
 243 01c8 00000000 	  .word  0
 244 01cc 00000000 	  .word  0
 245 01d0 00000000 	  .word  0
 246 01d4 00000000 	  .word  0
 247 01d8 00000000 	  .word  0
 248 01dc 00000000 	  .word  0
 249 01e0 5FF8E0F1 	  .word  BootRAM     /* @0x1E0. This is for boot in RAM mode for
 250              	                         STM32F10x Connectivity line Devices. */
 251              	
 252              	/*******************************************************************************
 253              	*
 254              	* Provide weak aliases for each Exception handler to the Default_Handler.
 255              	* As they are weak aliases, any function with the same name will override
 256              	* this definition.
 257              	*
 258              	*******************************************************************************/
 259              	  .weak  NMI_Handler
 260              	  .thumb_set NMI_Handler,Default_Handler
 261              	
 262              	  .weak  HardFault_Handler
 263              	  .thumb_set HardFault_Handler,Default_Handler
 264              	
 265              	  .weak  MemManage_Handler
 266              	  .thumb_set MemManage_Handler,Default_Handler
 267              	
 268              	  .weak  BusFault_Handler
 269              	  .thumb_set BusFault_Handler,Default_Handler
 270              	
 271              	  .weak  UsageFault_Handler
 272              	  .thumb_set UsageFault_Handler,Default_Handler
 273              	
 274              	  .weak  SVC_Handler
 275              	  .thumb_set SVC_Handler,Default_Handler
 276              	
 277              	  .weak  DebugMon_Handler
 278              	  .thumb_set DebugMon_Handler,Default_Handler
 279              	
 280              	  .weak  PendSV_Handler
 281              	  .thumb_set PendSV_Handler,Default_Handler
ARM GAS  /tmp/ccI6OkbC.s 			page 6


 282              	
 283              	  .weak  SysTick_Handler
 284              	  .thumb_set SysTick_Handler,Default_Handler
 285              	
 286              	  .weak  WWDG_IRQHandler
 287              	  .thumb_set WWDG_IRQHandler,Default_Handler
 288              	
 289              	  .weak  PVD_IRQHandler
 290              	  .thumb_set PVD_IRQHandler,Default_Handler
 291              	
 292              	  .weak  TAMPER_IRQHandler
 293              	  .thumb_set TAMPER_IRQHandler,Default_Handler
 294              	
 295              	  .weak  RTC_IRQHandler
 296              	  .thumb_set RTC_IRQHandler,Default_Handler
 297              	
 298              	  .weak  FLASH_IRQHandler
 299              	  .thumb_set FLASH_IRQHandler,Default_Handler
 300              	
 301              	  .weak  RCC_IRQHandler
 302              	  .thumb_set RCC_IRQHandler,Default_Handler
 303              	
 304              	  .weak  EXTI0_IRQHandler
 305              	  .thumb_set EXTI0_IRQHandler,Default_Handler
 306              	
 307              	  .weak  EXTI1_IRQHandler
 308              	  .thumb_set EXTI1_IRQHandler,Default_Handler
 309              	
 310              	  .weak  EXTI2_IRQHandler
 311              	  .thumb_set EXTI2_IRQHandler,Default_Handler
 312              	
 313              	  .weak  EXTI3_IRQHandler
 314              	  .thumb_set EXTI3_IRQHandler,Default_Handler
 315              	
 316              	  .weak  EXTI4_IRQHandler
 317              	  .thumb_set EXTI4_IRQHandler,Default_Handler
 318              	
 319              	  .weak  DMA1_Channel1_IRQHandler
 320              	  .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
 321              	
 322              	  .weak  DMA1_Channel2_IRQHandler
 323              	  .thumb_set DMA1_Channel2_IRQHandler,Default_Handler
 324              	
 325              	  .weak  DMA1_Channel3_IRQHandler
 326              	  .thumb_set DMA1_Channel3_IRQHandler,Default_Handler
 327              	
 328              	  .weak  DMA1_Channel4_IRQHandler
 329              	  .thumb_set DMA1_Channel4_IRQHandler,Default_Handler
 330              	
 331              	  .weak  DMA1_Channel5_IRQHandler
 332              	  .thumb_set DMA1_Channel5_IRQHandler,Default_Handler
 333              	
 334              	  .weak  DMA1_Channel6_IRQHandler
 335              	  .thumb_set DMA1_Channel6_IRQHandler,Default_Handler
 336              	
 337              	  .weak  DMA1_Channel7_IRQHandler
 338              	  .thumb_set DMA1_Channel7_IRQHandler,Default_Handler
ARM GAS  /tmp/ccI6OkbC.s 			page 7


 339              	
 340              	  .weak  ADC1_2_IRQHandler
 341              	  .thumb_set ADC1_2_IRQHandler,Default_Handler
 342              	
 343              	  .weak  CAN1_TX_IRQHandler
 344              	  .thumb_set CAN1_TX_IRQHandler,Default_Handler
 345              	
 346              	  .weak  CAN1_RX0_IRQHandler
 347              	  .thumb_set CAN1_RX0_IRQHandler,Default_Handler
 348              	
 349              	  .weak  CAN1_RX1_IRQHandler
 350              	  .thumb_set CAN1_RX1_IRQHandler,Default_Handler
 351              	
 352              	  .weak  CAN1_SCE_IRQHandler
 353              	  .thumb_set CAN1_SCE_IRQHandler,Default_Handler
 354              	
 355              	  .weak  EXTI9_5_IRQHandler
 356              	  .thumb_set EXTI9_5_IRQHandler,Default_Handler
 357              	
 358              	  .weak  TIM1_BRK_IRQHandler
 359              	  .thumb_set TIM1_BRK_IRQHandler,Default_Handler
 360              	
 361              	  .weak  TIM1_UP_IRQHandler
 362              	  .thumb_set TIM1_UP_IRQHandler,Default_Handler
 363              	
 364              	  .weak  TIM1_TRG_COM_IRQHandler
 365              	  .thumb_set TIM1_TRG_COM_IRQHandler,Default_Handler
 366              	
 367              	  .weak  TIM1_CC_IRQHandler
 368              	  .thumb_set TIM1_CC_IRQHandler,Default_Handler
 369              	
 370              	  .weak  TIM2_IRQHandler
 371              	  .thumb_set TIM2_IRQHandler,Default_Handler
 372              	
 373              	  .weak  TIM3_IRQHandler
 374              	  .thumb_set TIM3_IRQHandler,Default_Handler
 375              	
 376              	  .weak  TIM4_IRQHandler
 377              	  .thumb_set TIM4_IRQHandler,Default_Handler
 378              	
 379              	  .weak  I2C1_EV_IRQHandler
 380              	  .thumb_set I2C1_EV_IRQHandler,Default_Handler
 381              	
 382              	  .weak  I2C1_ER_IRQHandler
 383              	  .thumb_set I2C1_ER_IRQHandler,Default_Handler
 384              	
 385              	  .weak  I2C2_EV_IRQHandler
 386              	  .thumb_set I2C2_EV_IRQHandler,Default_Handler
 387              	
 388              	  .weak  I2C2_ER_IRQHandler
 389              	  .thumb_set I2C2_ER_IRQHandler,Default_Handler
 390              	
 391              	  .weak  SPI1_IRQHandler
 392              	  .thumb_set SPI1_IRQHandler,Default_Handler
 393              	
 394              	  .weak  SPI2_IRQHandler
 395              	  .thumb_set SPI2_IRQHandler,Default_Handler
ARM GAS  /tmp/ccI6OkbC.s 			page 8


 396              	
 397              	  .weak  USART1_IRQHandler
 398              	  .thumb_set USART1_IRQHandler,Default_Handler
 399              	
 400              	  .weak  USART2_IRQHandler
 401              	  .thumb_set USART2_IRQHandler,Default_Handler
 402              	
 403              	  .weak  USART3_IRQHandler
 404              	  .thumb_set USART3_IRQHandler,Default_Handler
 405              	
 406              	  .weak  EXTI15_10_IRQHandler
 407              	  .thumb_set EXTI15_10_IRQHandler,Default_Handler
 408              	
 409              	  .weak  RTCAlarm_IRQHandler
 410              	  .thumb_set RTCAlarm_IRQHandler,Default_Handler
 411              	
 412              	  .weak  OTG_FS_WKUP_IRQHandler
 413              	  .thumb_set OTG_FS_WKUP_IRQHandler,Default_Handler
 414              	
 415              	  .weak  TIM5_IRQHandler
 416              	  .thumb_set TIM5_IRQHandler,Default_Handler
 417              	
 418              	  .weak  SPI3_IRQHandler
 419              	  .thumb_set SPI3_IRQHandler,Default_Handler
 420              	
 421              	  .weak  UART4_IRQHandler
 422              	  .thumb_set UART4_IRQHandler,Default_Handler
 423              	
 424              	  .weak  UART5_IRQHandler
 425              	  .thumb_set UART5_IRQHandler,Default_Handler
 426              	
 427              	  .weak  TIM6_IRQHandler
 428              	  .thumb_set TIM6_IRQHandler,Default_Handler
 429              	
 430              	  .weak  TIM7_IRQHandler
 431              	  .thumb_set TIM7_IRQHandler,Default_Handler
 432              	
 433              	  .weak  DMA2_Channel1_IRQHandler
 434              	  .thumb_set DMA2_Channel1_IRQHandler,Default_Handler
 435              	
 436              	  .weak  DMA2_Channel2_IRQHandler
 437              	  .thumb_set DMA2_Channel2_IRQHandler,Default_Handler
 438              	
 439              	  .weak  DMA2_Channel3_IRQHandler
 440              	  .thumb_set DMA2_Channel3_IRQHandler,Default_Handler
 441              	
 442              	  .weak  DMA2_Channel4_IRQHandler
 443              	  .thumb_set DMA2_Channel4_IRQHandler,Default_Handler
 444              	
 445              	  .weak  DMA2_Channel5_IRQHandler
 446              	  .thumb_set DMA2_Channel5_IRQHandler,Default_Handler
 447              	
 448              	  .weak  ETH_IRQHandler
 449              	  .thumb_set ETH_IRQHandler,Default_Handler
 450              	
 451              	  .weak  ETH_WKUP_IRQHandler
 452              	  .thumb_set ETH_WKUP_IRQHandler,Default_Handler
ARM GAS  /tmp/ccI6OkbC.s 			page 9


 453              	
 454              	  .weak  CAN2_TX_IRQHandler
 455              	  .thumb_set CAN2_TX_IRQHandler,Default_Handler
 456              	
 457              	  .weak  CAN2_RX0_IRQHandler
 458              	  .thumb_set CAN2_RX0_IRQHandler,Default_Handler
 459              	
 460              	  .weak  CAN2_RX1_IRQHandler
 461              	  .thumb_set CAN2_RX1_IRQHandler,Default_Handler
 462              	
 463              	  .weak  CAN2_SCE_IRQHandler
 464              	  .thumb_set CAN2_SCE_IRQHandler,Default_Handler
 465              	
 466              	  .weak  OTG_FS_IRQHandler
 467              	  .thumb_set OTG_FS_IRQHandler ,Default_Handler
ARM GAS  /tmp/ccI6OkbC.s 			page 10


DEFINED SYMBOLS
startup_stm32f10x_cl.S:128    .isr_vector:00000000 g_pfnVectors
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 Default_Handler
startup_stm32f10x_cl.S:53     *ABS*:f1e0f85f BootRAM
startup_stm32f10x_cl.S:66     .text.Reset_Handler:00000000 Reset_Handler
startup_stm32f10x_cl.S:69     .text.Reset_Handler:00000000 $t
startup_stm32f10x_cl.S:78     .text.Reset_Handler:0000000c LoopCopyDataInit
startup_stm32f10x_cl.S:72     .text.Reset_Handler:00000004 CopyDataInit
startup_stm32f10x_cl.S:92     .text.Reset_Handler:00000020 LoopFillZerobss
startup_stm32f10x_cl.S:88     .text.Reset_Handler:0000001a FillZerobss
startup_stm32f10x_cl.S:112    .text.Default_Handler:00000000 Infinite_Loop
startup_stm32f10x_cl.S:113    .text.Default_Handler:00000000 $t
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 NMI_Handler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 HardFault_Handler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 MemManage_Handler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 BusFault_Handler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 UsageFault_Handler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 SVC_Handler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 DebugMon_Handler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 PendSV_Handler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 SysTick_Handler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 WWDG_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 PVD_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 TAMPER_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 RTC_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 FLASH_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 RCC_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 EXTI0_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 EXTI1_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 EXTI2_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 EXTI3_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 EXTI4_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 DMA1_Channel1_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 DMA1_Channel2_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 DMA1_Channel3_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 DMA1_Channel4_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 DMA1_Channel5_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 DMA1_Channel6_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 DMA1_Channel7_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 ADC1_2_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 CAN1_TX_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 CAN1_RX0_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 CAN1_RX1_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 CAN1_SCE_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 EXTI9_5_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 TIM1_BRK_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 TIM1_UP_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 TIM1_TRG_COM_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 TIM1_CC_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 TIM2_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 TIM3_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 TIM4_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 I2C1_EV_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 I2C1_ER_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 I2C2_EV_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 I2C2_ER_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 SPI1_IRQHandler
ARM GAS  /tmp/ccI6OkbC.s 			page 11


startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 SPI2_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 USART1_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 USART2_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 USART3_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 EXTI15_10_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 RTCAlarm_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 OTG_FS_WKUP_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 TIM5_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 SPI3_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 UART4_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 UART5_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 TIM6_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 TIM7_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 DMA2_Channel1_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 DMA2_Channel2_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 DMA2_Channel3_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 DMA2_Channel4_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 DMA2_Channel5_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 ETH_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 ETH_WKUP_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 CAN2_TX_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 CAN2_RX0_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 CAN2_RX1_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 CAN2_SCE_IRQHandler
startup_stm32f10x_cl.S:111    .text.Default_Handler:00000000 OTG_FS_IRQHandler
startup_stm32f10x_cl.S:110    .text.Reset_Handler:00000030 $d
                   .debug_aranges:0000000c $d

UNDEFINED SYMBOLS
_sidata
_sdata
_edata
_sbss
_ebss
SystemInit
main
_estack
