$date
	Sat Oct 22 19:22:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#947324
b11 !
1"
#947326
b11 &
b11 %
1$
#947327
0"
#947330
b1010 &
b1010 %
#947334
b101 &
b101 %
#947338
b10000 &
b10000 %
#947342
b1000 &
b1000 %
#947346
b100 &
b100 %
#947350
b10 &
b10 %
#947354
b1 &
b1 %
1#
#947358
b0 &
0#
b0 %
0$
#1980090
b1100 &
b1100 %
1$
b1100 !
1"
#1980091
0"
#1980094
b110 &
b110 %
#1980098
b11 &
b11 %
#1980102
b1010 &
b1010 %
#1980106
b101 &
b101 %
#1980110
b10000 &
b10000 %
#1980114
b1000 &
b1000 %
#1980118
b100 &
b100 %
#1980122
b10 &
b10 %
#1980126
b1 &
1#
b1 %
#1980130
b0 &
b0 %
0#
0$
#2981553
b10001 !
1"
#2981554
b10001 &
b10001 %
1$
#2981555
0"
#2981558
b110100 &
b110100 %
#2981562
b11010 &
b11010 %
#2981566
b1101 &
b1101 %
#2981570
b101000 &
b101000 %
#2981574
b10100 &
b10100 %
#2981578
b1010 &
b1010 %
#2981582
b101 &
b101 %
#2981586
b10000 &
b10000 %
#2981590
b1000 &
b1000 %
#2981594
b100 &
b100 %
#2981598
b10 &
b10 %
#2981602
b1 &
b1 %
1#
#2981606
b0 &
0#
b0 %
0$
#4500012
