Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Feb 11 19:47:20 2025
| Host         : LAPTOP-DUUNQKAE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_colorbar_top_control_sets_placed.rpt
| Design       : hdmi_colorbar_top
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            8 |
| No           | No                    | Yes                    |              45 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------+---------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |     Enable Signal    |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+----------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_wiz_0/inst/clk_out1 |                      | u_rgb2dvi_0/reset_syn/reset_1_i_1_n_0 |                1 |              2 |         2.00 |
|  clk_wiz_0/inst/clk_out1 | u_video_driver/cnt_v | u_video_driver/reset                  |                3 |             10 |         3.33 |
|  clk_wiz_0/inst/clk_out1 |                      | u_video_driver/reset                  |                8 |             19 |         2.38 |
|  clk_wiz_0/inst/clk_out1 |                      |                                       |                8 |             21 |         2.62 |
|  clk_wiz_0/inst/clk_out1 |                      | u_rgb2dvi_0/reset_syn/AR[0]           |               12 |             24 |         2.00 |
+--------------------------+----------------------+---------------------------------------+------------------+----------------+--------------+


