// Seed: 2017740401
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2,
    input id_3,
    output id_4
);
  always @(1) begin
    id_4 <= 1;
  end
  always @(posedge id_3) begin
    id_4 <= !id_1;
  end
  logic
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23;
  type_28(
      1, "", 1 / 1
  );
  logic id_24;
  assign id_5 = 1'd0;
endmodule
