

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         150 # DRAM latency (default 30)
-dram_write_latency                   150 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 1000 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               200f3ff8827e85c83ff3eefb99f59c8c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting PTX file and ptxas options    1: lbm.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: lbm.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting specific PTX file named lbm.1.sm_70.ptx 
Extracting specific PTX file named lbm.2.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm2PfS_ : hostFun 0x0x405bab, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lbm.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.1.sm_70.ptx
GPGPU-Sim PTX: Parsing lbm.2.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x100 to 0x4000100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000100 to 0x4400100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmgPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmiPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm3PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm4PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm5PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm6PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z27performStreamCollide_kernelPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmoPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmwPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmqPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmuPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmbPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmjPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmdPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmlPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm1PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm2PfS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.2.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lbm.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from lbm.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm2PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm1PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmlPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmdPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmjPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmbPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmuPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmqPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmwPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmoPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z27performStreamCollide_kernelPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm6PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm5PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm4PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm3PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmiPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmgPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm1PfS_ : hostFun 0x0x405a6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmlPfS_ : hostFun 0x0x40592b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmdPfS_ : hostFun 0x0x4057eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmjPfS_ : hostFun 0x0x4056ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmbPfS_ : hostFun 0x0x40556b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmuPfS_ : hostFun 0x0x40542b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmqPfS_ : hostFun 0x0x4052eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmwPfS_ : hostFun 0x0x4051ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmoPfS_ : hostFun 0x0x40506b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z27performStreamCollide_kernelPfS_ : hostFun 0x0x404f2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm6PfS_ : hostFun 0x0x404deb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm5PfS_ : hostFun 0x0x404cab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm4PfS_ : hostFun 0x0x404b6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm3PfS_ : hostFun 0x0x404a2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmiPfS_ : hostFun 0x0x4048eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmgPfS_ : hostFun 0x0x4047ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60f380; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x460f380; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
LBM_allocateGrid: allocated 185.2 MByte
MAIN_printInfo:
	grid size      : 120 x 120 x 150 = 2.16 * 10^6 Cells
	nTimeSteps     : 3000
	result file    : /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/run/long/reference.dat
	action         : store
	simulation type: lid-driven cavity
	obstacle file  : /home/pli11/Videos/parboil_benchmark/parboil/datasets/lbm/long/input/120_120_150_ldc.of

LBM_allocateGrid: allocated 185.2 MByte
LBM_allocateGrid: allocated 185.2 MByte
LBM_showGridStatistics:
	nObstacleCells:  343321 nAccelCells:   26912 nFluidCells: 1789767
	minRho:   1.0000 maxRho:   1.0000 mass: 2.160000e+06
	minU: 0.000000e+00 maxU: 0.000000e+00

event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffee2bc3138..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffee2bc3130..

GPGPU-Sim PTX: cudaLaunch for 0x0x404f2b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z27performStreamCollide_kernelPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z27performStreamCollide_kernelPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27performStreamCollide_kernelPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z27performStreamCollide_kernelPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27performStreamCollide_kernelPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27performStreamCollide_kernelPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z27performStreamCollide_kernelPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x45c0 (lbm.2.sm_70.ptx:2949) @%p1 bra BB6_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b58 (lbm.2.sm_70.ptx:3134) cvta.to.global.u64 %rd6, %rd1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x45c8 (lbm.2.sm_70.ptx:2950) bra.uni BB6_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4620 (lbm.2.sm_70.ptx:2965) add.f32 %f58, %f219, %f217;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4618 (lbm.2.sm_70.ptx:2962) bra.uni BB6_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b58 (lbm.2.sm_70.ptx:3134) cvta.to.global.u64 %rd6, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27performStreamCollide_kernelPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27performStreamCollide_kernelPfS_'.
GPGPU-Sim PTX: pushing kernel '_Z27performStreamCollide_kernelPfS_' to stream 0, gridDim= (120,150,1) blockDim = (120,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: CTA/core = 12, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
kernel_name = _Z27performStreamCollide_kernelPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 51455
gpu_sim_insn = 36423332
gpu_ipc =     707.8677
gpu_tot_sim_cycle = 51455
gpu_tot_sim_insn = 36423332
gpu_tot_ipc =     707.8677
gpu_tot_issued_cta = 1960
gpu_occupancy = 71.8072% 
gpu_tot_occupancy = 71.8072% 
max_total_param_size = 0
gpu_stall_dramfull = 1634376
gpu_stall_icnt2sh    = 535
partiton_level_parallism =      17.1279
partiton_level_parallism_total  =      17.1279
partiton_level_parallism_util =      21.1540
partiton_level_parallism_util_total  =      21.1540
L2_BW  =     610.5379 GB/Sec
L2_BW_total  =     610.5379 GB/Sec
gpu_total_sim_rate=65274
############## bottleneck_stats #############
cycles: core 51455, icnt 51455, l2 51455, dram 38636
gpu_ipc	707.868
gpu_tot_issued_cta = 1960, average cycles = 26
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 514398 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 57552 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.077	80
L1D data util	0.911	80	1.024	70
L1D tag util	0.897	80	0.899	59
L2 data util	0.664	64	0.709	48
L2 tag util	0.265	64	0.280	9
n_l2_access	 873904
icnt s2m util	0.000	0	0.000	9	flits per packet: -nan
icnt m2s util	0.000	0	0.000	9	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.593	32	0.626	28

latency_dram:	-959258266, num_dram_reqs:	867187
DRAM latency:	3846

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.938
smem size	0.000
thread slot	0.750
TB slot    	0.375
L1I tag util	0.158	80	0.188	70

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.062	80	0.069	70
sp pipe util	0.075	80	0.092	70
sfu pipe util	0.004	80	0.005	70
ldst mem cycle	0.000	0	0.000	70

smem port	0.000	0

n_reg_bank	16
reg port	0.049	16	0.059	11
L1D tag util	0.897	80	0.899	59
L1D fill util	0.125	80	0.145	6
n_l1d_mshr	4096
L1D mshr util	0.128	80
n_l1d_missq	16
L1D missq util	0.843	80
L1D hit rate	0.000
L1D miss rate	0.254
L1D rsfail rate	0.746
L2 tag util	0.265	64	0.280	9
L2 fill util	0.156	64	0.166	48
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.560	64	0.630	32
L2 missq util	0.007	64	0.008	57
L2 hit rate	0.000
L2 miss rate	1.000
L2 rsfail rate	0.000

dram activity	0.878	32	0.893	2

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 17802624, load_transaction_bytes 17802624, icnt_m2s_bytes 0
n_gmem_load_insns 148091, n_gmem_load_accesses 556332
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.282

run 0.015, fetch 0.192, sync 0.192, control 0.000, data 0.505, struct 0.096
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 12180, Miss = 12180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33971
	L1D_cache_core[1]: Access = 11335, Miss = 11335, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34864
	L1D_cache_core[2]: Access = 11392, Miss = 11392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34734
	L1D_cache_core[3]: Access = 13055, Miss = 13055, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33050
	L1D_cache_core[4]: Access = 10810, Miss = 10810, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35412
	L1D_cache_core[5]: Access = 11724, Miss = 11724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34518
	L1D_cache_core[6]: Access = 13037, Miss = 13037, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33137
	L1D_cache_core[7]: Access = 12776, Miss = 12776, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33261
	L1D_cache_core[8]: Access = 11655, Miss = 11655, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34527
	L1D_cache_core[9]: Access = 10974, Miss = 10974, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35134
	L1D_cache_core[10]: Access = 12329, Miss = 12329, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33910
	L1D_cache_core[11]: Access = 11996, Miss = 11996, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34137
	L1D_cache_core[12]: Access = 12772, Miss = 12772, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33394
	L1D_cache_core[13]: Access = 11486, Miss = 11486, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34699
	L1D_cache_core[14]: Access = 10991, Miss = 10991, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35220
	L1D_cache_core[15]: Access = 12350, Miss = 12350, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33826
	L1D_cache_core[16]: Access = 12488, Miss = 12488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33456
	L1D_cache_core[17]: Access = 11514, Miss = 11514, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34470
	L1D_cache_core[18]: Access = 11895, Miss = 11895, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34005
	L1D_cache_core[19]: Access = 12421, Miss = 12421, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33763
	L1D_cache_core[20]: Access = 11806, Miss = 11806, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34388
	L1D_cache_core[21]: Access = 11207, Miss = 11207, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34971
	L1D_cache_core[22]: Access = 11465, Miss = 11465, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34667
	L1D_cache_core[23]: Access = 11021, Miss = 11021, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35218
	L1D_cache_core[24]: Access = 12573, Miss = 12573, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33564
	L1D_cache_core[25]: Access = 11267, Miss = 11267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34952
	L1D_cache_core[26]: Access = 12658, Miss = 12658, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33357
	L1D_cache_core[27]: Access = 12159, Miss = 12159, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33936
	L1D_cache_core[28]: Access = 10786, Miss = 10786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35343
	L1D_cache_core[29]: Access = 12109, Miss = 12109, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33903
	L1D_cache_core[30]: Access = 11411, Miss = 11411, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34769
	L1D_cache_core[31]: Access = 11379, Miss = 11379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34621
	L1D_cache_core[32]: Access = 10951, Miss = 10951, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35271
	L1D_cache_core[33]: Access = 12154, Miss = 12154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33957
	L1D_cache_core[34]: Access = 12458, Miss = 12458, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33486
	L1D_cache_core[35]: Access = 12620, Miss = 12620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33426
	L1D_cache_core[36]: Access = 11462, Miss = 11462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34688
	L1D_cache_core[37]: Access = 12378, Miss = 12378, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33762
	L1D_cache_core[38]: Access = 12640, Miss = 12640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33384
	L1D_cache_core[39]: Access = 11313, Miss = 11313, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34932
	L1D_cache_core[40]: Access = 11254, Miss = 11254, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34992
	L1D_cache_core[41]: Access = 11134, Miss = 11134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35082
	L1D_cache_core[42]: Access = 12351, Miss = 12351, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33645
	L1D_cache_core[43]: Access = 12173, Miss = 12173, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33875
	L1D_cache_core[44]: Access = 10634, Miss = 10634, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35453
	L1D_cache_core[45]: Access = 11052, Miss = 11052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35129
	L1D_cache_core[46]: Access = 11767, Miss = 11767, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34391
	L1D_cache_core[47]: Access = 11459, Miss = 11459, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34758
	L1D_cache_core[48]: Access = 11819, Miss = 11819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34408
	L1D_cache_core[49]: Access = 10664, Miss = 10664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35500
	L1D_cache_core[50]: Access = 11666, Miss = 11666, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34477
	L1D_cache_core[51]: Access = 11866, Miss = 11866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34252
	L1D_cache_core[52]: Access = 11916, Miss = 11916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34200
	L1D_cache_core[53]: Access = 11084, Miss = 11084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34719
	L1D_cache_core[54]: Access = 12400, Miss = 12400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33741
	L1D_cache_core[55]: Access = 11335, Miss = 11335, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34862
	L1D_cache_core[56]: Access = 10326, Miss = 10326, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35886
	L1D_cache_core[57]: Access = 11444, Miss = 11444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34804
	L1D_cache_core[58]: Access = 11445, Miss = 11445, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34747
	L1D_cache_core[59]: Access = 11753, Miss = 11753, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34515
	L1D_cache_core[60]: Access = 11140, Miss = 11140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34871
	L1D_cache_core[61]: Access = 12067, Miss = 12067, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33985
	L1D_cache_core[62]: Access = 11624, Miss = 11624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34606
	L1D_cache_core[63]: Access = 11195, Miss = 11195, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34966
	L1D_cache_core[64]: Access = 11349, Miss = 11349, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34853
	L1D_cache_core[65]: Access = 12337, Miss = 12337, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33660
	L1D_cache_core[66]: Access = 12102, Miss = 12102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33869
	L1D_cache_core[67]: Access = 11121, Miss = 11121, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35046
	L1D_cache_core[68]: Access = 10903, Miss = 10903, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35198
	L1D_cache_core[69]: Access = 11834, Miss = 11834, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34318
	L1D_cache_core[70]: Access = 13170, Miss = 13170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32961
	L1D_cache_core[71]: Access = 11206, Miss = 11206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35040
	L1D_cache_core[72]: Access = 12542, Miss = 12542, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33614
	L1D_cache_core[73]: Access = 11636, Miss = 11636, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34632
	L1D_cache_core[74]: Access = 11046, Miss = 11046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35146
	L1D_cache_core[75]: Access = 11978, Miss = 11978, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34250
	L1D_cache_core[76]: Access = 11014, Miss = 11014, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35065
	L1D_cache_core[77]: Access = 11859, Miss = 11859, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34298
	L1D_cache_core[78]: Access = 12105, Miss = 12105, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34100
	L1D_cache_core[79]: Access = 10796, Miss = 10796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35462
	L1D_total_cache_accesses = 937563
	L1D_total_cache_misses = 937563
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2753459
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.138
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 553532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1517508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 384031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1235951
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 553532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384031

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1517508
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1235951
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
310, 300, 295, 310, 300, 290, 290, 300, 383, 406, 431, 408, 300, 290, 290, 300, 383, 388, 388, 383, 338, 363, 354, 383, 277, 290, 289, 240, 267, 319, 335, 335, 265, 255, 255, 265, 187, 211, 211, 209, 265, 255, 255, 265, 265, 255, 255, 265, 
gpgpu_n_tot_thrd_icount = 40332320
gpgpu_n_tot_w_icount = 1260385
gpgpu_n_stall_shd_mem = 3443335
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 552933
gpgpu_n_mem_write_global = 383399
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4435144
gpgpu_n_store_insn = 2701920
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 466960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3443335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13558100	W0_Idle:400	W0_Scoreboard:33694	W1:29450	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:213375	W24:88202	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:211050	W32:731009
single_issue_nums: WS0:314672	WS1:318821	WS2:323162	WS3:316431	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4423464 {8:552933,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15335960 {40:383399,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20504600 {40:512615,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2836744 {8:354593,}
maxmflatency = 13137 
max_icnt2mem_latency = 11700 
maxmrqlatency = 1574 
max_icnt2sh_latency = 843 
averagemflatency = 3841 
avg_icnt2mem_latency = 3086 
avg_mrq_latency = 151 
avg_icnt2sh_latency = 26 
mrq_lat_table:16071 	14958 	11262 	16394 	37236 	85652 	135144 	163219 	65983 	23060 	1036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	2320 	12721 	142987 	349896 	341449 	17815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	464 	2400 	8128 	12560 	0 	34246 	212699 	405111 	201508 	4201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	603612 	76144 	47148 	37082 	30438 	26515 	19661 	18085 	8503 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	7 	39 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20        12        12        24        24        24        24        24        24        24        24        12        12        12        12 
dram[1]:        11        15        21        21        21        21        21        21        21        21        18        17        11        11        11        11 
dram[2]:        12        12        12        12        24        24        24        24        24        24        24        24        16        12        12        16 
dram[3]:        11        14        21        21        21        21        21        21        21        21        18        17        13        13        13        14 
dram[4]:        16        12        12        12        24        24        24        24        24        24        24        24        16        12        16        16 
dram[5]:        14        14        21        21        21        21        21        21        21        21        18        17        14        15        11        11 
dram[6]:        16        16        12        12        24        24        24        24        24        24        24        24        16        16        20        16 
dram[7]:        21        15        21        21        21        21        21        21        21        21        18        19        13        11        11        15 
dram[8]:        12        12        12        12        24        24        24        24        24        24        24        24        12        16        12        16 
dram[9]:        11        15        21        21        21        21        21        21        21        21        18        17        15        12        15        14 
dram[10]:        12        12        12        12        24        24        24        24        24        24        24        24        16        12        12        12 
dram[11]:        11        10        21        21        21        21        21        21        21        21        18        17        11        15        11        14 
dram[12]:         8        12        12        12        24        24        24        24        24        24        24        24        16        16        20        16 
dram[13]:        13        13        21        21        21        21        21        21        21        21        18        17        12        13        13        11 
dram[14]:        16        24        12        12        24        24        24        24        24        24        24        24        16        16        16        12 
dram[15]:        18        21        21        21        21        21        21        21        21        21        18        17        12        14        11        11 
dram[16]:        16        16        16        12        24        24        24        24        24        24        24        24        14        16        13        16 
dram[17]:        14        11        21        21        21        21        21        21        21        21        18        17        11        12        11        14 
dram[18]:        13        16        12        12        24        24        24        24        24        24        24        24        16        12        12        12 
dram[19]:        11        14        21        21        21        21        21        21        21        21        18        17        14        12        11        14 
dram[20]:        12        12        12        16        24        24        24        24        24        24        24        24        16        16        20        16 
dram[21]:        14        18        21        21        21        21        21        21        21        21        18        17        14        18        16        15 
dram[22]:        12        12        12        12        24        24        24        24        24        24        24        24        12        12        12        12 
dram[23]:        11        18        21        21        21        21        21        21        21        21        18        17        14        11        11        12 
dram[24]:         8        12        12        12        24        24        24        24        24        24        24        24        12        12        16        12 
dram[25]:        11        13        21        21        21        21        21        21        21        21        18        17        14        11        12        11 
dram[26]:        20        12        12        12        24        24        24        24        24        24        24        24        16        12        12        12 
dram[27]:        10        13        21        21        21        21        21        21        21        21        18        17        14        13        11        11 
dram[28]:        16        20        12        12        24        24        24        24        24        24        24        24        16        16        12        12 
dram[29]:        11        14        21        21        21        21        21        21        21        21        18        17        11        14        11        12 
dram[30]:        12        16        12        16        24        24        24        24        24        24        24        24        16        16        16        12 
dram[31]:        14        13        21        21        21        21        21        21        21        21        18        17        14        12        12        12 
maximum service time to same row:
dram[0]:     18340     12707     20100     20076      7192      6741      5923      5971      6265      6296      6633      6635     12880     13363     16228     16176 
dram[1]:     18766     13297     21179     20533      8075      8017      6079      6103      6385      6432      7947      7932     11217     12182     15927     15916 
dram[2]:     18489     12874     19696     19164      7540      7852      5923      5971      6265      6296      6633      6635     12880     13363     16622     16601 
dram[3]:     17959     12494     20533     19060      7834      8560      8464      7374      6385      6432      7947      7932     11217     12182     15907     15896 
dram[4]:     18924     13335     20164     19632      6786      8379      9015      6547      6265      6296      6633      6635     12880     13363     16341     16369 
dram[5]:     18930     13439     21059     19411      7904      8449      9236      6418      6385      6432      7947      7932     11217     12182     15785     15770 
dram[6]:     17776     12165     20621     19123      7073      7420      8204      6757      6265      6296      6633      6635     12880     13363     16413     16375 
dram[7]:     18873     13428     20962     19076      7803      8947      7281      6329      6385      6432      7947      7932     11217     12182     16043     16018 
dram[8]:     19161     13593     19812     19491      7257      7638      6849      5971      6265      6296      6633      6635     12880     13363     16891     16855 
dram[9]:     20664     16231     20987     19656      7896      8706      6950      8103      6385      6432      7947      7932     11217     12182     16486     16512 
dram[10]:     18300     14969     19933     20018      8701      7772      5923      8157      6265      6296      6633      6635     12880     13363     16444     16404 
dram[11]:     18797     14491     20456     19594      8402      9377      6079      6103      6385      6432      7947      7932     11217     12182     15935     15943 
dram[12]:     18284     12746     19205     19180      7278      8762      9806      5971      6265      6296      6633      6635     12880     13363     16473     16456 
dram[13]:     19639     15403     20681     19644      9320      8210      8683      6103      6385      6432      7947      7932     11217     12182     15875     15864 
dram[14]:     19266     13549     19394     19991      5691      6109      5923      5971      6265      6296      6633      6635     12880     13363     16863     16690 
dram[15]:     19286     13790     20397     20127      7432      7416      6079      6103      6385      6432      7947      7932     11217     12182     16466     16440 
dram[16]:     18445     13000     19514     21047      7437      8356      5930      5971      6265      6296      6633      6635     12880     13363     16191     16287 
dram[17]:     20716     15231     20420     20911      6780      9485      6079      6103      6385      6432      7947      7932     11217     12182     15819     15810 
dram[18]:     19102     13486     19118     19881      8041      7306      5923      5971      6265      6296      6633      6635     12880     13363     16710     16665 
dram[19]:     19792     14319     20405     21109      7785      8384      6079      6103      6385      6432      7947      7932     11217     12182     16023     15982 
dram[20]:     18260     13425     20190     19870      7697      8406      6945      8767      6265      6296      6633      6635     12880     13363     16348     16325 
dram[21]:     19366     13909     21408     19693      7848      9044      6986      6729      6385      6432      7947      7932     11217     12182     15689     15675 
dram[22]:     18348     12755     18832     19445      8809      6327      8139      9769      6265      6296      6633      6635     12880     13363     16288     16261 
dram[23]:     18045     12661     19878     19514      7568      8167      8289      9313      6385      6432      7947      7932     11217     12182     15432     15422 
dram[24]:     18878     13291     19845     19843      8699      6219      5923      7405      6265      6296      6633      6635     12880     13363     16533     16545 
dram[25]:     19960     14373     21333     20618      8064      8778      8226      8293      6385      6432      7947      7932     11217     12182     15514     15516 
dram[26]:     19716     14103     19486     19455      9272      6674      7330      7658      6265      6296      6633      6635     12880     13363     16754     16789 
dram[27]:     21064     13906     20392     19777      8679      8458      7300      7449      6385      6432      7947      7932     11217     12182     16213     16197 
dram[28]:     18800     13229     19430     19863      8128      6621      5923      7493      6265      6296      6633      6635     12880     13363     16573     16576 
dram[29]:     18287     12797     21841     20788      6705      7772      7226      6874      6385      6432      7947      7932     11217     12182     15754     15742 
dram[30]:     19720     14954     19746     19344      7690      8264      5923      6610      6265      6296      6633      6635     12880     13363     16191     16205 
dram[31]:     18885     15018     20918     20136      8241      8833      6079      6103      6385      6432      7947      7932     11217     12182     15687     15691 
average row accesses per activate:
dram[0]:  4.168831  4.219731  4.987730  5.100000  5.847222  5.944445  4.497817  4.400000  3.983193  4.103448  3.815657  3.765586  3.887701  3.814815  4.009231  4.167742 
dram[1]:  3.665354  3.836910  4.650887  4.676647  5.587412  5.479730  4.330275  4.223684  3.768546  3.615819  3.183295  3.280576  3.263682  3.245658  3.529586  3.535714 
dram[2]:  4.126582  4.162996  4.818714  4.993827  6.021429  6.013986  4.723982  4.702222  3.969274  4.159883  3.836735  3.880829  3.959016  3.843085  4.094044  4.131833 
dram[3]:  3.796537  4.023256  5.040268  4.953020  5.716418  5.697842  4.362791  4.203540  3.848485  3.846385  3.430380  3.465296  3.452128  3.583333  3.697452  3.824503 
dram[4]:  4.130802  4.218340  4.917647  4.958084  6.099291  6.218978  4.895238  4.582609  4.157895  4.177843  3.935065  3.857143  4.008242  3.835544  4.158878  4.188498 
dram[5]:  3.646091  3.964758  4.703030  4.831250  5.728571  5.678571  4.502392  4.425926  3.931889  3.878788  3.455696  3.469388  3.527027  3.467914  3.594594  3.555556 
dram[6]:  4.426009  4.554502  5.231250  5.339869  5.964789  6.048276  4.788991  4.805430  4.173020  4.261905  3.787500  3.927083  4.033149  4.005525  4.277420  4.295082 
dram[7]:  3.881356  3.790393  4.775000  4.740260  5.765152  5.657143  4.663366  4.240000  3.836858  3.798220  3.506427  3.577428  3.539295  3.635098  3.764331  3.867110 
dram[8]:  4.291667  4.363636  5.172185  5.342466  6.136364  6.135338  4.899521  4.543103  4.188235  4.233728  3.937500  3.989362  4.239067  4.107955  4.537931  4.335570 
dram[9]:  3.770563  3.830357  4.779221  4.993243  6.126984  5.575540  4.561576  4.698020  3.863222  3.923313  3.491049  3.435443  3.631285  3.557692  3.807692  3.710191 
dram[10]:  4.316514  4.512077  5.083333  5.090322  6.227273  6.058824  4.491228  4.648889  4.025496  4.138728  3.877551  3.958005  3.951220  3.921833  4.087500  4.187702 
dram[11]:  3.625000  3.765217  4.536585  4.666667  5.664234  5.528572  4.549505  4.681592  3.813814  3.817910  3.366995  3.354680  3.477453  3.490617  3.511765  3.625387 
dram[12]:  4.237443  4.086580  4.815476  4.889571  5.829787  5.835714  4.576577  4.628319  4.133721  4.217647  3.840101  4.013333  3.964578  3.804749  4.207668  3.962963 
dram[13]:  3.732456  3.897778  5.026845  4.939597  6.023438  5.856061  4.400000  4.372727  3.785714  3.917431  3.176334  3.390000  3.355670  3.501362  3.639498  3.661342 
dram[14]:  4.162996  4.411215  4.993827  4.944445  5.795774  5.794326  4.589286  4.609649  4.002817  4.178362  3.856777  3.997340  3.765464  3.892183  4.030864  3.893617 
dram[15]:  3.789030  3.806867  4.612121  4.730062  5.594406  5.364865  4.304147  4.421296  3.816817  3.938462  3.381188  3.390547  3.306733  3.314721  3.452722  3.575758 
dram[16]:  4.198238  4.398104  4.939024  4.919753  5.873240  5.942029  4.694064  4.440678  3.947222  4.053824  4.092643  4.002653  3.732648  3.931880  4.278688  4.152103 
dram[17]:  3.643443  3.639676  4.662651  4.578313  5.794117  5.605634  4.487923  4.315315  3.607955  3.644886  3.402500  3.469388  3.389610  3.289340  3.410919  3.644860 
dram[18]:  4.327354  4.342593  4.921687  5.152866  6.057554  5.904109  4.622222  4.554112  4.134111  4.141211  4.018767  3.841026  3.860963  3.975138  4.088050  4.315254 
dram[19]:  3.840000  3.791111  5.006803  4.857143  5.870229  5.678832  4.364486  4.457944  3.768546  3.724638  3.421717  3.488432  3.542006  3.437666  3.437318  3.663492 
dram[20]:  4.195652  4.365741  5.083333  5.237179  6.124088  5.789115  4.882629  4.545455  4.157895  4.195907  3.837564  3.997348  3.932065  4.027933  4.135647  3.978593 
dram[21]:  3.829787  3.946188  4.877419  4.993464  5.602837  5.897059  4.695000  4.381395  3.836858  3.824405  3.395062  3.406015  3.472149  3.550964  3.663551  3.715655 
dram[22]:  4.298643  4.275701  4.810976  5.131579  5.955555  6.066176  4.755760  4.508621  4.074499  3.997222  3.912145  3.745049  3.696429  3.690537  3.957055  4.056962 
dram[23]:  3.731915  3.863014  4.720779  4.893333  5.688889  5.561151  4.497561  4.342593  3.708455  3.771261  3.363636  3.342233  3.427083  3.377261  3.588588  3.581818 
dram[24]:  4.463964  4.406393  5.035714  5.322581  5.992958  5.791946  4.840375  4.687500  4.235119  4.217009  3.825316  3.924870  3.874667  3.843915  4.192429  4.168790 
dram[25]:  3.893162  3.808696  4.880503  4.980392  5.414966  5.429530  4.545894  4.554502  3.691860  3.735465  3.313107  3.307506  3.435696  3.464191  3.722398  3.767742 
dram[26]:  4.419355  4.353211  5.000000  5.169935  6.286822  5.906475  4.608108  4.625551  3.991573  4.177326  3.820253  3.785000  3.874331  3.926829  4.205128  4.194805 
dram[27]:  3.763713  4.035714  4.855346  5.053691  5.705883  5.654676  4.529126  4.403670  3.819820  3.830357  3.313107  3.343137  3.422572  3.474667  3.681114  3.560000 
dram[28]:  4.542056  4.400922  5.091464  5.366013  6.380597  6.006993  4.642857  4.538462  4.065714  4.315315  3.973753  3.950521  4.038781  3.890374  4.199367  4.130159 
dram[29]:  3.658436  3.773109  4.500000  4.687117  5.278146  5.302631  4.238739  4.337838  3.953416  3.944785  3.339066  3.478372  3.468254  3.430446  3.439655  3.583081 
dram[30]:  4.166667  4.191781  4.793940  4.888199  6.014706  6.157895  4.728972  4.401674  4.011268  4.102564  3.922280  3.835443  3.875000  3.876676  3.954955  4.107143 
dram[31]:  3.888889  3.852679  4.650000  4.824676  5.368055  5.368055  4.314554  4.310502  3.652299  3.747093  3.408521  3.445844  3.372093  3.508108  3.566766  3.563636 
average row locality = 570015/139153 = 4.096318
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       952       932       820       817       815       816       916       940      1216      1224      1280      1280      1280      1280      1232      1216 
dram[1]:       911       886       788       789       771       770       829       846      1064      1071      1120      1120      1120      1120      1094      1091 
dram[2]:       968       943       828       812       811       820       928       940      1216      1224      1280      1280      1280      1280      1224      1224 
dram[3]:       864       862       751       738       741       754       824       834      1064      1071      1120      1120      1120      1120      1084      1077 
dram[4]:       960       956       836       835       836       812       912       936      1216      1224      1280      1280      1280      1280      1252      1240 
dram[5]:       870       877       779       775       775       758       828       845      1064      1071      1120      1120      1120      1120      1094      1084 
dram[6]:       980       964       845       821       816       840       928       944      1216      1224      1280      1280      1280      1280      1232      1224 
dram[7]:       889       868       767       737       734       753       826       836      1064      1071      1120      1120      1120      1120      1078      1071 
dram[8]:       921       901       780       780       776       776       908       936      1216      1224      1280      1280      1280      1280      1244      1224 
dram[9]:       851       837       736       739       738       735       810       831      1064      1071      1120      1120      1120      1120      1081      1068 
dram[10]:       934       916       793       788       788       784       908       928      1216      1224      1280      1280      1280      1280      1240      1224 
dram[11]:       856       854       754       742       742       736       803       823      1064      1071      1120      1120      1120      1120      1097      1084 
dram[12]:       920       920       808       800       797       785       900       928      1216      1224      1280      1280      1280      1280      1232      1212 
dram[13]:       838       846       748       742       748       736       830       844      1064      1071      1120      1120      1120      1117      1060      1052 
dram[14]:       924       920       808       796       800       796       912       940      1216      1224      1280      1280      1280      1280      1225      1208 
dram[15]:       878       864       766       772       772       760       818       837      1064      1071      1120      1120      1120      1120      1097      1087 
dram[16]:       932       920       814       800       800       781       912       928      1216      1224      1280      1280      1280      1280      1228      1214 
dram[17]:       873       877       771       763       754       758       815       840      1064      1071      1120      1120      1120      1117      1087      1076 
dram[18]:       952       932       820       820       808       820       924       930      1216      1224      1280      1280      1280      1276      1225      1212 
dram[19]:       853       846       739       746       746       743       818       834      1064      1071      1120      1120      1120      1120      1078      1064 
dram[20]:       963       932       792       820       808       811       924       928      1216      1224      1280      1280      1280      1280      1236      1236 
dram[21]:       872       855       757       763       763       763       823       824      1064      1071      1120      1120      1120      1120      1087      1087 
dram[22]:       936       904       791       780       780       792       916       924      1216      1224      1280      1280      1280      1280      1220      1220 
dram[23]:       854       825       727       734       734       731       806       816      1064      1071      1120      1120      1120      1120      1097      1087 
dram[24]:       972       960       848       836       823       823       915       928      1216      1224      1280      1280      1280      1280      1250      1236 
dram[25]:       895       875       776       762       762       775       825       839      1064      1071      1120      1120      1120      1120      1092      1081 
dram[26]:       940       932       820       800       792       800       912       929      1216      1224      1280      1280      1280      1280      1230      1212 
dram[27]:       877       886       774       753       744       744       817       838      1064      1071      1120      1120      1120      1120      1098      1084 
dram[28]:       964       944       832       828       827       823       924       940      1216      1224      1280      1280      1280      1280      1236      1216 
dram[29]:       897       875       771       762       762       770       828       841      1064      1071      1120      1120      1120      1120      1096      1090 
dram[30]:       916       904       789       788       780       779       896       928      1216      1224      1280      1280      1280      1280      1228      1204 
dram[31]:       856       856       752       745       734       736       803       820      1064      1071      1120      1120      1120      1120      1098      1081 
total dram reads = 514398
bank skew: 1280/727 = 1.76
chip skew: 17154/15026 = 1.14
number of total write accesses:
dram[0]:        96        80        16        16       128       168       456       464       824       816       924       928       700       656       316       320 
dram[1]:       130       113        11        23       114       150       421       430       771       778       953       938       733       715       388       376 
dram[2]:        72        52         0         0       136       160       464       472       820       828       896       872       680       672       372       328 
dram[3]:        89        70         0         0       121       143       429       437       770       773       895       867       680       648       353       318 
dram[4]:        92        88         0         4       136       160       464       472       824       836       944       928       720       672       360       360 
dram[5]:       126       115         0         4       121       143       429       437       771       782       926       915       703       681       406       399 
dram[6]:        80        84         0         0       136       160       464       472       828       832       940       916       728       696       376       352 
dram[7]:       131       109         4         0       121       143       429       437       771       782       921       921       707       707       413       384 
dram[8]:        80        84         4         0       136       160       464       472       832       828       928       880       696       664       368       352 
dram[9]:       107       111         0         0       121       143       429       437       774       779       932       894       686       664       408       368 
dram[10]:        84        76         0         4       136       160       464       472       820       832       960       920       716       712       372       352 
dram[11]:       123       112         0         0       121       143       429       437       768       779       935       913       732       694       408       371 
dram[12]:        84        96         4         0       136       160       464       472       824       840       940       908       716       648       376       344 
dram[13]:       104       118         3         1       121       143       429       437       777       785       945       909       693       640       386       378 
dram[14]:        84        96         4        20       136       160       464       472       820       820       912       892       760       664       356       324 
dram[15]:       132       125         4        16       121       143       429       437       774       782       939       912       779       721       416       387 
dram[16]:        88        92         4        16       136       168       464       480       820       828       900       920       688       664       364       324 
dram[17]:       138       125        12        15       121       150       429       444       771       791       910       928       703       688       407       371 
dram[18]:        76        60         0         0       136       168       464       488       808       852       880       880       684       664       340       292 
dram[19]:        85        86         0         8       121       150       429       451       771       798       893       900       714       686       401       350 
dram[20]:        80        56         4         0       136       168       464       488       824       844       944       920       669       665       344       298 
dram[21]:       111       100         4         4       121       150       429       451       771       801       962       931       744       688       383       351 
dram[22]:        68        60         0         0       136       168       464       488       824       860       948       936       676       676       322       304 
dram[23]:       103        83         0         0       121       150       429       451       777       804       943       975       760       716       394       403 
dram[24]:        76        68         4         0       136       168       464       488       828       856       936       948       700       708       356       328 
dram[25]:        97       103         0         0       121       150       429       451       771       801       932       933       732       727       374       360 
dram[26]:        76        68         0         0       136       168       464       488       820       852       920       940       680       676       352       336 
dram[27]:       106        99         0         0       121       150       429       451       777       807       934       933       722       697       382       373 
dram[28]:       104       108        12         4       136       168       464       488       828       852       940       948       712       701       388       348 
dram[29]:       119       117        16         5       122       150       429       451       778       804       910       945       716       716       400       377 
dram[30]:        64        68        24         8       152       168       464       496       832       864       936       940       713       676       388       372 
dram[31]:       108        74        23         8       137       150       429       459       776       807       911       948       716       684       417       382 
total dram writes = 223249
min_bank_accesses = 0!
chip skew: 7201/6593 = 1.09
average mf latency per bank:
dram[0]:       7079      7228      5618      5631      3988      3951      4045      4005      3991      4015      4605      4541      5438      5506      6639      6697
dram[1]:       5280      5447      4367      4565      3169      3145      3070      3035      2921      2988      3254      3296      3998      4134      4901      4977
dram[2]:       7354      7550      5899      5692      3927      4049      3975      3982      3919      3977      4737      4823      5505      5498      6333      6635
dram[3]:       5419      5513      4329      4232      3020      3044      3048      3037      2991      3042      3462      3569      4131      4154      4775      4902
dram[4]:       6729      6730      5201      5269      3768      3870      4047      3983      4057      4031      4658      4667      5286      5465      5987      5972
dram[5]:       5536      5599      4399      4678      3032      3094      3060      3018      2999      3021      3432      3439      4241      4298      4723      4826
dram[6]:       7086      6722      5582      5581      3904      3921      4013      3986      4006      3966      4582      4640      5401      5423      6287      6260
dram[7]:       6105      6334      5196      5398      3269      3342      3018      3019      2917      2906      3357      3407      4287      4402      5158      5516
dram[8]:       7257      7189      5672      5334      3983      3979      4078      4020      4068      4126      4763      4787      5470      5525      6446      6336
dram[9]:       6050      6239      5245      4844      3300      3238      3084      3017      2961      3056      3393      3498      4432      4539      5311      5434
dram[10]:       7297      7416      5921      5997      4093      4058      4039      3911      3929      3878      4558      4529      5383      5298      6162      6360
dram[11]:       6374      6335      5402      5499      3345      3393      3024      2979      2875      2875      3279      3312      4214      4410      5183      5493
dram[12]:       7328      7274      6082      5918      4073      4083      4008      3964      3975      3953      4551      4656      5452      5672      6311      6502
dram[13]:       5933      5740      4914      4802      3079      3144      3012      2998      2963      3064      3445      3563      4502      4714      5145      5236
dram[14]:       7367      7255      6419      5876      4185      3988      3945      3805      3926      3917      4669      4536      5196      5486      6426      6606
dram[15]:       5935      5670      5076      4774      3366      3315      3143      3142      3117      3176      3525      3577      4169      4377      4992      5175
dram[16]:       6538      6878      5055      4986      3942      3883      4056      4101      4139      4259      4820      5015      5318      5660      6095      6479
dram[17]:       5359      5228      4349      4063      3014      3050      3042      3041      3092      3127      3582      3593      4210      4295      4831      4837
dram[18]:       7150      7109      5453      5076      3904      3878      4045      4033      4192      4137      5019      5098      5555      5644      6504      6781
dram[19]:       5706      5577      4517      4218      3050      2989      3044      3035      3050      3089      3604      3689      4167      4321      4879      5046
dram[20]:       7013      7327      5815      5653      4030      3957      3890      3854      3817      3886      4470      4604      5664      5566      6514      6567
dram[21]:       5761      5844      4796      4698      3070      3000      3067      3005      2950      2970      3413      3500      4338      4394      5101      5138
dram[22]:       7863      7934      6685      6488      4257      4173      3947      3964      3916      4001      4470      4763      5624      5832      6971      7062
dram[23]:       5658      5743      4794      4564      3271      3207      3035      3028      2962      2980      3272      3315      3979      4201      4862      4829
dram[24]:       6700      6938      5237      5427      3848      3890      3814      3859      3813      3873      4442      4513      5197      5314      6250      6404
dram[25]:       6039      6097      4995      4947      3182      3115      2984      2980      2922      2945      3470      3533      4388      4526      5388      5492
dram[26]:       7255      7513      5824      5672      3920      3873      3891      3912      3979      4018      4660      4720      5771      5635      6535      6566
dram[27]:       5963      6145      4941      4890      3246      3177      2956      2926      2902      2925      3328      3492      4401      4445      5217      5151
dram[28]:       6485      6278      5262      5102      3753      3731      3679      3758      3747      3815      4364      4447      5129      5331      5827      6122
dram[29]:       5545      5655      4811      4550      3086      2995      2863      2894      2852      2852      3363      3414      4209      4324      5036      5210
dram[30]:       7525      7179      5585      5340      3879      4118      3895      3911      4013      4051      4613      4714      5499      5614      6445      6543
dram[31]:       5742      5720      4430      4422      3092      3193      3099      3010      3022      3044      3401      3497      4242      4319      4870      5193
maximum mf latency per bank:
dram[0]:       9996      9661      9627      9605      9095      9388      7709      7356      8723      9918     10977      8572     11755     11098     11169     11171
dram[1]:       8971      8952      9734      9805      9331      9703      6086      5577      7398      9316      8545      9397      8561      9555      8998      8765
dram[2]:      11745     11808     11722     11751     10852     11143      6493      6943     10945      9563     10790     11145     12177     11688     11729     12108
dram[3]:       9878      9804      9210      9222      7425      9209      5599      5648      9703      9751      9663      9722     10162      9892     10257     10717
dram[4]:      10002      9216      9969      9166      9000      8429      6360      6556      9596      9242     10173      9949     10296     10436      9321      9302
dram[5]:       9447      9214      9222      9362      9201      7264      6045      5753      9417      9828      9865      9844      9508      9866      9828      9458
dram[6]:      10162     11102     11238     11246      9591      8885      7043      6438     10597      9475      9343      9519     10675     10775     10277     10665
dram[7]:       9431      9665      9981     10204      9471      9524      5928      5974     10135      5839     10036      8694      9977      9985     10226     10446
dram[8]:      10686     10331      9343     10082      8503      8771      7871      7079      8043      8127     10715      8722     10770     10917     10643     10331
dram[9]:       9455      9697      9218      9342      8076      8364      6717      5952      6191      7577      8090      9381     10231      9794      9454      9794
dram[10]:      10488     10891     10422     10584      8158      8616      7723      7553      6072      7443      8921      8554     10357      9661     10347      9829
dram[11]:      11240     11356     11172     11384      7783      9112      6255      6206      6649      7193     11129      8726     11728     11682     11471     11472
dram[12]:       9534      9512      9440      9484      7955      8002      7786      7325      7495      7440      9164      9780     10197      9977     10147     10172
dram[13]:       9624      9639      9558      9275      7543      7579      6262      6702      6886      7107      8762      9621      9650      9890      9497      9392
dram[14]:      11663     11767     11542     11636     11134     11212      7075      5830      7595      9302      9801      9774     11903     11943     12440     11835
dram[15]:       9156      9018      8341      8502      8147      8380      6448      5836      6704      8171      9198      8708      9813     10026      9154      9138
dram[16]:       9227      9379      8904      9140      8706      8938      7177      6611      7727      7732      8220      9082      9199      9864      9156      9858
dram[17]:       8380      8604      8384      8637      7518      7110      5566      5066      7001      7397      7361      7412      8610      8165      8322      8915
dram[18]:       9813     10548      9733      9909      9106      9386      7238      7154      7819      7124      9014     10572     10358     12014     10404     11992
dram[19]:       8842      9563      8943      8964      7617      7665      5550      5562      6955      6584      7511      8612      9601      9057      9272      9561
dram[20]:      11869     11868     11412     11211     11240     10639      5909      5832      6877     10012      9716     11072     13009     13014     13137     12757
dram[21]:      10626     10495     10254     10295      9370      9421      4917      4803      7694      7579     10060      9869     11426     11737     11367     11173
dram[22]:      11310     11352     12377     12478     10449     10481      6425      6681      6972      8674      9831     10774     11390     12321     11356     12157
dram[23]:       7847      8828      7943      7941      7941      7723      4789      5269      7278      7037      7895      8305      8488      8983      8574      8989
dram[24]:      12030     12398     12145     12396      8454      8895      5824      6102      7116      7259      9646     11145     11607     12163     11976     12351
dram[25]:      10170     10647     11091     11008      9243      8788      4672      5178      9284      8040      9395      9415     10019      9673     10225     10529
dram[26]:      10162      9960     10102     10089      9619      9598      7054      6669      7596      8145      8844      9267     10363     10419     10796     10166
dram[27]:       8659      9340      9378      9471      7899      8713      5873      6108      5867      6367      7408      8192      8722      9162      8502      8547
dram[28]:       9188      9454      8710      8931      8014      8126      5824      5832      6777      8660      8430      8558      9667      9483      9444      9938
dram[29]:       9369      9082      9085      9325      8488      8511      4812      4684      7039      5995      8433      9133      9419     10072      9424      9515
dram[30]:       9279      9922      8770      8768      8258      8201      5987      7069      9572      8236      9186     10074      9221     10078      9301      9625
dram[31]:       8211      8381      8216      8150      8030      7931      5683      5903      7206      6858      8956      9273     10336      9426      8526      8821
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 113): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=11688 n_act=4420 n_pre=4406 n_ref_event=0 n_req=18743 n_rd=16957 n_rd_L2_A=0 n_write=0 n_wr_bk=6848 bw_util=0.6161
n_activity=34408 dram_eff=0.6918
bk0: 939a 25279i bk1: 920a 26088i bk2: 808a 29592i bk3: 811a 29755i bk4: 810a 30398i bk5: 813a 29821i bk6: 916a 24456i bk7: 940a 23657i bk8: 1216a 16169i bk9: 1224a 16622i bk10: 1280a 13863i bk11: 1280a 12688i bk12: 1280a 15362i bk13: 1280a 15409i bk14: 1228a 19854i bk15: 1212a 20103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763210
Row_Buffer_Locality_read = 0.813182
Row_Buffer_Locality_write = 0.269231
Bank_Level_Parallism = 8.371759
Bank_Level_Parallism_Col = 5.797019
Bank_Level_Parallism_Ready = 1.958286
write_to_read_ratio_blp_rw_average = 0.369890
GrpLevelPara = 3.326672 

BW Util details:
bwutil = 0.616135 
total_CMD = 38636 
util_bw = 23805 
Wasted_Col = 10315 
Wasted_Row = 249 
Idle = 4267 

BW Util Bottlenecks: 
RCDc_limit = 13859 
RCDWRc_limit = 3679 
WTRc_limit = 7379 
RTWc_limit = 30588 
CCDLc_limit = 10183 
rwq = 0 
CCDLc_limit_alone = 6080 
WTRc_limit_alone = 6449 
RTWc_limit_alone = 27415 

Commands details: 
total_CMD = 38636 
n_nop = 11688 
Read = 16957 
Write = 0 
L2_Alloc = 0 
L2_WB = 6848 
n_act = 4420 
n_pre = 4406 
n_ref = 0 
n_req = 18743 
total_req = 23805 

Dual Bus Interface Util: 
issued_total_row = 8826 
issued_total_col = 23805 
Row_Bus_Util =  0.228440 
CoL_Bus_Util = 0.616135 
Either_Row_CoL_Bus_Util = 0.697484 
Issued_on_Two_Bus_Simul_Util = 0.147091 
issued_two_Eff = 0.210888 
queue_avg = 54.995522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.9955
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 89): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=12733 n_act=4576 n_pre=4562 n_ref_event=0 n_req=17264 n_rd=15328 n_rd_L2_A=0 n_write=0 n_wr_bk=7008 bw_util=0.5781
n_activity=34011 dram_eff=0.6567
bk0: 898a 24187i bk1: 864a 24784i bk2: 782a 29225i bk3: 775a 28302i bk4: 766a 29995i bk5: 768a 29026i bk6: 829a 25971i bk7: 846a 25777i bk8: 1064a 17984i bk9: 1071a 17224i bk10: 1120a 13603i bk11: 1120a 13053i bk12: 1120a 15131i bk13: 1120a 14845i bk14: 1094a 18946i bk15: 1091a 20097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733837
Row_Buffer_Locality_read = 0.789930
Row_Buffer_Locality_write = 0.273165
Bank_Level_Parallism = 8.469259
Bank_Level_Parallism_Col = 5.689071
Bank_Level_Parallism_Ready = 1.948827
write_to_read_ratio_blp_rw_average = 0.382073
GrpLevelPara = 3.291178 

BW Util details:
bwutil = 0.578114 
total_CMD = 38636 
util_bw = 22336 
Wasted_Col = 11139 
Wasted_Row = 438 
Idle = 4723 

BW Util Bottlenecks: 
RCDc_limit = 14802 
RCDWRc_limit = 4241 
WTRc_limit = 8370 
RTWc_limit = 29773 
CCDLc_limit = 9904 
rwq = 0 
CCDLc_limit_alone = 6045 
WTRc_limit_alone = 7339 
RTWc_limit_alone = 26945 

Commands details: 
total_CMD = 38636 
n_nop = 12733 
Read = 15328 
Write = 0 
L2_Alloc = 0 
L2_WB = 7008 
n_act = 4576 
n_pre = 4562 
n_ref = 0 
n_req = 17264 
total_req = 22336 

Dual Bus Interface Util: 
issued_total_row = 9138 
issued_total_col = 22336 
Row_Bus_Util =  0.236515 
CoL_Bus_Util = 0.578114 
Either_Row_CoL_Bus_Util = 0.670437 
Issued_on_Two_Bus_Simul_Util = 0.144192 
issued_two_Eff = 0.215072 
queue_avg = 51.798710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.7987
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 99): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=11791 n_act=4375 n_pre=4361 n_ref_event=0 n_req=18764 n_rd=17008 n_rd_L2_A=0 n_write=0 n_wr_bk=6724 bw_util=0.6142
n_activity=34495 dram_eff=0.688
bk0: 960a 25128i bk1: 932a 26216i bk2: 824a 29889i bk3: 808a 29408i bk4: 808a 29890i bk5: 820a 29211i bk6: 928a 23569i bk7: 940a 23076i bk8: 1216a 15669i bk9: 1224a 16431i bk10: 1280a 13861i bk11: 1280a 13004i bk12: 1280a 15434i bk13: 1280a 14630i bk14: 1220a 20225i bk15: 1208a 20684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765882
Row_Buffer_Locality_read = 0.810288
Row_Buffer_Locality_write = 0.318935
Bank_Level_Parallism = 8.422670
Bank_Level_Parallism_Col = 5.851076
Bank_Level_Parallism_Ready = 1.907425
write_to_read_ratio_blp_rw_average = 0.381003
GrpLevelPara = 3.350185 

BW Util details:
bwutil = 0.614246 
total_CMD = 38636 
util_bw = 23732 
Wasted_Col = 10566 
Wasted_Row = 197 
Idle = 4141 

BW Util Bottlenecks: 
RCDc_limit = 14437 
RCDWRc_limit = 3199 
WTRc_limit = 6872 
RTWc_limit = 32717 
CCDLc_limit = 10838 
rwq = 0 
CCDLc_limit_alone = 6474 
WTRc_limit_alone = 5894 
RTWc_limit_alone = 29331 

Commands details: 
total_CMD = 38636 
n_nop = 11791 
Read = 17008 
Write = 0 
L2_Alloc = 0 
L2_WB = 6724 
n_act = 4375 
n_pre = 4361 
n_ref = 0 
n_req = 18764 
total_req = 23732 

Dual Bus Interface Util: 
issued_total_row = 8736 
issued_total_col = 23732 
Row_Bus_Util =  0.226110 
CoL_Bus_Util = 0.614246 
Either_Row_CoL_Bus_Util = 0.694818 
Issued_on_Two_Bus_Simul_Util = 0.145538 
issued_two_Eff = 0.209462 
queue_avg = 55.830261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.8303
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 113): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=13743 n_act=4254 n_pre=4239 n_ref_event=0 n_req=16895 n_rd=15088 n_rd_L2_A=0 n_write=0 n_wr_bk=6528 bw_util=0.5595
n_activity=33801 dram_eff=0.6395
bk0: 854a 26431i bk1: 849a 26514i bk2: 751a 30979i bk3: 738a 30893i bk4: 731a 30768i bk5: 751a 30040i bk6: 821a 25462i bk7: 831a 25540i bk8: 1064a 18684i bk9: 1071a 18129i bk10: 1120a 14548i bk11: 1120a 14847i bk12: 1120a 17049i bk13: 1120a 17305i bk14: 1073a 20543i bk15: 1074a 21758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747133
Row_Buffer_Locality_read = 0.798834
Row_Buffer_Locality_write = 0.298447
Bank_Level_Parallism = 7.943366
Bank_Level_Parallism_Col = 5.448779
Bank_Level_Parallism_Ready = 1.886473
write_to_read_ratio_blp_rw_average = 0.387988
GrpLevelPara = 3.170942 

BW Util details:
bwutil = 0.559478 
total_CMD = 38636 
util_bw = 21616 
Wasted_Col = 11029 
Wasted_Row = 780 
Idle = 5211 

BW Util Bottlenecks: 
RCDc_limit = 13955 
RCDWRc_limit = 4024 
WTRc_limit = 6359 
RTWc_limit = 28074 
CCDLc_limit = 9402 
rwq = 0 
CCDLc_limit_alone = 5887 
WTRc_limit_alone = 5594 
RTWc_limit_alone = 25324 

Commands details: 
total_CMD = 38636 
n_nop = 13743 
Read = 15088 
Write = 0 
L2_Alloc = 0 
L2_WB = 6528 
n_act = 4254 
n_pre = 4239 
n_ref = 0 
n_req = 16895 
total_req = 21616 

Dual Bus Interface Util: 
issued_total_row = 8493 
issued_total_col = 21616 
Row_Bus_Util =  0.219821 
CoL_Bus_Util = 0.559478 
Either_Row_CoL_Bus_Util = 0.644295 
Issued_on_Two_Bus_Simul_Util = 0.135004 
issued_two_Eff = 0.209537 
queue_avg = 47.051067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.0511
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 113): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=11501 n_act=4353 n_pre=4341 n_ref_event=0 n_req=18900 n_rd=17079 n_rd_L2_A=0 n_write=0 n_wr_bk=6996 bw_util=0.6231
n_activity=34473 dram_eff=0.6984
bk0: 956a 24610i bk1: 944a 25307i bk2: 836a 29527i bk3: 826a 29190i bk4: 825a 30513i bk5: 812a 30895i bk6: 912a 25958i bk7: 936a 24923i bk8: 1216a 17932i bk9: 1224a 15707i bk10: 1280a 14083i bk11: 1280a 13379i bk12: 1280a 15188i bk13: 1280a 16344i bk14: 1248a 20608i bk15: 1224a 21438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768635
Row_Buffer_Locality_read = 0.814271
Row_Buffer_Locality_write = 0.323630
Bank_Level_Parallism = 8.175537
Bank_Level_Parallism_Col = 5.645202
Bank_Level_Parallism_Ready = 1.941931
write_to_read_ratio_blp_rw_average = 0.362409
GrpLevelPara = 3.318190 

BW Util details:
bwutil = 0.623124 
total_CMD = 38636 
util_bw = 24075 
Wasted_Col = 10087 
Wasted_Row = 258 
Idle = 4216 

BW Util Bottlenecks: 
RCDc_limit = 13941 
RCDWRc_limit = 3293 
WTRc_limit = 6958 
RTWc_limit = 27172 
CCDLc_limit = 9718 
rwq = 0 
CCDLc_limit_alone = 6045 
WTRc_limit_alone = 6079 
RTWc_limit_alone = 24378 

Commands details: 
total_CMD = 38636 
n_nop = 11501 
Read = 17079 
Write = 0 
L2_Alloc = 0 
L2_WB = 6996 
n_act = 4353 
n_pre = 4341 
n_ref = 0 
n_req = 18900 
total_req = 24075 

Dual Bus Interface Util: 
issued_total_row = 8694 
issued_total_col = 24075 
Row_Bus_Util =  0.225023 
CoL_Bus_Util = 0.623124 
Either_Row_CoL_Bus_Util = 0.702324 
Issued_on_Two_Bus_Simul_Util = 0.145823 
issued_two_Eff = 0.207629 
queue_avg = 55.010483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.0105
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 2): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=13126 n_act=4341 n_pre=4332 n_ref_event=0 n_req=17148 n_rd=15241 n_rd_L2_A=0 n_write=0 n_wr_bk=6902 bw_util=0.5731
n_activity=33854 dram_eff=0.6541
bk0: 855a 24623i bk1: 869a 25683i bk2: 775a 30177i bk3: 771a 29850i bk4: 767a 30027i bk5: 754a 29942i bk6: 824a 25770i bk7: 837a 25550i bk8: 1064a 18644i bk9: 1071a 17831i bk10: 1120a 14855i bk11: 1120a 14203i bk12: 1120a 16094i bk13: 1120a 15491i bk14: 1090a 19239i bk15: 1084a 19338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745421
Row_Buffer_Locality_read = 0.795672
Row_Buffer_Locality_write = 0.328253
Bank_Level_Parallism = 8.242838
Bank_Level_Parallism_Col = 5.631866
Bank_Level_Parallism_Ready = 1.963510
write_to_read_ratio_blp_rw_average = 0.390529
GrpLevelPara = 3.268968 

BW Util details:
bwutil = 0.573118 
total_CMD = 38636 
util_bw = 22143 
Wasted_Col = 11141 
Wasted_Row = 434 
Idle = 4918 

BW Util Bottlenecks: 
RCDc_limit = 14721 
RCDWRc_limit = 3875 
WTRc_limit = 6996 
RTWc_limit = 31225 
CCDLc_limit = 9884 
rwq = 0 
CCDLc_limit_alone = 6013 
WTRc_limit_alone = 6178 
RTWc_limit_alone = 28172 

Commands details: 
total_CMD = 38636 
n_nop = 13126 
Read = 15241 
Write = 0 
L2_Alloc = 0 
L2_WB = 6902 
n_act = 4341 
n_pre = 4332 
n_ref = 0 
n_req = 17148 
total_req = 22143 

Dual Bus Interface Util: 
issued_total_row = 8673 
issued_total_col = 22143 
Row_Bus_Util =  0.224480 
CoL_Bus_Util = 0.573118 
Either_Row_CoL_Bus_Util = 0.660265 
Issued_on_Two_Bus_Simul_Util = 0.137333 
issued_two_Eff = 0.207997 
queue_avg = 49.491150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.4911
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 111): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=11568 n_act=4268 n_pre=4254 n_ref_event=0 n_req=18920 n_rd=17096 n_rd_L2_A=0 n_write=0 n_wr_bk=6996 bw_util=0.6236
n_activity=34319 dram_eff=0.702
bk0: 968a 24533i bk1: 940a 25735i bk2: 836a 29420i bk3: 816a 29907i bk4: 812a 30063i bk5: 836a 30009i bk6: 928a 25473i bk7: 944a 24046i bk8: 1216a 18700i bk9: 1224a 17349i bk10: 1280a 14547i bk11: 1280a 14351i bk12: 1280a 15698i bk13: 1280a 15975i bk14: 1232a 19214i bk15: 1224a 19847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773388
Row_Buffer_Locality_read = 0.819192
Row_Buffer_Locality_write = 0.327066
Bank_Level_Parallism = 8.230595
Bank_Level_Parallism_Col = 5.729134
Bank_Level_Parallism_Ready = 1.953553
write_to_read_ratio_blp_rw_average = 0.360445
GrpLevelPara = 3.293751 

BW Util details:
bwutil = 0.623564 
total_CMD = 38636 
util_bw = 24092 
Wasted_Col = 9987 
Wasted_Row = 202 
Idle = 4355 

BW Util Bottlenecks: 
RCDc_limit = 13159 
RCDWRc_limit = 3226 
WTRc_limit = 7572 
RTWc_limit = 26271 
CCDLc_limit = 9761 
rwq = 0 
CCDLc_limit_alone = 5992 
WTRc_limit_alone = 6618 
RTWc_limit_alone = 23456 

Commands details: 
total_CMD = 38636 
n_nop = 11568 
Read = 17096 
Write = 0 
L2_Alloc = 0 
L2_WB = 6996 
n_act = 4268 
n_pre = 4254 
n_ref = 0 
n_req = 18920 
total_req = 24092 

Dual Bus Interface Util: 
issued_total_row = 8522 
issued_total_col = 24092 
Row_Bus_Util =  0.220571 
CoL_Bus_Util = 0.623564 
Either_Row_CoL_Bus_Util = 0.700590 
Issued_on_Two_Bus_Simul_Util = 0.143545 
issued_two_Eff = 0.204891 
queue_avg = 54.426079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.4261
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 113): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=13398 n_act=4256 n_pre=4242 n_ref_event=0 n_req=17025 n_rd=15118 n_rd_L2_A=0 n_write=0 n_wr_bk=6905 bw_util=0.57
n_activity=33456 dram_eff=0.6583
bk0: 885a 25257i bk1: 843a 25462i bk2: 762a 29398i bk3: 729a 29254i bk4: 726a 30359i bk5: 751a 29857i bk6: 826a 25918i bk7: 836a 25076i bk8: 1064a 19348i bk9: 1071a 18100i bk10: 1120a 14654i bk11: 1120a 14015i bk12: 1120a 16354i bk13: 1120a 15920i bk14: 1078a 20109i bk15: 1067a 20661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.748895
Row_Buffer_Locality_read = 0.798519
Row_Buffer_Locality_write = 0.340588
Bank_Level_Parallism = 8.290923
Bank_Level_Parallism_Col = 5.706472
Bank_Level_Parallism_Ready = 1.918903
write_to_read_ratio_blp_rw_average = 0.378768
GrpLevelPara = 3.293283 

BW Util details:
bwutil = 0.570012 
total_CMD = 38636 
util_bw = 22023 
Wasted_Col = 10737 
Wasted_Row = 455 
Idle = 5421 

BW Util Bottlenecks: 
RCDc_limit = 13971 
RCDWRc_limit = 3745 
WTRc_limit = 7383 
RTWc_limit = 29979 
CCDLc_limit = 9778 
rwq = 0 
CCDLc_limit_alone = 5993 
WTRc_limit_alone = 6470 
RTWc_limit_alone = 27107 

Commands details: 
total_CMD = 38636 
n_nop = 13398 
Read = 15118 
Write = 0 
L2_Alloc = 0 
L2_WB = 6905 
n_act = 4256 
n_pre = 4242 
n_ref = 0 
n_req = 17025 
total_req = 22023 

Dual Bus Interface Util: 
issued_total_row = 8498 
issued_total_col = 22023 
Row_Bus_Util =  0.219950 
CoL_Bus_Util = 0.570012 
Either_Row_CoL_Bus_Util = 0.653225 
Issued_on_Two_Bus_Simul_Util = 0.136738 
issued_two_Eff = 0.209327 
queue_avg = 50.332512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.3325
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 113): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=12039 n_act=4148 n_pre=4133 n_ref_event=0 n_req=18543 n_rd=16753 n_rd_L2_A=0 n_write=0 n_wr_bk=6888 bw_util=0.6119
n_activity=34274 dram_eff=0.6898
bk0: 908a 25730i bk1: 893a 27114i bk2: 780a 30784i bk3: 780a 30564i bk4: 776a 29595i bk5: 776a 29231i bk6: 908a 25484i bk7: 936a 23249i bk8: 1216a 18337i bk9: 1224a 16509i bk10: 1280a 13521i bk11: 1280a 14607i bk12: 1280a 16688i bk13: 1280a 16904i bk14: 1228a 20804i bk15: 1208a 21400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775475
Row_Buffer_Locality_read = 0.821247
Row_Buffer_Locality_write = 0.330626
Bank_Level_Parallism = 8.068315
Bank_Level_Parallism_Col = 5.643324
Bank_Level_Parallism_Ready = 1.916966
write_to_read_ratio_blp_rw_average = 0.386105
GrpLevelPara = 3.281554 

BW Util details:
bwutil = 0.611890 
total_CMD = 38636 
util_bw = 23641 
Wasted_Col = 10360 
Wasted_Row = 223 
Idle = 4412 

BW Util Bottlenecks: 
RCDc_limit = 13386 
RCDWRc_limit = 3205 
WTRc_limit = 6178 
RTWc_limit = 30000 
CCDLc_limit = 10655 
rwq = 0 
CCDLc_limit_alone = 6610 
WTRc_limit_alone = 5396 
RTWc_limit_alone = 26737 

Commands details: 
total_CMD = 38636 
n_nop = 12039 
Read = 16753 
Write = 0 
L2_Alloc = 0 
L2_WB = 6888 
n_act = 4148 
n_pre = 4133 
n_ref = 0 
n_req = 18543 
total_req = 23641 

Dual Bus Interface Util: 
issued_total_row = 8281 
issued_total_col = 23641 
Row_Bus_Util =  0.214334 
CoL_Bus_Util = 0.611890 
Either_Row_CoL_Bus_Util = 0.688399 
Issued_on_Two_Bus_Simul_Util = 0.137825 
issued_two_Eff = 0.200211 
queue_avg = 54.861813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.8618
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 58): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=13517 n_act=4213 n_pre=4199 n_ref_event=0 n_req=16860 n_rd=15028 n_rd_L2_A=0 n_write=0 n_wr_bk=6836 bw_util=0.5659
n_activity=33314 dram_eff=0.6563
bk0: 845a 25816i bk1: 830a 26275i bk2: 736a 30030i bk3: 739a 30227i bk4: 738a 30287i bk5: 735a 28986i bk6: 810a 25564i bk7: 831a 26201i bk8: 1064a 19126i bk9: 1071a 17920i bk10: 1120a 15017i bk11: 1120a 14622i bk12: 1120a 17395i bk13: 1120a 16990i bk14: 1081a 20904i bk15: 1068a 20748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.749733
Row_Buffer_Locality_read = 0.801517
Row_Buffer_Locality_write = 0.321409
Bank_Level_Parallism = 8.138923
Bank_Level_Parallism_Col = 5.560522
Bank_Level_Parallism_Ready = 1.907062
write_to_read_ratio_blp_rw_average = 0.386849
GrpLevelPara = 3.247808 

BW Util details:
bwutil = 0.565897 
total_CMD = 38636 
util_bw = 21864 
Wasted_Col = 10709 
Wasted_Row = 467 
Idle = 5596 

BW Util Bottlenecks: 
RCDc_limit = 13880 
RCDWRc_limit = 3834 
WTRc_limit = 6612 
RTWc_limit = 28669 
CCDLc_limit = 9186 
rwq = 0 
CCDLc_limit_alone = 5705 
WTRc_limit_alone = 5793 
RTWc_limit_alone = 26007 

Commands details: 
total_CMD = 38636 
n_nop = 13517 
Read = 15028 
Write = 0 
L2_Alloc = 0 
L2_WB = 6836 
n_act = 4213 
n_pre = 4199 
n_ref = 0 
n_req = 16860 
total_req = 21864 

Dual Bus Interface Util: 
issued_total_row = 8412 
issued_total_col = 21864 
Row_Bus_Util =  0.217724 
CoL_Bus_Util = 0.565897 
Either_Row_CoL_Bus_Util = 0.650145 
Issued_on_Two_Bus_Simul_Util = 0.133477 
issued_two_Eff = 0.205303 
queue_avg = 49.804691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.8047
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 113): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=11747 n_act=4295 n_pre=4280 n_ref_event=0 n_req=18633 n_rd=16810 n_rd_L2_A=0 n_write=0 n_wr_bk=7004 bw_util=0.6164
n_activity=34268 dram_eff=0.6949
bk0: 920a 25083i bk1: 914a 25096i bk2: 792a 30107i bk3: 788a 29868i bk4: 788a 31089i bk5: 784a 30361i bk6: 908a 25295i bk7: 928a 24783i bk8: 1216a 17211i bk9: 1224a 17237i bk10: 1280a 13660i bk11: 1280a 14450i bk12: 1280a 15898i bk13: 1280a 15976i bk14: 1220a 20282i bk15: 1208a 20288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768539
Row_Buffer_Locality_read = 0.814548
Row_Buffer_Locality_write = 0.328018
Bank_Level_Parallism = 8.178372
Bank_Level_Parallism_Col = 5.657557
Bank_Level_Parallism_Ready = 1.946586
write_to_read_ratio_blp_rw_average = 0.353813
GrpLevelPara = 3.287755 

BW Util details:
bwutil = 0.616368 
total_CMD = 38636 
util_bw = 23814 
Wasted_Col = 10186 
Wasted_Row = 243 
Idle = 4393 

BW Util Bottlenecks: 
RCDc_limit = 13336 
RCDWRc_limit = 3543 
WTRc_limit = 7184 
RTWc_limit = 26810 
CCDLc_limit = 9875 
rwq = 0 
CCDLc_limit_alone = 6162 
WTRc_limit_alone = 6239 
RTWc_limit_alone = 24042 

Commands details: 
total_CMD = 38636 
n_nop = 11747 
Read = 16810 
Write = 0 
L2_Alloc = 0 
L2_WB = 7004 
n_act = 4295 
n_pre = 4280 
n_ref = 0 
n_req = 18633 
total_req = 23814 

Dual Bus Interface Util: 
issued_total_row = 8575 
issued_total_col = 23814 
Row_Bus_Util =  0.221943 
CoL_Bus_Util = 0.616368 
Either_Row_CoL_Bus_Util = 0.695957 
Issued_on_Two_Bus_Simul_Util = 0.142354 
issued_two_Eff = 0.204545 
queue_avg = 55.103558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.1036
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 113): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=13246 n_act=4364 n_pre=4349 n_ref_event=0 n_req=16952 n_rd=15053 n_rd_L2_A=0 n_write=0 n_wr_bk=6895 bw_util=0.5681
n_activity=33732 dram_eff=0.6507
bk0: 840a 25537i bk1: 838a 25955i bk2: 743a 30102i bk3: 742a 29801i bk4: 742a 30490i bk5: 733a 30342i bk6: 803a 26641i bk7: 823a 26299i bk8: 1064a 18578i bk9: 1071a 18623i bk10: 1120a 13648i bk11: 1120a 14142i bk12: 1120a 15909i bk13: 1120a 15776i bk14: 1094a 19751i bk15: 1080a 19937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.741473
Row_Buffer_Locality_read = 0.793371
Row_Buffer_Locality_write = 0.314956
Bank_Level_Parallism = 8.144291
Bank_Level_Parallism_Col = 5.515088
Bank_Level_Parallism_Ready = 1.929014
write_to_read_ratio_blp_rw_average = 0.378427
GrpLevelPara = 3.262922 

BW Util details:
bwutil = 0.568071 
total_CMD = 38636 
util_bw = 21948 
Wasted_Col = 11123 
Wasted_Row = 514 
Idle = 5051 

BW Util Bottlenecks: 
RCDc_limit = 14576 
RCDWRc_limit = 4128 
WTRc_limit = 7276 
RTWc_limit = 29869 
CCDLc_limit = 9383 
rwq = 0 
CCDLc_limit_alone = 5777 
WTRc_limit_alone = 6467 
RTWc_limit_alone = 27072 

Commands details: 
total_CMD = 38636 
n_nop = 13246 
Read = 15053 
Write = 0 
L2_Alloc = 0 
L2_WB = 6895 
n_act = 4364 
n_pre = 4349 
n_ref = 0 
n_req = 16952 
total_req = 21948 

Dual Bus Interface Util: 
issued_total_row = 8713 
issued_total_col = 21948 
Row_Bus_Util =  0.225515 
CoL_Bus_Util = 0.568071 
Either_Row_CoL_Bus_Util = 0.657159 
Issued_on_Two_Bus_Simul_Util = 0.136427 
issued_two_Eff = 0.207601 
queue_avg = 50.883579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.8836
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 113): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=11818 n_act=4342 n_pre=4328 n_ref_event=0 n_req=18615 n_rd=16807 n_rd_L2_A=0 n_write=0 n_wr_bk=6941 bw_util=0.6147
n_activity=34155 dram_eff=0.6953
bk0: 908a 25150i bk1: 920a 25067i bk2: 808a 28463i bk3: 796a 29279i bk4: 787a 30488i bk5: 776a 30178i bk6: 900a 25592i bk7: 928a 24066i bk8: 1216a 17972i bk9: 1224a 17406i bk10: 1280a 14416i bk11: 1280a 15111i bk12: 1280a 16677i bk13: 1280a 16988i bk14: 1224a 19374i bk15: 1200a 19434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765727
Row_Buffer_Locality_read = 0.814407
Row_Buffer_Locality_write = 0.295402
Bank_Level_Parallism = 8.252760
Bank_Level_Parallism_Col = 5.683745
Bank_Level_Parallism_Ready = 1.973598
write_to_read_ratio_blp_rw_average = 0.357574
GrpLevelPara = 3.283431 

BW Util details:
bwutil = 0.614660 
total_CMD = 38636 
util_bw = 23748 
Wasted_Col = 10019 
Wasted_Row = 289 
Idle = 4580 

BW Util Bottlenecks: 
RCDc_limit = 13410 
RCDWRc_limit = 3448 
WTRc_limit = 7733 
RTWc_limit = 26609 
CCDLc_limit = 9285 
rwq = 0 
CCDLc_limit_alone = 5745 
WTRc_limit_alone = 6656 
RTWc_limit_alone = 24146 

Commands details: 
total_CMD = 38636 
n_nop = 11818 
Read = 16807 
Write = 0 
L2_Alloc = 0 
L2_WB = 6941 
n_act = 4342 
n_pre = 4328 
n_ref = 0 
n_req = 18615 
total_req = 23748 

Dual Bus Interface Util: 
issued_total_row = 8670 
issued_total_col = 23748 
Row_Bus_Util =  0.224402 
CoL_Bus_Util = 0.614660 
Either_Row_CoL_Bus_Util = 0.694119 
Issued_on_Two_Bus_Simul_Util = 0.144943 
issued_two_Eff = 0.208815 
queue_avg = 54.216145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.2161
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 31): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=13553 n_act=4323 n_pre=4310 n_ref_event=0 n_req=16884 n_rd=15020 n_rd_L2_A=0 n_write=0 n_wr_bk=6794 bw_util=0.5646
n_activity=33492 dram_eff=0.6513
bk0: 826a 25417i bk1: 846a 25994i bk2: 748a 30601i bk3: 734a 29813i bk4: 736a 30984i bk5: 732a 29636i bk6: 830a 24958i bk7: 844a 25248i bk8: 1064a 18570i bk9: 1071a 17817i bk10: 1120a 14004i bk11: 1120a 14194i bk12: 1120a 16407i bk13: 1117a 16162i bk14: 1060a 19328i bk15: 1052a 20151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.743006
Row_Buffer_Locality_read = 0.797577
Row_Buffer_Locality_write = 0.291069
Bank_Level_Parallism = 8.320076
Bank_Level_Parallism_Col = 5.704609
Bank_Level_Parallism_Ready = 1.929678
write_to_read_ratio_blp_rw_average = 0.378915
GrpLevelPara = 3.270572 

BW Util details:
bwutil = 0.564603 
total_CMD = 38636 
util_bw = 21814 
Wasted_Col = 10692 
Wasted_Row = 633 
Idle = 5497 

BW Util Bottlenecks: 
RCDc_limit = 13802 
RCDWRc_limit = 3817 
WTRc_limit = 7950 
RTWc_limit = 28006 
CCDLc_limit = 9484 
rwq = 0 
CCDLc_limit_alone = 5906 
WTRc_limit_alone = 7027 
RTWc_limit_alone = 25351 

Commands details: 
total_CMD = 38636 
n_nop = 13553 
Read = 15020 
Write = 0 
L2_Alloc = 0 
L2_WB = 6794 
n_act = 4323 
n_pre = 4310 
n_ref = 0 
n_req = 16884 
total_req = 21814 

Dual Bus Interface Util: 
issued_total_row = 8633 
issued_total_col = 21814 
Row_Bus_Util =  0.223444 
CoL_Bus_Util = 0.564603 
Either_Row_CoL_Bus_Util = 0.649213 
Issued_on_Two_Bus_Simul_Util = 0.138834 
issued_two_Eff = 0.213850 
queue_avg = 48.952351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.9524
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 113): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=11723 n_act=4374 n_pre=4359 n_ref_event=0 n_req=18635 n_rd=16840 n_rd_L2_A=0 n_write=0 n_wr_bk=6892 bw_util=0.6142
n_activity=34399 dram_eff=0.6899
bk0: 924a 25260i bk1: 920a 26392i bk2: 808a 29832i bk3: 796a 29750i bk4: 788a 30165i bk5: 776a 30082i bk6: 912a 25050i bk7: 932a 23279i bk8: 1216a 17257i bk9: 1224a 15742i bk10: 1280a 14143i bk11: 1280a 14031i bk12: 1280a 14379i bk13: 1280a 15182i bk14: 1220a 18883i bk15: 1204a 19326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764364
Row_Buffer_Locality_read = 0.813513
Row_Buffer_Locality_write = 0.285301
Bank_Level_Parallism = 8.381432
Bank_Level_Parallism_Col = 5.802007
Bank_Level_Parallism_Ready = 1.962034
write_to_read_ratio_blp_rw_average = 0.374904
GrpLevelPara = 3.329793 

BW Util details:
bwutil = 0.614246 
total_CMD = 38636 
util_bw = 23732 
Wasted_Col = 10395 
Wasted_Row = 233 
Idle = 4276 

BW Util Bottlenecks: 
RCDc_limit = 13623 
RCDWRc_limit = 3746 
WTRc_limit = 7057 
RTWc_limit = 30514 
CCDLc_limit = 9965 
rwq = 0 
CCDLc_limit_alone = 6087 
WTRc_limit_alone = 6200 
RTWc_limit_alone = 27493 

Commands details: 
total_CMD = 38636 
n_nop = 11723 
Read = 16840 
Write = 0 
L2_Alloc = 0 
L2_WB = 6892 
n_act = 4374 
n_pre = 4359 
n_ref = 0 
n_req = 18635 
total_req = 23732 

Dual Bus Interface Util: 
issued_total_row = 8733 
issued_total_col = 23732 
Row_Bus_Util =  0.226033 
CoL_Bus_Util = 0.614246 
Either_Row_CoL_Bus_Util = 0.696578 
Issued_on_Two_Bus_Simul_Util = 0.143700 
issued_two_Eff = 0.206294 
queue_avg = 54.950642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.9506
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 113): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=12928 n_act=4455 n_pre=4443 n_ref_event=0 n_req=17161 n_rd=15215 n_rd_L2_A=0 n_write=0 n_wr_bk=7022 bw_util=0.5756
n_activity=33692 dram_eff=0.66
bk0: 866a 24556i bk1: 855a 24902i bk2: 760a 29691i bk3: 766a 29321i bk4: 765a 29875i bk5: 753a 29023i bk6: 817a 25017i bk7: 837a 25431i bk8: 1064a 17939i bk9: 1071a 16306i bk10: 1120a 13543i bk11: 1120a 14152i bk12: 1120a 14547i bk13: 1120a 14890i bk14: 1097a 19049i bk15: 1084a 19465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.739136
Row_Buffer_Locality_read = 0.794429
Row_Buffer_Locality_write = 0.290512
Bank_Level_Parallism = 8.577812
Bank_Level_Parallism_Col = 5.846474
Bank_Level_Parallism_Ready = 1.960606
write_to_read_ratio_blp_rw_average = 0.393686
GrpLevelPara = 3.323322 

BW Util details:
bwutil = 0.575551 
total_CMD = 38636 
util_bw = 22237 
Wasted_Col = 10939 
Wasted_Row = 347 
Idle = 5113 

BW Util Bottlenecks: 
RCDc_limit = 14791 
RCDWRc_limit = 4075 
WTRc_limit = 7615 
RTWc_limit = 33206 
CCDLc_limit = 9737 
rwq = 0 
CCDLc_limit_alone = 5781 
WTRc_limit_alone = 6746 
RTWc_limit_alone = 30119 

Commands details: 
total_CMD = 38636 
n_nop = 12928 
Read = 15215 
Write = 0 
L2_Alloc = 0 
L2_WB = 7022 
n_act = 4455 
n_pre = 4443 
n_ref = 0 
n_req = 17161 
total_req = 22237 

Dual Bus Interface Util: 
issued_total_row = 8898 
issued_total_col = 22237 
Row_Bus_Util =  0.230303 
CoL_Bus_Util = 0.575551 
Either_Row_CoL_Bus_Util = 0.665390 
Issued_on_Two_Bus_Simul_Util = 0.140465 
issued_two_Eff = 0.211102 
queue_avg = 52.297211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.2972
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 113): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=11860 n_act=4324 n_pre=4310 n_ref_event=0 n_req=18628 n_rd=16844 n_rd_L2_A=0 n_write=0 n_wr_bk=6836 bw_util=0.6129
n_activity=34495 dram_eff=0.6865
bk0: 931a 25970i bk1: 908a 26381i bk2: 808a 29489i bk3: 792a 30313i bk4: 800a 30358i bk5: 777a 30632i bk6: 912a 24990i bk7: 928a 24531i bk8: 1216a 16578i bk9: 1224a 15108i bk10: 1280a 13019i bk11: 1280a 13054i bk12: 1280a 15233i bk13: 1280a 15983i bk14: 1220a 20440i bk15: 1208a 20861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766968
Row_Buffer_Locality_read = 0.816703
Row_Buffer_Locality_write = 0.278975
Bank_Level_Parallism = 8.226960
Bank_Level_Parallism_Col = 5.691214
Bank_Level_Parallism_Ready = 1.931377
write_to_read_ratio_blp_rw_average = 0.380418
GrpLevelPara = 3.298820 

BW Util details:
bwutil = 0.612900 
total_CMD = 38636 
util_bw = 23680 
Wasted_Col = 10672 
Wasted_Row = 143 
Idle = 4141 

BW Util Bottlenecks: 
RCDc_limit = 13871 
RCDWRc_limit = 3550 
WTRc_limit = 6579 
RTWc_limit = 31340 
CCDLc_limit = 10157 
rwq = 0 
CCDLc_limit_alone = 6313 
WTRc_limit_alone = 5805 
RTWc_limit_alone = 28270 

Commands details: 
total_CMD = 38636 
n_nop = 11860 
Read = 16844 
Write = 0 
L2_Alloc = 0 
L2_WB = 6836 
n_act = 4324 
n_pre = 4310 
n_ref = 0 
n_req = 18628 
total_req = 23680 

Dual Bus Interface Util: 
issued_total_row = 8634 
issued_total_col = 23680 
Row_Bus_Util =  0.223470 
CoL_Bus_Util = 0.612900 
Either_Row_CoL_Bus_Util = 0.693032 
Issued_on_Two_Bus_Simul_Util = 0.143338 
issued_two_Eff = 0.206827 
queue_avg = 56.405243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.4052
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 113): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=13022 n_act=4474 n_pre=4458 n_ref_event=0 n_req=17089 n_rd=15182 n_rd_L2_A=0 n_write=0 n_wr_bk=6892 bw_util=0.5713
n_activity=34136 dram_eff=0.6466
bk0: 856a 24310i bk1: 869a 24510i bk2: 771a 29428i bk3: 755a 29537i bk4: 754a 30270i bk5: 753a 30050i bk6: 812a 26523i bk7: 837a 25154i bk8: 1064a 17684i bk9: 1071a 16074i bk10: 1120a 14263i bk11: 1120a 13872i bk12: 1120a 16277i bk13: 1117a 15949i bk14: 1087a 18526i bk15: 1076a 19481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737210
Row_Buffer_Locality_read = 0.792638
Row_Buffer_Locality_write = 0.279500
Bank_Level_Parallism = 8.319100
Bank_Level_Parallism_Col = 5.626576
Bank_Level_Parallism_Ready = 1.966522
write_to_read_ratio_blp_rw_average = 0.375980
GrpLevelPara = 3.275488 

BW Util details:
bwutil = 0.571332 
total_CMD = 38636 
util_bw = 22074 
Wasted_Col = 11607 
Wasted_Row = 371 
Idle = 4584 

BW Util Bottlenecks: 
RCDc_limit = 15200 
RCDWRc_limit = 4287 
WTRc_limit = 9039 
RTWc_limit = 30615 
CCDLc_limit = 10126 
rwq = 0 
CCDLc_limit_alone = 6166 
WTRc_limit_alone = 7945 
RTWc_limit_alone = 27749 

Commands details: 
total_CMD = 38636 
n_nop = 13022 
Read = 15182 
Write = 0 
L2_Alloc = 0 
L2_WB = 6892 
n_act = 4474 
n_pre = 4458 
n_ref = 0 
n_req = 17089 
total_req = 22074 

Dual Bus Interface Util: 
issued_total_row = 8932 
issued_total_col = 22074 
Row_Bus_Util =  0.231183 
CoL_Bus_Util = 0.571332 
Either_Row_CoL_Bus_Util = 0.662957 
Issued_on_Two_Bus_Simul_Util = 0.139559 
issued_two_Eff = 0.210510 
queue_avg = 51.242752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.2428
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 113): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=11962 n_act=4303 n_pre=4289 n_ref_event=0 n_req=18697 n_rd=16957 n_rd_L2_A=0 n_write=0 n_wr_bk=6656 bw_util=0.6112
n_activity=34394 dram_eff=0.6865
bk0: 948a 25536i bk1: 924a 25597i bk2: 816a 29779i bk3: 808a 29980i bk4: 807a 31033i bk5: 820a 30200i bk6: 924a 24272i bk7: 930a 23932i bk8: 1216a 17556i bk9: 1224a 15732i bk10: 1280a 13779i bk11: 1280a 13608i bk12: 1280a 15552i bk13: 1276a 15800i bk14: 1220a 19966i bk15: 1204a 20412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768958
Row_Buffer_Locality_read = 0.814033
Row_Buffer_Locality_write = 0.312014
Bank_Level_Parallism = 8.271832
Bank_Level_Parallism_Col = 5.763364
Bank_Level_Parallism_Ready = 1.973616
write_to_read_ratio_blp_rw_average = 0.368171
GrpLevelPara = 3.304940 

BW Util details:
bwutil = 0.611166 
total_CMD = 38636 
util_bw = 23613 
Wasted_Col = 10448 
Wasted_Row = 280 
Idle = 4295 

BW Util Bottlenecks: 
RCDc_limit = 14189 
RCDWRc_limit = 3045 
WTRc_limit = 6391 
RTWc_limit = 30264 
CCDLc_limit = 9909 
rwq = 0 
CCDLc_limit_alone = 6044 
WTRc_limit_alone = 5596 
RTWc_limit_alone = 27194 

Commands details: 
total_CMD = 38636 
n_nop = 11962 
Read = 16957 
Write = 0 
L2_Alloc = 0 
L2_WB = 6656 
n_act = 4303 
n_pre = 4289 
n_ref = 0 
n_req = 18697 
total_req = 23613 

Dual Bus Interface Util: 
issued_total_row = 8592 
issued_total_col = 23613 
Row_Bus_Util =  0.222383 
CoL_Bus_Util = 0.611166 
Either_Row_CoL_Bus_Util = 0.690392 
Issued_on_Two_Bus_Simul_Util = 0.143157 
issued_two_Eff = 0.207355 
queue_avg = 54.583496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.5835
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 113): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=13552 n_act=4313 n_pre=4299 n_ref_event=0 n_req=16903 n_rd=15028 n_rd_L2_A=0 n_write=0 n_wr_bk=6761 bw_util=0.564
n_activity=33585 dram_eff=0.6488
bk0: 843a 25911i bk1: 833a 25842i bk2: 735a 30190i bk3: 746a 30128i bk4: 734a 31134i bk5: 735a 29458i bk6: 817a 25878i bk7: 831a 24266i bk8: 1064a 18420i bk9: 1071a 17521i bk10: 1120a 14605i bk11: 1120a 14490i bk12: 1120a 16729i bk13: 1120a 16685i bk14: 1075a 18999i bk15: 1064a 20216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.743571
Row_Buffer_Locality_read = 0.794546
Row_Buffer_Locality_write = 0.318736
Bank_Level_Parallism = 8.250616
Bank_Level_Parallism_Col = 5.661300
Bank_Level_Parallism_Ready = 1.915691
write_to_read_ratio_blp_rw_average = 0.371947
GrpLevelPara = 3.254601 

BW Util details:
bwutil = 0.563956 
total_CMD = 38636 
util_bw = 21789 
Wasted_Col = 10828 
Wasted_Row = 657 
Idle = 5362 

BW Util Bottlenecks: 
RCDc_limit = 14199 
RCDWRc_limit = 3931 
WTRc_limit = 7899 
RTWc_limit = 28613 
CCDLc_limit = 9843 
rwq = 0 
CCDLc_limit_alone = 5951 
WTRc_limit_alone = 6941 
RTWc_limit_alone = 25679 

Commands details: 
total_CMD = 38636 
n_nop = 13552 
Read = 15028 
Write = 0 
L2_Alloc = 0 
L2_WB = 6761 
n_act = 4313 
n_pre = 4299 
n_ref = 0 
n_req = 16903 
total_req = 21789 

Dual Bus Interface Util: 
issued_total_row = 8612 
issued_total_col = 21789 
Row_Bus_Util =  0.222901 
CoL_Bus_Util = 0.563956 
Either_Row_CoL_Bus_Util = 0.649239 
Issued_on_Two_Bus_Simul_Util = 0.137618 
issued_two_Eff = 0.211968 
queue_avg = 49.114609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.1146
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 113): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=11812 n_act=4310 n_pre=4295 n_ref_event=0 n_req=18739 n_rd=16960 n_rd_L2_A=0 n_write=0 n_wr_bk=6808 bw_util=0.6152
n_activity=34368 dram_eff=0.6916
bk0: 944a 25592i bk1: 928a 25987i bk2: 792a 30631i bk3: 816a 30557i bk4: 804a 30128i bk5: 808a 30256i bk6: 924a 25353i bk7: 928a 23914i bk8: 1216a 17134i bk9: 1224a 16106i bk10: 1280a 13411i bk11: 1280a 14164i bk12: 1280a 15854i bk13: 1280a 15811i bk14: 1228a 20350i bk15: 1228a 20253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769157
Row_Buffer_Locality_read = 0.814677
Row_Buffer_Locality_write = 0.317544
Bank_Level_Parallism = 8.209963
Bank_Level_Parallism_Col = 5.694914
Bank_Level_Parallism_Ready = 1.931463
write_to_read_ratio_blp_rw_average = 0.372400
GrpLevelPara = 3.296860 

BW Util details:
bwutil = 0.615178 
total_CMD = 38636 
util_bw = 23768 
Wasted_Col = 10202 
Wasted_Row = 298 
Idle = 4368 

BW Util Bottlenecks: 
RCDc_limit = 13697 
RCDWRc_limit = 3299 
WTRc_limit = 6320 
RTWc_limit = 28867 
CCDLc_limit = 9878 
rwq = 0 
CCDLc_limit_alone = 6040 
WTRc_limit_alone = 5509 
RTWc_limit_alone = 25840 

Commands details: 
total_CMD = 38636 
n_nop = 11812 
Read = 16960 
Write = 0 
L2_Alloc = 0 
L2_WB = 6808 
n_act = 4310 
n_pre = 4295 
n_ref = 0 
n_req = 18739 
total_req = 23768 

Dual Bus Interface Util: 
issued_total_row = 8605 
issued_total_col = 23768 
Row_Bus_Util =  0.222720 
CoL_Bus_Util = 0.615178 
Either_Row_CoL_Bus_Util = 0.694275 
Issued_on_Two_Bus_Simul_Util = 0.143623 
issued_two_Eff = 0.206867 
queue_avg = 54.144787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.1448
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 41): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=13320 n_act=4300 n_pre=4285 n_ref_event=0 n_req=17063 n_rd=15164 n_rd_L2_A=0 n_write=0 n_wr_bk=6884 bw_util=0.5707
n_activity=33579 dram_eff=0.6566
bk0: 872a 25699i bk1: 855a 25752i bk2: 754a 30493i bk3: 763a 29726i bk4: 755a 30125i bk5: 759a 30701i bk6: 823a 27397i bk7: 819a 26282i bk8: 1064a 19160i bk9: 1071a 17702i bk10: 1120a 13154i bk11: 1120a 13317i bk12: 1120a 16448i bk13: 1114a 16542i bk14: 1078a 19535i bk15: 1077a 19792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746867
Row_Buffer_Locality_read = 0.799723
Row_Buffer_Locality_write = 0.308743
Bank_Level_Parallism = 8.198284
Bank_Level_Parallism_Col = 5.616909
Bank_Level_Parallism_Ready = 1.956050
write_to_read_ratio_blp_rw_average = 0.382765
GrpLevelPara = 3.257490 

BW Util details:
bwutil = 0.570660 
total_CMD = 38636 
util_bw = 22048 
Wasted_Col = 10644 
Wasted_Row = 649 
Idle = 5295 

BW Util Bottlenecks: 
RCDc_limit = 13937 
RCDWRc_limit = 3823 
WTRc_limit = 6750 
RTWc_limit = 28331 
CCDLc_limit = 9064 
rwq = 0 
CCDLc_limit_alone = 5521 
WTRc_limit_alone = 5959 
RTWc_limit_alone = 25579 

Commands details: 
total_CMD = 38636 
n_nop = 13320 
Read = 15164 
Write = 0 
L2_Alloc = 0 
L2_WB = 6884 
n_act = 4300 
n_pre = 4285 
n_ref = 0 
n_req = 17063 
total_req = 22048 

Dual Bus Interface Util: 
issued_total_row = 8585 
issued_total_col = 22048 
Row_Bus_Util =  0.222202 
CoL_Bus_Util = 0.570660 
Either_Row_CoL_Bus_Util = 0.655244 
Issued_on_Two_Bus_Simul_Util = 0.137618 
issued_two_Eff = 0.210025 
queue_avg = 48.776245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.7762
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 113): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=11860 n_act=4392 n_pre=4378 n_ref_event=0 n_req=18557 n_rd=16772 n_rd_L2_A=0 n_write=0 n_wr_bk=6838 bw_util=0.6111
n_activity=34131 dram_eff=0.6917
bk0: 932a 27199i bk1: 900a 25871i bk2: 788a 30045i bk3: 780a 30456i bk4: 770a 30379i bk5: 782a 29333i bk6: 916a 24541i bk7: 924a 22924i bk8: 1216a 17466i bk9: 1224a 15650i bk10: 1280a 13985i bk11: 1280a 13408i bk12: 1280a 15851i bk13: 1280a 15314i bk14: 1212a 20533i bk15: 1208a 20873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762288
Row_Buffer_Locality_read = 0.808882
Row_Buffer_Locality_write = 0.307334
Bank_Level_Parallism = 8.309272
Bank_Level_Parallism_Col = 5.692239
Bank_Level_Parallism_Ready = 1.915671
write_to_read_ratio_blp_rw_average = 0.376981
GrpLevelPara = 3.299266 

BW Util details:
bwutil = 0.611088 
total_CMD = 38636 
util_bw = 23610 
Wasted_Col = 10221 
Wasted_Row = 207 
Idle = 4598 

BW Util Bottlenecks: 
RCDc_limit = 13936 
RCDWRc_limit = 3381 
WTRc_limit = 6085 
RTWc_limit = 29101 
CCDLc_limit = 9638 
rwq = 0 
CCDLc_limit_alone = 5890 
WTRc_limit_alone = 5414 
RTWc_limit_alone = 26024 

Commands details: 
total_CMD = 38636 
n_nop = 11860 
Read = 16772 
Write = 0 
L2_Alloc = 0 
L2_WB = 6838 
n_act = 4392 
n_pre = 4378 
n_ref = 0 
n_req = 18557 
total_req = 23610 

Dual Bus Interface Util: 
issued_total_row = 8770 
issued_total_col = 23610 
Row_Bus_Util =  0.226990 
CoL_Bus_Util = 0.611088 
Either_Row_CoL_Bus_Util = 0.693032 
Issued_on_Two_Bus_Simul_Util = 0.145046 
issued_two_Eff = 0.209292 
queue_avg = 54.533520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.5335
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 21): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=13165 n_act=4388 n_pre=4374 n_ref_event=0 n_req=16910 n_rd=15010 n_rd_L2_A=0 n_write=0 n_wr_bk=7070 bw_util=0.5715
n_activity=33739 dram_eff=0.6544
bk0: 850a 25560i bk1: 825a 25853i bk2: 727a 29673i bk3: 734a 29659i bk4: 734a 30585i bk5: 731a 30115i bk6: 806a 25836i bk7: 816a 25897i bk8: 1064a 18381i bk9: 1071a 17803i bk10: 1120a 14657i bk11: 1120a 14343i bk12: 1120a 15293i bk13: 1120a 16044i bk14: 1093a 19122i bk15: 1079a 20039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740067
Row_Buffer_Locality_read = 0.793446
Row_Buffer_Locality_write = 0.312900
Bank_Level_Parallism = 8.273424
Bank_Level_Parallism_Col = 5.601337
Bank_Level_Parallism_Ready = 1.934058
write_to_read_ratio_blp_rw_average = 0.365620
GrpLevelPara = 3.250336 

BW Util details:
bwutil = 0.571488 
total_CMD = 38636 
util_bw = 22080 
Wasted_Col = 10751 
Wasted_Row = 553 
Idle = 5252 

BW Util Bottlenecks: 
RCDc_limit = 14192 
RCDWRc_limit = 4044 
WTRc_limit = 8178 
RTWc_limit = 26565 
CCDLc_limit = 9555 
rwq = 0 
CCDLc_limit_alone = 5905 
WTRc_limit_alone = 7109 
RTWc_limit_alone = 23984 

Commands details: 
total_CMD = 38636 
n_nop = 13165 
Read = 15010 
Write = 0 
L2_Alloc = 0 
L2_WB = 7070 
n_act = 4388 
n_pre = 4374 
n_ref = 0 
n_req = 16910 
total_req = 22080 

Dual Bus Interface Util: 
issued_total_row = 8762 
issued_total_col = 22080 
Row_Bus_Util =  0.226783 
CoL_Bus_Util = 0.571488 
Either_Row_CoL_Bus_Util = 0.659256 
Issued_on_Two_Bus_Simul_Util = 0.139015 
issued_two_Eff = 0.210867 
queue_avg = 49.461773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.4618
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 113): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=11555 n_act=4333 n_pre=4317 n_ref_event=0 n_req=18917 n_rd=17104 n_rd_L2_A=0 n_write=0 n_wr_bk=6956 bw_util=0.6227
n_activity=34296 dram_eff=0.7015
bk0: 972a 24940i bk1: 948a 25371i bk2: 844a 29026i bk3: 825a 29160i bk4: 816a 30294i bk5: 820a 29095i bk6: 915a 25971i bk7: 928a 24121i bk8: 1216a 19090i bk9: 1224a 16193i bk10: 1280a 14030i bk11: 1280a 14340i bk12: 1280a 15904i bk13: 1280a 15688i bk14: 1244a 20216i bk15: 1232a 20429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770116
Row_Buffer_Locality_read = 0.815280
Row_Buffer_Locality_write = 0.327606
Bank_Level_Parallism = 8.276849
Bank_Level_Parallism_Col = 5.748060
Bank_Level_Parallism_Ready = 1.947756
write_to_read_ratio_blp_rw_average = 0.361150
GrpLevelPara = 3.303173 

BW Util details:
bwutil = 0.622735 
total_CMD = 38636 
util_bw = 24060 
Wasted_Col = 9876 
Wasted_Row = 274 
Idle = 4426 

BW Util Bottlenecks: 
RCDc_limit = 13750 
RCDWRc_limit = 3168 
WTRc_limit = 6657 
RTWc_limit = 26556 
CCDLc_limit = 9591 
rwq = 0 
CCDLc_limit_alone = 5946 
WTRc_limit_alone = 5763 
RTWc_limit_alone = 23805 

Commands details: 
total_CMD = 38636 
n_nop = 11555 
Read = 17104 
Write = 0 
L2_Alloc = 0 
L2_WB = 6956 
n_act = 4333 
n_pre = 4317 
n_ref = 0 
n_req = 18917 
total_req = 24060 

Dual Bus Interface Util: 
issued_total_row = 8650 
issued_total_col = 24060 
Row_Bus_Util =  0.223884 
CoL_Bus_Util = 0.622735 
Either_Row_CoL_Bus_Util = 0.700927 
Issued_on_Two_Bus_Simul_Util = 0.145693 
issued_two_Eff = 0.207858 
queue_avg = 54.373074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.3731
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 103): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=13016 n_act=4384 n_pre=4370 n_ref_event=0 n_req=17145 n_rd=15246 n_rd_L2_A=0 n_write=0 n_wr_bk=6903 bw_util=0.5733
n_activity=33730 dram_eff=0.6567
bk0: 887a 25562i bk1: 852a 25755i bk2: 775a 29926i bk3: 762a 30274i bk4: 762a 30015i bk5: 766a 29966i bk6: 825a 26820i bk7: 839a 26573i bk8: 1064a 19480i bk9: 1071a 18971i bk10: 1120a 14944i bk11: 1120a 14139i bk12: 1120a 15916i bk13: 1120a 16129i bk14: 1085a 20465i bk15: 1078a 20687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.743106
Row_Buffer_Locality_read = 0.794937
Row_Buffer_Locality_write = 0.311681
Bank_Level_Parallism = 8.033909
Bank_Level_Parallism_Col = 5.398153
Bank_Level_Parallism_Ready = 1.895345
write_to_read_ratio_blp_rw_average = 0.370300
GrpLevelPara = 3.236650 

BW Util details:
bwutil = 0.573274 
total_CMD = 38636 
util_bw = 22149 
Wasted_Col = 10850 
Wasted_Row = 562 
Idle = 5075 

BW Util Bottlenecks: 
RCDc_limit = 13956 
RCDWRc_limit = 4280 
WTRc_limit = 7735 
RTWc_limit = 25118 
CCDLc_limit = 9246 
rwq = 0 
CCDLc_limit_alone = 5915 
WTRc_limit_alone = 6837 
RTWc_limit_alone = 22685 

Commands details: 
total_CMD = 38636 
n_nop = 13016 
Read = 15246 
Write = 0 
L2_Alloc = 0 
L2_WB = 6903 
n_act = 4384 
n_pre = 4370 
n_ref = 0 
n_req = 17145 
total_req = 22149 

Dual Bus Interface Util: 
issued_total_row = 8754 
issued_total_col = 22149 
Row_Bus_Util =  0.226576 
CoL_Bus_Util = 0.573274 
Either_Row_CoL_Bus_Util = 0.663112 
Issued_on_Two_Bus_Simul_Util = 0.136738 
issued_two_Eff = 0.206206 
queue_avg = 49.925484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.9255
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 113): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=11824 n_act=4327 n_pre=4311 n_ref_event=0 n_req=18671 n_rd=16867 n_rd_L2_A=0 n_write=0 n_wr_bk=6924 bw_util=0.6158
n_activity=34190 dram_eff=0.6958
bk0: 940a 25251i bk1: 932a 25499i bk2: 820a 29674i bk3: 790a 29886i bk4: 776a 31338i bk5: 779a 29930i bk6: 906a 25474i bk7: 928a 23918i bk8: 1216a 17611i bk9: 1224a 15551i bk10: 1280a 14081i bk11: 1280a 14238i bk12: 1280a 15813i bk13: 1280a 16987i bk14: 1224a 20184i bk15: 1212a 20022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767453
Row_Buffer_Locality_read = 0.813693
Row_Buffer_Locality_write = 0.318365
Bank_Level_Parallism = 8.238651
Bank_Level_Parallism_Col = 5.673346
Bank_Level_Parallism_Ready = 1.940145
write_to_read_ratio_blp_rw_average = 0.351216
GrpLevelPara = 3.296937 

BW Util details:
bwutil = 0.615773 
total_CMD = 38636 
util_bw = 23791 
Wasted_Col = 10144 
Wasted_Row = 211 
Idle = 4490 

BW Util Bottlenecks: 
RCDc_limit = 13757 
RCDWRc_limit = 3335 
WTRc_limit = 7382 
RTWc_limit = 26879 
CCDLc_limit = 9698 
rwq = 0 
CCDLc_limit_alone = 5939 
WTRc_limit_alone = 6381 
RTWc_limit_alone = 24121 

Commands details: 
total_CMD = 38636 
n_nop = 11824 
Read = 16867 
Write = 0 
L2_Alloc = 0 
L2_WB = 6924 
n_act = 4327 
n_pre = 4311 
n_ref = 0 
n_req = 18671 
total_req = 23791 

Dual Bus Interface Util: 
issued_total_row = 8638 
issued_total_col = 23791 
Row_Bus_Util =  0.223574 
CoL_Bus_Util = 0.615773 
Either_Row_CoL_Bus_Util = 0.693964 
Issued_on_Two_Bus_Simul_Util = 0.145383 
issued_two_Eff = 0.209496 
queue_avg = 54.995262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.9953
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 100): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=13057 n_act=4360 n_pre=4345 n_ref_event=0 n_req=17081 n_rd=15179 n_rd_L2_A=0 n_write=0 n_wr_bk=6898 bw_util=0.5714
n_activity=34016 dram_eff=0.649
bk0: 865a 25635i bk1: 879a 26152i bk2: 771a 29947i bk3: 753a 30398i bk4: 741a 30890i bk5: 744a 30622i bk6: 817a 27200i bk7: 838a 25595i bk8: 1064a 19589i bk9: 1071a 17577i bk10: 1120a 14517i bk11: 1120a 13566i bk12: 1120a 16632i bk13: 1120a 16225i bk14: 1091a 20839i bk15: 1065a 19655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.743727
Row_Buffer_Locality_read = 0.795693
Row_Buffer_Locality_write = 0.313522
Bank_Level_Parallism = 7.981092
Bank_Level_Parallism_Col = 5.395200
Bank_Level_Parallism_Ready = 1.893736
write_to_read_ratio_blp_rw_average = 0.375415
GrpLevelPara = 3.210143 

BW Util details:
bwutil = 0.571410 
total_CMD = 38636 
util_bw = 22077 
Wasted_Col = 11209 
Wasted_Row = 562 
Idle = 4788 

BW Util Bottlenecks: 
RCDc_limit = 14501 
RCDWRc_limit = 3925 
WTRc_limit = 6615 
RTWc_limit = 28217 
CCDLc_limit = 9521 
rwq = 0 
CCDLc_limit_alone = 6006 
WTRc_limit_alone = 5865 
RTWc_limit_alone = 25452 

Commands details: 
total_CMD = 38636 
n_nop = 13057 
Read = 15179 
Write = 0 
L2_Alloc = 0 
L2_WB = 6898 
n_act = 4360 
n_pre = 4345 
n_ref = 0 
n_req = 17081 
total_req = 22077 

Dual Bus Interface Util: 
issued_total_row = 8705 
issued_total_col = 22077 
Row_Bus_Util =  0.225308 
CoL_Bus_Util = 0.571410 
Either_Row_CoL_Bus_Util = 0.662051 
Issued_on_Two_Bus_Simul_Util = 0.134667 
issued_two_Eff = 0.203409 
queue_avg = 48.984886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.9849
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 106): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=11465 n_act=4296 n_pre=4280 n_ref_event=0 n_req=18895 n_rd=17036 n_rd_L2_A=0 n_write=0 n_wr_bk=7141 bw_util=0.6258
n_activity=34495 dram_eff=0.7009
bk0: 948a 24375i bk1: 928a 25599i bk2: 832a 29689i bk3: 820a 30061i bk4: 820a 31481i bk5: 816a 29983i bk6: 924a 25397i bk7: 940a 24925i bk8: 1216a 17279i bk9: 1224a 17256i bk10: 1280a 14202i bk11: 1280a 14279i bk12: 1280a 16100i bk13: 1280a 15336i bk14: 1232a 19109i bk15: 1216a 18955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771812
Row_Buffer_Locality_read = 0.820070
Row_Buffer_Locality_write = 0.312674
Bank_Level_Parallism = 8.203276
Bank_Level_Parallism_Col = 5.698463
Bank_Level_Parallism_Ready = 1.988377
write_to_read_ratio_blp_rw_average = 0.363889
GrpLevelPara = 3.292010 

BW Util details:
bwutil = 0.625764 
total_CMD = 38636 
util_bw = 24177 
Wasted_Col = 10088 
Wasted_Row = 230 
Idle = 4141 

BW Util Bottlenecks: 
RCDc_limit = 13261 
RCDWRc_limit = 3472 
WTRc_limit = 7207 
RTWc_limit = 26886 
CCDLc_limit = 9703 
rwq = 0 
CCDLc_limit_alone = 6081 
WTRc_limit_alone = 6313 
RTWc_limit_alone = 24158 

Commands details: 
total_CMD = 38636 
n_nop = 11465 
Read = 17036 
Write = 0 
L2_Alloc = 0 
L2_WB = 7141 
n_act = 4296 
n_pre = 4280 
n_ref = 0 
n_req = 18895 
total_req = 24177 

Dual Bus Interface Util: 
issued_total_row = 8576 
issued_total_col = 24177 
Row_Bus_Util =  0.221969 
CoL_Bus_Util = 0.625764 
Either_Row_CoL_Bus_Util = 0.703256 
Issued_on_Two_Bus_Simul_Util = 0.144477 
issued_two_Eff = 0.205440 
queue_avg = 55.020863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.0209
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 113): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=12907 n_act=4448 n_pre=4432 n_ref_event=0 n_req=17182 n_rd=15250 n_rd_L2_A=0 n_write=0 n_wr_bk=6987 bw_util=0.5756
n_activity=34080 dram_eff=0.6525
bk0: 861a 24797i bk1: 867a 24667i bk2: 769a 29589i bk3: 762a 29325i bk4: 762a 29581i bk5: 763a 29867i bk6: 824a 25832i bk7: 841a 24962i bk8: 1064a 18902i bk9: 1071a 18719i bk10: 1120a 14029i bk11: 1120a 12184i bk12: 1120a 14580i bk13: 1120a 15412i bk14: 1096a 18640i bk15: 1090a 18882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740098
Row_Buffer_Locality_read = 0.792945
Row_Buffer_Locality_write = 0.308146
Bank_Level_Parallism = 8.399771
Bank_Level_Parallism_Col = 5.737674
Bank_Level_Parallism_Ready = 1.943697
write_to_read_ratio_blp_rw_average = 0.387741
GrpLevelPara = 3.284317 

BW Util details:
bwutil = 0.575551 
total_CMD = 38636 
util_bw = 22237 
Wasted_Col = 11254 
Wasted_Row = 476 
Idle = 4669 

BW Util Bottlenecks: 
RCDc_limit = 14997 
RCDWRc_limit = 3970 
WTRc_limit = 7416 
RTWc_limit = 32140 
CCDLc_limit = 10122 
rwq = 0 
CCDLc_limit_alone = 6026 
WTRc_limit_alone = 6536 
RTWc_limit_alone = 28924 

Commands details: 
total_CMD = 38636 
n_nop = 12907 
Read = 15250 
Write = 0 
L2_Alloc = 0 
L2_WB = 6987 
n_act = 4448 
n_pre = 4432 
n_ref = 0 
n_req = 17182 
total_req = 22237 

Dual Bus Interface Util: 
issued_total_row = 8880 
issued_total_col = 22237 
Row_Bus_Util =  0.229837 
CoL_Bus_Util = 0.575551 
Either_Row_CoL_Bus_Util = 0.665933 
Issued_on_Two_Bus_Simul_Util = 0.139455 
issued_two_Eff = 0.209413 
queue_avg = 50.134823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.1348
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 113): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=11736 n_act=4362 n_pre=4348 n_ref_event=0 n_req=18564 n_rd=16724 n_rd_L2_A=0 n_write=0 n_wr_bk=7058 bw_util=0.6155
n_activity=34347 dram_eff=0.6924
bk0: 908a 25875i bk1: 900a 26055i bk2: 784a 29375i bk3: 784a 29366i bk4: 780a 30222i bk5: 776a 30103i bk6: 896a 24624i bk7: 928a 23220i bk8: 1216a 16936i bk9: 1224a 15449i bk10: 1280a 14058i bk11: 1280a 14370i bk12: 1280a 15286i bk13: 1280a 15710i bk14: 1224a 19015i bk15: 1184a 19942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764000
Row_Buffer_Locality_read = 0.813856
Row_Buffer_Locality_write = 0.293055
Bank_Level_Parallism = 8.369282
Bank_Level_Parallism_Col = 5.818029
Bank_Level_Parallism_Ready = 1.980784
write_to_read_ratio_blp_rw_average = 0.368611
GrpLevelPara = 3.330198 

BW Util details:
bwutil = 0.615540 
total_CMD = 38636 
util_bw = 23782 
Wasted_Col = 10285 
Wasted_Row = 232 
Idle = 4337 

BW Util Bottlenecks: 
RCDc_limit = 13548 
RCDWRc_limit = 3580 
WTRc_limit = 7725 
RTWc_limit = 30104 
CCDLc_limit = 10149 
rwq = 0 
CCDLc_limit_alone = 6126 
WTRc_limit_alone = 6734 
RTWc_limit_alone = 27072 

Commands details: 
total_CMD = 38636 
n_nop = 11736 
Read = 16724 
Write = 0 
L2_Alloc = 0 
L2_WB = 7058 
n_act = 4362 
n_pre = 4348 
n_ref = 0 
n_req = 18564 
total_req = 23782 

Dual Bus Interface Util: 
issued_total_row = 8710 
issued_total_col = 23782 
Row_Bus_Util =  0.225437 
CoL_Bus_Util = 0.615540 
Either_Row_CoL_Bus_Util = 0.696242 
Issued_on_Two_Bus_Simul_Util = 0.144735 
issued_two_Eff = 0.207881 
queue_avg = 55.464775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.4648
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 113): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38636 n_nop=13314 n_act=4392 n_pre=4377 n_ref_event=0 n_req=16967 n_rd=15046 n_rd_L2_A=0 n_write=0 n_wr_bk=6938 bw_util=0.569
n_activity=33534 dram_eff=0.6556
bk0: 848a 24955i bk1: 844a 25162i bk2: 737a 29374i bk3: 741a 29152i bk4: 733a 30314i bk5: 730a 29790i bk6: 803a 25785i bk7: 820a 25556i bk8: 1064a 17621i bk9: 1071a 16614i bk10: 1120a 14671i bk11: 1120a 14180i bk12: 1120a 15460i bk13: 1120a 16464i bk14: 1094a 19594i bk15: 1081a 18489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.739987
Row_Buffer_Locality_read = 0.797727
Row_Buffer_Locality_write = 0.271305
Bank_Level_Parallism = 8.460979
Bank_Level_Parallism_Col = 5.788306
Bank_Level_Parallism_Ready = 1.922307
write_to_read_ratio_blp_rw_average = 0.381946
GrpLevelPara = 3.280675 

BW Util details:
bwutil = 0.569003 
total_CMD = 38636 
util_bw = 21984 
Wasted_Col = 10730 
Wasted_Row = 602 
Idle = 5320 

BW Util Bottlenecks: 
RCDc_limit = 14000 
RCDWRc_limit = 4131 
WTRc_limit = 7911 
RTWc_limit = 29726 
CCDLc_limit = 9700 
rwq = 0 
CCDLc_limit_alone = 5821 
WTRc_limit_alone = 6907 
RTWc_limit_alone = 26851 

Commands details: 
total_CMD = 38636 
n_nop = 13314 
Read = 15046 
Write = 0 
L2_Alloc = 0 
L2_WB = 6938 
n_act = 4392 
n_pre = 4377 
n_ref = 0 
n_req = 16967 
total_req = 21984 

Dual Bus Interface Util: 
issued_total_row = 8769 
issued_total_col = 21984 
Row_Bus_Util =  0.226964 
CoL_Bus_Util = 0.569003 
Either_Row_CoL_Bus_Util = 0.655399 
Issued_on_Two_Bus_Simul_Util = 0.140568 
issued_two_Eff = 0.214478 
queue_avg = 49.136997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.137

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14278, Miss = 14278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 14251, Miss = 14251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 13284, Miss = 13284, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 13352, Miss = 13352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 14245, Miss = 14245, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 14168, Miss = 14168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 13038, Miss = 13038, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 12963, Miss = 12963, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 14396, Miss = 14396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 14404, Miss = 14404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 13118, Miss = 13118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 13175, Miss = 13175, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 14259, Miss = 14259, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 14232, Miss = 14232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 13116, Miss = 13116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 13143, Miss = 13143, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 14050, Miss = 14050, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 13910, Miss = 13910, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 13101, Miss = 13101, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 12942, Miss = 12942, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 14083, Miss = 14083, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 14054, Miss = 14054, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 13140, Miss = 13140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 13079, Miss = 13079, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 14229, Miss = 14229, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 14184, Miss = 14184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 13128, Miss = 13128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 13007, Miss = 13007, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 14230, Miss = 14230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 14120, Miss = 14120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 13314, Miss = 13314, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 13218, Miss = 13218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 14127, Miss = 14127, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 14096, Miss = 14096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 13264, Miss = 13264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 13298, Miss = 13298, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 14108, Miss = 14108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 14046, Miss = 14046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 13093, Miss = 13093, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 13068, Miss = 13068, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 14128, Miss = 14128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 14081, Miss = 14081, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 13143, Miss = 13143, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 13047, Miss = 13047, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 14067, Miss = 14067, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 14035, Miss = 14035, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 13020, Miss = 13020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 13033, Miss = 13033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 14108, Miss = 14108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 14239, Miss = 14239, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 13166, Miss = 13166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 13253, Miss = 13253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 14006, Miss = 14006, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 14087, Miss = 14087, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 13087, Miss = 13087, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 13142, Miss = 13142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 14265, Miss = 14265, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 14251, Miss = 14251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 13234, Miss = 13234, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 13204, Miss = 13204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 14274, Miss = 14274, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 14303, Miss = 14303, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 13219, Miss = 13219, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 13201, Miss = 13201, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 873904
L2_total_cache_misses = 873904
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 138410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 380858
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84179
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 270457
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 519268
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 354636
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.156

icnt_total_pkts_mem_to_simt=867208
icnt_total_pkts_simt_to_mem=936332
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 936332
Req_Network_cycles = 51455
Req_Network_injected_packets_per_cycle =      18.1971 
Req_Network_conflicts_per_cycle =      48.7617
Req_Network_conflicts_per_cycle_util =      54.2142
Req_Bank_Level_Parallism =      19.3476
Req_Network_in_buffer_full_per_cycle =      53.6514
Req_Network_in_buffer_avg_util =     453.7838
Req_Network_out_buffer_full_per_cycle =       6.9430
Req_Network_out_buffer_avg_util =     235.0782

Reply_Network_injected_packets_num = 867249
Reply_Network_cycles = 51455
Reply_Network_injected_packets_per_cycle =       16.8545
Reply_Network_conflicts_per_cycle =        5.3625
Reply_Network_conflicts_per_cycle_util =       6.2692
Reply_Bank_Level_Parallism =      19.7040
Reply_Network_in_buffer_full_per_cycle =       0.0104
Reply_Network_in_buffer_avg_util =       6.2954
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2107
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 18 sec (558 sec)
gpgpu_simulation_rate = 65274 (inst/sec)
gpgpu_simulation_rate = 92 (cycle/sec)
gpgpu_silicon_slowdown = 12304347x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
