#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Apr 16 22:38:31 2017
# Process ID: 6832
# Current directory: E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/system_wrapper.vdi
# Journal file: E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Command: open_checkpoint E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/system_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 210.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 674 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_col' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48468]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_crs' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48475]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_dv' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48482]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_mdc' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48489]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_mdio_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48506]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rst_n' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48513]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48611]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48618]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48625]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48632]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_er' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48528]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48640]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48647]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48654]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48661]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_en' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48543]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_20/system_axi_gpio_0_0.edf:4747]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_20/system_axi_gpio_0_0.edf:4754]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_20/system_axi_gpio_0_0.edf:4761]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_20/system_axi_gpio_0_0.edf:4768]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_20/system_axi_gpio_0_0.edf:4776]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_20/system_axi_gpio_0_0.edf:4783]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_20/system_axi_gpio_0_0.edf:4790]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_20/system_axi_gpio_0_0.edf:4797]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio2_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_21/system_axi_gpio_1_0.edf:7782]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio2_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_21/system_axi_gpio_1_0.edf:7789]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio2_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_21/system_axi_gpio_1_0.edf:7796]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio2_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_21/system_axi_gpio_1_0.edf:7803]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_21/system_axi_gpio_1_0.edf:7811]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_21/system_axi_gpio_1_0.edf:7881]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_21/system_axi_gpio_1_0.edf:7888]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_21/system_axi_gpio_1_0.edf:7818]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_21/system_axi_gpio_1_0.edf:7825]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_21/system_axi_gpio_1_0.edf:7832]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_21/system_axi_gpio_1_0.edf:7839]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_21/system_axi_gpio_1_0.edf:7846]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_21/system_axi_gpio_1_0.edf:7853]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_21/system_axi_gpio_1_0.edf:7860]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_21/system_axi_gpio_1_0.edf:7867]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_21/system_axi_gpio_1_0.edf:7874]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_uartlite_0/rx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_14/system_axi_uartlite_0_0.edf:7806]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_uartlite_0/tx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_14/system_axi_uartlite_0_0.edf:7873]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/clk_wiz_0/resetn' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_2/system_clk_wiz_0_0.edf:381]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/mig_7series_0/sys_rst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jarrett/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10716-hive/dcp_3/system_mig_7series_0_0.edf:288985]
Parsing XDC File [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-6832-hive/dcp/system_wrapper_board.xdc]
Finished Parsing XDC File [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-6832-hive/dcp/system_wrapper_board.xdc]
Parsing XDC File [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-6832-hive/dcp/system_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [E:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [E:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1054.656 ; gain = 513.840
Finished Parsing XDC File [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-6832-hive/dcp/system_wrapper_early.xdc]
Parsing XDC File [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-6832-hive/dcp/system_wrapper.xdc]
Finished Parsing XDC File [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-6832-hive/dcp/system_wrapper.xdc]
Parsing XDC File [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-6832-hive/dcp/system_wrapper_late.xdc]
Finished Parsing XDC File [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-6832-hive/dcp/system_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1085.582 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1085.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 299 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, OBUFTDS, OBUFTDS, INV): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 147 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1756540
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1085.582 ; gain = 875.480
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.860 . Memory (MB): peak = 1086.168 ; gain = 0.586

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/datafiles/emilia/kitchen'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'e:/datafiles/emilia/kitchen' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:2.0 for cell dbg_hub_CV.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1142.617 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1de3eb0e4

Time (s): cpu = 00:00:08 ; elapsed = 00:03:18 . Memory (MB): peak = 1142.617 ; gain = 56.449
Implement Debug Cores | Checksum: 1a5661481
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 22 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: d7ca0706

Time (s): cpu = 00:00:13 ; elapsed = 00:03:23 . Memory (MB): peak = 1163.813 ; gain = 77.645

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-10] Eliminated 976 cells.
Phase 3 Constant propagation | Checksum: 1b3e101ce

Time (s): cpu = 00:00:17 ; elapsed = 00:03:26 . Memory (MB): peak = 1163.813 ; gain = 77.645

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 3353 unconnected nets.
INFO: [Opt 31-11] Eliminated 1365 unconnected cells.
Phase 4 Sweep | Checksum: 205143651

Time (s): cpu = 00:00:19 ; elapsed = 00:03:29 . Memory (MB): peak = 1163.813 ; gain = 77.645

Phase 5 BUFG optimization
INFO: [Opt 31-12] Eliminated 1 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 BUFG optimization | Checksum: 12ab57344

Time (s): cpu = 00:00:22 ; elapsed = 00:03:32 . Memory (MB): peak = 1163.813 ; gain = 77.645

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1163.813 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12ab57344

Time (s): cpu = 00:00:23 ; elapsed = 00:03:32 . Memory (MB): peak = 1163.813 ; gain = 77.645

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 23 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 6 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 10 Total Ports: 46
Ending PowerOpt Patch Enables Task | Checksum: 1c0799c52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1562.699 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c0799c52

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1562.699 ; gain = 398.887
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:03:41 . Memory (MB): peak = 1562.699 ; gain = 477.117
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1562.699 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.699 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/system_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin system_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ENARDEN (net: system_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_3_n_0) which is driven by a register (system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin system_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ENARDEN (net: system_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_3_n_0) which is driven by a register (system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1562.699 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7a4651b8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 14b3944ce

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 14b3944ce

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1562.699 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 14b3944ce

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1e5fc731b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e5fc731b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 205c45451

Time (s): cpu = 00:01:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25d2edd11

Time (s): cpu = 00:01:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 228e8cf01

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 203a72d7c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 203a72d7c

Time (s): cpu = 00:01:05 ; elapsed = 00:00:43 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1b980687f

Time (s): cpu = 00:01:14 ; elapsed = 00:00:53 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 18f585046

Time (s): cpu = 00:01:15 ; elapsed = 00:00:54 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 18f585046

Time (s): cpu = 00:01:16 ; elapsed = 00:00:54 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 18f585046

Time (s): cpu = 00:01:19 ; elapsed = 00:00:56 . Memory (MB): peak = 1562.699 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 18f585046

Time (s): cpu = 00:01:20 ; elapsed = 00:00:56 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.274. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 9ceb5cb1

Time (s): cpu = 00:01:29 ; elapsed = 00:01:02 . Memory (MB): peak = 1562.699 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 9ceb5cb1

Time (s): cpu = 00:01:29 ; elapsed = 00:01:03 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 9ceb5cb1

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 9ceb5cb1

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 95b0db5b

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 1562.699 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 95b0db5b

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 1562.699 ; gain = 0.000
Ending Placer Task | Checksum: 52b2d086

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 1562.699 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:07 . Memory (MB): peak = 1562.699 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 1562.699 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1562.699 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1562.699 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1562.699 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1562.699 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4a908b1f ConstDB: 0 ShapeSum: 8224567 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 0ef01a4d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 0ef01a4d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 0ef01a4d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 0ef01a4d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1562.699 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e3eacae0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1562.699 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=-0.429 | THS=-512.939|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 26c29e791

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1562.699 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 28b4919da

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1562.699 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1f8c2903f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: cc64336b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2261
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 160eaeb7d

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 1562.699 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 25b81700b

Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1bff460c9

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 1562.699 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1bf646212

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 1562.699 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1bf646212

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1bf646212

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bf646212

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 1562.699 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1bf646212

Time (s): cpu = 00:01:15 ; elapsed = 00:00:49 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22a1a6666

Time (s): cpu = 00:01:17 ; elapsed = 00:00:51 . Memory (MB): peak = 1562.699 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c9d088ab

Time (s): cpu = 00:01:17 ; elapsed = 00:00:51 . Memory (MB): peak = 1562.699 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1c9d088ab

Time (s): cpu = 00:01:17 ; elapsed = 00:00:51 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.86941 %
  Global Horizontal Routing Utilization  = 8.56052 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 22fa52adc

Time (s): cpu = 00:01:17 ; elapsed = 00:00:51 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22fa52adc

Time (s): cpu = 00:01:17 ; elapsed = 00:00:51 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2ce137774

Time (s): cpu = 00:01:19 ; elapsed = 00:00:53 . Memory (MB): peak = 1562.699 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.272  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2ce137774

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1562.699 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1562.699 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:26 ; elapsed = 00:00:57 . Memory (MB): peak = 1562.699 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 1562.699 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1562.699 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.699 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.699 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
82 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1607.543 ; gain = 44.844
INFO: [Common 17-206] Exiting Vivado at Sun Apr 16 22:45:32 2017...
