Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Apr 23 00:27:24 2020
| Host         : Manjaro-Envy running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file oe_counter_timing_summary_routed.rpt -pb oe_counter_timing_summary_routed.pb -rpx oe_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : oe_counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.819        0.000                      0                   29        0.308        0.000                      0                   29        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.819        0.000                      0                   29        0.308        0.000                      0                   29        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 one_seg_counter/r_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_seg_counter/r_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.966ns (23.268%)  route 3.186ns (76.732%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.627     5.148    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  one_seg_counter/r_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  one_seg_counter/r_reg_reg[18]/Q
                         net (fo=2, routed)           0.831     6.398    one_seg_counter/r_reg[18]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.299     6.697 r  one_seg_counter/r_reg[25]_i_4/O
                         net (fo=1, routed)           1.091     7.788    one_seg_counter/r_reg[25]_i_4_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  one_seg_counter/r_reg[25]_i_2/O
                         net (fo=28, routed)          1.264     9.176    one_seg_counter/r_reg_reg[15]_0
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.300 r  one_seg_counter/r_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     9.300    one_seg_counter/r_next[20]
    SLICE_X65Y19         FDCE                                         r  one_seg_counter/r_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  one_seg_counter/r_reg_reg[20]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.031    15.119    one_seg_counter/r_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 one_seg_counter/r_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_seg_counter/r_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.996ns (23.818%)  route 3.186ns (76.182%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.627     5.148    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  one_seg_counter/r_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  one_seg_counter/r_reg_reg[18]/Q
                         net (fo=2, routed)           0.831     6.398    one_seg_counter/r_reg[18]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.299     6.697 r  one_seg_counter/r_reg[25]_i_4/O
                         net (fo=1, routed)           1.091     7.788    one_seg_counter/r_reg[25]_i_4_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  one_seg_counter/r_reg[25]_i_2/O
                         net (fo=28, routed)          1.264     9.176    one_seg_counter/r_reg_reg[15]_0
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.154     9.330 r  one_seg_counter/r_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     9.330    one_seg_counter/r_next[22]
    SLICE_X65Y19         FDCE                                         r  one_seg_counter/r_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  one_seg_counter/r_reg_reg[22]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.075    15.163    one_seg_counter/r_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 one_seg_counter/r_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_seg_counter/r_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.966ns (23.448%)  route 3.154ns (76.552%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.627     5.148    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  one_seg_counter/r_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  one_seg_counter/r_reg_reg[18]/Q
                         net (fo=2, routed)           0.831     6.398    one_seg_counter/r_reg[18]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.299     6.697 r  one_seg_counter/r_reg[25]_i_4/O
                         net (fo=1, routed)           1.091     7.788    one_seg_counter/r_reg[25]_i_4_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  one_seg_counter/r_reg[25]_i_2/O
                         net (fo=28, routed)          1.232     9.144    one_seg_counter/r_reg_reg[15]_0
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.268 r  one_seg_counter/r_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     9.268    one_seg_counter/r_next[16]
    SLICE_X65Y20         FDCE                                         r  one_seg_counter/r_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y20         FDCE                                         r  one_seg_counter/r_reg_reg[16]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDCE (Setup_fdce_C_D)        0.029    15.117    one_seg_counter/r_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 one_seg_counter/r_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_seg_counter/r_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.992ns (23.928%)  route 3.154ns (76.072%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.627     5.148    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  one_seg_counter/r_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  one_seg_counter/r_reg_reg[18]/Q
                         net (fo=2, routed)           0.831     6.398    one_seg_counter/r_reg[18]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.299     6.697 r  one_seg_counter/r_reg[25]_i_4/O
                         net (fo=1, routed)           1.091     7.788    one_seg_counter/r_reg[25]_i_4_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  one_seg_counter/r_reg[25]_i_2/O
                         net (fo=28, routed)          1.232     9.144    one_seg_counter/r_reg_reg[15]_0
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.150     9.294 r  one_seg_counter/r_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     9.294    one_seg_counter/r_next[21]
    SLICE_X65Y20         FDCE                                         r  one_seg_counter/r_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y20         FDCE                                         r  one_seg_counter/r_reg_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDCE (Setup_fdce_C_D)        0.075    15.163    one_seg_counter/r_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 one_seg_counter/r_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_seg_counter/r_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.966ns (24.279%)  route 3.013ns (75.721%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.627     5.148    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  one_seg_counter/r_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  one_seg_counter/r_reg_reg[18]/Q
                         net (fo=2, routed)           0.831     6.398    one_seg_counter/r_reg[18]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.299     6.697 r  one_seg_counter/r_reg[25]_i_4/O
                         net (fo=1, routed)           1.091     7.788    one_seg_counter/r_reg[25]_i_4_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  one_seg_counter/r_reg[25]_i_2/O
                         net (fo=28, routed)          1.091     9.003    one_seg_counter/r_reg_reg[15]_0
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.127 r  one_seg_counter/r_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     9.127    one_seg_counter/r_next[17]
    SLICE_X65Y19         FDCE                                         r  one_seg_counter/r_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  one_seg_counter/r_reg_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.029    15.117    one_seg_counter/r_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 one_seg_counter/r_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_seg_counter/r_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.966ns (24.310%)  route 3.008ns (75.690%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.627     5.148    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  one_seg_counter/r_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  one_seg_counter/r_reg_reg[18]/Q
                         net (fo=2, routed)           0.831     6.398    one_seg_counter/r_reg[18]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.299     6.697 r  one_seg_counter/r_reg[25]_i_4/O
                         net (fo=1, routed)           1.091     7.788    one_seg_counter/r_reg[25]_i_4_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  one_seg_counter/r_reg[25]_i_2/O
                         net (fo=28, routed)          1.086     8.998    one_seg_counter/r_reg_reg[15]_0
    SLICE_X65Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.122 r  one_seg_counter/r_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.122    one_seg_counter/r_next[6]
    SLICE_X65Y16         FDCE                                         r  one_seg_counter/r_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.512    14.853    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y16         FDCE                                         r  one_seg_counter/r_reg_reg[6]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X65Y16         FDCE (Setup_fdce_C_D)        0.029    15.121    one_seg_counter/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 one_seg_counter/r_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_seg_counter/r_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.992ns (24.771%)  route 3.013ns (75.229%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.627     5.148    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  one_seg_counter/r_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  one_seg_counter/r_reg_reg[18]/Q
                         net (fo=2, routed)           0.831     6.398    one_seg_counter/r_reg[18]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.299     6.697 r  one_seg_counter/r_reg[25]_i_4/O
                         net (fo=1, routed)           1.091     7.788    one_seg_counter/r_reg[25]_i_4_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  one_seg_counter/r_reg[25]_i_2/O
                         net (fo=28, routed)          1.091     9.003    one_seg_counter/r_reg_reg[15]_0
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.150     9.153 r  one_seg_counter/r_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     9.153    one_seg_counter/r_next[23]
    SLICE_X65Y19         FDCE                                         r  one_seg_counter/r_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  one_seg_counter/r_reg_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.075    15.163    one_seg_counter/r_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 one_seg_counter/r_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_seg_counter/r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.994ns (24.840%)  route 3.008ns (75.160%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.627     5.148    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  one_seg_counter/r_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  one_seg_counter/r_reg_reg[18]/Q
                         net (fo=2, routed)           0.831     6.398    one_seg_counter/r_reg[18]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.299     6.697 r  one_seg_counter/r_reg[25]_i_4/O
                         net (fo=1, routed)           1.091     7.788    one_seg_counter/r_reg[25]_i_4_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  one_seg_counter/r_reg[25]_i_2/O
                         net (fo=28, routed)          1.086     8.998    one_seg_counter/r_reg_reg[15]_0
    SLICE_X65Y16         LUT2 (Prop_lut2_I0_O)        0.152     9.150 r  one_seg_counter/r_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.150    one_seg_counter/r_next[7]
    SLICE_X65Y16         FDCE                                         r  one_seg_counter/r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.512    14.853    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y16         FDCE                                         r  one_seg_counter/r_reg_reg[7]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X65Y16         FDCE (Setup_fdce_C_D)        0.075    15.167    one_seg_counter/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 one_seg_counter/r_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_seg_counter/r_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.966ns (24.714%)  route 2.943ns (75.286%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.627     5.148    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  one_seg_counter/r_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  one_seg_counter/r_reg_reg[18]/Q
                         net (fo=2, routed)           0.831     6.398    one_seg_counter/r_reg[18]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.299     6.697 r  one_seg_counter/r_reg[25]_i_4/O
                         net (fo=1, routed)           1.091     7.788    one_seg_counter/r_reg[25]_i_4_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  one_seg_counter/r_reg[25]_i_2/O
                         net (fo=28, routed)          1.021     8.933    one_seg_counter/r_reg_reg[15]_0
    SLICE_X65Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.057 r  one_seg_counter/r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.057    one_seg_counter/r_next[2]
    SLICE_X65Y15         FDCE                                         r  one_seg_counter/r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.513    14.854    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y15         FDCE                                         r  one_seg_counter/r_reg_reg[2]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X65Y15         FDCE (Setup_fdce_C_D)        0.029    15.122    one_seg_counter/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 one_seg_counter/r_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_seg_counter/r_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.966ns (24.727%)  route 2.941ns (75.273%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.627     5.148    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  one_seg_counter/r_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  one_seg_counter/r_reg_reg[18]/Q
                         net (fo=2, routed)           0.831     6.398    one_seg_counter/r_reg[18]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.299     6.697 r  one_seg_counter/r_reg[25]_i_4/O
                         net (fo=1, routed)           1.091     7.788    one_seg_counter/r_reg[25]_i_4_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  one_seg_counter/r_reg[25]_i_2/O
                         net (fo=28, routed)          1.019     8.931    one_seg_counter/r_reg_reg[15]_0
    SLICE_X65Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.055 r  one_seg_counter/r_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.055    one_seg_counter/r_next[4]
    SLICE_X65Y15         FDCE                                         r  one_seg_counter/r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.513    14.854    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y15         FDCE                                         r  one_seg_counter/r_reg_reg[4]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X65Y15         FDCE (Setup_fdce_C_D)        0.031    15.124    one_seg_counter/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  6.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.757%)  route 0.220ns (51.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    ff0/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  ff0/Q_reg/Q
                         net (fo=10, routed)          0.220     1.858    ff1/ff0_Q
    SLICE_X64Y14         LUT5 (Prop_lut5_I3_O)        0.045     1.903 r  ff1/Q_i_1__0/O
                         net (fo=1, routed)           0.000     1.903    ff1/Q_i_1__0_n_0
    SLICE_X64Y14         FDRE                                         r  ff1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     1.988    ff1/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  ff1/Q_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.121     1.595    ff1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.757%)  route 0.220ns (51.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    ff0/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  ff0/Q_reg/Q
                         net (fo=10, routed)          0.220     1.858    ff0/ff0_Q
    SLICE_X64Y14         LUT4 (Prop_lut4_I0_O)        0.045     1.903 r  ff0/Q_i_1/O
                         net (fo=1, routed)           0.000     1.903    ff0/Q_i_1_n_0
    SLICE_X64Y14         FDRE                                         r  ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     1.988    ff0/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  ff0/Q_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.120     1.594    ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 one_seg_counter/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_seg_counter/r_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.212%)  route 0.244ns (56.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     1.473    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y16         FDCE                                         r  one_seg_counter/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  one_seg_counter/r_reg_reg[0]/Q
                         net (fo=3, routed)           0.244     1.859    one_seg_counter/r_reg[0]
    SLICE_X65Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.904 r  one_seg_counter/r_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.904    one_seg_counter/r_next[0]
    SLICE_X65Y16         FDCE                                         r  one_seg_counter/r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.859     1.986    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y16         FDCE                                         r  one_seg_counter/r_reg_reg[0]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X65Y16         FDCE (Hold_fdce_C_D)         0.092     1.565    one_seg_counter/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 ff2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.120%)  route 0.254ns (54.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    ff2/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  ff2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  ff2/Q_reg/Q
                         net (fo=8, routed)           0.254     1.892    ff2/Q
    SLICE_X64Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.937 r  ff2/Q_i_1__1/O
                         net (fo=1, routed)           0.000     1.937    ff2/Q_i_1__1_n_0
    SLICE_X64Y14         FDRE                                         r  ff2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     1.988    ff2/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  ff2/Q_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.121     1.595    ff2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 one_seg_counter/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_seg_counter/r_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.589     1.472    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y17         FDCE                                         r  one_seg_counter/r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  one_seg_counter/r_reg_reg[11]/Q
                         net (fo=2, routed)           0.065     1.678    one_seg_counter/r_reg[11]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.788 r  one_seg_counter/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.949    one_seg_counter/data0[11]
    SLICE_X65Y17         LUT2 (Prop_lut2_I1_O)        0.108     2.057 r  one_seg_counter/r_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.057    one_seg_counter/r_next[11]
    SLICE_X65Y17         FDCE                                         r  one_seg_counter/r_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.858     1.985    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y17         FDCE                                         r  one_seg_counter/r_reg_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y17         FDCE (Hold_fdce_C_D)         0.092     1.564    one_seg_counter/r_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 one_seg_counter/r_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_seg_counter/r_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.587     1.470    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  one_seg_counter/r_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  one_seg_counter/r_reg_reg[19]/Q
                         net (fo=2, routed)           0.065     1.676    one_seg_counter/r_reg[19]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.786 r  one_seg_counter/plusOp_carry__3/O[2]
                         net (fo=1, routed)           0.161     1.947    one_seg_counter/data0[19]
    SLICE_X65Y19         LUT2 (Prop_lut2_I1_O)        0.108     2.055 r  one_seg_counter/r_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     2.055    one_seg_counter/r_next[19]
    SLICE_X65Y19         FDCE                                         r  one_seg_counter/r_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.856     1.983    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  one_seg_counter/r_reg_reg[19]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y19         FDCE (Hold_fdce_C_D)         0.092     1.562    one_seg_counter/r_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 one_seg_counter/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_seg_counter/r_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.360ns (57.322%)  route 0.268ns (42.678%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     1.473    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y16         FDCE                                         r  one_seg_counter/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  one_seg_counter/r_reg_reg[6]/Q
                         net (fo=2, routed)           0.126     1.740    one_seg_counter/r_reg[6]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.851 r  one_seg_counter/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.142     1.993    one_seg_counter/data0[6]
    SLICE_X65Y16         LUT2 (Prop_lut2_I1_O)        0.108     2.101 r  one_seg_counter/r_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.101    one_seg_counter/r_next[6]
    SLICE_X65Y16         FDCE                                         r  one_seg_counter/r_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.859     1.986    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y16         FDCE                                         r  one_seg_counter/r_reg_reg[6]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X65Y16         FDCE (Hold_fdce_C_D)         0.091     1.564    one_seg_counter/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 one_seg_counter/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_seg_counter/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.361ns (55.842%)  route 0.285ns (44.158%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     1.473    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y16         FDCE                                         r  one_seg_counter/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  one_seg_counter/r_reg_reg[8]/Q
                         net (fo=2, routed)           0.063     1.677    one_seg_counter/r_reg[8]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.786 r  one_seg_counter/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.222     2.009    one_seg_counter/data0[8]
    SLICE_X65Y16         LUT2 (Prop_lut2_I1_O)        0.111     2.120 r  one_seg_counter/r_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.120    one_seg_counter/r_next[8]
    SLICE_X65Y16         FDCE                                         r  one_seg_counter/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.859     1.986    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y16         FDCE                                         r  one_seg_counter/r_reg_reg[8]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X65Y16         FDCE (Hold_fdce_C_D)         0.092     1.565    one_seg_counter/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 one_seg_counter/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_seg_counter/r_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.361ns (55.842%)  route 0.285ns (44.158%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y15         FDCE                                         r  one_seg_counter/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  one_seg_counter/r_reg_reg[4]/Q
                         net (fo=2, routed)           0.063     1.678    one_seg_counter/r_reg[4]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.787 r  one_seg_counter/plusOp_carry/O[3]
                         net (fo=1, routed)           0.222     2.010    one_seg_counter/data0[4]
    SLICE_X65Y15         LUT2 (Prop_lut2_I1_O)        0.111     2.121 r  one_seg_counter/r_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.121    one_seg_counter/r_next[4]
    SLICE_X65Y15         FDCE                                         r  one_seg_counter/r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     1.987    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y15         FDCE                                         r  one_seg_counter/r_reg_reg[4]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X65Y15         FDCE (Hold_fdce_C_D)         0.092     1.566    one_seg_counter/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 one_seg_counter/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_seg_counter/r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.466ns (67.707%)  route 0.222ns (32.293%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y15         FDCE                                         r  one_seg_counter/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  one_seg_counter/r_reg_reg[4]/Q
                         net (fo=2, routed)           0.063     1.678    one_seg_counter/r_reg[4]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.832 r  one_seg_counter/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.832    one_seg_counter/plusOp_carry_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.898 r  one_seg_counter/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.159     2.057    one_seg_counter/data0[7]
    SLICE_X65Y16         LUT2 (Prop_lut2_I1_O)        0.105     2.162 r  one_seg_counter/r_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.162    one_seg_counter/r_next[7]
    SLICE_X65Y16         FDCE                                         r  one_seg_counter/r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.859     1.986    one_seg_counter/clk_IBUF_BUFG
    SLICE_X65Y16         FDCE                                         r  one_seg_counter/r_reg_reg[7]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X65Y16         FDCE (Hold_fdce_C_D)         0.107     1.594    one_seg_counter/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.568    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y14   ff0/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y14   ff1/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y14   ff2/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y16   one_seg_counter/r_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y17   one_seg_counter/r_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y17   one_seg_counter/r_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y17   one_seg_counter/r_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   one_seg_counter/r_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   one_seg_counter/r_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   ff0/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   ff1/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   ff2/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   one_seg_counter/r_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   one_seg_counter/r_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   one_seg_counter/r_reg_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   one_seg_counter/r_reg_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y19   one_seg_counter/r_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   one_seg_counter/r_reg_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y19   one_seg_counter/r_reg_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   one_seg_counter/r_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   one_seg_counter/r_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   one_seg_counter/r_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   one_seg_counter/r_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   one_seg_counter/r_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   one_seg_counter/r_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   one_seg_counter/r_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   one_seg_counter/r_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   one_seg_counter/r_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   one_seg_counter/r_reg_reg[4]/C



