# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../cpu2.srcs/sources_1/imports/sources_1/imports/sources_1/new/ControlUnit.v" \
"../../../../cpu2.srcs/sources_1/imports/sources_1/new/IOManager.v" \
"../../../../cpu2.srcs/sources_1/imports/sources_1/imports/sources_1/new/InstrumentDecoder.v" \
"../../../../cpu2.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/alu.v" \
"../../../../cpu2.srcs/sources_1/imports/sources_1/new/cpu.v" \
"../../../../cpu2.srcs/sources_1/imports/sources_1/imports/sources_1/new/extend.v" \
"../../../../cpu2.srcs/sources_1/imports/sources_1/imports/sources_1/new/pc.v" \
"../../../../cpu2.srcs/sources_1/imports/sources_1/imports/sources_1/new/ram.v" \
"../../../../cpu2.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/register.v" \
"../../../../cpu2.srcs/sources_1/imports/sources_1/imports/sources_1/new/rom.v" \
"../../../../cpu2.srcs/sources_1/imports/sources_1/new/selector.v" \
"../../../../cpu2.srcs/sources_1/imports/sources_1/new/selector2.v" \
"../../../../cpu2.srcs/sim_1/imports/new/cpu_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
