// Seed: 349621386
module module_0 (
    input tri0 id_0
    , id_9,
    output supply1 id_1,
    input uwire id_2,
    input supply0 id_3,
    input wire id_4,
    input tri1 id_5,
    output wand id_6,
    output uwire id_7
);
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    output supply0 id_2,
    input tri id_3,
    input wire id_4,
    output tri id_5,
    input supply1 id_6,
    input logic id_7,
    input wand id_8,
    input tri id_9,
    input logic id_10,
    input wor id_11,
    output tri1 id_12,
    input tri1 id_13,
    input wor id_14,
    input wand id_15,
    input wire id_16
    , id_21,
    input wire id_17
    , id_22,
    input wor id_18,
    output supply0 id_19
);
  wire id_23 = id_23;
  always id_21 = #(id_7  : 1  : 1) id_10;
  module_0 modCall_1 (
      id_0,
      id_19,
      id_13,
      id_6,
      id_11,
      id_0,
      id_19,
      id_19
  );
  assign modCall_1.id_6 = 0;
endmodule
