<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/riscv/utility.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_3c75b97fd2e926b9d7ac3bb5a854706c.html">riscv</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">utility.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="riscv_2utility_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2013 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2014-2015 Sven Karlsson</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2018 TU Dresden</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * Copyright (c) 2016-2017 The University of Virginia</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * Authors: Andreas Hansson</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *          Sven Karlsson</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *          Alec Roelke</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *          Robert Scheffel</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#ifndef __ARCH_RISCV_UTILITY_HH__</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define __ARCH_RISCV_UTILITY_HH__</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &lt;cmath&gt;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &lt;sstream&gt;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="riscv_2registers_8hh.html">arch/riscv/registers.hh</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="reg__class_8hh.html">cpu/reg_class.hh</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceRiscvISA.html">RiscvISA</a></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;{</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt; <span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a540b28af295b647288ad9cf705f9250b">   66</a></span>&#160;<a class="code" href="namespaceRiscvISA.html#a540b28af295b647288ad9cf705f9250b">isquietnan</a>(T <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;{</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;}</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keyword">template</span>&lt;&gt; <span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a5771b0a6eb0d485bee79a2efa63c92db">   72</a></span>&#160;<a class="code" href="namespaceRiscvISA.html#a5771b0a6eb0d485bee79a2efa63c92db">isquietnan&lt;float&gt;</a>(<span class="keywordtype">float</span> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;{</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keywordflow">return</span> std::isnan(<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        &amp;&amp; (<span class="keyword">reinterpret_cast&lt;</span>uint32_t&amp;<span class="keyword">&gt;</span>(<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)&amp;0x00400000);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;}</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="keyword">template</span>&lt;&gt; <span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a51508a8d24eedd1a052c85004914ff50">   79</a></span>&#160;<a class="code" href="namespaceRiscvISA.html#a51508a8d24eedd1a052c85004914ff50">isquietnan&lt;double&gt;</a>(<span class="keywordtype">double</span> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;{</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">return</span> std::isnan(<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        &amp;&amp; (<span class="keyword">reinterpret_cast&lt;</span>uint64_t&amp;<span class="keyword">&gt;</span>(<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)&amp;0x0008000000000000ULL);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;}</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt; <span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ac2db5be53951ddbc71f02104e1773f13">   86</a></span>&#160;<a class="code" href="namespaceRiscvISA.html#ac2db5be53951ddbc71f02104e1773f13">issignalingnan</a>(T <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;{</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;}</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="keyword">template</span>&lt;&gt; <span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a3ebe3f5840c142c36d8c6c2754da2107">   92</a></span>&#160;<a class="code" href="namespaceRiscvISA.html#a3ebe3f5840c142c36d8c6c2754da2107">issignalingnan&lt;float&gt;</a>(<span class="keywordtype">float</span> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;{</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordflow">return</span> std::isnan(<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        &amp;&amp; (<span class="keyword">reinterpret_cast&lt;</span>uint32_t&amp;<span class="keyword">&gt;</span>(<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)&amp;0x00200000);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;}</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="keyword">template</span>&lt;&gt; <span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a47b1082e2c7bae7eb9cd3fd9ead00d1b">   99</a></span>&#160;<a class="code" href="namespaceRiscvISA.html#a47b1082e2c7bae7eb9cd3fd9ead00d1b">issignalingnan&lt;double&gt;</a>(<span class="keywordtype">double</span> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;{</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">return</span> std::isnan(<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        &amp;&amp; (<span class="keyword">reinterpret_cast&lt;</span>uint64_t&amp;<span class="keyword">&gt;</span>(<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)&amp;0x0004000000000000ULL);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;}</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keyword">inline</span> <a class="code" href="classRiscvISA_1_1PCState.html">PCState</a></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a9fe196a710182f56dbda8f12c5f45e34">  106</a></span>&#160;<a class="code" href="namespaceRiscvISA.html#a9fe196a710182f56dbda8f12c5f45e34">buildRetPC</a>(<span class="keyword">const</span> <a class="code" href="classRiscvISA_1_1PCState.html">PCState</a> &amp;curPC, <span class="keyword">const</span> <a class="code" href="classRiscvISA_1_1PCState.html">PCState</a> &amp;callPC)</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;{</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="classRiscvISA_1_1PCState.html">PCState</a> retPC = callPC;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    retPC.<a class="code" href="classGenericISA_1_1SimplePCState.html#a52caa24f3a6095bb656e089a266fe91c">advance</a>();</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    retPC.<a class="code" href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">pc</a>(curPC.<a class="code" href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">npc</a>());</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">return</span> retPC;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;}</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="keyword">inline</span> uint64_t</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a2996aa85804ae20fffbab19b0b1996d7">  115</a></span>&#160;<a class="code" href="namespaceRiscvISA.html#a2996aa85804ae20fffbab19b0b1996d7">getArgument</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> &amp;number, uint16_t size, <span class="keywordtype">bool</span> <a class="code" href="namespaceRiscvISA.html#a7e7991fe048a06e2afea62fef1c0dc7d">fp</a>)</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;{</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;}</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a853934f4035508c9158202c00697c9b4">  120</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="namespaceRiscvISA.html#a853934f4035508c9158202c00697c9b4">startupCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId)</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;{</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a6a55099a666cbd6711cf317acc0e3e80">activate</a>();</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;}</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a9cf1e35b945f78dd9844dd37caaf36b5">  126</a></span>&#160;<a class="code" href="namespaceRiscvISA.html#a9cf1e35b945f78dd9844dd37caaf36b5">copyRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest)</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;{</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="comment">// First loop through the integer registers.</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceRiscvISA.html#a27a1be6737c34c800fd7ea4ca2a189d6">i</a> = 0; <a class="code" href="namespaceRiscvISA.html#a27a1be6737c34c800fd7ea4ca2a189d6">i</a> &lt; <a class="code" href="namespaceRiscvISA.html#a8256465e161d32fa3f775d9e482cad78">NumIntRegs</a>; ++<a class="code" href="namespaceRiscvISA.html#a27a1be6737c34c800fd7ea4ca2a189d6">i</a>)</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        dest-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceRiscvISA.html#a27a1be6737c34c800fd7ea4ca2a189d6">i</a>, src-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceRiscvISA.html#a27a1be6737c34c800fd7ea4ca2a189d6">i</a>));</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="comment">// Lastly copy PC/NPC</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(src-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>());</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;}</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="keyword">inline</span> std::string</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a3532219168d743bf380a5a9cbb7b19db">  137</a></span>&#160;<a class="code" href="namespaceRiscvISA.html#a3532219168d743bf380a5a9cbb7b19db">registerName</a>(<a class="code" href="classRegId.html">RegId</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;{</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">if</span> (reg.<a class="code" href="classRegId.html#a5911f87a4c221dc2280486a17ea5ab1f">isIntReg</a>()) {</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <span class="keywordflow">if</span> (reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>() &gt;= <a class="code" href="namespaceRiscvISA.html#a317cf38c7fb4dfc79c254184d22a22f7">NumIntArchRegs</a>) {</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            <span class="comment">/*</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">             * This should only happen if a instruction is being speculatively</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">             * executed along a not-taken branch, and if that instruction&#39;s</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">             * width was incorrectly predecoded (i.e., it was predecoded as a</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">             * full instruction rather than a compressed one or vice versa).</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">             * It also should only happen if a debug flag is on that prints</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">             * disassembly information, so rather than panic the incorrect</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">             * value is printed for debugging help.</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">             */</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;            std::stringstream str;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;            str &lt;&lt; <span class="stringliteral">&quot;?? (x&quot;</span> &lt;&lt; reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>() &lt;&lt; <span class="charliteral">&#39;)&#39;</span>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;            <span class="keywordflow">return</span> str.str();</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        }</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceRiscvISA.html#a5d092fb740cf1087598a30e5a3087159">IntRegNames</a>[reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>()];</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        <span class="keywordflow">if</span> (reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>() &gt;= <a class="code" href="namespaceRiscvISA.html#a38b92c5adfd14b7e8f097adea56c4e6f">NumFloatRegs</a>) {</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;            std::stringstream str;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;            str &lt;&lt; <span class="stringliteral">&quot;?? (f&quot;</span> &lt;&lt; reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>() &lt;&lt; <span class="charliteral">&#39;)&#39;</span>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;            <span class="keywordflow">return</span> str.str();</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        }</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceRiscvISA.html#a5ce9d96794d5682bb5679bd683e4ceff">FloatRegNames</a>[reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>()];</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    }</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;}</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a303559ec135ba0cd1bac6aeb981c966f">  166</a></span>&#160;<a class="code" href="namespaceRiscvISA.html#a303559ec135ba0cd1bac6aeb981c966f">skipFunction</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;{</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Not Implemented for Riscv&quot;</span>);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;}</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a52458450e387b1255f74d50c41d17990">  172</a></span>&#160;<a class="code" href="namespaceRiscvISA.html#a52458450e387b1255f74d50c41d17990">advancePC</a>(<a class="code" href="classRiscvISA_1_1PCState.html">PCState</a> &amp;<a class="code" href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">pc</a>, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;{</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    inst-&gt;<a class="code" href="classStaticInst.html#ad9b6b1d5baf970022cc111373e22923d">advancePC</a>(pc);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;}</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a8db33afe934c0e55887aadb16d027d18">  178</a></span>&#160;<a class="code" href="namespaceRiscvISA.html#a8db33afe934c0e55887aadb16d027d18">inUserMode</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;{</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;}</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="keyword">inline</span> uint64_t</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a684f20da4d7ad43fd7ae048c3f4b7203">  184</a></span>&#160;<a class="code" href="namespaceRiscvISA.html#a684f20da4d7ad43fd7ae048c3f4b7203">getExecutingAsid</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;{</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;}</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceRiscvISA.html#a05f605752a15a44289fe47b8ded19a48">initCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;} <span class="comment">// namespace RiscvISA</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#endif // __ARCH_RISCV_UTILITY_HH__</span></div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a5d092fb740cf1087598a30e5a3087159"><div class="ttname"><a href="namespaceRiscvISA.html#a5d092fb740cf1087598a30e5a3087159">RiscvISA::IntRegNames</a></div><div class="ttdeci">const std::vector&lt; std::string &gt; IntRegNames</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00115">registers.hh:115</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a38b92c5adfd14b7e8f097adea56c4e6f"><div class="ttname"><a href="namespaceRiscvISA.html#a38b92c5adfd14b7e8f097adea56c4e6f">RiscvISA::NumFloatRegs</a></div><div class="ttdeci">const int NumFloatRegs</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00090">registers.hh:90</a></div></div>
<div class="ttc" id="classRiscvISA_1_1PCState_html"><div class="ttname"><a href="classRiscvISA_1_1PCState.html">RiscvISA::PCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2types_8hh_source.html#l00057">types.hh:57</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a317cf38c7fb4dfc79c254184d22a22f7"><div class="ttname"><a href="namespaceRiscvISA.html#a317cf38c7fb4dfc79c254184d22a22f7">RiscvISA::NumIntArchRegs</a></div><div class="ttdeci">const int NumIntArchRegs</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00087">registers.hh:87</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a47b1082e2c7bae7eb9cd3fd9ead00d1b"><div class="ttname"><a href="namespaceRiscvISA.html#a47b1082e2c7bae7eb9cd3fd9ead00d1b">RiscvISA::issignalingnan&lt; double &gt;</a></div><div class="ttdeci">bool issignalingnan&lt; double &gt;(double val)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2utility_8hh_source.html#l00099">utility.hh:99</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="classThreadContext_html_aaa39c3080c92b37f7f740e264338c4a4"><div class="ttname"><a href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg</a></div><div class="ttdeci">virtual RegVal readIntReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="namespaceRiscvISA_html_a51508a8d24eedd1a052c85004914ff50"><div class="ttname"><a href="namespaceRiscvISA.html#a51508a8d24eedd1a052c85004914ff50">RiscvISA::isquietnan&lt; double &gt;</a></div><div class="ttdeci">bool isquietnan&lt; double &gt;(double val)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2utility_8hh_source.html#l00079">utility.hh:79</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a2996aa85804ae20fffbab19b0b1996d7"><div class="ttname"><a href="namespaceRiscvISA.html#a2996aa85804ae20fffbab19b0b1996d7">RiscvISA::getArgument</a></div><div class="ttdeci">uint64_t getArgument(ThreadContext *tc, int &amp;number, uint16_t size, bool fp)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2utility_8hh_source.html#l00115">utility.hh:115</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a8db33afe934c0e55887aadb16d027d18"><div class="ttname"><a href="namespaceRiscvISA.html#a8db33afe934c0e55887aadb16d027d18">RiscvISA::inUserMode</a></div><div class="ttdeci">static bool inUserMode(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2utility_8hh_source.html#l00178">utility.hh:178</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a227b993ac419e080ec54dee0dcb1626b"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">GenericISA::SimplePCState::pc</a></div><div class="ttdeci">Addr pc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00148">types.hh:148</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a853934f4035508c9158202c00697c9b4"><div class="ttname"><a href="namespaceRiscvISA.html#a853934f4035508c9158202c00697c9b4">RiscvISA::startupCPU</a></div><div class="ttdeci">void startupCPU(ThreadContext *tc, int cpuId)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2utility_8hh_source.html#l00120">utility.hh:120</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a5ce9d96794d5682bb5679bd683e4ceff"><div class="ttname"><a href="namespaceRiscvISA.html#a5ce9d96794d5682bb5679bd683e4ceff">RiscvISA::FloatRegNames</a></div><div class="ttdeci">const std::vector&lt; std::string &gt; FloatRegNames</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00125">registers.hh:125</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a52caa24f3a6095bb656e089a266fe91c"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a52caa24f3a6095bb656e089a266fe91c">GenericISA::SimplePCState::advance</a></div><div class="ttdeci">void advance()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00178">types.hh:178</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a8256465e161d32fa3f775d9e482cad78"><div class="ttname"><a href="namespaceRiscvISA.html#a8256465e161d32fa3f775d9e482cad78">RiscvISA::NumIntRegs</a></div><div class="ttdeci">const int NumIntRegs</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00089">registers.hh:89</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a3532219168d743bf380a5a9cbb7b19db"><div class="ttname"><a href="namespaceRiscvISA.html#a3532219168d743bf380a5a9cbb7b19db">RiscvISA::registerName</a></div><div class="ttdeci">std::string registerName(RegId reg)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2utility_8hh_source.html#l00137">utility.hh:137</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a5d01d3308f5a6ce118bfe0e7701a57fb"><div class="ttname"><a href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">RiscvISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="cpu_2static__inst_8hh_html"><div class="ttname"><a href="cpu_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a5771b0a6eb0d485bee79a2efa63c92db"><div class="ttname"><a href="namespaceRiscvISA.html#a5771b0a6eb0d485bee79a2efa63c92db">RiscvISA::isquietnan&lt; float &gt;</a></div><div class="ttdeci">bool isquietnan&lt; float &gt;(float val)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2utility_8hh_source.html#l00072">utility.hh:72</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ac2db5be53951ddbc71f02104e1773f13"><div class="ttname"><a href="namespaceRiscvISA.html#ac2db5be53951ddbc71f02104e1773f13">RiscvISA::issignalingnan</a></div><div class="ttdeci">bool issignalingnan(T val)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2utility_8hh_source.html#l00086">utility.hh:86</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a7e7991fe048a06e2afea62fef1c0dc7d"><div class="ttname"><a href="namespaceRiscvISA.html#a7e7991fe048a06e2afea62fef1c0dc7d">RiscvISA::fp</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; fp</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00246">pra_constants.hh:246</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a27a1be6737c34c800fd7ea4ca2a189d6"><div class="ttname"><a href="namespaceRiscvISA.html#a27a1be6737c34c800fd7ea4ca2a189d6">RiscvISA::i</a></div><div class="ttdeci">Bitfield&lt; 2 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00278">pra_constants.hh:278</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a684f20da4d7ad43fd7ae048c3f4b7203"><div class="ttname"><a href="namespaceRiscvISA.html#a684f20da4d7ad43fd7ae048c3f4b7203">RiscvISA::getExecutingAsid</a></div><div class="ttdeci">uint64_t getExecutingAsid(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2utility_8hh_source.html#l00184">utility.hh:184</a></div></div>
<div class="ttc" id="classRegId_html_a5911f87a4c221dc2280486a17ea5ab1f"><div class="ttname"><a href="classRegId.html#a5911f87a4c221dc2280486a17ea5ab1f">RegId::isIntReg</a></div><div class="ttdeci">bool isIntReg() const</div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00149">reg_class.hh:149</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a9fe196a710182f56dbda8f12c5f45e34"><div class="ttname"><a href="namespaceRiscvISA.html#a9fe196a710182f56dbda8f12c5f45e34">RiscvISA::buildRetPC</a></div><div class="ttdeci">PCState buildRetPC(const PCState &amp;curPC, const PCState &amp;callPC)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2utility_8hh_source.html#l00106">utility.hh:106</a></div></div>
<div class="ttc" id="riscv_2registers_8hh_html"><div class="ttname"><a href="riscv_2registers_8hh.html">registers.hh</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a540b28af295b647288ad9cf705f9250b"><div class="ttname"><a href="namespaceRiscvISA.html#a540b28af295b647288ad9cf705f9250b">RiscvISA::isquietnan</a></div><div class="ttdeci">bool isquietnan(T val)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2utility_8hh_source.html#l00066">utility.hh:66</a></div></div>
<div class="ttc" id="classThreadContext_html_a6a55099a666cbd6711cf317acc0e3e80"><div class="ttname"><a href="classThreadContext.html#a6a55099a666cbd6711cf317acc0e3e80">ThreadContext::activate</a></div><div class="ttdeci">virtual void activate()=0</div><div class="ttdoc">Set the status to Active. </div></div>
<div class="ttc" id="classThreadContext_html_a49c3ce8c24de55ea52f307a9f7929ab4"><div class="ttname"><a href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">ThreadContext::setIntReg</a></div><div class="ttdeci">virtual void setIntReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="base_2types_8hh_html"><div class="ttname"><a href="base_2types_8hh.html">types.hh</a></div><div class="ttdoc">Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t. </div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a27933143813a79b65b4183ff1360909b"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">GenericISA::SimplePCState::npc</a></div><div class="ttdeci">Addr npc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00151">types.hh:151</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a3ebe3f5840c142c36d8c6c2754da2107"><div class="ttname"><a href="namespaceRiscvISA.html#a3ebe3f5840c142c36d8c6c2754da2107">RiscvISA::issignalingnan&lt; float &gt;</a></div><div class="ttdeci">bool issignalingnan&lt; float &gt;(float val)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2utility_8hh_source.html#l00092">utility.hh:92</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classStaticInst_html_ad9b6b1d5baf970022cc111373e22923d"><div class="ttname"><a href="classStaticInst.html#ad9b6b1d5baf970022cc111373e22923d">StaticInst::advancePC</a></div><div class="ttdeci">virtual void advancePC(TheISA::PCState &amp;pcState) const =0</div></div>
<div class="ttc" id="classRegId_html_a71f999a53a753d40eb936374cc6cc844"><div class="ttname"><a href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">RegId::index</a></div><div class="ttdeci">const RegIndex &amp; index() const</div><div class="ttdoc">Index accessors. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00179">reg_class.hh:179</a></div></div>
<div class="ttc" id="reg__class_8hh_html"><div class="ttname"><a href="reg__class_8hh.html">reg_class.hh</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a303559ec135ba0cd1bac6aeb981c966f"><div class="ttname"><a href="namespaceRiscvISA.html#a303559ec135ba0cd1bac6aeb981c966f">RiscvISA::skipFunction</a></div><div class="ttdeci">void skipFunction(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2utility_8hh_source.html#l00166">utility.hh:166</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a9cf1e35b945f78dd9844dd37caaf36b5"><div class="ttname"><a href="namespaceRiscvISA.html#a9cf1e35b945f78dd9844dd37caaf36b5">RiscvISA::copyRegs</a></div><div class="ttdeci">void copyRegs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2utility_8hh_source.html#l00126">utility.hh:126</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html"><div class="ttname"><a href="namespaceRiscvISA.html">RiscvISA</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8cc_source.html#l00037">decoder.cc:37</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a05f605752a15a44289fe47b8ded19a48"><div class="ttname"><a href="namespaceRiscvISA.html#a05f605752a15a44289fe47b8ded19a48">RiscvISA::initCPU</a></div><div class="ttdeci">void initCPU(ThreadContext *tc, int cpuId)</div><div class="ttdoc">init Cpu function </div><div class="ttdef"><b>Definition:</b> <a href="riscv_2utility_8cc_source.html#l00038">utility.cc:38</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a52458450e387b1255f74d50c41d17990"><div class="ttname"><a href="namespaceRiscvISA.html#a52458450e387b1255f74d50c41d17990">RiscvISA::advancePC</a></div><div class="ttdeci">void advancePC(PCState &amp;pc, const StaticInstPtr &amp;inst)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2utility_8hh_source.html#l00172">utility.hh:172</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
