INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13232/Desktop/vivado/zy_lab2/zy_lab2.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13232/Desktop/vivado/zy_lab2/zy_lab2.srcs/sources_1/new/D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13232/Desktop/vivado/zy_lab2/zy_lab2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13232/Desktop/vivado/zy_lab2/zy_lab2.srcs/sources_1/new/LCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13232/Desktop/vivado/zy_lab2/zy_lab2.srcs/sources_1/new/eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13232/Desktop/vivado/zy_lab2/zy_lab2.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13232/Desktop/vivado/zy_lab2/zy_lab2.srcs/sources_1/new/register1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13232/Desktop/vivado/zy_lab2/zy_lab2.srcs/sources_1/new/register1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13232/Desktop/vivado/zy_lab2/zy_lab2.srcs/sources_1/new/register1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13232/Desktop/vivado/zy_lab2/zy_lab2.srcs/sources_1/new/register8_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register8_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13232/Desktop/vivado/zy_lab2/zy_lab2.srcs/sim_1/new/LCU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCU_sim
