NDFramePage.OnPageTitleLoaded("File:up_spi_master.v","up_spi_master.v");NDSummary.OnSummaryLoaded("File:up_spi_master.v",[["SystemVerilog","SystemVerilog"]],[["Authors","Author"],["Dates","Date"],["Files","File"],["Groups","Group"],["Information","Information"],["Modules","Module"],["Register Addresses","RegisterAddress"],["Register Bits","RegisterBit"],["Variables","Variable"]],[[126,0,2,"up_spi_master.v","up_spi_master.v"],[127,0,3,"Authors","Authors"],[128,0,0,"JAY CONVERTINO","JAY_CONVERTINO"],[129,0,3,"Dates","Dates"],[130,0,1,"2024/04/29","2024/04/29"],[131,0,3,"Information","Information"],[132,0,4,"Brief","Brief"],[133,0,4,"License MIT","License_MIT"],[134,0,5,"up_spi_master","up_spi_master"],[135,0,8,"DIVISOR","up_spi_master.DIVISOR"],[136,0,8,"REG_SIZE","up_spi_master.REG_SIZE"],[137,0,8,"FIFO_DEPTH","up_spi_master.FIFO_DEPTH"],[172,0,3,"Register Information","up_spi_master.Register_Information"],[139,0,6,"RX_DATA_REG","up_spi_master.RX_DATA_REG"],[140,0,6,"TX_DATA_REG","up_spi_master.TX_DATA_REG"],[141,0,6,"STATUS_REG","up_spi_master.STATUS_REG"],[142,0,7,"Status Register, 1 is considered active.","up_spi_master.Status_Register,1_is_considered_active."],[143,0,7,,"up_spi_master.EOP"],[144,0,7,,"up_spi_master.E"],[145,0,7,,"up_spi_master.RRDY"],[146,0,7,,"up_spi_master.TRDY"],[147,0,7,,"up_spi_master.TMT"],[148,0,7,,"up_spi_master.TOE"],[149,0,7,,"up_spi_master.ROE"],[150,0,6,"CONTROL_REG","up_spi_master.CONTROL_REG"],[151,0,7,"<span class=\"Qualifier\">Control Register, 1 is considered active.</span>&#8203; All zeros on reset.","up_spi_master.Control_Register,1_is_considered_active.All_zeros_on_reset."],[152,0,7,,"up_spi_master.SSO"],[153,0,7,,"up_spi_master.IEOP"],[154,0,7,,"up_spi_master.IE"],[155,0,7,,"up_spi_master.IRRDY"],[156,0,7,,"up_spi_master.ITRDY"],[157,0,7,,"up_spi_master.ITOE"],[158,0,7,,"up_spi_master.IROE"],[159,0,6,"RESERVED","up_spi_master.RESERVED"],[160,0,6,"SLAVE_SELECT_REG","up_spi_master.SLAVE_SELECT_REG"],[161,0,6,"EOP_VALUE_REG","up_spi_master.EOP_VALUE_REG"],[173,0,6,"STATUS_EXT_REG","up_spi_master.STATUS_EXT_REG"],[174,0,7,"Status Register, 1 is considered active.","up_spi_master.Status_Register,1_is_considered_active.(2)"],[175,0,7,,"up_spi_master.RESET_TX_ACTIVE"],[176,0,7,,"up_spi_master.RESET_RX_ACTIVE"],[177,0,7,,"up_spi_master.FIFO_ENA"],[178,0,6,"CONTROL_EXT_REG","up_spi_master.CONTROL_EXT_REG"],[163,0,7,"Control Extension to add capabilities to Altera IP core.","up_spi_master.Control_Extension_to_add_capabilities_to_Altera_IP_core."],[164,0,7,,"up_spi_master.BLOCK_RX"],[165,0,7,,"up_spi_master.RESET_RX"],[166,0,7,,"up_spi_master.RESET_TX"],[167,0,7,,"up_spi_master.CPHA"],[168,0,7,,"up_spi_master.CPOL"],[179,0,6,"SPEED_EXT_REG","up_spi_master.SPEED_EXT_REG"],[170,0,3,"Instantiated Modules","up_spi_master.Instantiated_Modules"],[171,0,5,"inst_axis_spi","inst_axis_spi"]]);