# README #
This is a course project for System Architecture. It is developed by Verilog and implements a simple 5-level pipeline CPU.

## Notice ##
Recall the Honor Code, and use at your own RISK!
