
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.043822                       # Number of seconds simulated
sim_ticks                                 43822090000                       # Number of ticks simulated
final_tick                                43822090000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1202889                       # Simulator instruction rate (inst/s)
host_op_rate                                  2044270                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1885024737                       # Simulator tick rate (ticks/s)
host_mem_usage                                 668948                       # Number of bytes of host memory used
host_seconds                                    23.25                       # Real time elapsed on the host
sim_insts                                    27964124                       # Number of instructions simulated
sim_ops                                      47524130                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  43822090000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          449920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             472448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        45504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           45504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             7030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           711                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                711                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             514079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           10266968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10781047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        514079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           514079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         1038380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1038380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         1038380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            514079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          10266968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             11819427                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  43822090000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  43822090000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4488667                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2193938                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           107                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  43822090000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  43822090000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    35206208                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     43822090000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         87644180                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    27964124                       # Number of instructions committed
system.cpu.committedOps                      47524130                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              47436443                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      772572                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4056703                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     47436443                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            89977543                       # number of times the integer registers were read
system.cpu.num_int_register_writes           39027136                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             22457876                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            16466260                       # number of times the CC registers were written
system.cpu.num_mem_refs                       6682602                       # number of memory refs
system.cpu.num_load_insts                     4488664                       # Number of load instructions
system.cpu.num_store_insts                    2193938                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   87644180                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           6415419                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 86266      0.18%      0.18% # Class of executed instruction
system.cpu.op_class::IntAlu                  40554284     85.33%     85.52% # Class of executed instruction
system.cpu.op_class::IntMult                   200004      0.42%     85.94% # Class of executed instruction
system.cpu.op_class::IntDiv                        14      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::MemRead                  4488608      9.44%     95.38% # Class of executed instruction
system.cpu.op_class::MemWrite                 2193523      4.62%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   47524130                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43822090000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.090046                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6682605                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45166                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            147.956538                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   508.090046                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.992363                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992363                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          331                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13410376                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13410376                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  43822090000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      4450099                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4450099                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2171872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2171872                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       6621971                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6621971                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      6621971                       # number of overall hits
system.cpu.dcache.overall_hits::total         6621971                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38568                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38568                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        22066                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22066                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        60634                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          60634                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        60634                       # number of overall misses
system.cpu.dcache.overall_misses::total         60634                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1045838000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1045838000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    892392000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    892392000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1938230000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1938230000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1938230000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1938230000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      4488667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4488667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      2193938                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2193938                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      6682605                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6682605                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      6682605                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6682605                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008592                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008592                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010058                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010058                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009073                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009073                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009073                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009073                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27116.728894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27116.728894                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 40441.946887                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40441.946887                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 31966.058647                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31966.058647                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 31966.058647                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31966.058647                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43338                       # number of writebacks
system.cpu.dcache.writebacks::total             43338                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38568                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38568                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        22066                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22066                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        60634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        60634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        60634                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60634                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1007270000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1007270000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    870326000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    870326000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1877596000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1877596000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1877596000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1877596000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008592                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008592                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009073                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009073                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009073                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009073                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26116.728894                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26116.728894                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 39441.946887                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39441.946887                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30966.058647                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30966.058647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30966.058647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30966.058647                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44654                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  43822090000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  43822090000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  43822090000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.149638                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35206208                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          100017.636364                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.149638                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545214                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545214                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          70412768                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         70412768                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  43822090000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     35205856                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        35205856                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      35205856                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         35205856                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     35205856                       # number of overall hits
system.cpu.icache.overall_hits::total        35205856                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          352                       # number of overall misses
system.cpu.icache.overall_misses::total           352                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     56036000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56036000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     56036000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56036000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     56036000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56036000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     35206208                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     35206208                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     35206208                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     35206208                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     35206208                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     35206208                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 159193.181818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 159193.181818                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 159193.181818                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 159193.181818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 159193.181818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 159193.181818                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           44                       # number of writebacks
system.cpu.icache.writebacks::total                44                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     55684000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55684000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     55684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     55684000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55684000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 158193.181818                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 158193.181818                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 158193.181818                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 158193.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 158193.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 158193.181818                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  43822090000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  43822090000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  43822090000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1990.982580                       # Cycle average of tags in use
system.l2.tags.total_refs                      105684                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24104                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.384500                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.066567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         21.796342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1969.119671                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.010643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.961484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972159                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          434                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1466                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    869576                       # Number of tag accesses
system.l2.tags.data_accesses                   869576                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  43822090000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43338                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43338                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             15468                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15468                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                190                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   190                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21241                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21241                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21431                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21431                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21431                       # number of overall hits
system.l2.overall_hits::total                   21431                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6408                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6408                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              352                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17327                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17327                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23735                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24087                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                352                       # number of overall misses
system.l2.overall_misses::cpu.data              23735                       # number of overall misses
system.l2.overall_misses::total                 24087                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    672817500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     672817500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     55152000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     55152000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    726387500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    726387500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      55152000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1399205000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1454357000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     55152000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1399205000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1454357000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43338                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43338                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         15468                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15468                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6598                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6598                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38568                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38568                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45166                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45518                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45166                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45518                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.971203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971203                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.449258                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.449258                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.525506                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.529175                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.525506                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.529175                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 104996.488764                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104996.488764                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 156681.818182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 156681.818182                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 41922.288913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 41922.288913                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 156681.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 58951.127028                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60379.333250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 156681.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 58951.127028                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60379.333250                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21659                       # number of writebacks
system.l2.writebacks::total                     21659                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6408                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6408                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17327                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17327                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24087                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24087                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    608737500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    608737500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     51632000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51632000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    553117500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    553117500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     51632000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1161855000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1213487000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     51632000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1161855000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1213487000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.971203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.449258                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.449258                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.525506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.529175                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.525506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.529175                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 94996.488764                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94996.488764                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 146681.818182                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 146681.818182                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 31922.288913                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 31922.288913                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 146681.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 48951.127028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 50379.333250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 146681.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 48951.127028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 50379.333250                       # average overall mshr miss latency
system.l2.replacements                          22056                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  43822090000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  5574.898421                       # Cycle average of tags in use
system.l3.tags.total_refs                       45844                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      8002                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      5.729068                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks       37.884079                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        223.783372                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       5313.230970                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.004625                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.027317                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.648588                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.680530                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6397                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6218                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.780884                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     99712                       # Number of tag accesses
system.l3.tags.data_accesses                    99712                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  43822090000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21659                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21659                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 25                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    25                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          16680                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             16680                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 16705                       # number of demand (read+write) hits
system.l3.demand_hits::total                    16705                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                16705                       # number of overall hits
system.l3.overall_hits::total                   16705                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6383                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6383                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          352                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          647                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             999                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                7030                       # number of demand (read+write) misses
system.l3.demand_misses::total                   7382                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                352                       # number of overall misses
system.l3.overall_misses::cpu.data               7030                       # number of overall misses
system.l3.overall_misses::total                  7382                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    537987000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     537987000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     47760000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    179010500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    226770500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      47760000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     716997500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        764757500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     47760000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    716997500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       764757500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21659                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21659                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6408                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6408                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          352                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17327                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17679                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23735                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24087                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23735                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24087                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.996099                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.996099                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.037341                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.056508                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.296187                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.306472                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.296187                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.306472                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 84284.349052                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 84284.349052                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 135681.818182                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 276677.743431                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 226997.497497                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 135681.818182                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 101991.109531                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 103597.602276                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 135681.818182                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 101991.109531                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 103597.602276                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  711                       # number of writebacks
system.l3.writebacks::total                       711                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           11                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            11                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6383                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6383                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          352                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          647                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          999                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           7030                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              7382                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          7030                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             7382                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    474157000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    474157000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     44240000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    172540500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    216780500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     44240000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    646697500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    690937500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     44240000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    646697500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    690937500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.996099                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.996099                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.037341                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.056508                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.296187                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.306472                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.296187                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.306472                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 74284.349052                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 74284.349052                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 125681.818182                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 266677.743431                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 216997.497497                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 125681.818182                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 91991.109531                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 93597.602276                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 125681.818182                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 91991.109531                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 93597.602276                       # average overall mshr miss latency
system.l3.replacements                           1605                       # number of replacements
system.membus.snoop_filter.tot_requests          8334                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          952                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  43822090000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                999                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          711                       # Transaction distribution
system.membus.trans_dist::CleanEvict               76                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6383                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6383                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           999                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        15551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        15551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       517952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       517952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  517952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7382                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7382    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7382                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11234500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36915500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       105684                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        60166                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            740                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          740                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  43822090000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             38920                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        64997                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2542                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15468                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15468                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6598                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6598                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           352                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38568                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       165922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                166670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5664256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5689600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           22885                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1386176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            83871                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008823                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.093516                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  83131     99.12%     99.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    740      0.88%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              83871                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           96224000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          75483000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        45861                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        21768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            829                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          829                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  43822090000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17679                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        22370                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            1003                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6408                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6408                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17679                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        69942                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2927744                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1605                       # Total snoops (count)
system.tol3bus.snoopTraffic                     45504                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            25698                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.032259                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.176691                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  24869     96.77%     96.77% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    829      3.23%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              25698                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44592494                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36130506                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
