==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.160 ; gain = 45.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.160 ; gain = 45.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:62).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:75).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 123.691 ; gain = 67.516
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:67) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 139.016 ; gain = 82.840
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_6' (predict_single/top.cpp:65) in function 'predict_function' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (predict_single/top.cpp:73) in function 'predict_function' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_6' (predict_single/top.cpp:65) in function 'predict_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (predict_single/top.cpp:73) in function 'predict_function' completely.
INFO: [XFORM 203-102] Partitioning array 'result_buf' (predict_single/top.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:67) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 174.766 ; gain = 118.590
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 181.633 ; gain = 125.457
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.722 seconds; current allocated memory: 130.700 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 131.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_urem_32ns_5ns_5_36_seq_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 134.559 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_function_hbi_div'
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 190.301 ; gain = 134.125
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 21.228 seconds; peak allocated memory: 134.559 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 102.414 ; gain = 46.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 102.414 ; gain = 46.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:62).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:75).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 123.586 ; gain = 67.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:67) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 139.480 ; gain = 83.773
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_6' (predict_single/top.cpp:65) in function 'predict_function' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (predict_single/top.cpp:73) in function 'predict_function' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_6' (predict_single/top.cpp:65) in function 'predict_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (predict_single/top.cpp:73) in function 'predict_function' completely.
INFO: [XFORM 203-102] Partitioning array 'result_buf' (predict_single/top.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:67) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.047 ; gain = 119.340
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 181.648 ; gain = 125.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.519 seconds; current allocated memory: 130.590 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 131.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_urem_32ns_5ns_5_36_seq_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 134.461 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_function_hbi_div'
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 190.781 ; gain = 135.074
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 18.473 seconds; peak allocated memory: 134.461 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
WARNING: [HLS 200-40] In file included from predict_single/top.cpp:1:
predict_single/top.cpp:67:16: error: invalid operands to binary expression ('T [1]' and 'float')
    result_buf += dual_coef_buf[l] * rbf_kernel(supp_vecs_buf[l], input_buf);
    ~~~~~~~~~~ ^  ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from predict_single/top.cpp:1:
predict_single/top.cpp:67:16: error: invalid operands to binary expression ('T [1]' and 'float')
    result_buf += dual_coef_buf[l] * rbf_kernel(supp_vecs_buf[l], input_buf);
    ~~~~~~~~~~ ^  ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.324 ; gain = 46.609
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.324 ; gain = 46.609
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:62).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:75).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 123.910 ; gain = 68.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:67) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 139.262 ; gain = 83.547
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (predict_single/top.cpp:73) in function 'predict_function' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (predict_single/top.cpp:73) in function 'predict_function' completely.
INFO: [XFORM 203-102] Partitioning array 'result_buf' (predict_single/top.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:67) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 175.059 ; gain = 119.344
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 182.184 ; gain = 126.469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.311 seconds; current allocated memory: 130.722 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 131.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_urem_32ns_5ns_5_36_seq_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 134.683 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_function_hbi_div'
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 191.102 ; gain = 135.387
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 18.409 seconds; peak allocated memory: 134.683 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.328 ; gain = 46.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.328 ; gain = 46.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 123.922 ; gain = 68.395
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 139.375 ; gain = 83.848
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (predict_single/top.cpp:64) in function 'predict_function' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (predict_single/top.cpp:64) in function 'predict_function' completely.
INFO: [XFORM 203-102] Partitioning array 'result_buf' (predict_single/top.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 175.109 ; gain = 119.582
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 181.977 ; gain = 126.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.621 seconds; current allocated memory: 130.342 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 130.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 133.913 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 189.828 ; gain = 134.301
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 18.369 seconds; peak allocated memory: 133.913 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.480 ; gain = 46.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.480 ; gain = 46.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:61).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 124.336 ; gain = 68.434
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:70) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 139.555 ; gain = 83.652
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_6' (predict_single/top.cpp:66) in function 'predict_function' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (predict_single/top.cpp:76) in function 'predict_function' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_6' (predict_single/top.cpp:66) in function 'predict_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (predict_single/top.cpp:76) in function 'predict_function' completely.
INFO: [XFORM 203-102] Partitioning array 'result_buf' (predict_single/top.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:70) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'dual_coef_buf' in function 'predict_function' (predict_single/top.cpp:70:17).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 174.855 ; gain = 118.953
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 181.781 ; gain = 125.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.484 seconds; current allocated memory: 130.245 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 130.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 133.784 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 188.992 ; gain = 133.090
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 18.246 seconds; peak allocated memory: 133.784 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 102.559 ; gain = 46.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 102.559 ; gain = 46.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 124.219 ; gain = 68.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 139.563 ; gain = 83.668
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_6' (predict_single/top.cpp:61) in function 'predict_function' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (predict_single/top.cpp:69) in function 'predict_function' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_6' (predict_single/top.cpp:61) in function 'predict_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (predict_single/top.cpp:69) in function 'predict_function' completely.
INFO: [XFORM 203-102] Partitioning array 'result_buf' (predict_single/top.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:63) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 175.887 ; gain = 119.992
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 182.227 ; gain = 126.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.765 seconds; current allocated memory: 130.391 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 130.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 133.705 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 189.266 ; gain = 133.371
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 18.507 seconds; peak allocated memory: 133.705 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
WARNING: [HLS 200-40] In file included from predict_single/top.cpp:1:
predict_single/top.cpp:63:28: error: invalid operands to binary expression ('T [1]' and 'float')
                result_buf += dual_coef_buf[l] * rbf_kernel(supp_vecs_buf[l], input_buf);
                ~~~~~~~~~~ ^  ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from predict_single/top.cpp:1:
predict_single/top.cpp:63:28: error: invalid operands to binary expression ('T [1]' and 'float')
                result_buf += dual_coef_buf[l] * rbf_kernel(supp_vecs_buf[l], input_buf);
                ~~~~~~~~~~ ^  ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
WARNING: [HLS 200-40] In file included from predict_single/top.cpp:1:
predict_single/top.cpp:48:22: error: array type 'T [784]' is not assignable
        input_buf[j] = converter.val.f0;
        ~~~~~~~~~~~~ ^
predict_single/top.cpp:63:50: error: no matching function for call to 'rbf_kernel'
                result_buf += dual_coef_buf[l] * rbf_kernel(supp_vecs_buf[l], input_buf);
                                                 ^~~~~~~~~~
predict_single/top_header.hpp:25:3: note: candidate function not viable: no known conversion from 'T [10][784]' to 'T *' (aka 'float *') for 2nd argument; 
T rbf_kernel(T input1[784], T input2[784]);
  ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from predict_single/top.cpp:1:
predict_single/top.cpp:48:22: error: array type 'T [784]' is not assignable
        input_buf[j] = converter.val.f0;
        ~~~~~~~~~~~~ ^
predict_single/top.cpp:63:50: error: no matching function for call to 'rbf_kernel'
                result_buf += dual_coef_buf[l] * rbf_kernel(supp_vecs_buf[l], input_buf);
                                                 ^~~~~~~~~~
predict_single/top_header.hpp:25:3: note: candidate function not viable: no known conversion from 'T [10][784]' to 'T *' (aka 'float *') for 2nd argument; 
T rbf_kernel(T input1[784], T input2[784]);
  ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
WARNING: [HLS 200-40] In file included from predict_single/top.cpp:1:
predict_single/top.cpp:48:22: error: array type 'T [784]' is not assignable
        input_buf[j] = converter.val.f0;
        ~~~~~~~~~~~~ ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from predict_single/top.cpp:1:
predict_single/top.cpp:48:22: error: array type 'T [784]' is not assignable
        input_buf[j] = converter.val.f0;
        ~~~~~~~~~~~~ ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.340 ; gain = 45.805
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.340 ; gain = 45.805
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:75).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 123.930 ; gain = 67.395
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:66) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 139.730 ; gain = 83.195
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_1' (predict_single/top.cpp:46) in function 'predict_function' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_6' (predict_single/top.cpp:63) in function 'predict_function' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (predict_single/top.cpp:73) in function 'predict_function' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_1' (predict_single/top.cpp:46) in function 'predict_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_6' (predict_single/top.cpp:63) in function 'predict_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (predict_single/top.cpp:73) in function 'predict_function' completely.
INFO: [XFORM 203-102] Partitioning array 'result_buf' (predict_single/top.cpp:30) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (predict_single/top.cpp:27) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:66) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 174.445 ; gain = 117.910
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 181.438 ; gain = 124.902
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.73 seconds; current allocated memory: 130.398 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 130.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf_0' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 133.708 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 189.172 ; gain = 132.637
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 20.727 seconds; peak allocated memory: 133.708 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 102.199 ; gain = 46.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 102.199 ; gain = 46.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:69).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 123.836 ; gain = 67.672
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 139.027 ; gain = 82.863
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 174.457 ; gain = 118.293
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 181.586 ; gain = 125.422
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.073 seconds; current allocated memory: 130.811 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.648 seconds; current allocated memory: 131.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remaining_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x', 'remaining_size' and 'tile_size_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 1.355 seconds; current allocated memory: 134.531 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:48 . Memory (MB): peak = 191.152 ; gain = 134.988
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 48.227 seconds; peak allocated memory: 134.531 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 102.340 ; gain = 46.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 102.340 ; gain = 46.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:70).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 124.145 ; gain = 68.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 139.492 ; gain = 83.434
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 175.402 ; gain = 119.344
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 181.742 ; gain = 125.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.27 seconds; current allocated memory: 130.848 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 131.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remaining_size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remaining_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x', 'remaining_size_x', 'tile_size_sv' and 'remaining_size_sv' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 134.558 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 191.496 ; gain = 135.438
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 43.907 seconds; peak allocated memory: 134.558 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
WARNING: [HLS 200-40] In file included from predict_single/top.cpp:1:
predict_single/top.cpp:69:5: error: redefinition of label 'LOOP_6'
    LOOP_6: for (int i = 0; i < *length_x; i++){
    ^
predict_single/top.cpp:54:7: note: previous definition is here
      LOOP_6: for (int j = 0; j < 784; j++){
      ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from predict_single/top.cpp:1:
predict_single/top.cpp:69:5: error: redefinition of label 'LOOP_6'
    LOOP_6: for (int i = 0; i < *length_x; i++){
    ^
predict_single/top.cpp:54:7: note: previous definition is here
      LOOP_6: for (int j = 0; j < 784; j++){
      ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 102.801 ; gain = 47.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 102.801 ; gain = 47.262
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 169.758 ; gain = 114.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 200.172 ; gain = 144.633
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:60) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 222.637 ; gain = 167.098
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 230.340 ; gain = 174.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.665 seconds; current allocated memory: 173.842 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 174.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remaining_size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remaining_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x', 'remaining_size_x', 'tile_size_sv' and 'remaining_size_sv' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 177.552 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 239.395 ; gain = 183.855
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 40.965 seconds; peak allocated memory: 177.552 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.684 ; gain = 46.852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.684 ; gain = 46.852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:70).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 170.152 ; gain = 114.320
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 200.379 ; gain = 144.547
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 222.215 ; gain = 166.383
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 229.590 ; gain = 173.758
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.844 seconds; current allocated memory: 173.740 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 174.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 177.423 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 240.043 ; gain = 184.211
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 41.018 seconds; peak allocated memory: 177.423 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
WARNING: [HLS 200-40] In file included from predict_single/top.cpp:1:
predict_single/top.cpp:61:4: error: redefinition of label 'LOOP_5'
   LOOP_5: for (int i = 0; i < 10; i++){
   ^
predict_single/top.cpp:50:3: note: previous definition is here
  LOOP_5: for (int i = 0; i < 10; i++){
  ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from predict_single/top.cpp:1:
predict_single/top.cpp:61:4: error: redefinition of label 'LOOP_5'
   LOOP_5: for (int i = 0; i < 10; i++){
   ^
predict_single/top.cpp:50:3: note: previous definition is here
  LOOP_5: for (int i = 0; i < 10; i++){
  ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 102.344 ; gain = 46.691
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 102.344 ; gain = 46.691
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:72).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 171.480 ; gain = 115.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 203.012 ; gain = 147.359
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:62) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 221.906 ; gain = 166.254
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 229.551 ; gain = 173.898
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.077 seconds; current allocated memory: 174.434 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 175.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 178.155 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 241.020 ; gain = 185.367
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 48.461 seconds; peak allocated memory: 178.155 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
WARNING: [HLS 200-40] In file included from predict_single/top.cpp:1:
predict_single/top.cpp:56:3: error: redefinition of label 'LOOP_3'
  LOOP_3: for (int i = 0; i < 10; i++){
  ^
predict_single/top.cpp:50:3: note: previous definition is here
  LOOP_3: for (int i = 0; i < 10; i++){
  ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from predict_single/top.cpp:1:
predict_single/top.cpp:56:3: error: redefinition of label 'LOOP_3'
  LOOP_3: for (int i = 0; i < 10; i++){
  ^
predict_single/top.cpp:50:3: note: previous definition is here
  LOOP_3: for (int i = 0; i < 10; i++){
  ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
WARNING: [HLS 200-40] In file included from predict_single/top.cpp:1:
predict_single/top.cpp:56:3: error: redefinition of label 'LOOP_3'
  LOOP_3: for (int i = 0; i < 10; i++){
  ^
predict_single/top.cpp:50:3: note: previous definition is here
  LOOP_3: for (int i = 0; i < 10; i++){
  ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from predict_single/top.cpp:1:
predict_single/top.cpp:56:3: error: redefinition of label 'LOOP_3'
  LOOP_3: for (int i = 0; i < 10; i++){
  ^
predict_single/top.cpp:50:3: note: previous definition is here
  LOOP_3: for (int i = 0; i < 10; i++){
  ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.594 ; gain = 46.934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 102.594 ; gain = 46.934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:57).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:74).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 172.000 ; gain = 116.340
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:65) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 203.582 ; gain = 147.922
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:65) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 223.238 ; gain = 167.578
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 230.355 ; gain = 174.695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.307 seconds; current allocated memory: 174.066 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 174.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 177.769 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 240.383 ; gain = 184.723
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 46.586 seconds; peak allocated memory: 177.769 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 102.426 ; gain = 46.680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 102.426 ; gain = 46.680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:42).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:47 . Memory (MB): peak = 172.289 ; gain = 116.543
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:58 . Memory (MB): peak = 203.121 ; gain = 147.375
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:64) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:01:06 . Memory (MB): peak = 221.973 ; gain = 166.227
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:01:08 . Memory (MB): peak = 229.871 ; gain = 174.125
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.412 seconds; current allocated memory: 174.039 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 174.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 177.732 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:01:12 . Memory (MB): peak = 240.414 ; gain = 184.668
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 72.111 seconds; peak allocated memory: 177.732 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.438 ; gain = 46.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.438 ; gain = 46.520
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'predict_function' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.457 ; gain = 46.492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.457 ; gain = 46.492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:69).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 124.039 ; gain = 68.074
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 139.645 ; gain = 83.680
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:61) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 175.574 ; gain = 119.609
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 182.180 ; gain = 126.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.438 seconds; current allocated memory: 130.719 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 131.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 134.394 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 190.609 ; gain = 134.645
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 22.576 seconds; peak allocated memory: 134.394 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.438 ; gain = 46.441
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.438 ; gain = 46.441
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:70).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 123.777 ; gain = 67.781
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 139.785 ; gain = 83.789
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 175.699 ; gain = 119.703
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 182.301 ; gain = 126.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.959 seconds; current allocated memory: 130.834 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 131.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remaining_size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remaining_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x', 'remaining_size_x', 'tile_size_sv' and 'remaining_size_sv' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 134.591 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 190.895 ; gain = 134.898
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 23.077 seconds; peak allocated memory: 134.591 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.523 ; gain = 46.813
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.523 ; gain = 46.813
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:70).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 123.965 ; gain = 68.254
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 139.160 ; gain = 83.449
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 175.895 ; gain = 120.184
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 182.758 ; gain = 127.047
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.427 seconds; current allocated memory: 130.834 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 131.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remaining_size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remaining_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x', 'remaining_size_x', 'tile_size_sv' and 'remaining_size_sv' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 134.576 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 191.363 ; gain = 135.652
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 22.392 seconds; peak allocated memory: 134.576 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.598 ; gain = 46.988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.598 ; gain = 46.988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:70).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 124.074 ; gain = 68.465
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 139.559 ; gain = 83.949
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 175.184 ; gain = 119.574
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 182.109 ; gain = 126.500
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.544 seconds; current allocated memory: 130.839 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 131.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remaining_size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remaining_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x', 'remaining_size_x', 'tile_size_sv' and 'remaining_size_sv' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 134.555 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 191.695 ; gain = 136.086
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 22.494 seconds; peak allocated memory: 134.555 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.762 ; gain = 47.012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.762 ; gain = 47.012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:69).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 123.707 ; gain = 67.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 139.586 ; gain = 83.836
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:61) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 175.949 ; gain = 120.199
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 182.816 ; gain = 127.066
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.172 seconds; current allocated memory: 130.719 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 131.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 134.394 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 190.652 ; gain = 134.902
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 23.421 seconds; peak allocated memory: 134.394 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.426 ; gain = 46.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.426 ; gain = 46.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 123.805 ; gain = 67.598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 139.176 ; gain = 82.969
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 175.570 ; gain = 119.363
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 182.172 ; gain = 125.965
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.169 seconds; current allocated memory: 130.646 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 131.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 134.285 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 190.484 ; gain = 134.277
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 23.333 seconds; peak allocated memory: 134.285 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.445 ; gain = 46.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.445 ; gain = 46.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 124.188 ; gain = 68.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 140.039 ; gain = 84.242
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 175.977 ; gain = 120.180
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 182.840 ; gain = 127.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.07 seconds; current allocated memory: 130.753 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 131.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 134.426 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 191.055 ; gain = 135.258
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 23.127 seconds; peak allocated memory: 134.426 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.344 ; gain = 46.672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.344 ; gain = 46.672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:70).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 123.676 ; gain = 68.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 139.805 ; gain = 84.133
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 175.160 ; gain = 119.488
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 182.285 ; gain = 126.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.958 seconds; current allocated memory: 130.753 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 131.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 134.425 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 190.949 ; gain = 135.277
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 22.989 seconds; peak allocated memory: 134.425 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.781 ; gain = 47.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.781 ; gain = 47.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:76).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 124.203 ; gain = 68.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 140.129 ; gain = 84.449
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:62) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 175.609 ; gain = 119.930
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 183.000 ; gain = 127.320
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.495 seconds; current allocated memory: 130.876 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 131.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 134.643 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 191.328 ; gain = 135.648
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 22.542 seconds; peak allocated memory: 134.643 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.375 ; gain = 46.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.375 ; gain = 46.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 172.652 ; gain = 116.488
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 205.637 ; gain = 149.473
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:63) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 224.336 ; gain = 168.172
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 231.449 ; gain = 175.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.461 seconds; current allocated memory: 177.821 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 178.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 181.568 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 244.199 ; gain = 188.035
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 43.483 seconds; peak allocated memory: 181.568 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.496 ; gain = 46.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.496 ; gain = 46.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 124.219 ; gain = 67.973
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 139.574 ; gain = 83.328
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:63) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 175.066 ; gain = 118.820
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 182.457 ; gain = 126.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.688 seconds; current allocated memory: 130.894 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 131.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 134.668 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 191.414 ; gain = 135.168
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 22.696 seconds; peak allocated memory: 134.668 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 102.609 ; gain = 46.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 102.609 ; gain = 46.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 170.316 ; gain = 114.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 200.746 ; gain = 144.938
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 222.730 ; gain = 166.922
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:39 . Memory (MB): peak = 230.105 ; gain = 174.297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.967 seconds; current allocated memory: 173.881 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 174.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'predict_function_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.665 seconds; current allocated memory: 177.301 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:42 . Memory (MB): peak = 238.668 ; gain = 182.859
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 42.467 seconds; peak allocated memory: 177.301 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
WARNING: [HLS 200-40] In file included from predict_single/top.cpp:1:
predict_single/top.cpp:54:4: error: redefinition of label 'LOOP_3'
   LOOP_3: for (int j = 0; j < 10; j++){
   ^
predict_single/top.cpp:46:3: note: previous definition is here
  LOOP_3: for (int i = 0; i < 10; i++){
  ^
predict_single/top.cpp:52:3: error: redefinition of label 'LOOP_3'
  LOOP_3: for (int i = 0; i < 100; i++){
  ^
predict_single/top.cpp:46:3: note: previous definition is here
  LOOP_3: for (int i = 0; i < 10; i++){
  ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from predict_single/top.cpp:1:
predict_single/top.cpp:54:4: error: redefinition of label 'LOOP_3'
   LOOP_3: for (int j = 0; j < 10; j++){
   ^
predict_single/top.cpp:46:3: note: previous definition is here
  LOOP_3: for (int i = 0; i < 10; i++){
  ^
predict_single/top.cpp:52:3: error: redefinition of label 'LOOP_3'
  LOOP_3: for (int i = 0; i < 100; i++){
  ^
predict_single/top.cpp:46:3: note: previous definition is here
  LOOP_3: for (int i = 0; i < 10; i++){
  ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 102.445 ; gain = 46.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 102.445 ; gain = 46.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:76).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 172.863 ; gain = 116.922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 205.297 ; gain = 149.355
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 224.348 ; gain = 168.406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 231.215 ; gain = 175.273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.715 seconds; current allocated memory: 177.415 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 178.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'predict_function_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 180.961 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 243.352 ; gain = 187.410
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 28.655 seconds; peak allocated memory: 180.961 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.582 ; gain = 46.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.582 ; gain = 46.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 169.961 ; gain = 114.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 200.543 ; gain = 144.910
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 222.316 ; gain = 166.684
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 229.168 ; gain = 173.535
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.835 seconds; current allocated memory: 173.146 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 173.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x', 'length_dc' and 'tile_size_sv' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'predict_function_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 176.674 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 238.344 ; gain = 182.711
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 27.83 seconds; peak allocated memory: 176.674 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 102.566 ; gain = 46.996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 102.566 ; gain = 46.996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 169.945 ; gain = 114.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 200.094 ; gain = 144.523
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 223.449 ; gain = 167.879
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 230.566 ; gain = 174.996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.106 seconds; current allocated memory: 173.333 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 174.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x', 'length_dc' and 'tile_size_sv' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'predict_function_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 176.946 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 238.715 ; gain = 183.145
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 28.194 seconds; peak allocated memory: 176.946 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.367 ; gain = 46.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.367 ; gain = 46.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 169.891 ; gain = 114.137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 200.379 ; gain = 144.625
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 221.996 ; gain = 166.242
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 229.391 ; gain = 173.637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.644 seconds; current allocated memory: 173.146 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 173.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x', 'length_dc' and 'tile_size_sv' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'predict_function/dual_coef_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'predict_function_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 176.674 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 237.742 ; gain = 181.988
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 27.694 seconds; peak allocated memory: 176.674 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.320 ; gain = 46.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.320 ; gain = 46.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 169.855 ; gain = 113.840
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 200.277 ; gain = 144.262
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:61) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 222.672 ; gain = 166.656
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 229.527 ; gain = 173.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.847 seconds; current allocated memory: 173.408 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 174.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x', 'length_dc' and 'tile_size_sv' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 177.111 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 239.895 ; gain = 183.879
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 29.503 seconds; peak allocated memory: 177.111 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.324 ; gain = 46.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.324 ; gain = 46.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 169.957 ; gain = 113.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 200.457 ; gain = 144.480
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:62) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 222.156 ; gain = 166.180
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 229.543 ; gain = 173.566
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.912 seconds; current allocated memory: 173.379 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 174.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x', 'length_dc' and 'tile_size_sv' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 177.113 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 238.980 ; gain = 183.004
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 28.094 seconds; peak allocated memory: 177.113 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 102.465 ; gain = 46.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 102.465 ; gain = 46.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 170.039 ; gain = 114.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 200.246 ; gain = 144.332
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:62) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 222.188 ; gain = 166.273
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 229.320 ; gain = 173.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.427 seconds; current allocated memory: 173.379 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 174.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x', 'length_dc' and 'tile_size_sv' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 177.113 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 239.777 ; gain = 183.863
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 28.685 seconds; peak allocated memory: 177.113 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.832 ; gain = 46.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.832 ; gain = 46.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 169.965 ; gain = 113.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 200.621 ; gain = 143.902
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:62) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 222.633 ; gain = 165.914
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 229.754 ; gain = 173.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.276 seconds; current allocated memory: 173.379 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 174.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x', 'length_dc' and 'tile_size_sv' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 177.113 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 240.055 ; gain = 183.336
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 27.376 seconds; peak allocated memory: 177.113 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 102.387 ; gain = 46.719
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 102.387 ; gain = 46.719
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:83).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 169.875 ; gain = 114.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:73) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 200.352 ; gain = 144.684
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:73) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 222.074 ; gain = 166.406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 229.453 ; gain = 173.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.793 seconds; current allocated memory: 173.538 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 174.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remaining_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x', 'length_dc' and 'tile_size_sv' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 177.318 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:43 . Memory (MB): peak = 239.227 ; gain = 183.559
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 43.249 seconds; peak allocated memory: 177.318 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 102.637 ; gain = 47.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 102.637 ; gain = 47.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:60).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 169.773 ; gain = 114.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:74) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 200.340 ; gain = 144.793
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:74) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 222.703 ; gain = 167.156
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 229.559 ; gain = 174.012
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.921 seconds; current allocated memory: 173.555 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 174.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remaining_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'remaining_size', 'length_x', 'length_dc' and 'tile_size_sv' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 177.347 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 240.000 ; gain = 184.453
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 31.176 seconds; peak allocated memory: 177.347 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.688 ; gain = 46.500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.688 ; gain = 46.500
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:60).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 169.883 ; gain = 113.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:74) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 200.246 ; gain = 144.059
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:74) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 222.691 ; gain = 166.504
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 229.813 ; gain = 173.625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.56 seconds; current allocated memory: 173.590 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 174.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remaining_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'remaining_size', 'length_x', 'length_dc' and 'tile_size_sv' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 177.428 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 239.914 ; gain = 183.727
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 30.777 seconds; peak allocated memory: 177.428 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 102.781 ; gain = 46.867
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 102.781 ; gain = 46.867
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:60).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 170.043 ; gain = 114.129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:74) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 200.617 ; gain = 144.703
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:74) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 222.367 ; gain = 166.453
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 228.957 ; gain = 173.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.2 seconds; current allocated memory: 173.658 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 174.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remaining_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'remaining_size', 'length_x', 'length_dc' and 'tile_size_sv' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 177.512 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 239.695 ; gain = 183.781
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 30.383 seconds; peak allocated memory: 177.512 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 102.324 ; gain = 45.910
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 102.324 ; gain = 45.910
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:60).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 169.859 ; gain = 113.445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:74) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 200.273 ; gain = 143.859
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:74) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 222.398 ; gain = 165.984
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 229.254 ; gain = 172.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.206 seconds; current allocated memory: 173.702 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 174.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remaining_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'remaining_size', 'length_x', 'length_dc' and 'tile_size_sv' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 177.617 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 240.336 ; gain = 183.922
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 30.325 seconds; peak allocated memory: 177.617 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 102.734 ; gain = 47.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 102.734 ; gain = 47.129
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:57).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 170.086 ; gain = 114.480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 200.402 ; gain = 144.797
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:65) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 223.035 ; gain = 167.430
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 230.152 ; gain = 174.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.569 seconds; current allocated memory: 174.486 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 175.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remaining' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'tile_size_sv' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 179.068 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 243.176 ; gain = 187.570
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 36.251 seconds; peak allocated memory: 179.068 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 102.719 ; gain = 47.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 102.719 ; gain = 47.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:72).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:42).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:85).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 170.367 ; gain = 114.766
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 200.785 ; gain = 145.184
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:66) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 222.508 ; gain = 166.906
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 229.633 ; gain = 174.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.596 seconds; current allocated memory: 174.518 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 175.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remaining' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x', 'tile_size_sv' and 'remaining' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 179.160 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 243.035 ; gain = 187.434
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 36.13 seconds; peak allocated memory: 179.160 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 102.480 ; gain = 46.398
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 102.480 ; gain = 46.398
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:73).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:42).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:86).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 170.078 ; gain = 113.996
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 200.262 ; gain = 144.180
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:67) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 222.500 ; gain = 166.418
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 229.094 ; gain = 173.012
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.075 seconds; current allocated memory: 174.474 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 175.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remaining' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x', 'tile_size_sv' and 'remaining' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 179.133 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 243.227 ; gain = 187.145
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 36.763 seconds; peak allocated memory: 179.133 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 102.547 ; gain = 46.848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 102.547 ; gain = 46.848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/jinay_code.cpp:60).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/jinay_code.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/jinay_code.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/jinay_code.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 169.727 ; gain = 114.027
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/jinay_code.cpp:74) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 200.285 ; gain = 144.586
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/jinay_code.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/jinay_code.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/jinay_code.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/jinay_code.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/jinay_code.cpp:74) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 222.449 ; gain = 166.750
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 229.566 ; gain = 173.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.039 seconds; current allocated memory: 173.674 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 174.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remaining_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x', 'tile_size_sv' and 'remaining_size' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.651 seconds; current allocated memory: 177.598 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 240.680 ; gain = 184.980
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 36.919 seconds; peak allocated memory: 177.598 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 102.383 ; gain = 46.539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 102.383 ; gain = 46.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top_working.cpp:55).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top_working.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top_working.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top_working.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 170.027 ; gain = 114.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top_working.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:51 . Memory (MB): peak = 200.660 ; gain = 144.816
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top_working.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top_working.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top_working.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top_working.cpp:9).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top_working.cpp:62) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:54 . Memory (MB): peak = 224.848 ; gain = 169.004
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:55 . Memory (MB): peak = 231.965 ; gain = 176.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.88 seconds; current allocated memory: 173.383 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 174.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_size_sv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'tile_size_sv' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.902 seconds; current allocated memory: 177.102 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:00 . Memory (MB): peak = 239.789 ; gain = 183.945
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 60.304 seconds; peak allocated memory: 177.102 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
ERROR: [HLS 200-70] F:\Hardware_Implementation\predict_single\solution1\.autopilot\db\top.pp.0.cpp:24407:38: error: use of undeclared identifier 'length_x' [clang-diagnostic-error]
#pragma HLS INTERFACE s_axilite port=length_x bundle=CONTROL_BUS
                                     ^
ERROR: [HLS 200-70] F:\Hardware_Implementation\predict_single\solution1\.autopilot\db\top.pp.0.cpp:24408:38: error: use of undeclared identifier 'length_dc' [clang-diagnostic-error]
#pragma HLS INTERFACE s_axilite port=length_dc bundle=CONTROL_BUS
                                     ^
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.680 ; gain = 47.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.680 ; gain = 47.074
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'predict_function' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.387 ; gain = 46.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.387 ; gain = 46.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 158.965 ; gain = 103.348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 186.590 ; gain = 130.973
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 193.563 ; gain = 137.945
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 193.563 ; gain = 137.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.527 seconds; current allocated memory: 137.617 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 138.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 141.230 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 201.387 ; gain = 145.770
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 46.626 seconds; peak allocated memory: 141.230 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
WARNING: [HLS 200-40] In file included from predict_single/top.cpp:1:
predict_single/top.cpp:77:17: error: use of undeclared identifier 'result'
                result[i] += dual_coef_buf[(k * 10) + j] * rbf_kernel(supp_vecs_buf[j], input_buf[i]);
                ^
predict_single/top.cpp:79:29: error: use of undeclared identifier 'result'
            result_buf[i] = result;
                            ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from predict_single/top.cpp:1:
predict_single/top.cpp:77:17: error: use of undeclared identifier 'result'
                result[i] += dual_coef_buf[(k * 10) + j] * rbf_kernel(supp_vecs_buf[j], input_buf[i]);
                ^
predict_single/top.cpp:79:29: error: use of undeclared identifier 'result'
            result_buf[i] = result;
                            ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 102.496 ; gain = 46.254
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 102.496 ; gain = 46.254
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:44).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:87).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 157.449 ; gain = 101.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:77) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 183.992 ; gain = 127.750
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:77) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 190.563 ; gain = 134.320
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 191.590 ; gain = 135.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.023 seconds; current allocated memory: 138.122 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 138.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remainder' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'tile_count' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 141.910 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 203.188 ; gain = 146.945
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 43.141 seconds; peak allocated memory: 141.910 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 102.750 ; gain = 47.148
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 102.750 ; gain = 47.148
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:88).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 157.301 ; gain = 101.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:78) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 184.355 ; gain = 128.754
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:78) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 191.422 ; gain = 135.820
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 191.945 ; gain = 136.344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.952 seconds; current allocated memory: 138.136 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 138.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remainder' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'tile_count' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 141.954 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 202.938 ; gain = 147.336
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 44.196 seconds; peak allocated memory: 141.954 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.320 ; gain = 45.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.320 ; gain = 45.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:74).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:103).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 157.605 ; gain = 100.852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:92) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 184.004 ; gain = 127.250
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:92) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 190.523 ; gain = 133.770
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 191.387 ; gain = 134.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.663 seconds; current allocated memory: 138.255 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 139.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remainder' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'tile_count' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 142.132 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 203.355 ; gain = 146.602
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 42.891 seconds; peak allocated memory: 142.132 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.699 ; gain = 47.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.699 ; gain = 47.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:74).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:103).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 157.449 ; gain = 101.840
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:92) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 183.781 ; gain = 128.172
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:92) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 191.656 ; gain = 136.047
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 191.656 ; gain = 136.047
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.626 seconds; current allocated memory: 138.301 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 139.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remainder' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'tile_count' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 142.196 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 203.969 ; gain = 148.359
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 42.99 seconds; peak allocated memory: 142.196 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.613 ; gain = 46.313
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.613 ; gain = 46.313
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:74).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:103).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 157.730 ; gain = 101.430
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:92) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 184.031 ; gain = 127.730
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:92) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 190.750 ; gain = 134.449
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 191.133 ; gain = 134.832
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.286 seconds; current allocated memory: 138.286 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 139.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remainder' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'tile_count' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 142.181 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 203.508 ; gain = 147.207
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 43.469 seconds; peak allocated memory: 142.181 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 102.578 ; gain = 46.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 102.578 ; gain = 46.734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:74).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:103).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 134.059 ; gain = 78.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:92) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 148.121 ; gain = 92.277
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:92) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:44 . Memory (MB): peak = 167.359 ; gain = 111.516
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:44 . Memory (MB): peak = 168.406 ; gain = 112.563
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.868 seconds; current allocated memory: 117.521 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 118.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remainder' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'tile_count' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 121.416 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 180.508 ; gain = 124.664
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 48.515 seconds; peak allocated memory: 121.416 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.629 ; gain = 46.715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.629 ; gain = 46.715
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:74).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:104).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 157.527 ; gain = 101.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:93) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 184.219 ; gain = 128.305
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (predict_single/top.cpp:85) in function 'predict_function' completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'result_buf' in function 'predict_function' (predict_single/top.cpp:48:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'result_buf' in function 'predict_function' (predict_single/top.cpp:93:68).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'result_buf' in function 'predict_function' (predict_single/top.cpp:103:9).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 191.070 ; gain = 135.156
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 196.617 ; gain = 140.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', predict_single/top.cpp:119) and 'fadd' operation ('sum', predict_single/top.cpp:119).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', predict_single/top.cpp:119) and 'fadd' operation ('sum', predict_single/top.cpp:119).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', predict_single/top.cpp:119) and 'fadd' operation ('sum', predict_single/top.cpp:119).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', predict_single/top.cpp:119) and 'fadd' operation ('sum', predict_single/top.cpp:119).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.679 seconds; current allocated memory: 148.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 148.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 150.235 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 151.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_mul_mul_7ns_11ns_17_1_1' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_mul_mul_5ns_11ns_13_1_1' to 'predict_function_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 152.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remainder' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'tile_count', 'remainder' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fadd_32ns_32ns_32_5_full_dsp_1' to 'predict_function_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 156.570 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_g8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_hbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_ibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_jbC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 221.684 ; gain = 165.770
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 44.869 seconds; peak allocated memory: 156.570 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.488 ; gain = 46.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.488 ; gain = 46.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:74).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:104).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 157.719 ; gain = 102.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 184.145 ; gain = 128.426
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (predict_single/top.cpp:85) in function 'predict_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_9' (predict_single/top.cpp:117) in function 'predict_function' partially with a factor of 10.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'result_buf' in function 'predict_function' (predict_single/top.cpp:48:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'result_buf' in function 'predict_function' (predict_single/top.cpp:93:68).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'result_buf' in function 'predict_function' (predict_single/top.cpp:103:9).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:18 ; elapsed = 00:02:39 . Memory (MB): peak = 193.043 ; gain = 137.324
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_6' (predict_single/top.cpp:82:10) in function 'predict_function' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_3' (predict_single/top.cpp:62:6) in function 'predict_function' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:19 ; elapsed = 00:02:40 . Memory (MB): peak = 197.844 ; gain = 142.125
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum', predict_single/top.cpp:121->predict_single/top.cpp:93).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_0_9') to 'fadd' operation ('sum') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_9'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_1', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_1', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_1', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_1', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_1', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_1', predict_single/top.cpp:121->predict_single/top.cpp:93).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_1_9') to 'fadd' operation ('sum_1') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_9'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_2', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_2', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_2', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_2', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_2', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_2', predict_single/top.cpp:121->predict_single/top.cpp:93).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_9') to 'fadd' operation ('sum_2') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_9'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_3', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_3', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_3', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_3', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_3', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_3', predict_single/top.cpp:121->predict_single/top.cpp:93).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_3_9') to 'fadd' operation ('sum_3') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_9'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_4', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_4', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_4', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_4', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_4', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_4', predict_single/top.cpp:121->predict_single/top.cpp:93).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_4_9') to 'fadd' operation ('sum_4') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_9'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_5', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_5', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_5', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_5', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_5', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_5', predict_single/top.cpp:121->predict_single/top.cpp:93).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_5_9') to 'fadd' operation ('sum_5') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_9'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_6', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_6', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_6', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_6', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_6', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_6', predict_single/top.cpp:121->predict_single/top.cpp:93).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_6_9') to 'fadd' operation ('sum_6') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_9'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_7', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_7', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_7', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_7', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_7', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_7', predict_single/top.cpp:121->predict_single/top.cpp:93).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_7_9') to 'fadd' operation ('sum_7') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_9'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_8', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_8', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_8', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_8', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_8', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_8', predict_single/top.cpp:121->predict_single/top.cpp:93).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_8_9') to 'fadd' operation ('sum_8') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_9'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_9', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_9', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_9', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_9', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_9', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_9', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_9', predict_single/top.cpp:121->predict_single/top.cpp:93).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_9_9') to 'fadd' operation ('sum_9') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_9'.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('sum', predict_single/top.cpp:121->predict_single/top.cpp:93) (7.26 ns)
	'fadd' operation ('sum_0_1', predict_single/top.cpp:121->predict_single/top.cpp:93) (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 164.795 seconds; current allocated memory: 156.167 MB.
INFO: [HLS 200-434] Only 10 loops out of a total 18 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.723 seconds; current allocated memory: 167.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remainder' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'tile_count' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fadd_32ns_32ns_32_5_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 4.846 seconds; current allocated memory: 187.134 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:36 ; elapsed = 00:03:02 . Memory (MB): peak = 285.918 ; gain = 230.199
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 181.786 seconds; peak allocated memory: 187.134 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 102.680 ; gain = 46.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 102.680 ; gain = 46.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:74).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:104).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 157.809 ; gain = 101.906
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 184.270 ; gain = 128.367
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (predict_single/top.cpp:85) in function 'predict_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_9' (predict_single/top.cpp:117) in function 'predict_function' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_9' in function 'predict_function'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'result_buf' in function 'predict_function' (predict_single/top.cpp:48:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'result_buf' in function 'predict_function' (predict_single/top.cpp:93:68).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'result_buf' in function 'predict_function' (predict_single/top.cpp:103:9).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:18 ; elapsed = 00:02:38 . Memory (MB): peak = 197.441 ; gain = 141.539
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_6' (predict_single/top.cpp:82:10) in function 'predict_function' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_3' (predict_single/top.cpp:62:6) in function 'predict_function' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:20 ; elapsed = 00:02:40 . Memory (MB): peak = 207.820 ; gain = 151.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum', predict_single/top.cpp:121->predict_single/top.cpp:93).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_0_18') to 'fadd' operation ('sum') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_9'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_1', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_1', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_1', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_1', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_1', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_1', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_1', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_1', predict_single/top.cpp:121->predict_single/top.cpp:93).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_1_18') to 'fadd' operation ('sum_1') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_9'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_2', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_2', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_2', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_2', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_2', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_2', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_2', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_2', predict_single/top.cpp:121->predict_single/top.cpp:93).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_18') to 'fadd' operation ('sum_2') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_9'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_3', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_3', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_3', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_3', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_3', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_3', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_3', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_3', predict_single/top.cpp:121->predict_single/top.cpp:93).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_3_18') to 'fadd' operation ('sum_3') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_9'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_4', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_4', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_4', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_4', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_4', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_4', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_4', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_4', predict_single/top.cpp:121->predict_single/top.cpp:93).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_4_18') to 'fadd' operation ('sum_4') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_9'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_5', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_5', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_5', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_5', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_5', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_5', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_5', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_5', predict_single/top.cpp:121->predict_single/top.cpp:93).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_5_18') to 'fadd' operation ('sum_5') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_9'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_6', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_6', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_6', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_6', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_6', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_6', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_6', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_6', predict_single/top.cpp:121->predict_single/top.cpp:93).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_6_18') to 'fadd' operation ('sum_6') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_9'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_7', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_7', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_7', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_7', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_7', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_7', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_7', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_7', predict_single/top.cpp:121->predict_single/top.cpp:93).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_7_18') to 'fadd' operation ('sum_7') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_9'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_8', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_8', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_8', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_8', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_8', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_8', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_8', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_8', predict_single/top.cpp:121->predict_single/top.cpp:93).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_8_18') to 'fadd' operation ('sum_8') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_9'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_9', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_9', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_9', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_9', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_9', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_9', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_9', predict_single/top.cpp:121->predict_single/top.cpp:93).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:121->predict_single/top.cpp:93) and 'fadd' operation ('sum_9', predict_single/top.cpp:121->predict_single/top.cpp:93).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_9_18') to 'fadd' operation ('sum_9') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_9'.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('sum', predict_single/top.cpp:121->predict_single/top.cpp:93) (7.26 ns)
	'fadd' operation ('sum_0_1', predict_single/top.cpp:121->predict_single/top.cpp:93) (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 167.75 seconds; current allocated memory: 170.245 MB.
INFO: [HLS 200-434] Only 10 loops out of a total 18 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.647 seconds; current allocated memory: 192.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remainder' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'tile_count' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 9.336 seconds; current allocated memory: 226.282 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:50 ; elapsed = 00:03:18 . Memory (MB): peak = 355.316 ; gain = 299.414
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 197.714 seconds; peak allocated memory: 226.282 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
WARNING: [HLS 200-40] In file included from predict_single/top.cpp:1:
predict_single/top.cpp:57:6: error: redefinition of label 'LOOP_5'
     LOOP_5: for (int j = 0; j < 784; j++){
     ^
predict_single/top.cpp:46:2: note: previous definition is here
 LOOP_5: for (int j = 0; j < *dual_coeff_length; j++){
 ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from predict_single/top.cpp:1:
predict_single/top.cpp:57:6: error: redefinition of label 'LOOP_5'
     LOOP_5: for (int j = 0; j < 784; j++){
     ^
predict_single/top.cpp:46:2: note: previous definition is here
 LOOP_5: for (int j = 0; j < *dual_coeff_length; j++){
 ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 102.418 ; gain = 46.691
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 102.418 ; gain = 46.691
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 157.723 ; gain = 101.996
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 183.832 ; gain = 128.105
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (predict_single/top.cpp:64) in function 'predict_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (predict_single/top.cpp:91) in function 'predict_function' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'result_buf' in function 'predict_function' (predict_single/top.cpp:42:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'result_buf' in function 'predict_function' (predict_single/top.cpp:69:53).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'result_buf' in function 'predict_function' (predict_single/top.cpp:77:3).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:19 ; elapsed = 00:02:39 . Memory (MB): peak = 197.117 ; gain = 141.391
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_77' (predict_single/top.cpp:63:42) in function 'predict_function' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (predict_single/top.cpp:52:50) in function 'predict_function' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:21 ; elapsed = 00:02:41 . Memory (MB): peak = 208.633 ; gain = 152.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_0_18') to 'fadd' operation ('sum') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_1_18') to 'fadd' operation ('sum_1') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_18') to 'fadd' operation ('sum_2') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_3_18') to 'fadd' operation ('sum_3') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_4_18') to 'fadd' operation ('sum_4') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_5_18') to 'fadd' operation ('sum_5') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_6_18') to 'fadd' operation ('sum_6') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_7_18') to 'fadd' operation ('sum_7') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_8_18') to 'fadd' operation ('sum_8') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_9_18') to 'fadd' operation ('sum_9') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69) (7.26 ns)
	'fadd' operation ('sum_0_1', predict_single/top.cpp:95->predict_single/top.cpp:69) (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 168.733 seconds; current allocated memory: 170.262 MB.
INFO: [HLS 200-434] Only 10 loops out of a total 18 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.756 seconds; current allocated memory: 192.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remainder' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'tile_count' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 9.292 seconds; current allocated memory: 226.304 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:51 ; elapsed = 00:03:19 . Memory (MB): peak = 356.219 ; gain = 300.492
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 198.661 seconds; peak allocated memory: 226.304 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 102.516 ; gain = 47.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 102.516 ; gain = 47.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 157.547 ; gain = 102.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 183.813 ; gain = 128.316
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (predict_single/top.cpp:64) in function 'predict_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (predict_single/top.cpp:91) in function 'predict_function' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:30 ; elapsed = 00:02:51 . Memory (MB): peak = 197.160 ; gain = 141.664
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_77' (predict_single/top.cpp:63:42) in function 'predict_function' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (predict_single/top.cpp:52:50) in function 'predict_function' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:32 ; elapsed = 00:02:53 . Memory (MB): peak = 208.340 ; gain = 152.844
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_0_18') to 'fadd' operation ('sum') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_1_18') to 'fadd' operation ('sum_1') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_18') to 'fadd' operation ('sum_2') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_3_18') to 'fadd' operation ('sum_3') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_4_18') to 'fadd' operation ('sum_4') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_5_18') to 'fadd' operation ('sum_5') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_6_18') to 'fadd' operation ('sum_6') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_7_18') to 'fadd' operation ('sum_7') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_8_18') to 'fadd' operation ('sum_8') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_9_18') to 'fadd' operation ('sum_9') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69) (7.26 ns)
	'fadd' operation ('sum_0_1', predict_single/top.cpp:95->predict_single/top.cpp:69) (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 180.92 seconds; current allocated memory: 170.263 MB.
INFO: [HLS 200-434] Only 10 loops out of a total 18 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.848 seconds; current allocated memory: 192.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remainder' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'tile_count' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 10.106 seconds; current allocated memory: 226.305 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:06 ; elapsed = 00:03:35 . Memory (MB): peak = 355.918 ; gain = 300.422
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 214.746 seconds; peak allocated memory: 226.305 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 102.711 ; gain = 46.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 102.711 ; gain = 46.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 157.656 ; gain = 101.270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 184.145 ; gain = 127.758
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (predict_single/top.cpp:64) in function 'predict_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (predict_single/top.cpp:91) in function 'predict_function' partially with a factor of 10.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'predict_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:39 ; elapsed = 00:03:03 . Memory (MB): peak = 193.723 ; gain = 137.336
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_77' (predict_single/top.cpp:63:42) in function 'predict_function' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (predict_single/top.cpp:52:50) in function 'predict_function' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:41 ; elapsed = 00:03:05 . Memory (MB): peak = 197.805 ; gain = 141.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_0_9') to 'fadd' operation ('sum') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_1_9') to 'fadd' operation ('sum_1') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_9') to 'fadd' operation ('sum_2') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_3_9') to 'fadd' operation ('sum_3') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_4_9') to 'fadd' operation ('sum_4') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_5_9') to 'fadd' operation ('sum_5') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_6_9') to 'fadd' operation ('sum_6') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_7_9') to 'fadd' operation ('sum_7') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_8_9') to 'fadd' operation ('sum_8') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_9', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_9_9') to 'fadd' operation ('sum_9') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69) (7.26 ns)
	'fadd' operation ('sum_0_1', predict_single/top.cpp:95->predict_single/top.cpp:69) (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 192.245 seconds; current allocated memory: 156.181 MB.
INFO: [HLS 200-434] Only 10 loops out of a total 18 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.454 seconds; current allocated memory: 167.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remainder' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'tile_count' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fadd_32ns_32ns_32_5_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 6.778 seconds; current allocated memory: 187.152 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:01 ; elapsed = 00:03:34 . Memory (MB): peak = 283.332 ; gain = 226.945
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 214.622 seconds; peak allocated memory: 187.152 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 102.273 ; gain = 46.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 102.273 ; gain = 46.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 157.953 ; gain = 102.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:53 . Memory (MB): peak = 184.008 ; gain = 128.305
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (predict_single/top.cpp:64) in function 'predict_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (predict_single/top.cpp:91) in function 'predict_function' partially with a factor of 5.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:46 ; elapsed = 00:03:25 . Memory (MB): peak = 191.094 ; gain = 135.391
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_77' (predict_single/top.cpp:63:42) in function 'predict_function' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (predict_single/top.cpp:52:50) in function 'predict_function' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:47 ; elapsed = 00:03:27 . Memory (MB): peak = 193.211 ; gain = 137.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 32.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_0_4') to 'fadd' operation ('sum') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_1', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 32.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_1_4') to 'fadd' operation ('sum_1') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_2', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 32.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_4') to 'fadd' operation ('sum_2') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_3', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 32.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_3_4') to 'fadd' operation ('sum_3') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_4', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 32.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_4_4') to 'fadd' operation ('sum_4') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_5', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 32.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_5_4') to 'fadd' operation ('sum_5') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_6', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 32.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_6_4') to 'fadd' operation ('sum_6') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_7', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 32.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_7_4') to 'fadd' operation ('sum_7') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_8', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 32.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_8_4') to 'fadd' operation ('sum_8') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_4', predict_single/top.cpp:95->predict_single/top.cpp:69) and 'fadd' operation ('sum_9', predict_single/top.cpp:95->predict_single/top.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 32.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_9_4') to 'fadd' operation ('sum_9') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('sum', predict_single/top.cpp:95->predict_single/top.cpp:69) (7.26 ns)
	'fadd' operation ('sum_0_1', predict_single/top.cpp:95->predict_single/top.cpp:69) (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 211.671 seconds; current allocated memory: 149.548 MB.
INFO: [HLS 200-434] Only 10 loops out of a total 18 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.779 seconds; current allocated memory: 156.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remainder' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'tile_count' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fadd_32ns_32ns_32_5_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 3.87 seconds; current allocated memory: 168.725 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:59 ; elapsed = 00:03:46 . Memory (MB): peak = 251.684 ; gain = 195.980
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 225.77 seconds; peak allocated memory: 168.725 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 102.449 ; gain = 46.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 102.449 ; gain = 46.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 157.207 ; gain = 101.703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 184.023 ; gain = 128.520
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (predict_single/top.cpp:64) in function 'predict_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (predict_single/top.cpp:91) in function 'predict_function' partially with a factor of 5.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'predict_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:41 ; elapsed = 00:03:05 . Memory (MB): peak = 191.473 ; gain = 135.969
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:42 ; elapsed = 00:03:06 . Memory (MB): peak = 193.008 ; gain = 137.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 187.847 seconds; current allocated memory: 148.746 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 18 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.649 seconds; current allocated memory: 155.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remainder' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'tile_count' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 3.035 seconds; current allocated memory: 167.257 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:51 ; elapsed = 00:03:18 . Memory (MB): peak = 249.070 ; gain = 193.566
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 198.313 seconds; peak allocated memory: 167.257 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 102.766 ; gain = 46.980
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 102.766 ; gain = 46.980
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 157.137 ; gain = 101.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 183.793 ; gain = 128.008
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (predict_single/top.cpp:64) in function 'predict_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (predict_single/top.cpp:91) in function 'predict_function' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:39 ; elapsed = 00:03:03 . Memory (MB): peak = 196.770 ; gain = 140.984
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:41 ; elapsed = 00:03:05 . Memory (MB): peak = 208.199 ; gain = 152.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 190.397 seconds; current allocated memory: 169.462 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 18 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1445ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fsub' operation ('tmp_21', predict_single/top.cpp:93->predict_single/top.cpp:69) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.214 seconds; current allocated memory: 193.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remainder' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'tile_count' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 13.182 seconds; current allocated memory: 227.294 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:16 ; elapsed = 00:03:47 . Memory (MB): peak = 353.801 ; gain = 298.016
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 227.653 seconds; peak allocated memory: 227.294 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_single/jinay_code.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'predict_single/top_working.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 102.406 ; gain = 46.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 102.406 ; gain = 46.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_single/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'predict_function' (predict_single/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_single/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 157.539 ; gain = 101.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 184.102 ; gain = 128.145
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_single/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_single/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (predict_single/top.cpp:64) in function 'predict_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (predict_single/top.cpp:91) in function 'predict_function' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:45 ; elapsed = 00:05:10 . Memory (MB): peak = 200.609 ; gain = 144.652
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:49 ; elapsed = 00:05:14 . Memory (MB): peak = 232.500 ; gain = 176.543
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 332.276 seconds; current allocated memory: 202.424 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 28 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3921ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fsub' operation ('tmp_21', predict_single/top.cpp:93->predict_single/top.cpp:69) (10.4 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 32.124 seconds; current allocated memory: 277.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remainder' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'tile_count' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
INFO: [HLS 200-111]  Elapsed time: 39.275 seconds; current allocated memory: 365.272 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:41 ; elapsed = 00:07:17 . Memory (MB): peak = 569.867 ; gain = 513.910
INFO: [SYSC 207-301] Generating SystemC RTL for predict_function.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
INFO: [HLS 200-112] Total elapsed time: 437.419 seconds; peak allocated memory: 365.272 MB.
