


void fpga_spice_generate_bitstream_logic_block(t_arch* arch,
                                               t_sram_orgz_info* cur_sram_orgz_info) ;
