block/PORT:
  description: Port 0 Control Registers.
  items:
  - name: PCNTR1
    description: Port Control Register 1.
    byte_offset: 0
    fieldset: PCNTR1
  - name: PODR
    description: Port Control Register 1.
    byte_offset: 0
    bit_size: 16
    fieldset: PODR
  - name: PDR
    description: Port Control Register 1.
    byte_offset: 2
    bit_size: 16
    fieldset: PDR
  - name: EIDR
    description: Port Control Register 2.
    byte_offset: 4
    access: Read
    bit_size: 16
    fieldset: EIDR
  - name: PCNTR2
    description: Port Control Register 2.
    byte_offset: 4
    access: Read
    fieldset: PCNTR2
  - name: PIDR
    description: Port Control Register 2.
    byte_offset: 6
    access: Read
    bit_size: 16
    fieldset: PIDR
  - name: PCNTR3
    description: Port Control Register 3.
    byte_offset: 8
    access: Write
    fieldset: PCNTR3
  - name: PORR
    description: Port Control Register 3.
    byte_offset: 8
    access: Write
    bit_size: 16
    fieldset: PORR
  - name: POSR
    description: Port Control Register 3.
    byte_offset: 10
    access: Write
    bit_size: 16
    fieldset: POSR
fieldset/EIDR:
  description: Port Control Register 2.
  bit_size: 16
  fields:
  - name: EIDR00
    description: |
      Port Event Input Data.
      0: Low input.
      1: High input.
    bit_offset: 0
    bit_size: 1
  - name: EIDR01
    description: |
      Port Event Input Data.
      0: Low input.
      1: High input.
    bit_offset: 1
    bit_size: 1
  - name: EIDR02
    description: |
      Port Event Input Data.
      0: Low input.
      1: High input.
    bit_offset: 2
    bit_size: 1
  - name: EIDR03
    description: |
      Port Event Input Data.
      0: Low input.
      1: High input.
    bit_offset: 3
    bit_size: 1
  - name: EIDR04
    description: |
      Port Event Input Data.
      0: Low input.
      1: High input.
    bit_offset: 4
    bit_size: 1
  - name: EIDR05
    description: |
      Port Event Input Data.
      0: Low input.
      1: High input.
    bit_offset: 5
    bit_size: 1
  - name: EIDR06
    description: |
      Port Event Input Data.
      0: Low input.
      1: High input.
    bit_offset: 6
    bit_size: 1
  - name: EIDR07
    description: |
      Port Event Input Data.
      0: Low input.
      1: High input.
    bit_offset: 7
    bit_size: 1
  - name: EIDR08
    description: |
      Port Event Input Data.
      0: Low input.
      1: High input.
    bit_offset: 8
    bit_size: 1
  - name: EIDR09
    description: |
      Port Event Input Data.
      0: Low input.
      1: High input.
    bit_offset: 9
    bit_size: 1
  - name: EIDR10
    description: |
      Port Event Input Data.
      0: Low input.
      1: High input.
    bit_offset: 10
    bit_size: 1
  - name: EIDR11
    description: |
      Port Event Input Data.
      0: Low input.
      1: High input.
    bit_offset: 11
    bit_size: 1
  - name: EIDR12
    description: |
      Port Event Input Data.
      0: Low input.
      1: High input.
    bit_offset: 12
    bit_size: 1
  - name: EIDR13
    description: |
      Port Event Input Data.
      0: Low input.
      1: High input.
    bit_offset: 13
    bit_size: 1
  - name: EIDR14
    description: |
      Port Event Input Data.
      0: Low input.
      1: High input.
    bit_offset: 14
    bit_size: 1
  - name: EIDR15
    description: |
      Port Event Input Data.
      0: Low input.
      1: High input.
    bit_offset: 15
    bit_size: 1
fieldset/PCNTR1:
  description: Port Control Register 1.
  fields:
  - name: PDR
    description: |
      Pmn Direction.
      0: Input (functions as an input pin).
      1: Output (functions as an output pin).
    bit_offset: 0
    bit_size: 1
    array:
      len: 16
      stride: 1
  - name: PODR
    description: |
      Pmn Output Data.
      0: Low output.
      1: High output.
    bit_offset: 16
    bit_size: 1
    array:
      len: 16
      stride: 1
fieldset/PCNTR2:
  description: Port Control Register 2.
  fields:
  - name: PIDR
    description: |
      Pmn State.
      0: Low level.
      1: High level.
    bit_offset: 0
    bit_size: 1
    array:
      len: 16
      stride: 1
  - name: EIDR
    description: |
      Port Event Input Data.
      0: Low input.
      1: High input.
    bit_offset: 16
    bit_size: 1
    array:
      len: 16
      stride: 1
fieldset/PCNTR3:
  description: Port Control Register 3.
  fields:
  - name: POSR
    description: |
      Pmn Output Set.
      0: No effect on output.
      1: High output.
    bit_offset: 0
    bit_size: 1
    array:
      len: 16
      stride: 1
  - name: PORR
    description: |
      Pmn Output Reset.
      0: No effect on output.
      1: Low output.
    bit_offset: 16
    bit_size: 1
    array:
      len: 16
      stride: 1
fieldset/PDR:
  description: Port Control Register 1.
  bit_size: 16
  fields:
  - name: PDR
    description: |
      Pmn Direction.
      0: Input (functions as an input pin).
      1: Output (functions as an output pin).
    bit_offset: 0
    bit_size: 1
    array:
      len: 16
      stride: 1
fieldset/PIDR:
  description: Port Control Register 2.
  bit_size: 16
  fields:
  - name: PIDR
    description: |
      Pmn State.
      0: Low level.
      1: High level.
    bit_offset: 0
    bit_size: 1
    array:
      len: 16
      stride: 1
fieldset/PODR:
  description: Port Control Register 1.
  bit_size: 16
  fields:
  - name: PODR
    description: |
      Pmn Output Data.
      0: Low output.
      1: High output.
    bit_offset: 0
    bit_size: 1
    array:
      len: 16
      stride: 1
fieldset/PORR:
  description: Port Control Register 3.
  bit_size: 16
  fields:
  - name: PORR
    description: |
      Pmn Output Reset.
      0: No effect on output.
      1: Low output.
    bit_offset: 0
    bit_size: 1
    array:
      len: 16
      stride: 1
fieldset/POSR:
  description: Port Control Register 3.
  bit_size: 16
  fields:
  - name: POSR
    description: |
      Pmn Output Set.
      0: No effect on output.
      1: High output.
    bit_offset: 0
    bit_size: 1
    array:
      len: 16
      stride: 1
