$date
	Sun Oct 23 00:07:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#339605
b10 !
1"
#339606
b10 &
b10 %
1$
#339607
0"
#339610
b1 &
b1 %
1#
#339614
b0 &
0#
b0 %
0$
#1264143
b10111 !
1"
#1264146
b10111 &
b10111 %
1$
#1264147
0"
#1264150
b1000110 &
b1000110 %
#1264154
b100011 &
b100011 %
#1264158
b1101010 &
b1101010 %
#1264162
b110101 &
b110101 %
#1264166
b10100000 &
b10100000 %
#1264170
b1010000 &
b1010000 %
#1264174
b101000 &
b101000 %
#1264178
b10100 &
b10100 %
#1264182
b1010 &
b1010 %
#1264186
b101 &
b101 %
#1264190
b10000 &
b10000 %
#1264194
b1000 &
b1000 %
#1264198
b100 &
b100 %
#1264202
b10 &
b10 %
#1264206
b1 &
1#
b1 %
#1264210
b0 &
b0 %
0#
0$
#2266478
b11010 &
b11010 %
1$
b11010 !
1"
#2266479
0"
#2266482
b1101 &
b1101 %
#2266486
b101000 &
b101000 %
#2266490
b10100 &
b10100 %
#2266494
b1010 &
b1010 %
#2266498
b101 &
b101 %
#2266502
b10000 &
b10000 %
#2266506
b1000 &
b1000 %
#2266510
b100 &
b100 %
#2266514
b10 &
b10 %
#2266518
b1 &
1#
b1 %
#2266522
b0 &
b0 %
0#
0$
#4500012
